vendor_name = ModelSim
source_file = 1, C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab2/Question1/Lab2Q1.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab2/Question1/db/Lab2Q1.cbx.xml
design_name = hard_block
design_name = Lab2Q1
instance = comp, \f~output\, f~output, Lab2Q1, 1
instance = comp, \g~output\, g~output, Lab2Q1, 1
instance = comp, \d~input\, d~input, Lab2Q1, 1
instance = comp, \c~input\, c~input, Lab2Q1, 1
instance = comp, \b~input\, b~input, Lab2Q1, 1
instance = comp, \a~input\, a~input, Lab2Q1, 1
instance = comp, \f~0\, f~0, Lab2Q1, 1
