{"configpath": "./config.json", "core": "riscv32s", "size": 32, "memsize": 411701, "freq": 25000000.0, "memwidth": [12, 8, 8, 8], "memheight": [8, 8, 8, 8], "memoffset": [0, 206800, 0, 0], "memhideaddr": [false, false, false, false], "filepath": "./fpga/test.s", "instructions": ["00111110100000000000000010010011", "00000000000100000010000000100011", "00000000000000000010000100000011", "00000000000000000010000110000011", "00000000000100001000000010110011", "00000000000000000010001000000011", "00000000000000000010001010000011", "00000000000100001000000010110011"], "instlen": 8, "wlogpath": "./riscv/test.log", "logmem": [], "memshow": 1, "readlogload": [0, 1026, 206800, 207826, -1], "memradix": [10, 10, 10, 10], "show_core_status": true, "defile": "// program for testbench\nx1 = x0 + 1000\nmem[x0 + 0] = x1\nx2 = mem[x0 + 0]\nx3 = mem[x0 + 0]\nx1 = x1 + x1\nx4 = mem[x0 + 0]\nx5 = mem[x0 + 0]\nx1 = x1 + x1\n\n\n"}