clock_wizard_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../uart.gen/sources_1/ip/clock_wizard/clock_wizard_sim_netlist.vhdl,incdir="../../../../uart.gen/sources_1/ip/clock_wizard"
glbl.v,Verilog,xil_defaultlib,glbl.v
