// Seed: 4157806185
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output wire id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6
);
endmodule
module module_1 #(
    parameter id_3  = 32'd41,
    parameter id_31 = 32'd46
) (
    input tri0 id_0,
    output tri0 id_1,
    input wire id_2,
    output wor _id_3,
    output wor id_4,
    input tri id_5,
    input wand id_6,
    output wor id_7,
    output wor id_8,
    input wor id_9,
    input supply1 id_10,
    input supply1 id_11,
    output wor id_12,
    output tri id_13,
    output tri1 id_14,
    input tri id_15,
    input wand id_16,
    output tri id_17,
    output supply1 id_18,
    output supply0 id_19,
    input tri1 id_20,
    input tri id_21,
    input uwire id_22,
    output wor id_23,
    input tri id_24,
    output wire id_25,
    input wire id_26,
    input supply0 id_27,
    input tri id_28,
    input supply1 id_29,
    output tri1 id_30,
    output tri0 _id_31,
    output wire id_32
);
  logic [id_3 : id_31] id_34 = id_26;
  module_0 modCall_1 (
      id_6,
      id_23,
      id_19,
      id_4,
      id_9,
      id_5,
      id_20
  );
  assign modCall_1.id_4 = 0;
  logic id_35;
endmodule
