# This is a sample Makefile
# Comment lines start with a '#'

# Define variables for compiler and flags
CC = gcc
CFLAGS = -Wall -g

# Define target and source file
TARGET = myprogram
SRC = main.c helper.c

# Define object files
OBJ = $(SRC:.c=.o)

# Default target, linking the object files
$(TARGET): $(OBJ)
	$(CC) $(CFLAGS) -o $(TARGET) $(OBJ)

# Compile each source file into an object file
%.o: %.c
	$(CC) $(CFLAGS) -c $<

# Clean up object files and executable
clean:
	rm -f $(OBJ) $(TARGET)

# Phony targets do not represent files
.PHONY: clean