[{"DBLP title": "Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures.", "DBLP authors": ["Emily R. Blem", "Jaikrishnan Menon", "Karthikeyan Sankaralingam"], "year": 2013, "MAG papers": [{"PaperId": 2121788702, "PaperTitle": "power struggles revisiting the risc vs cisc debate on contemporary arm and x86 architectures", "Year": 2013, "CitationCount": 127, "EstimatedCitation": 219, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "High-performance and energy-efficient mobile web browsing on big/little systems.", "DBLP authors": ["Yuhao Zhu", "Vijay Janapa Reddi"], "year": 2013, "MAG papers": [{"PaperId": 2029529264, "PaperTitle": "high performance and energy efficient mobile web browsing on big little systems", "Year": 2013, "CitationCount": 116, "EstimatedCitation": 192, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Skinflint DRAM system: Minimizing DRAM chip writes for low power.", "DBLP authors": ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "year": 2013, "MAG papers": [{"PaperId": 2117310901, "PaperTitle": "skinflint dram system minimizing dram chip writes for low power", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling distributed generation powered sustainable high-performance data center.", "DBLP authors": ["Chao Li", "Ruijin Zhou", "Tao Li"], "year": 2013, "MAG papers": [{"PaperId": 2073896220, "PaperTitle": "enabling distributed generation powered sustainable high performance data center", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 78, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "A group-commit mechanism for ROB-based processors implementing the X86 ISA.", "DBLP authors": ["Furat Afram", "Hui Zeng", "Kanad Ghose"], "year": 2013, "MAG papers": [{"PaperId": 2053994197, "PaperTitle": "a group commit mechanism for rob based processors implementing the x86 isa", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches.", "DBLP authors": ["Muhammad Umar Farooq", "Khubaib", "Lizy K. John"], "year": 2013, "MAG papers": [{"PaperId": 2011784170, "PaperTitle": "store load branch slb predictor a compiler assisted branch prediction for data dependent branches", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Two level bulk preload branch prediction.", "DBLP authors": ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian R. Prasky", "Anthony Saporito"], "year": 2013, "MAG papers": [{"PaperId": 1999669688, "PaperTitle": "two level bulk preload branch prediction", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "RECAP: A region-based cure for the common cold (cache).", "DBLP authors": ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "year": 2013, "MAG papers": [{"PaperId": 2071586420, "PaperTitle": "recap a region based cure for the common cold cache", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 3.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Navigating heterogeneous processors with market mechanisms.", "DBLP authors": ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "year": 2013, "MAG papers": [{"PaperId": 1993589325, "PaperTitle": "navigating heterogeneous processors with market mechanisms", "Year": 2013, "CitationCount": 65, "EstimatedCitation": 91, "Affiliations": {"boston university": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Application-to-core mapping policies to reduce memory system interference in multi-core systems.", "DBLP authors": ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "year": 2013, "MAG papers": [{"PaperId": 2064039391, "PaperTitle": "application to core mapping policies to reduce memory system interference in multi core systems", "Year": 2013, "CitationCount": 81, "EstimatedCitation": 133, "Affiliations": {"intel": 2.0, "carnegie mellon university": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Improving multi-core performance using mixed-cell cache architecture.", "DBLP authors": ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jim\u00e9nez"], "year": 2013, "MAG papers": [{"PaperId": 2161226639, "PaperTitle": "improving multi core performance using mixed cell cache architecture", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"intel": 4.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "ECM: Effective Capacity Maximizer for high-performance compressed caching.", "DBLP authors": ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "year": 2013, "MAG papers": [{"PaperId": 2019401312, "PaperTitle": "ecm effective capacity maximizer for high performance compressed caching", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of cyprus": 1.0, "daegu university": 1.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM.", "DBLP authors": ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce L. Jacob"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Modeling performance variation due to cache sharing.", "DBLP authors": ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2013, "MAG papers": [{"PaperId": 2151546482, "PaperTitle": "modeling performance variation due to cache sharing", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": {"uppsala university": 4.0}}], "source": "ES"}, {"DBLP title": "A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O.", "DBLP authors": ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "year": 2013, "MAG papers": [{"PaperId": 2013367779, "PaperTitle": "a novel system architecture for web scale applications using lightweight cpus and virtualized i o", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Cost effective data center servers.", "DBLP authors": ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "year": 2013, "MAG papers": [{"PaperId": 1981770094, "PaperTitle": "cost effective data center servers", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"huawei": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing Google's warehouse scale computers: The NUMA experience.", "DBLP authors": ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "year": 2013, "MAG papers": [{"PaperId": 2059431371, "PaperTitle": "optimizing google s warehouse scale computers the numa experience", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 85, "Affiliations": {"university of california san diego": 2.0, "google": 4.0}}], "source": "ES"}, {"DBLP title": "Runnemede: An architecture for Ubiquitous High-Performance Computing.", "DBLP authors": ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Beno\u00eet Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "year": 2013, "MAG papers": [{"PaperId": 2089083257, "PaperTitle": "runnemede an architecture for ubiquitous high performance computing", "Year": 2013, "CitationCount": 77, "EstimatedCitation": 125, "Affiliations": {"intel": 15.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring high-performance and energy proportional interface for phase change memory systems.", "DBLP authors": ["Zhongqi Li", "Ruijin Zhou", "Tao Li"], "year": 2013, "MAG papers": [{"PaperId": 2040976559, "PaperTitle": "exploring high performance and energy proportional interface for phase change memory systems", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 59, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Coset coding to extend the lifetime of memory.", "DBLP authors": ["Adam N. Jacobvitz", "A. Robert Calderbank", "Daniel J. Sorin"], "year": 2013, "MAG papers": [{"PaperId": 2053376043, "PaperTitle": "coset coding to extend the lifetime of memory", "Year": 2013, "CitationCount": 83, "EstimatedCitation": 105, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks.", "DBLP authors": ["Yubin Xia", "Yutao Liu", "Haibo Chen"], "year": 2013, "MAG papers": [{"PaperId": 2031806437, "PaperTitle": "architecture support for guest transparent vm protection from untrusted hypervisor and physical attacks", "Year": 2013, "CitationCount": 72, "EstimatedCitation": 89, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "SCRAP: Architecture for signature-based protection from Code Reuse Attacks.", "DBLP authors": ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2013, "MAG papers": [{"PaperId": 1973614149, "PaperTitle": "scrap architecture for signature based protection from code reuse attacks", "Year": 2013, "CitationCount": 51, "EstimatedCitation": 82, "Affiliations": {"binghamton university": 5.0}}], "source": "ES"}, {"DBLP title": "Adaptive Reliability Chipkill Correct (ARCC).", "DBLP authors": ["Xun Jian", "Rakesh Kumar"], "year": 2013, "MAG papers": [{"PaperId": 2006215813, "PaperTitle": "adaptive reliability chipkill correct arcc", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating write by exploiting PCM asymmetries.", "DBLP authors": ["Jianhui Yue", "Yifeng Zhu"], "year": 2013, "MAG papers": [{"PaperId": 2082070657, "PaperTitle": "accelerating write by exploiting pcm asymmetries", "Year": 2013, "CitationCount": 110, "EstimatedCitation": 152, "Affiliations": {"university of maine": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors.", "DBLP authors": ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "year": 2013, "MAG papers": [{"PaperId": 2040939116, "PaperTitle": "hybrid latency tolerance for robust energy efficiency on 1000 core data parallel processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing virtual machine scheduling in NUMA multicore systems.", "DBLP authors": ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "year": 2013, "MAG papers": [{"PaperId": 2019539843, "PaperTitle": "optimizing virtual machine scheduling in numa multicore systems", "Year": 2013, "CitationCount": 83, "EstimatedCitation": 124, "Affiliations": {"wayne state university": 2.0, "university of colorado colorado springs": 2.0}}], "source": "ES"}, {"DBLP title": "Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound.", "DBLP authors": ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "year": 2013, "MAG papers": [{"PaperId": 2052872270, "PaperTitle": "sonic millip3de a massively parallel 3d stacked accelerator for 3d ultrasound", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 68, "Affiliations": {"arizona state university": 3.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Power-efficient computing for compute-intensive GPGPU applications.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2013, "MAG papers": [{"PaperId": 2026186397, "PaperTitle": "power efficient computing for compute intensive gpgpu applications", "Year": 2013, "CitationCount": 53, "EstimatedCitation": 88, "Affiliations": {"advanced micro devices": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Power-performance co-optimization of throughput core architecture using resistive memory.", "DBLP authors": ["Nilanjan Goswami", "Bingyi Cao", "Tao Li"], "year": 2013, "MAG papers": [{"PaperId": 2072656003, "PaperTitle": "power performance co optimization of throughput core architecture using resistive memory", "Year": 2013, "CitationCount": 68, "EstimatedCitation": 102, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing GPU offload latency via fine-grained CPU-GPU synchronization.", "DBLP authors": ["Daniel Lustig", "Margaret Martonosi"], "year": 2013, "MAG papers": [{"PaperId": 1979717209, "PaperTitle": "reducing gpu offload latency via fine grained cpu gpu synchronization", "Year": 2013, "CitationCount": 74, "EstimatedCitation": 132, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Worm-Bubble Flow Control.", "DBLP authors": ["Lizhong Chen", "Timothy Mark Pinkston"], "year": 2013, "MAG papers": [{"PaperId": 2068094405, "PaperTitle": "worm bubble flow control", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Breaking the on-chip latency barrier using SMART.", "DBLP authors": ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "year": 2013, "MAG papers": [{"PaperId": 1970734438, "PaperTitle": "breaking the on chip latency barrier using smart", "Year": 2013, "CitationCount": 91, "EstimatedCitation": 129, "Affiliations": {"massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network.", "DBLP authors": ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "year": 2013, "MAG papers": [{"PaperId": 1990914147, "PaperTitle": "ts router on maximizing the quality of allocation in the on chip network", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"pennsylvania state university": 3.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies.", "DBLP authors": ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "year": 2013, "MAG papers": [{"PaperId": 1989608846, "PaperTitle": "refrint intelligent refresh to minimize power in on chip multiprocessor cache hierarchies", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 60, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Warped register file: A power efficient register file for GPGPUs.", "DBLP authors": ["Mohammad Abdel-Majeed", "Murali Annavaram"], "year": 2013, "MAG papers": [{"PaperId": 2059301531, "PaperTitle": "warped register file a power efficient register file for gpgpus", "Year": 2013, "CitationCount": 102, "EstimatedCitation": 156, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Disintegrated control for energy-efficient and heterogeneous memory systems.", "DBLP authors": ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "year": 2013, "MAG papers": [{"PaperId": 2078719134, "PaperTitle": "disintegrated control for energy efficient and heterogeneous memory systems", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 79, "Affiliations": {"duke university": 4.0}}], "source": "ES"}, {"DBLP title": "Illusionist: Transforming lightweight cores into aggressive cores on demand.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "year": 2013, "MAG papers": [{"PaperId": 1968415593, "PaperTitle": "illusionist transforming lightweight cores into aggressive cores on demand", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"intel": 1.0, "northrop grumman": 1.0, "university of michigan": 1.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "ESESC: A fast multicore simulator using Time-Based Sampling.", "DBLP authors": ["Ehsan K. Ardestani", "Jose Renau"], "year": 2013, "MAG papers": [{"PaperId": 2011784341, "PaperTitle": "esesc a fast multicore simulator using time based sampling", "Year": 2013, "CitationCount": 98, "EstimatedCitation": 155, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "How to implement effective prediction and forwarding for fusable dynamic multicore architectures.", "DBLP authors": ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "year": 2013, "MAG papers": [{"PaperId": 2061443063, "PaperTitle": "how to implement effective prediction and forwarding for fusable dynamic multicore architectures", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of texas at austin": 2.0, "microsoft": 3.0, "advanced micro devices": 1.0, "university of washington": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons.", "DBLP authors": ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "year": 2013, "MAG papers": [{"PaperId": 1981509416, "PaperTitle": "bridging the semantic gap emulating biological neuronal behaviors with simple digital neurons", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Layout-conscious random topologies for HPC off-chip interconnects.", "DBLP authors": ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "year": 2013, "MAG papers": [{"PaperId": 1968177179, "PaperTitle": "layout conscious random topologies for hpc off chip interconnects", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"keio university": 1.0}}], "source": "ES"}, {"DBLP title": "Scaling towards kilo-core processors with asymmetric high-radix topologies.", "DBLP authors": ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "year": 2013, "MAG papers": [{"PaperId": 2021425055, "PaperTitle": "scaling towards kilo core processors with asymmetric high radix topologies", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 57, "Affiliations": {"university of michigan": 8.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient interconnect via Router Parking.", "DBLP authors": ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "year": 2013, "MAG papers": [{"PaperId": 2023654825, "PaperTitle": "energy efficient interconnect via router parking", "Year": 2013, "CitationCount": 64, "EstimatedCitation": 97, "Affiliations": {"intel": 4.0, "north carolina state university": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "In-network traffic regulation for Transactional Memory.", "DBLP authors": ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "year": 2013, "MAG papers": [{"PaperId": 2065752541, "PaperTitle": "in network traffic regulation for transactional memory", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling.", "DBLP authors": ["Tayyeb Mahmood", "Soontae Kim", "Seokin Hong"], "year": 2013, "MAG papers": [{"PaperId": 2104651846, "PaperTitle": "macho a failure model oriented adaptive cache architecture to enable near threshold voltage scaling", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing.", "DBLP authors": ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "year": 2013, "MAG papers": [{"PaperId": 1975422769, "PaperTitle": "energysmart toward energy efficient manycores for near threshold computing", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 90, "Affiliations": {"university of wisconsin madison": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model.", "DBLP authors": ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"], "year": 2013, "MAG papers": [{"PaperId": 2076618136, "PaperTitle": "rainbow efficient memory dependence recording with high replay parallelism for relaxed memory model", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at urbana champaign": 1.0, "advanced micro devices": 1.0, "beihang university": 1.0}}], "source": "ES"}, {"DBLP title": "High-speed formal verification of heterogeneous coherence hierarchies.", "DBLP authors": ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "year": 2013, "MAG papers": [{"PaperId": 1987208088, "PaperTitle": "high speed formal verification of heterogeneous coherence hierarchies", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Cache coherence for GPU architectures.", "DBLP authors": ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike O'Connor", "Tor M. Aamodt"], "year": 2013, "MAG papers": [{"PaperId": 1997352364, "PaperTitle": "cache coherence for gpu architectures", "Year": 2013, "CitationCount": 114, "EstimatedCitation": 185, "Affiliations": {"university of british columbia": 2.0, "simon fraser university": 1.0, "stanford university": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "The dual-path execution model for efficient GPU control flow.", "DBLP authors": ["Minsoo Rhu", "Mattan Erez"], "year": 2013, "MAG papers": [{"PaperId": 2125979435, "PaperTitle": "the dual path execution model for efficient gpu control flow", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 68, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments.", "DBLP authors": ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "year": 2013, "MAG papers": [{"PaperId": 2066862978, "PaperTitle": "a multiple simd multiple data msmd architecture parallel execution of dynamic and static simd fragments", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national university of defense technology": 6.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "Tiered-latency DRAM: A low latency and low cost DRAM architecture.", "DBLP authors": ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "year": 2013, "MAG papers": [{"PaperId": 2158620667, "PaperTitle": "tiered latency dram a low latency and low cost dram architecture", "Year": 2013, "CitationCount": 206, "EstimatedCitation": 303, "Affiliations": {"carnegie mellon university": 6.0}}], "source": "ES"}, {"DBLP title": "A case for Refresh Pausing in DRAM memory systems.", "DBLP authors": ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "year": 2013, "MAG papers": [{"PaperId": 2041209283, "PaperTitle": "a case for refresh pausing in dram memory systems", "Year": 2013, "CitationCount": 79, "EstimatedCitation": 99, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "MISE: Providing performance predictability and improving fairness in shared main memory systems.", "DBLP authors": ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "year": 2013, "MAG papers": [{"PaperId": 1993488239, "PaperTitle": "mise providing performance predictability and improving fairness in shared main memory systems", "Year": 2013, "CitationCount": 134, "EstimatedCitation": 197, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}]