# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 8 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
CPU 8 7 2
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 6 3
BLOCK 10 7
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
# CONTEXT CPU 2 10
CPU 10 6 3
UNBLOCK 11 7
CPU 11 9 0
CPU 11 10 1
CPU 11 11 2
CPU 11 6 3
BLOCK 12 9
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
CPU 12 11 2
# CONTEXT CPU 3 12
UNBLOCK 13 9
UNBLOCK 13 10
CPU 13 12 0
CPU 13 13 1
CPU 13 11 2
CPU 13 14 3
BLOCK 14 14
CPU 14 12 0
CPU 14 13 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15 12
UNBLOCK 15 14
# CONTEXT CPU 0 15
CPU 15 13 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
BLOCK 16 13
UNBLOCK 16 12
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 13
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 0 2
CPU 17 1 3
CPU 18 3 0
# CONTEXT CPU 1 18
CPU 18 0 2
CPU 18 1 3
CPU 19 3 0
CPU 19 2 1
CPU 19 0 2
CPU 19 1 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 0 2
CPU 20 1 3
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 0 2
CPU 21 1 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 0 2
CPU 22 1 3
EXIT 23 0 2
EXIT 23 1 3
CPU 23 5 0
CPU 23 4 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
BLOCK 24 4
CPU 24 5 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 4
CPU 25 5 0
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
CPU 26 5 0
# CONTEXT CPU 1 26
CPU 26 8 2
CPU 26 7 3
BLOCK 27 5
# CONTEXT CPU 0 27
CPU 27 6 1
CPU 27 8 2
CPU 27 7 3
BLOCK 28 6
UNBLOCK 28 5
CPU 28 9 0
# CONTEXT CPU 1 28
CPU 28 8 2
CPU 28 7 3
UNBLOCK 29 6
CPU 29 9 0
CPU 29 10 1
CPU 29 8 2
CPU 29 7 3
# CONTEXT CPU 0 30
CPU 30 10 1
CPU 30 8 2
CPU 30 7 3
BLOCK 31 10
EXIT 31 7 3
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31 8 2
# CONTEXT CPU 3 31
UNBLOCK 32 10
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 8 2
# CONTEXT CPU 3 32
BLOCK 33 8
CPU 33 11 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
BLOCK 34 11
UNBLOCK 34 8
# CONTEXT CPU 0 34
CPU 34 14 1
# CONTEXT CPU 2 34
CPU 34 12 3
BLOCK 35 14
UNBLOCK 35 11
CPU 35 3 0
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35 12 3
BLOCK 36 12
UNBLOCK 36 14
CPU 36 3 0
CPU 36 2 1
CPU 36 13 2
# CONTEXT CPU 3 36
BLOCK 37 13
UNBLOCK 37 12
CPU 37 3 0
CPU 37 2 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
UNBLOCK 38 13
CPU 38 3 0
CPU 38 2 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
EXIT 39 3 0
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 39 4 3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 5 2
CPU 40 4 3
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
CPU 41 5 2
CPU 41 4 3
CPU 42 6 0
CPU 42 9 1
CPU 42 5 2
CPU 42 4 3
EXIT 43 6 0
EXIT 43 5 2
# CONTEXT CPU 0 43
CPU 43 9 1
# CONTEXT CPU 2 43
CPU 43 4 3
BLOCK 44 9
EXIT 44 4 3
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 8 2
# CONTEXT CPU 3 44
EXIT 45 8 2
UNBLOCK 45 9
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
CPU 46 10 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
CPU 47 10 0
CPU 47 11 1
# CONTEXT CPU 2 47
CPU 47 14 3
BLOCK 48 14
CPU 48 10 0
CPU 48 11 1
CPU 48 12 2
# CONTEXT CPU 3 48
BLOCK 49 12
UNBLOCK 49 14
CPU 49 10 0
CPU 49 11 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
UNBLOCK 50 12
CPU 50 10 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
EXIT 51 10 0
# CONTEXT CPU 0 51
CPU 51 9 1
# CONTEXT CPU 2 51
CPU 51 13 3
BLOCK 52 13
# CONTEXT CPU 0 52
CPU 52 9 1
CPU 52 2 2
# CONTEXT CPU 3 52
EXIT 53 9 1
EXIT 53 2 2
UNBLOCK 53 13
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
CPU 54 14 0
CPU 54 11 1
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
BLOCK 55 14
BLOCK 55 11
CPU 55 -1 0
CPU 55 -1 1
# CONTEXT CPU 2 55
CPU 55 12 3
BLOCK 56 12
UNBLOCK 56 11
UNBLOCK 56 14
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
CPU 56 13 2
CPU 56 -1 3
UNBLOCK 57 12
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 13 2
# CONTEXT CPU 3 57
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
CPU 58 13 2
CPU 58 12 3
BLOCK 59 13
CPU 59 11 0
CPU 59 14 1
CPU 59 -1 2
CPU 59 12 3
EXIT 60 11 0
BLOCK 60 14
UNBLOCK 60 13
# CONTEXT CPU 0 60
CPU 60 -1 1
CPU 60 -1 2
CPU 60 12 3
EXIT 61 12 3
UNBLOCK 61 14
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 -1 3
# CONTEXT CPU 0 62
CPU 62 14 1
CPU 62 -1 2
CPU 62 -1 3
BLOCK 63 14
CPU 63 13 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
EXIT 64 13 0
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
