<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Sun May 26 11:45:10 2024

#Implementation: First_Implementation


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv" (library work)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv" (library work)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv" (library work)
@I::"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
File /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv changed - recompiling
Selecting top level module cic
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":1:7:1:15|Synthesizing module decimator in library work.

	W=32'b00000000000000000000000000001010
	R=32'b00000000000000000000000001100100
	RW=32'b00000000000000000000000000100000
   Generated name = decimator_10s_100s_32s
Running optimization stage 1 on decimator_10s_100s_32s .......
Finished optimization stage 1 on decimator_10s_100s_32s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":1:7:1:9|Synthesizing module cic in library work.
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv":1:7:1:16|Synthesizing module integrator in library work.

	IW=32'b00000000000000000000000000000101
	OW=32'b00000000000000000000000000001010
   Generated name = integrator_5s_10s
@W: CG532 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv":33:0:33:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on integrator_5s_10s .......
Finished optimization stage 1 on integrator_5s_10s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":33:24:33:44|Port-width mismatch for port i_data. The port definition is 5 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@N: CG364 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":1:7:1:10|Synthesizing module comb in library work.

	IW=32'b00000000000000000000000000001010
	OW=32'b00000000000000000000000000001010
	N=32'b00000000000000000000000000000001
   Generated name = comb_10s_10s_1s
@W: CG390 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":29:21:29:26|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":29:57:29:62|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":40:0:40:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on comb_10s_10s_1s .......
@A: CL282 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":19:0:19:8|Feedback mux created for signal delay[0][9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on comb_10s_10s_1s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@W: CG532 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":89:4:89:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on cic .......
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":48:4:48:17|Removing instance decimator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[9].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[8].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[7].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[6].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[5].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[4].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[3].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[2].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":71:15:71:23|Removing instance genblk2[1].comb_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[9].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[8].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[7].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[6].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[5].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[4].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[3].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[2].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":29:12:29:26|Removing instance genblk1[1].integrator_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on cic (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on comb_10s_10s_1s .......
Finished optimization stage 2 on comb_10s_10s_1s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 2 on integrator_5s_10s .......
Finished optimization stage 2 on integrator_5s_10s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 2 on cic .......
@A: CL153 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":59:26:59:34|*Unassigned bits of o_data[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":60:11:60:20|*Unassigned bits of o_ready are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":7:16:7:20|Input i_clk is unused.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":8:16:8:22|Input i_reset is unused.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":9:16:9:19|Input i_ce is unused.
@N: CL159 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":10:32:10:37|Input i_data is unused.
Finished optimization stage 2 on cic (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 2 on decimator_10s_100s_32s .......
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Optimizing register bit decimator_counter[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":17:4:17:12|Pruning register bits 31 to 7 of decimator_counter[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on decimator_10s_100s_32s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:10 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:10 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:10 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 11:45:12 2024

###########################################################]
Premap Report

# Sun May 26 11:45:12 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)

@A: MF827 |No constraint file specified.
@L: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_scck.rpt 
See clock summary report "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist cic 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)



Clock Summary
******************

          Start     Requested     Requested     Clock     Clock     Clock
Level     Clock     Frequency     Period        Type      Group     Load 
-------------------------------------------------------------------------
=========================================================================



Clock Load Summary
***********************

          Clock     Source     Clock Pin       Non-clock Pin     Non-clock Pin
Clock     Load      Pin        Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------
==============================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 26 11:45:13 2024

###########################################################]
Map & Optimize Report

# Sun May 26 11:45:13 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   0 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

Writing Analyst data base /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/CIC_First_Implementation.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)



##### START OF TIMING REPORT #####[
# Timing report written on Sun May 26 11:45:15 2024
#


Top view:               cic
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 295MB peak: 295MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-6

Register bits: 0 of 83640 (0%)
PIC Latch:       0
I/O cells:       11


Details:
GSR:            1
OB:             11
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 295MB peak: 295MB)

Process took 0h:00m:01s realtime, 0h:00m:02s cputime
# Sun May 26 11:45:15 2024

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
