\subsection{S\+YN Architecture Reference}
\label{classddr2_1_1SYN}\index{S\+YN@{S\+YN}}


Collaboration diagram for S\+YN\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=160pt]{d5/d1f/classddr2_1_1SYN__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+controller\+\_\+phy}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf signal\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire18} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire19} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire20} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire21} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire22} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire23} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire24} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire25} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire26} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire27} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+wire28} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+controller\+\_\+phy\+\_\+inst}  {\bfseries ddr2\+\_\+controller\+\_\+phy}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 73} of file {\bf ddr2.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{ddr2\+\_\+controller\+\_\+phy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+controller\+\_\+phy} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2_1_1SYN_a1897710ce934daa760d3c37e3df6a573}


Definition at line {\bf 105} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!ddr2\+\_\+controller\+\_\+phy\+\_\+inst@{ddr2\+\_\+controller\+\_\+phy\+\_\+inst}}
\index{ddr2\+\_\+controller\+\_\+phy\+\_\+inst@{ddr2\+\_\+controller\+\_\+phy\+\_\+inst}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{ddr2\+\_\+controller\+\_\+phy\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+controller\+\_\+phy\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+controller\+\_\+phy}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2_1_1SYN_ad57a8343bcad51902d0fafe944bcefad}


Definition at line {\bf 296} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire0@{signal\+\_\+wire0}}
\index{signal\+\_\+wire0@{signal\+\_\+wire0}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a9317983e553e6b1f7bf3c152c75135fd}


Definition at line {\bf 75} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire1@{signal\+\_\+wire1}}
\index{signal\+\_\+wire1@{signal\+\_\+wire1}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a839e3cc5d531f78dcc38d3d3e7a903fb}


Definition at line {\bf 76} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire10@{signal\+\_\+wire10}}
\index{signal\+\_\+wire10@{signal\+\_\+wire10}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_aa4c2d36d6152506ccc617f9f8db12f6b}


Definition at line {\bf 85} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire11@{signal\+\_\+wire11}}
\index{signal\+\_\+wire11@{signal\+\_\+wire11}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a36df74208e8344a2f0accd899d532777}


Definition at line {\bf 86} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire12@{signal\+\_\+wire12}}
\index{signal\+\_\+wire12@{signal\+\_\+wire12}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a0b5425c71689e04561f067fb5e4a25e4}


Definition at line {\bf 87} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire13@{signal\+\_\+wire13}}
\index{signal\+\_\+wire13@{signal\+\_\+wire13}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a0073a18b6755c0a568a7f0c7938ef6c1}


Definition at line {\bf 88} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire14@{signal\+\_\+wire14}}
\index{signal\+\_\+wire14@{signal\+\_\+wire14}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a928a9a213b490a83fd257ced5a391741}


Definition at line {\bf 89} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire15@{signal\+\_\+wire15}}
\index{signal\+\_\+wire15@{signal\+\_\+wire15}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_afc47d2e3d6097e4f64bdc982d5ecf055}


Definition at line {\bf 90} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire16@{signal\+\_\+wire16}}
\index{signal\+\_\+wire16@{signal\+\_\+wire16}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a859a6bebe044ce8054c62b1b83c1d226}


Definition at line {\bf 91} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire17@{signal\+\_\+wire17}}
\index{signal\+\_\+wire17@{signal\+\_\+wire17}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a4924a05abfa1a56c100d6f0b4eaccba5}


Definition at line {\bf 92} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire18@{signal\+\_\+wire18}}
\index{signal\+\_\+wire18@{signal\+\_\+wire18}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire18}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire18} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_aa7acbf5341f5e0a0d99d9bc1a3c182d5}


Definition at line {\bf 93} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire19@{signal\+\_\+wire19}}
\index{signal\+\_\+wire19@{signal\+\_\+wire19}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire19}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire19} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a780be78fb0bc25464af0e8c508a8dcaa}


Definition at line {\bf 94} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire2@{signal\+\_\+wire2}}
\index{signal\+\_\+wire2@{signal\+\_\+wire2}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_aac02dc2555d020b85aadaba18c39e7ac}


Definition at line {\bf 77} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire20@{signal\+\_\+wire20}}
\index{signal\+\_\+wire20@{signal\+\_\+wire20}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire20}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire20} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a192130e684bafff64d51e3a6796218b7}


Definition at line {\bf 95} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire21@{signal\+\_\+wire21}}
\index{signal\+\_\+wire21@{signal\+\_\+wire21}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire21}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire21} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a08fcbd2b31256732ac551d022b866ebd}


Definition at line {\bf 96} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire22@{signal\+\_\+wire22}}
\index{signal\+\_\+wire22@{signal\+\_\+wire22}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire22}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire22} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a52fa5aef5232261a253b011a902fd185}


Definition at line {\bf 97} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire23@{signal\+\_\+wire23}}
\index{signal\+\_\+wire23@{signal\+\_\+wire23}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire23}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire23} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a0e5bc81ce319da0384d6ba65aa0da266}


Definition at line {\bf 98} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire24@{signal\+\_\+wire24}}
\index{signal\+\_\+wire24@{signal\+\_\+wire24}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire24}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire24} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_ada7b15c34e7471595e3f2cd5138a7686}


Definition at line {\bf 99} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire25@{signal\+\_\+wire25}}
\index{signal\+\_\+wire25@{signal\+\_\+wire25}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire25}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire25} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a0c0220b0df5ebf3116eb07ead2f38c5e}


Definition at line {\bf 100} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire26@{signal\+\_\+wire26}}
\index{signal\+\_\+wire26@{signal\+\_\+wire26}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire26}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire26} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a39c91479a7b9c2dc4e1fadde0843da6d}


Definition at line {\bf 101} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire27@{signal\+\_\+wire27}}
\index{signal\+\_\+wire27@{signal\+\_\+wire27}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire27}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire27} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a8242bc05ebe75f7d63d1d8e628db62e2}


Definition at line {\bf 102} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire28@{signal\+\_\+wire28}}
\index{signal\+\_\+wire28@{signal\+\_\+wire28}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire28}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire28} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a52366d9eeeab510255059702505a3022}


Definition at line {\bf 103} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire3@{signal\+\_\+wire3}}
\index{signal\+\_\+wire3@{signal\+\_\+wire3}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a39a44d3a69fa154a810a9d3fbd9c8381}


Definition at line {\bf 78} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire4@{signal\+\_\+wire4}}
\index{signal\+\_\+wire4@{signal\+\_\+wire4}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_addbfa4513de82fc90216e55ddcbf3542}


Definition at line {\bf 79} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire5@{signal\+\_\+wire5}}
\index{signal\+\_\+wire5@{signal\+\_\+wire5}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a032e48486cb048927bd9348313c643bc}


Definition at line {\bf 80} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire6@{signal\+\_\+wire6}}
\index{signal\+\_\+wire6@{signal\+\_\+wire6}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a5457eca60c4e13a40b70465ee3d07a3e}


Definition at line {\bf 81} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire7@{signal\+\_\+wire7}}
\index{signal\+\_\+wire7@{signal\+\_\+wire7}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a44fbd05037e859431f02dee2760c0aef}


Definition at line {\bf 82} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire8@{signal\+\_\+wire8}}
\index{signal\+\_\+wire8@{signal\+\_\+wire8}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_aaeea889b19c7be23e622ceb6ff9d889b}


Definition at line {\bf 83} of file {\bf ddr2.\+vhd}.

\index{ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}!signal\+\_\+wire9@{signal\+\_\+wire9}}
\index{signal\+\_\+wire9@{signal\+\_\+wire9}!ddr2\+::\+S\+YN@{ddr2\+::\+S\+YN}}
\paragraph[{signal\+\_\+wire9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+wire9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2_1_1SYN_a845014491eae2d14d22da62f6692ccdb}


Definition at line {\bf 84} of file {\bf ddr2.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2.\+vhd}\end{DoxyCompactItemize}
