// Seed: 2188219516
`timescale 1 ps / 1ps
module module_0;
  logic id_0;
  always #1 id_0 = id_1;
  always @(1) id_0 = id_1 ^ 1;
  logic id_2;
endmodule
