# ðŸ‘‹ Hi, I'm Srilakshmi Jyothula
ðŸŽ“ Final Year B.Tech Student | Aditya University, Surampalem  
ðŸ”¬ Passionate about VLSI | Design Verification | Digital Electronics  
ðŸš€ Trained in Verilog HDL, SystemVerilog, Protocols, STA  
ðŸ† Project Top1 in VLSI Domain â€“ at project space 6.o atTechnical Hub and secured Top 6 out of 123 teams

## ðŸ”§ Skills
- ðŸ›  Languages: C, Verilog, SystemVerilog, Assembly (8086, 8051)
- ðŸ“˜ Tools: ModelSim, Vivado, Proteus, MASM, GTKWave
- ðŸ§ª Verification: Testbenches, Assertions, Coverage
- ðŸ’¡ Soft Skills: Teamwork, Planning, Time Management

## ðŸ“ Projects
- ðŸ”¹ Low Power DSP using Approximate Circuits â€“ [http://sites.google.com/view/synthesissquad/home]
- ðŸ”¹ Smart Blind Stick with Ultrasonic Sensor 
- ðŸ”¹ Arduino-Based Radar Detection 

## ðŸ… Certifications
- Cadence Certifications (Digital IC, Verilog, SystemVerilog, STA)
- Digital Hardware with FPGA | Arduino | eSIM

## ðŸ“« Let's Connect
ðŸ“© jyothulasrilakshmi@email.com  
ðŸ“Ž [LinkedIn]-->[www.linkedin.com/in/srilakshmi-jyothula-947b72268] | [Resume]--> [https://adityagroup-my.sharepoint.com/:b:/g/personal/22a91a0420_aec_edu_in/EQABKt_eZ4VMgJtT3uT9soQB4CYds5oAoXxvoTNX1w4kgA?e=sVW0jz]





