$date
	Thu Dec 14 18:20:05 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 5 ! addr_r1 [0:4] $end
$var wire 5 " addr_r2 [0:4] $end
$var wire 5 # addr_rd [0:4] $end
$var wire 1 $ register_write $end
$var wire 32 % immediate [0:31] $end
$var reg 32 & instruction [0:31] $end
$var reg 1 ' reset $end
$scope module dec $end
$var wire 5 ( addr_r1 [0:4] $end
$var wire 5 ) addr_r2 [0:4] $end
$var wire 5 * addr_rd [0:4] $end
$var wire 32 + immediate [0:31] $end
$var wire 32 , instruction [0:31] $end
$var wire 1 $ register_write $end
$var wire 1 ' reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b0 (
1'
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#1
0'
#81
b1 %
b1 +
b1 &
b1 ,
#121
