{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735975946067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735975946068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 01:32:26 2025 " "Processing started: Sat Jan  4 01:32:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735975946068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975946068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975946068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735975946328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735975946328 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/HCSR_04/INTESC_LIB_ULTRASONICO_RevC.vhd " "Can't analyze file -- file Components/HCSR_04/INTESC_LIB_ULTRASONICO_RevC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735975952609 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/HCSR_04/DIVISION_ULTRASONICO_RevA.vhd " "Can't analyze file -- file Components/HCSR_04/DIVISION_ULTRASONICO_RevA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735975952610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/us_hcsr_04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/us_hcsr_04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 US_HCSR_04-rtl " "Found design unit 1: US_HCSR_04-rtl" {  } { { "Components/US_HCSR_04.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952853 ""} { "Info" "ISGN_ENTITY_NAME" "1 US_HCSR_04 " "Found entity 1: US_HCSR_04" {  } { { "Components/US_HCSR_04.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bcd/bcd_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bcd/bcd_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_byte-rtl " "Found design unit 1: BCD_byte-rtl" {  } { { "Components/BCD/BCD_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/BCD/BCD_byte.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952855 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_byte " "Found entity 1: BCD_byte" {  } { { "Components/BCD/BCD_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/BCD/BCD_byte.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bcd/bcd_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bcd/bcd_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_4bit-rtl " "Found design unit 1: BCD_4bit-rtl" {  } { { "Components/BCD/BCD_4bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/BCD/BCD_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952856 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_4bit " "Found entity 1: BCD_4bit" {  } { { "Components/BCD/BCD_4bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/BCD/BCD_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/interface_comm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/interface_comm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interface_Comm-rtl " "Found design unit 1: Interface_Comm-rtl" {  } { { "Components/Interface_Comm.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Interface_Comm.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interface_Comm " "Found entity 1: Interface_Comm" {  } { { "Components/Interface_Comm.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Interface_Comm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/display_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/display_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY_BCD-rtl " "Found design unit 1: DISPLAY_BCD-rtl" {  } { { "Components/DISPLAY_BCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/DISPLAY_BCD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952858 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_BCD " "Found entity 1: DISPLAY_BCD" {  } { { "Components/DISPLAY_BCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/DISPLAY_BCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_string.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_string-transmit " "Found design unit 1: UART_TX_string-transmit" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952859 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_string " "Found entity 1: UART_TX_string" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_byte-TX_BYTE " "Found design unit 1: UART_TX_byte-TX_BYTE" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_byte.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952861 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_byte " "Found entity 1: UART_TX_byte" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_byte.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952861 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/UART/UART_RX_byte.vhd " "Can't analyze file -- file Components/UART/UART_RX_byte.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1735975952863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-rtl " "Found design unit 1: PWM-rtl" {  } { { "Components/PWM.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952864 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "Components/PWM.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flow_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flow_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flow_counter-rtl " "Found design unit 1: Flow_counter-rtl" {  } { { "Components/Flow_counter.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952865 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flow_counter " "Found entity 1: Flow_counter" {  } { { "Components/Flow_counter.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-DIV " "Found design unit 1: CLK_DIV-DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952866 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adc_0804lcn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adc_0804lcn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_0804LCN-rtl " "Found design unit 1: ADC_0804LCN-rtl" {  } { { "Components/ADC_0804LCN.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_0804LCN " "Found entity 1: ADC_0804LCN" {  } { { "Components/ADC_0804LCN.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smart_traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Smart_traffic_light-rtl " "Found design unit 1: Smart_traffic_light-rtl" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952868 ""} { "Info" "ISGN_ENTITY_NAME" "1 Smart_traffic_light " "Found entity 1: Smart_traffic_light" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975952868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975952868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Smart_traffic_light " "Elaborating entity \"Smart_traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735975952955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:c_STL_CLK " "Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:c_STL_CLK\"" {  } { { "Smart_traffic_light.vhd" "c_STL_CLK" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952978 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clks_max CLK_DIV.vhd(24) " "VHDL Signal Declaration warning at CLK_DIV.vhd(24): used explicit default value for signal \"clks_max\" because signal was never assigned a value" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1735975952979 "|Smart_traffic_light|ADC_0804LCN:c_ADC_0804LCN|CLK_DIV:c_ADC_CLK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flow_counter Flow_counter:NORTH_SOUTH " "Elaborating entity \"Flow_counter\" for hierarchy \"Flow_counter:NORTH_SOUTH\"" {  } { { "Smart_traffic_light.vhd" "NORTH_SOUTH" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PTL_NS_0 " "Elaborating entity \"PWM\" for hierarchy \"PWM:PTL_NS_0\"" {  } { { "Smart_traffic_light.vhd" "PTL_NS_0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_BCD DISPLAY_BCD:c_DISPLAY_BCD " "Elaborating entity \"DISPLAY_BCD\" for hierarchy \"DISPLAY_BCD:c_DISPLAY_BCD\"" {  } { { "Smart_traffic_light.vhd" "c_DISPLAY_BCD" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_byte DISPLAY_BCD:c_DISPLAY_BCD\|BCD_byte:c_BCD_byte " "Elaborating entity \"BCD_byte\" for hierarchy \"DISPLAY_BCD:c_DISPLAY_BCD\|BCD_byte:c_BCD_byte\"" {  } { { "Components/DISPLAY_BCD.vhd" "c_BCD_byte" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/DISPLAY_BCD.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_4bit DISPLAY_BCD:c_DISPLAY_BCD\|BCD_byte:c_BCD_byte\|BCD_4bit:BCD_4bit_0 " "Elaborating entity \"BCD_4bit\" for hierarchy \"DISPLAY_BCD:c_DISPLAY_BCD\|BCD_byte:c_BCD_byte\|BCD_4bit:BCD_4bit_0\"" {  } { { "Components/BCD/BCD_byte.vhd" "BCD_4bit_0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/BCD/BCD_byte.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_0804LCN ADC_0804LCN:c_ADC_POT " "Elaborating entity \"ADC_0804LCN\" for hierarchy \"ADC_0804LCN:c_ADC_POT\"" {  } { { "Smart_traffic_light.vhd" "c_ADC_POT" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "US_HCSR_04 US_HCSR_04:c_US_HCSR_04 " "Elaborating entity \"US_HCSR_04\" for hierarchy \"US_HCSR_04:c_US_HCSR_04\"" {  } { { "Smart_traffic_light.vhd" "c_US_HCSR_04" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_Comm Interface_Comm:c_Interface_Comm " "Elaborating entity \"Interface_Comm\" for hierarchy \"Interface_Comm:c_Interface_Comm\"" {  } { { "Smart_traffic_light.vhd" "c_Interface_Comm" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975952991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_string Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message " "Elaborating entity \"UART_TX_string\" for hierarchy \"Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\"" {  } { { "Components/Interface_Comm.vhd" "c_TX_message" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Interface_Comm.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975953000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_byte Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte " "Elaborating entity \"UART_TX_byte\" for hierarchy \"Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\"" {  } { { "Components/UART/UART_TX_string.vhd" "TX_byte" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975953002 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975954185 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Smart_traffic_light.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 331 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975954185 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "US_HCSR_04:c_US_HCSR_04\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"US_HCSR_04:c_US_HCSR_04\|Mult0\"" {  } { { "Components/US_HCSR_04.vhd" "Mult0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 133 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975954185 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "US_HCSR_04:c_US_HCSR_04\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"US_HCSR_04:c_US_HCSR_04\|Div0\"" {  } { { "Components/US_HCSR_04.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975954185 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Smart_traffic_light.vhd" "Mult1" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975954185 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Smart_traffic_light.vhd" "Div1" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975954185 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735975954185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954214 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735975954214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 331 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954323 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 331 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735975954323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_6jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "US_HCSR_04:c_US_HCSR_04\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"US_HCSR_04:c_US_HCSR_04\|lpm_mult:Mult0\"" {  } { { "Components/US_HCSR_04.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "US_HCSR_04:c_US_HCSR_04\|lpm_mult:Mult0 " "Instantiated megafunction \"US_HCSR_04:c_US_HCSR_04\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954452 ""}  } { { "Components/US_HCSR_04.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735975954452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g9t " "Found entity 1: mult_g9t" {  } { { "db/mult_g9t.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/mult_g9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "US_HCSR_04:c_US_HCSR_04\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"US_HCSR_04:c_US_HCSR_04\|lpm_divide:Div0\"" {  } { { "Components/US_HCSR_04.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "US_HCSR_04:c_US_HCSR_04\|lpm_divide:Div0 " "Instantiated megafunction \"US_HCSR_04:c_US_HCSR_04\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954496 ""}  } { { "Components/US_HCSR_04.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/US_HCSR_04.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735975954496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2p " "Found entity 1: lpm_divide_b2p" {  } { { "db/lpm_divide_b2p.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_b2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6dg " "Found entity 1: abs_divider_6dg" {  } { { "db/abs_divider_6dg.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/abs_divider_6dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_k0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_k0a " "Found entity 1: lpm_abs_k0a" {  } { { "db/lpm_abs_k0a.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_abs_k0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954612 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735975954612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975954648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735975954648 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 497 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735975954648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7jm " "Found entity 1: lpm_divide_7jm" {  } { { "db/lpm_divide_7jm.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_7jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i7f " "Found entity 1: alt_u_div_i7f" {  } { { "db/alt_u_div_i7f.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_i7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735975954697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975954697 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "79 " "Ignored 79 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1735975955065 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "48 " "Ignored 48 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1735975955065 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1735975955065 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_DISP_SEG\[7\] VCC " "Pin \"o_DISP_SEG\[7\]\" is stuck at VCC" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735975959094 "|Smart_traffic_light|o_DISP_SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735975959094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735975959210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735975960301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735975960532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735975960532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RX " "No output dependent on input pin \"i_RX\"" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735975960686 "|Smart_traffic_light|i_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735975960686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3024 " "Implemented 3024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735975960686 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735975960686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2954 " "Implemented 2954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735975960686 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1735975960686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735975960686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735975960729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 01:32:40 2025 " "Processing ended: Sat Jan  4 01:32:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735975960729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735975960729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735975960729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735975960729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1735975961860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735975961860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 01:32:41 2025 " "Processing started: Sat Jan  4 01:32:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735975961860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735975961860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735975961861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1735975961939 ""}
{ "Info" "0" "" "Project  = Smart_traffic_light" {  } {  } 0 0 "Project  = Smart_traffic_light" 0 0 "Fitter" 0 0 1735975961939 ""}
{ "Info" "0" "" "Revision = Smart_traffic_light" {  } {  } 0 0 "Revision = Smart_traffic_light" 0 0 "Fitter" 0 0 1735975961939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1735975962009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1735975962010 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Smart_traffic_light EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Smart_traffic_light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735975962023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735975962066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735975962066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735975962157 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1735975962160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735975962251 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735975962251 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735975962251 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735975962251 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735975962255 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735975962255 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735975962255 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735975962255 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735975962255 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735975962255 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735975962257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_traffic_light.sdc " "Synopsys Design Constraints File file not found: 'Smart_traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735975962808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735975962809 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1735975962831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1735975962833 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735975962833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962971 ""}  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_DIV:c_STL_CLK\|CLK  " "Automatically promoted node CLK_DIV:c_STL_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_DIV:c_STL_CLK\|CLK~0 " "Destination node CLK_DIV:c_STL_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "Automatically promoted node US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK~0 " "Destination node US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "Automatically promoted node Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK~0 " "Destination node Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "Automatically promoted node Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK~0 " "Destination node Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "Automatically promoted node ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK~0 " "Destination node ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_CLK_IN0~output " "Destination node o_CLK_IN0~output" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "Automatically promoted node ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK~0 " "Destination node ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_CLK_IN1~output " "Destination node o_CLK_IN1~output" {  } { { "Smart_traffic_light.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "Automatically promoted node DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK~0 " "Destination node DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "Automatically promoted node Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK~0 " "Destination node Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "Automatically promoted node PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735975962972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK~0 " "Destination node PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 6492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735975962972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735975962972 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735975962972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735975963247 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735975963248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735975963248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735975963251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735975963253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735975963256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735975963363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1735975963365 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1735975963365 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735975963365 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_ST " "Node \"i_ST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1735975963442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDS\[0\] " "Node \"o_LEDS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1735975963442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDS\[1\] " "Node \"o_LEDS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1735975963442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDS\[2\] " "Node \"o_LEDS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1735975963442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_LEDS\[3\] " "Node \"o_LEDS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_LEDS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1735975963442 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1735975963442 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735975963443 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1735975963449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735975963853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735975964218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735975964236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735975967386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735975967386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735975967858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1735975969435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735975969435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1735975971914 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735975971914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735975971918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.19 " "Total time spent on timing analysis during the Fitter is 2.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1735975972026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735975972041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735975972265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735975972266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735975972551 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735975973012 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1735975973214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/output_files/Smart_traffic_light.fit.smsg " "Generated suppressed messages file C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/output_files/Smart_traffic_light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735975973322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5685 " "Peak virtual memory: 5685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735975973767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 01:32:53 2025 " "Processing ended: Sat Jan  4 01:32:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735975973767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735975973767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735975973767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735975973767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735975974688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735975974688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 01:32:54 2025 " "Processing started: Sat Jan  4 01:32:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735975974688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735975974688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735975974688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1735975974894 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735975975092 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735975975105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735975975222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 01:32:55 2025 " "Processing ended: Sat Jan  4 01:32:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735975975222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735975975222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735975975222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735975975222 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735975975854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735975976222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735975976222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 01:32:56 2025 " "Processing started: Sat Jan  4 01:32:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735975976222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1735975976222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Smart_traffic_light -c Smart_traffic_light " "Command: quartus_sta Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1735975976223 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1735975976294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1735975976409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1735975976409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975976444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975976444 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_traffic_light.sdc " "Synopsys Design Constraints File file not found: 'Smart_traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1735975976634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975976634 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " "create_clock -period 1.000 -name PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DIV:c_STL_CLK\|CLK CLK_DIV:c_STL_CLK\|CLK " "create_clock -period 1.000 -name CLK_DIV:c_STL_CLK\|CLK CLK_DIV:c_STL_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " "create_clock -period 1.000 -name US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " "create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " "create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " "create_clock -period 1.000 -name Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " "create_clock -period 1.000 -name ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " "create_clock -period 1.000 -name DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735975976642 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735975976642 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1735975976653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735975976656 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1735975976656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1735975976664 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735975976775 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735975976775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -91.882 " "Worst-case setup slack is -91.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -91.882           -1204.887 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "  -91.882           -1204.887 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.407            -415.022 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "  -35.407            -415.022 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.724             -39.721 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.724             -39.721 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.702             -38.963 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.702             -38.963 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.524             -39.608 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.524             -39.608 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.316             -38.637 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.316             -38.637 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.315             -38.730 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.315             -38.730 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.229             -38.709 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.229             -38.709 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.154             -38.593 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.154             -38.593 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.028             -40.345 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -30.028             -40.345 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.815             -41.427 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.815             -41.427 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.633             -40.814 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.633             -40.814 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.240             -37.788 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.240             -37.788 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.068             -37.773 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -29.068             -37.773 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.996           -1169.687 CLK_DIV:c_STL_CLK\|CLK  " "   -8.996           -1169.687 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.755             -41.715 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -5.755             -41.715 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582            -147.932 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "   -4.582            -147.932 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.528            -524.212 i_CLK  " "   -4.528            -524.212 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038             -10.623 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "   -2.038             -10.623 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201             -12.062 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.201             -12.062 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200              -9.407 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.200              -9.407 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975976778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 CLK_DIV:c_STL_CLK\|CLK  " "    0.432               0.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "    0.433               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "    0.452               0.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "    0.452               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "    0.452               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "    0.452               0.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.453               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.454               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 i_CLK  " "    0.717               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.762               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.793               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.794               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.795               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.795               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.795               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.796               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.801               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.801               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.801               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.802               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.802               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975976791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735975976795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735975976799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -239.711 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "   -4.000            -239.711 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -223.076 i_CLK  " "   -3.000            -223.076 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -272.121 CLK_DIV:c_STL_CLK\|CLK  " "   -1.487            -272.121 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -95.168 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "   -1.487             -95.168 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -63.941 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.487             -63.941 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.487             -14.870 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975976802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975976802 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1735975977310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735975977327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735975977646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735975977819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735975977849 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735975977849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -83.999 " "Worst-case setup slack is -83.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.999           -1098.818 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "  -83.999           -1098.818 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.193            -378.743 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "  -32.193            -378.743 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.931             -35.570 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.931             -35.570 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.915             -34.724 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.915             -34.724 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.750             -35.363 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.750             -35.363 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.538             -34.498 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.538             -34.498 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.538             -34.407 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.538             -34.407 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.457             -34.474 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.457             -34.474 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.389             -34.361 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.389             -34.361 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.274             -36.167 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.274             -36.167 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.057             -37.217 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -27.057             -37.217 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.893             -36.552 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.893             -36.552 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.547             -33.621 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.547             -33.621 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.447             -33.837 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -26.447             -33.837 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.229           -1084.677 CLK_DIV:c_STL_CLK\|CLK  " "   -8.229           -1084.677 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.261             -38.218 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -5.261             -38.218 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214            -481.516 i_CLK  " "   -4.214            -481.516 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.095            -134.481 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "   -4.095            -134.481 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.867              -9.251 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.867              -9.251 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067             -10.010 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.067             -10.010 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067              -7.748 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.067              -7.748 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975977855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLK_DIV:c_STL_CLK\|CLK  " "    0.382               0.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "    0.382               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.401               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "    0.401               0.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "    0.401               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "    0.401               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "    0.401               0.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.402               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 i_CLK  " "    0.667               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.680               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.735               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.736               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.736               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.737               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.737               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.737               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.741               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.742               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.742               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.742               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.742               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975977874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735975977883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735975977892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -239.525 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "   -4.000            -239.525 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -223.076 i_CLK  " "   -3.000            -223.076 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -272.121 CLK_DIV:c_STL_CLK\|CLK  " "   -1.487            -272.121 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -95.168 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "   -1.487             -95.168 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -63.941 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.487             -63.941 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.487             -25.279 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.487             -19.331 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.487             -14.870 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.487             -11.896 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975977902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975977902 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1735975978587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735975978695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735975978706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735975978706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.590 " "Worst-case setup slack is -39.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.590            -467.091 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "  -39.590            -467.091 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.628            -145.710 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "  -14.628            -145.710 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.647             -12.962 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.647             -12.962 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.646             -13.274 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.646             -13.274 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.564             -13.212 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.564             -13.212 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.484             -12.877 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.484             -12.877 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.466             -12.841 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.466             -12.841 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.424             -12.872 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.424             -12.872 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.391             -12.829 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.391             -12.829 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.326             -13.728 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.326             -13.728 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.242             -14.134 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.242             -14.134 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.155             -13.826 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "  -12.155             -13.826 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.965             -12.418 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.965             -12.418 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.876             -12.362 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "  -11.876             -12.362 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402            -410.619 CLK_DIV:c_STL_CLK\|CLK  " "   -3.402            -410.619 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.956             -13.038 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.956             -13.038 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479             -40.503 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.479             -40.503 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392            -133.995 i_CLK  " "   -1.392            -133.995 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.541 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "   -0.304              -0.541 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.049               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.050               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975978717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLK_DIV:c_STL_CLK\|CLK  " "    0.178               0.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "    0.179               0.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.186               0.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "    0.186               0.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "    0.186               0.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "    0.186               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "    0.186               0.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "    0.187               0.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 i_CLK  " "    0.270               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.306               0.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.319               0.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.319               0.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.320               0.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.320               0.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.320               0.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.320               0.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.323               0.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.323               0.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.323               0.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.324               0.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "    0.324               0.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975978740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735975978754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735975978771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -160.800 i_CLK  " "   -3.000            -160.800 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -183.000 CLK_DIV:c_STL_CLK\|CLK  " "   -1.000            -183.000 CLK_DIV:c_STL_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -107.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK  " "   -1.000            -107.000 US_HCSR_04:c_US_HCSR_04\|CLK_DIV:c_US_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK  " "   -1.000             -64.000 Interface_Comm:c_Interface_Comm\|CLK_DIV:c_TEM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -43.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.000             -43.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.000             -17.000 ADC_0804LCN:c_ADC_POT\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK  " "   -1.000             -17.000 ADC_0804LCN:c_ADC_TEMP\|CLK_DIV:c_ADC_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK  " "   -1.000             -13.000 DISPLAY_BCD:c_DISPLAY_BCD\|CLK_DIV:c_DISP_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK  " "   -1.000             -10.000 Interface_Comm:c_Interface_Comm\|UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:PTL_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_EW_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_0\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_1\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_2\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK  " "   -1.000              -8.000 PWM:TRLH_NS_3\|CLK_DIV:c_PWM_CLK\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735975978785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735975978784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735975979999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735975980001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735975980162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 01:33:00 2025 " "Processing ended: Sat Jan  4 01:33:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735975980162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735975980162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735975980162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1735975980162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1735975981165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735975981166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 01:33:01 2025 " "Processing started: Sat Jan  4 01:33:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735975981166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735975981166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Smart_traffic_light -c Smart_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735975981166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1735975981456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Smart_traffic_light.vo C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/simulation/questa/ simulation " "Generated file Smart_traffic_light.vo in folder \"C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735975981688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735975981721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 01:33:01 2025 " "Processing ended: Sat Jan  4 01:33:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735975981721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735975981721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735975981721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735975981721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735975982454 ""}
