{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562617553902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562617553904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 00:25:53 2019 " "Processing started: Tue Jul  9 00:25:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562617553904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617553904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617553904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562617554211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562617554211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562617571250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramm " "Found entity 1: ramm" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562617571251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu " "Elaborating entity \"riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562617571317 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(84) " "Verilog HDL Case Statement warning at riscv_cpu.v(84): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562617571353 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(88) " "Verilog HDL Case Statement warning at riscv_cpu.v(88): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562617571354 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(92) " "Verilog HDL Case Statement warning at riscv_cpu.v(92): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562617571354 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(93) " "Verilog HDL Case Statement warning at riscv_cpu.v(93): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562617571354 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(94) " "Verilog HDL Case Statement warning at riscv_cpu.v(94): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 94 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562617571354 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(82) " "Verilog HDL Case Statement warning at riscv_cpu.v(82): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571354 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(200) " "Verilog HDL Case Statement warning at riscv_cpu.v(200): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 200 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571356 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(232) " "Verilog HDL assignment warning at riscv_cpu.v(232): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571357 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(244) " "Verilog HDL assignment warning at riscv_cpu.v(244): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571358 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(266) " "Verilog HDL Case Statement warning at riscv_cpu.v(266): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 266 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571358 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(338) " "Verilog HDL Case Statement warning at riscv_cpu.v(338): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 338 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571360 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(442) " "Verilog HDL assignment warning at riscv_cpu.v(442): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571362 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(444) " "Verilog HDL assignment warning at riscv_cpu.v(444): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571362 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(446) " "Verilog HDL assignment warning at riscv_cpu.v(446): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571362 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(448) " "Verilog HDL assignment warning at riscv_cpu.v(448): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571363 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(450) " "Verilog HDL assignment warning at riscv_cpu.v(450): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562617571363 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(440) " "Verilog HDL Case Statement warning at riscv_cpu.v(440): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 440 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571363 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(465) " "Verilog HDL Case Statement warning at riscv_cpu.v(465): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 465 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571363 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(484) " "Verilog HDL Case Statement warning at riscv_cpu.v(484): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 484 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571366 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(115) " "Verilog HDL Case Statement warning at riscv_cpu.v(115): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562617571366 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "store riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"store\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_enable riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"wr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "romline riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"romline\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm20 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"imm20\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571379 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571383 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571383 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571383 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571383 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeloadaddr riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"storeloadaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571383 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datwr riscv_cpu.v(79) " "Verilog HDL Always Construct warning at riscv_cpu.v(79): inferring latch(es) for variable \"datwr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562617571384 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledss riscv_cpu.v(8) " "Output port \"ledss\" at riscv_cpu.v(8) has no driver" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562617571398 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[0\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[0\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571406 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[1\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[1\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571406 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[2\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[2\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571406 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[3\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[3\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[4\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[4\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[5\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[5\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[6\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[6\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[7\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[7\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[8\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[8\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[9\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[9\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[10\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[10\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[11\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[11\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[12\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[12\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[13\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[13\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[14\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[14\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[15\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[15\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[16\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[16\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[17\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[17\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[18\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[18\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[19\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[19\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[20\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[20\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[21\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[21\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[22\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[22\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[23\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[23\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[24\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[24\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[25\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[25\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[26\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[26\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[27\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[27\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[28\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[28\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[29\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[29\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[30\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[30\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[31\] riscv_cpu.v(101) " "Inferred latch for \"datwr\[31\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[0\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[0\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[1\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[1\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[2\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[2\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[3\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[3\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[4\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[4\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[5\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[5\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[6\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[6\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[7\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[7\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[8\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[8\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[9\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[9\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[10\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[10\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[11\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[11\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[12\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[12\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[13\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[13\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[14\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[14\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[15\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[15\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[16\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[16\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[17\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[17\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[18\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[18\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[19\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[19\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[20\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[20\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[21\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[21\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[22\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[22\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[23\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[23\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[24\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[24\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[25\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[25\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[26\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[26\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[27\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[27\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[28\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[28\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[29\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[29\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[30\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[30\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[31\] riscv_cpu.v(101) " "Inferred latch for \"storeloadaddr\[31\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] riscv_cpu.v(101) " "Inferred latch for \"pc\[0\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] riscv_cpu.v(101) " "Inferred latch for \"pc\[1\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] riscv_cpu.v(101) " "Inferred latch for \"pc\[2\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] riscv_cpu.v(101) " "Inferred latch for \"pc\[3\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] riscv_cpu.v(101) " "Inferred latch for \"pc\[4\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] riscv_cpu.v(101) " "Inferred latch for \"pc\[5\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] riscv_cpu.v(101) " "Inferred latch for \"pc\[6\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] riscv_cpu.v(101) " "Inferred latch for \"pc\[7\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] riscv_cpu.v(101) " "Inferred latch for \"pc\[8\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] riscv_cpu.v(101) " "Inferred latch for \"pc\[9\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] riscv_cpu.v(101) " "Inferred latch for \"pc\[10\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] riscv_cpu.v(101) " "Inferred latch for \"pc\[11\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] riscv_cpu.v(101) " "Inferred latch for \"pc\[12\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] riscv_cpu.v(101) " "Inferred latch for \"pc\[13\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] riscv_cpu.v(101) " "Inferred latch for \"pc\[14\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571416 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] riscv_cpu.v(101) " "Inferred latch for \"pc\[15\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571416 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] riscv_cpu.v(101) " "Inferred latch for \"pc\[16\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571416 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] riscv_cpu.v(101) " "Inferred latch for \"pc\[17\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571416 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] riscv_cpu.v(101) " "Inferred latch for \"pc\[18\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] riscv_cpu.v(101) " "Inferred latch for \"pc\[19\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] riscv_cpu.v(101) " "Inferred latch for \"pc\[20\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] riscv_cpu.v(101) " "Inferred latch for \"pc\[21\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] riscv_cpu.v(101) " "Inferred latch for \"pc\[22\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] riscv_cpu.v(101) " "Inferred latch for \"pc\[23\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] riscv_cpu.v(101) " "Inferred latch for \"pc\[24\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] riscv_cpu.v(101) " "Inferred latch for \"pc\[25\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] riscv_cpu.v(101) " "Inferred latch for \"pc\[26\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] riscv_cpu.v(101) " "Inferred latch for \"pc\[27\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571419 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] riscv_cpu.v(101) " "Inferred latch for \"pc\[28\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571419 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] riscv_cpu.v(101) " "Inferred latch for \"pc\[29\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571419 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] riscv_cpu.v(101) " "Inferred latch for \"pc\[30\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571419 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] riscv_cpu.v(101) " "Inferred latch for \"pc\[31\]\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571420 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_enable riscv_cpu.v(101) " "Inferred latch for \"wr_enable\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571420 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store riscv_cpu.v(101) " "Inferred latch for \"store\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571420 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load riscv_cpu.v(101) " "Inferred latch for \"load\" at riscv_cpu.v(101)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571420 "|riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramm ramm:ram " "Elaborating entity \"ramm\" for hierarchy \"ramm:ram\"" {  } { { "riscv_cpu.v" "ram" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramm:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "altsyncram_component" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramm:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramm:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramm:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12000 " "Parameter \"numwords_a\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562617571574 ""}  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562617571574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ech1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ech1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ech1 " "Found entity 1: altsyncram_ech1" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562617571641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ech1 ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated " "Elaborating entity \"altsyncram_ech1\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562617571692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ech1.tdf" "decode3" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562617571740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_ech1.tdf" "rden_decode" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562617571790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617571790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_ech1.tdf" "mux2" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617571791 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a0 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a1 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a2 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a3 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a4 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a5 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a6 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a7 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a8 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a9 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a10 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a11 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a12 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a13 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a14 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a15 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a16 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a17 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a18 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a19 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a20 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a21 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a22 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a23 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a24 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a25 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a26 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a27 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a28 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a29 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a30 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a31 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a32 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a33 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a34 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a35 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a36 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a37 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a38 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a39 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a40 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a41 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a42 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a43 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a44 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a45 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a46 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a47 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a48 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a49 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a50 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a51 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a52 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a53 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a54 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a55 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a56 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a57 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a58 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a59 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a60 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a61 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a62 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a63 " "Synthesized away node \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_ech1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ech1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } } { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617571923 "|riscv_cpu|ramm:ram|altsyncram:altsyncram_component|altsyncram_ech1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562617571923 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562617571923 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562617572350 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] GND " "Pin \"ledss\[0\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562617572371 "|riscv_cpu|ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] GND " "Pin \"ledss\[1\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562617572371 "|riscv_cpu|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] GND " "Pin \"ledss\[2\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562617572371 "|riscv_cpu|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] GND " "Pin \"ledss\[3\]\" is stuck at GND" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562617572371 "|riscv_cpu|ledss[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562617572371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562617572375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562617572491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562617572491 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617572525 "|riscv_cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562617572525 "|riscv_cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562617572525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562617572525 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562617572525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562617572525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562617572541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 00:26:12 2019 " "Processing ended: Tue Jul  9 00:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562617572541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562617572541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562617572541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562617572541 ""}
