INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_processing_system7_0_0_processing_system7_v5_5_processing_system7'
INFO: [VRFC 10-3107] analyzing entity 'main_design_processing_system7_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_1/main_design_xbar_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1_axi_crossbar_v2_1_32_addr_arbiter_sasd'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1_axi_crossbar_v2_1_32_decerr_slave'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1_axi_crossbar_v2_1_32_splitter'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_1_axi_crossbar_v2_1_32_splitter__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1_axi_register_slice_v2_1_31_axic_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1_axi_crossbar_v2_1_32_crossbar_sasd'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1_axi_crossbar_v2_1_32_axi_crossbar'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd_2'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd_3'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice_0'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_b_channel'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_r_channel'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_register_slice_v2_1_31_axi_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_ar_channel'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_aw_channel'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0_axi_protocol_converter_v2_1_31_axi_protocol_converter'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_2/main_design_xbar_2_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_addr_arbiter'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_addr_arbiter_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_decerr_slave'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor_2'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor__parameterized0_3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_splitter'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_splitter_4'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_splitter_6'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0_10\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0_8\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0_9\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1_13\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized1_11\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized2_12\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo_7'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_register_slice_v2_1_31_axi_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_register_slice_v2_1_31_axi_register_slice_1'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_wdata_mux'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_2_axi_crossbar_v2_1_32_wdata_mux__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_wdata_router'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_wdata_router_5'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_crossbar'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2_axi_crossbar_v2_1_32_axi_crossbar'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_a_upsizer'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_register_slice_v2_1_31_axic_register_slice'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized4_0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_xpm_cdc_async_rst__2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_compare__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_compare__parameterized0_1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_compare__parameterized0_2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_compare__parameterized0_3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_dmem'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_dmem__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_dmem__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_dmem__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_dmem__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_bin_cntr_20'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_bin_cntr__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_bin_cntr__parameterized0_13\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_bin_cntr__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_fwft_18'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_fwft__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_fwft__parameterized0_11\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_fwft__parameterized0_5\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_status_flags_ss_19'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_status_flags_ss__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_status_flags_ss__parameterized0_12\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_reset_blk_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_reset_blk_ramfifo__parameterized0_4\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_reset_blk_ramfifo__parameterized0_8\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_wr_bin_cntr_17'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_bin_cntr__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_bin_cntr__parameterized0_10\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_bin_cntr__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_wr_status_flags_ss_16'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_status_flags_ss__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_status_flags_ss__parameterized0_9\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_register_slice_v2_1_31_axi_register_slice'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_axi_register_slice_v2_1_31_axi_register_slice__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_memory'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_memory__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_memory__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_memory__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_memory__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_rd_logic_14'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_logic__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_logic__parameterized1_6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_status_flags_ss__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_reset_blk_ramfifo__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_wr_logic_15'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_logic__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_logic__parameterized1_7\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_status_flags_ss__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_rd_logic__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_wr_logic__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_top__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_top__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_top__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_top__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_w_upsizer_pktfifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_r_upsizer_pktfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_axi_upsizer'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_a_upsizer'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_compare__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_compare__parameterized0_0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_compare__parameterized0_1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_compare__parameterized0_2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_dmem'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_dmem__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_dmem__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_dmem__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_bin_cntr__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_bin_cntr__parameterized0_12\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_bin_cntr__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_fwft__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_fwft__parameterized0_10\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_fwft__parameterized0_4\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_status_flags_ss__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_status_flags_ss__parameterized0_11\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_reset_blk_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_reset_blk_ramfifo__parameterized0_3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_reset_blk_ramfifo__parameterized0_7\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_bin_cntr__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_bin_cntr__parameterized0_9\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_bin_cntr__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_status_flags_ss__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_status_flags_ss__parameterized0_8\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_axi_register_slice_v2_1_31_axi_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_memory'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_memory__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_memory__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_memory__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_rd_logic'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_logic__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_logic__parameterized0_5\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_status_flags_ss__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_wr_logic'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_logic__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_logic__parameterized0_6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_status_flags_ss__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_ramfifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_rd_logic__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_wr_logic__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_ramfifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_top__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_top__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_top__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_v13_2_10_synth__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_v13_2_10_synth__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_v13_2_10__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_v13_2_10__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_v13_2_10_synth__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_1_fifo_generator_v13_2_10__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_r_upsizer_pktfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_axi_upsizer'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_a_upsizer'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_axi_register_slice_v2_1_31_axic_register_slice'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_dmem'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_axi_register_slice_v2_1_31_axi_register_slice'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_us_df_2_axi_register_slice_v2_1_31_axi_register_slice__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_memory'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_w_upsizer_pktfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_axi_upsizer'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_us_df_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_1/main_design_auto_pc_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_protocol_converter_v2_1_31_b_downsizer'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_protocol_converter_v2_1_31_w_axi3_conv'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_xpm_cdc_async_rst__3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_xpm_cdc_async_rst__4\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_dmem'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_dmem__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_dmem__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_bin_cntr_13'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_bin_cntr_6'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_fwft_11'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_fwft_4'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_status_flags_ss_12'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_status_flags_ss_5'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_bin_cntr_10'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_bin_cntr_3'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_status_flags_ss_2'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_status_flags_ss_9'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_memory'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_memory__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_memory__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_logic_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_rd_logic_7'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_reset_blk_ramfifo__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_reset_blk_ramfifo__xdcDup__2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_logic_1'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_wr_logic_8'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_ramfifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_top__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_top__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_v13_2_10_synth__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_v13_2_10_synth__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_v13_2_10__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_fifo_generator_v13_2_10__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv'
INFO: [VRFC 10-3107] analyzing entity '\main_design_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_protocol_converter_v2_1_31_axi3_conv'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1_axi_protocol_converter_v2_1_31_axi_protocol_converter'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_pc_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bb94/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bb94/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'noip_lvds_stream_master_stream_v1_0_M00_AXIS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bb94/hdl/noip_lvds_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'noip_lvds_stream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_lvds_stream_0_0/sim/main_design_noip_lvds_stream_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_noip_lvds_stream_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/34d7/hdl/noip_ctrl_slave_lite_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'noip_ctrl_slave_lite_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/34d7/hdl/noip_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'noip_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_ctrl_0_0/sim/main_design_noip_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_noip_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_lvds_stream_0_1/sim/main_design_noip_lvds_stream_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_noip_lvds_stream_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_fifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_fifo_21'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_ibttcc'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_mssai_skid_buf'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_rd_status_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_reset'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_reset_19'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_skid2mm_buf'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_skid_buf'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_skid_buf_18'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_slice'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_strb_gen2'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_mm2s_cmdsts_if'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_mm2s_sm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_mm2s_sts_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_register'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_register_s2mm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_s2mm_cmdsts_if'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_s2mm_sg_if'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_s2mm_sm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_s2mm_sts_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_sofeof_gen'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_sofeof_gen_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_addr_cntl'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_sg_addr_cntl__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_fifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_fifo_46'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_sg_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_sg_fifo__parameterized0_45\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_ftch_cmdsts_if'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_ftch_pntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_ftch_queue'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_ftch_sm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_intrpt'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_rd_status_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_rddata_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_reset'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_scc'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_scc_wr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_updt_cmdsts_if'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_updt_queue'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_updt_sm'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_wrdata_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_2'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_3'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_35'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_36'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_37'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_38'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_39'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_4'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_40'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_5'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_6'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_7'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cdc_sync_8'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cdc_sync__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cdc_sync__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cdc_sync__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cdc_sync__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cdc_sync__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_10'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_11'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_20'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_25'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_27'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_42'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_cntr_incr_decr_addn_f_43'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_41\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1_9\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_dynshreg_f'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized2_26\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_dynshreg_f__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized1_28\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2_15\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2_29\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2_32\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3_16\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3_30\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3_33\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized6_12\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_counter_updn__parameterized7_13\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_reg_bit'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_reg_bit_14'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_reg_bit_31'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_rst'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_rst_17'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_rst_34'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_memory_base'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_memory_base__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_memory_base__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_cmd_status'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_pcc'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_lite_if'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_reset'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_reset_1'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_s2mm_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_cmd_status'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_cmd_status_44'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_ftch_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_ftch_q_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_updt_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_updt_q_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_srl_fifo_rbu_f'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized2_24\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_base'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_fifo_base__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_fifo_base__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_reg_module'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_rst_module'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_mm2s_basic_wrap'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_srl_fifo_f'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized2_23\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_srl_fifo_f__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_xpm_fifo_sync'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_fifo_sync__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_xpm_fifo_sync__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized1_22\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_mm2s_sg_if'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_sg_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_sg_fifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_sync_fifo_fg'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_sync_fifo_fg__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_sync_fifo_fg__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_addr_cntl'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_rddata_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_s2mm_scatter'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_sfifo_autord'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_wr_status_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_wrdata_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma_mm2s_mngr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_wr_status_cntl'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_indet_btt'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_rd_sf'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_s2mm_realign'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_s2mm_basic_wrap'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_mm2s_full_wrap'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover_s2mm_full_wrap'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg_datamover'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_datamover'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_sg'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0_axi_dma'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_3/main_design_xbar_3_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_3_axis_register_slice_v1_1_31_axisc_register_slice'
INFO: [VRFC 10-3107] analyzing entity '\main_design_xbar_3_axis_register_slice_v1_1_31_axisc_register_slice__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_3_axis_switch_v1_1_31_axisc_decoder'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_3_axis_switch_v1_1_31_axis_switch'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/main_design_auto_ss_slid_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slid_0_top_main_design_auto_ss_slid_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slid_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/main_design_auto_ss_k_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_0_axis_subset_converter_v1_1_31_core'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_0_top_main_design_auto_ss_k_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slidr_0_top_main_design_auto_ss_slidr_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slidr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/main_design_auto_ss_k_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_1_axis_subset_converter_v1_1_31_core'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_1_top_main_design_auto_ss_k_1'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/main_design_auto_ss_slidr_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slidr_1_top_main_design_auto_ss_slidr_1'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slidr_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_4/main_design_xbar_4_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_arb_rr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_axisc_arb_responder'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_axisc_decoder'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_axisc_decoder_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_axis_switch_arbiter'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_axisc_transfer_mux'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4_axis_switch_v1_1_31_axis_switch'
INFO: [VRFC 10-3107] analyzing entity 'main_design_xbar_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/main_design_auto_ss_k_2_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_2_top_main_design_auto_ss_k_2'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_k_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/main_design_auto_ss_slidr_2_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slidr_2_top_main_design_auto_ss_slidr_2'
INFO: [VRFC 10-3107] analyzing entity 'main_design_auto_ss_slidr_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bedd/hdl/hdmi_ctrl_slave_stream_v1_0_S00_AXIS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hdmi_ctrl_slave_stream_v1_0_S00_AXIS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bedd/hdl/hdmi_ctrl_slave_stream_v1_0_S01_AXIS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hdmi_ctrl_slave_stream_v1_0_S01_AXIS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bedd/hdl/hdmi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hdmi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_hdmi_ctrl_0_0/sim/main_design_hdmi_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_hdmi_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_my_iobuf_0_0/sim/main_design_my_iobuf_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_my_iobuf_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_iobuf_I2C0_SDA_0/sim/main_design_iobuf_I2C0_SDA_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_iobuf_I2C0_SDA_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_sync_1_inverter_1/main_design_lvds_sync_1_inverter_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_lvds_sync_1_inverter_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_selectio_wiz_0_2/main_design_selectio_wiz_0_2_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_selectio_wiz_0_2_selectio_wiz'
INFO: [VRFC 10-3107] analyzing entity 'main_design_selectio_wiz_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_selectio_data_0_0/main_design_lvds_selectio_data_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_lvds_selectio_data_0_0_selectio_wiz'
INFO: [VRFC 10-3107] analyzing entity 'main_design_lvds_selectio_data_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_prim_wrapper_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_compare'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_compare_2'
INFO: [VRFC 10-3107] analyzing entity '\main_design_fifo_generator_0_1_compare__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_fifo_generator_0_1_compare__parameterized0_1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\main_design_fifo_generator_0_1_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_memory'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1_fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_generator_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_fifo_0_1/main_design_fifo_0_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_prim_wrapper_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_compare'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_compare_2'
INFO: [VRFC 10-3107] analyzing entity '\main_design_fifo_0_1_compare__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\main_design_fifo_0_1_compare__parameterized0_1\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\main_design_fifo_0_1_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_memory'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1_fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity 'main_design_fifo_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/432e/hdl/rgb_led_ctrl_slave_lite_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb_led_ctrl_slave_lite_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/432e/hdl/rgb_led_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb_led_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_rgb_led_ctrl_0_0/sim/main_design_rgb_led_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_rgb_led_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/sim/main_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_148UC6G'
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_EKPNVQ'
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_PEI69B'
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_XM9VZQ'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_1BJPNLK'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_1S2SH48'
INFO: [VRFC 10-3107] analyzing entity 'm02_couplers_imp_17TILAJ'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_15E0VTY'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_1EXEZPB'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_1O2T2YE'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_YP4UUW'
INFO: [VRFC 10-3107] analyzing entity 's01_couplers_imp_1QXUVTY'
INFO: [VRFC 10-3107] analyzing entity 's01_couplers_imp_B6XWV5'
INFO: [VRFC 10-3107] analyzing entity 's02_couplers_imp_N3W2MA'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_mem_intercon_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axis_interconnect_0_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_axis_interconnect_1_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design_ps7_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_wrapper'
