set rst 1
set clk 0
set Vdd 1
set GND 0
advance 1000

set rst 0
advance 1000

watch buf_ready
watch buf_valid
watch src_valid
watch src_ready

set clk 1
advance 100
set clk 0
advance 100
set clk 1
advance 100
set clk 0
advance 100
set clk 1
advance 100
set clk 0
advance 100
set clk 1
advance 100
set clk 0
advance 100