--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml alu_display.twx alu_display.ncd -o alu_display.twr
alu_display.pcf -ucf alu.ucf

Design file:              alu_display.ncd
Physical constraint file: alu_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 15248 paths analyzed, 1181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.375ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y76.ADDRA10), 246 paths
--------------------------------------------------------------------------------
Slack (setup path):     90.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.230ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.607 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.C3     net (fanout=2)        1.102   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B6     net (fanout=3)        0.545   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B      Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X87Y141.C4     net (fanout=3)        1.007   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X87Y141.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y76.ADDRA10 net (fanout=2)        1.384   lcd_module/rom_addr<6>
    RAMB16_X3Y76.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.230ns (2.450ns logic, 6.780ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     90.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.227ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.607 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.D3     net (fanout=2)        1.092   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B6     net (fanout=3)        0.545   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B      Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X87Y141.C4     net (fanout=3)        1.007   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X87Y141.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y76.ADDRA10 net (fanout=2)        1.384   lcd_module/rom_addr<6>
    RAMB16_X3Y76.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.227ns (2.457ns logic, 6.770ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     90.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.120ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.607 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.C3     net (fanout=2)        1.102   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X74Y140.D3     net (fanout=6)        0.906   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X74Y140.D      Tilo                  0.205   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>2
    SLICE_X79Y142.B3     net (fanout=3)        0.725   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
    SLICE_X79Y142.B      Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X87Y141.C4     net (fanout=3)        1.007   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X87Y141.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y76.ADDRA10 net (fanout=2)        1.384   lcd_module/rom_addr<6>
    RAMB16_X3Y76.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.120ns (2.248ns logic, 6.872ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y76.ADDRA9), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     90.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.607 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.C3     net (fanout=2)        1.102   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X85Y143.B4     net (fanout=3)        1.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X85Y143.B      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611_SW0
    SLICE_X85Y143.A5     net (fanout=1)        0.187   lcd_module/N221
    SLICE_X85Y143.A      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611
    RAMB16_X3Y76.ADDRA9  net (fanout=2)        1.280   lcd_module/rom_addr<5>
    RAMB16_X3Y76.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.046ns (2.450ns logic, 6.596ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     90.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.043ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.607 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.D3     net (fanout=2)        1.092   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X85Y143.B4     net (fanout=3)        1.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X85Y143.B      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611_SW0
    SLICE_X85Y143.A5     net (fanout=1)        0.187   lcd_module/N221
    SLICE_X85Y143.A      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611
    RAMB16_X3Y76.ADDRA9  net (fanout=2)        1.280   lcd_module/rom_addr<5>
    RAMB16_X3Y76.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.043ns (2.457ns logic, 6.586ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.845ns (Levels of Logic = 7)
  Clock Path Skew:      -0.103ns (0.607 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y117.DQ     Tcko                  0.447   display_value<3>
                                                       display_value_3
    SLICE_X72Y124.A3     net (fanout=1)        0.876   display_value<3>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.C3     net (fanout=2)        1.102   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X85Y143.B4     net (fanout=3)        1.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X85Y143.B      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611_SW0
    SLICE_X85Y143.A5     net (fanout=1)        0.187   lcd_module/N221
    SLICE_X85Y143.A      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611
    RAMB16_X3Y76.ADDRA9  net (fanout=2)        1.280   lcd_module/rom_addr<5>
    RAMB16_X3Y76.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.845ns (2.489ns logic, 6.356ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y74.ADDRA10), 246 paths
--------------------------------------------------------------------------------
Slack (setup path):     90.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 7)
  Clock Path Skew:      -0.107ns (0.610 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.C3     net (fanout=2)        1.102   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B6     net (fanout=3)        0.545   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B      Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X87Y141.C4     net (fanout=3)        1.007   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X87Y141.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y74.ADDRA10 net (fanout=2)        1.165   lcd_module/rom_addr<6>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (2.450ns logic, 6.561ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     90.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      9.008ns (Levels of Logic = 7)
  Clock Path Skew:      -0.107ns (0.610 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.D3     net (fanout=2)        1.092   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X72Y140.D3     net (fanout=6)        0.876   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X72Y140.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X72Y140.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X72Y140.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B6     net (fanout=3)        0.545   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y142.B      Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X87Y141.C4     net (fanout=3)        1.007   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X87Y141.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y74.ADDRA10 net (fanout=2)        1.165   lcd_module/rom_addr<6>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (2.457ns logic, 6.551ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     90.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.901ns (Levels of Logic = 6)
  Clock Path Skew:      -0.107ns (0.610 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y113.DQ     Tcko                  0.408   display_value<7>
                                                       display_value_7
    SLICE_X72Y124.A4     net (fanout=1)        1.116   display_value<7>
    SLICE_X72Y124.A      Tilo                  0.203   _n0116<17>3
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y135.C3     net (fanout=2)        1.102   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y135.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X72Y135.A2     net (fanout=2)        0.632   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X72Y135.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char165
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X74Y140.D3     net (fanout=6)        0.906   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X74Y140.D      Tilo                  0.205   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>2
    SLICE_X79Y142.B3     net (fanout=3)        0.725   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
    SLICE_X79Y142.B      Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X87Y141.C4     net (fanout=3)        1.007   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X87Y141.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y74.ADDRA10 net (fanout=2)        1.165   lcd_module/rom_addr<6>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.901ns (2.248ns logic, 6.653ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point alu_src1_28 (SLICE_X66Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/input_value_28 (FF)
  Destination:          alu_src1_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.610 - 0.517)
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/input_value_28 to alu_src1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y129.AQ     Tcko                  0.198   input_value<28>
                                                       lcd_module/touch_module/input_value_28
    SLICE_X66Y127.AX     net (fanout=3)        0.221   input_value<28>
    SLICE_X66Y127.CLK    Tckdi       (-Th)    -0.048   alu_src1<31>
                                                       alu_src1_28
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.246ns logic, 0.221ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point alu_src1_22 (SLICE_X67Y125.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/input_value_22 (FF)
  Destination:          alu_src1_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/input_value_22 to alu_src1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y125.CQ     Tcko                  0.200   input_value<23>
                                                       lcd_module/touch_module/input_value_22
    SLICE_X67Y125.CX     net (fanout=4)        0.144   input_value<22>
    SLICE_X67Y125.CLK    Tckdi       (-Th)    -0.059   alu_src1<23>
                                                       alu_src1_22
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point alu_src1_20 (SLICE_X67Y125.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/input_value_20 (FF)
  Destination:          alu_src1_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/input_value_20 to alu_src1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y125.AQ     Tcko                  0.200   input_value<23>
                                                       lcd_module/touch_module/input_value_20
    SLICE_X67Y125.AX     net (fanout=4)        0.146   input_value<20>
    SLICE_X67Y125.CLK    Tckdi       (-Th)    -0.059   alu_src1<23>
                                                       alu_src1_20
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.259ns logic, 0.146ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y74.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.375|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15248 paths, 0 nets, and 3766 connections

Design statistics:
   Minimum period:   9.375ns{1}   (Maximum frequency: 106.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 10:31:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



