<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gold Miner: UartVars</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gold Miner
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Game developed for LCOM-FEUP-2020/2021</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UartVars</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4c6a78e33bf177f1672df1a4f485b44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga4c6a78e33bf177f1672df1a4f485b44b">COM1_REG</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:ga4c6a78e33bf177f1672df1a4f485b44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 Base Address.  <a href="group__uart_vars.html#ga4c6a78e33bf177f1672df1a4f485b44b">More...</a><br /></td></tr>
<tr class="separator:ga4c6a78e33bf177f1672df1a4f485b44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3782358652255850936ab2d02c0d75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gac3782358652255850936ab2d02c0d75b">COM2_REG</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:gac3782358652255850936ab2d02c0d75b"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 Base Address.  <a href="group__uart_vars.html#gac3782358652255850936ab2d02c0d75b">More...</a><br /></td></tr>
<tr class="separator:gac3782358652255850936ab2d02c0d75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065a2444637d4df899d86b47f10c79a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga065a2444637d4df899d86b47f10c79a4">UART_IRQ1</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga065a2444637d4df899d86b47f10c79a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 iqr line.  <a href="group__uart_vars.html#ga065a2444637d4df899d86b47f10c79a4">More...</a><br /></td></tr>
<tr class="separator:ga065a2444637d4df899d86b47f10c79a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142107148920b2801d5ea26999ddfbf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga142107148920b2801d5ea26999ddfbf0">UART_IRQ2</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga142107148920b2801d5ea26999ddfbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 iqr line.  <a href="group__uart_vars.html#ga142107148920b2801d5ea26999ddfbf0">More...</a><br /></td></tr>
<tr class="separator:ga142107148920b2801d5ea26999ddfbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376d6c2a5974f87b06bd63e44cce404f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga376d6c2a5974f87b06bd63e44cce404f">RBR_REG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga376d6c2a5974f87b06bd63e44cce404f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Buffer Register.  <a href="group__uart_vars.html#ga376d6c2a5974f87b06bd63e44cce404f">More...</a><br /></td></tr>
<tr class="separator:ga376d6c2a5974f87b06bd63e44cce404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560f0c88089ee6465b516373d917fc3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga560f0c88089ee6465b516373d917fc3c">THR_REG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga560f0c88089ee6465b516373d917fc3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register.  <a href="group__uart_vars.html#ga560f0c88089ee6465b516373d917fc3c">More...</a><br /></td></tr>
<tr class="separator:ga560f0c88089ee6465b516373d917fc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad472d413dbbe567ce3ab207009dcf962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gad472d413dbbe567ce3ab207009dcf962">IER_REG</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad472d413dbbe567ce3ab207009dcf962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register.  <a href="group__uart_vars.html#gad472d413dbbe567ce3ab207009dcf962">More...</a><br /></td></tr>
<tr class="separator:gad472d413dbbe567ce3ab207009dcf962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8143fd961c7335a3c02902d65671340a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga8143fd961c7335a3c02902d65671340a">IIR_REG</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8143fd961c7335a3c02902d65671340a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Reg.  <a href="group__uart_vars.html#ga8143fd961c7335a3c02902d65671340a">More...</a><br /></td></tr>
<tr class="separator:ga8143fd961c7335a3c02902d65671340a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40e57321cad737038ca898abcf348e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gab40e57321cad737038ca898abcf348e1">FCR_REG</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gab40e57321cad737038ca898abcf348e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register.  <a href="group__uart_vars.html#gab40e57321cad737038ca898abcf348e1">More...</a><br /></td></tr>
<tr class="separator:gab40e57321cad737038ca898abcf348e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e17916586713ec21742306fb912fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga61e17916586713ec21742306fb912fe3">LCR_REG</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga61e17916586713ec21742306fb912fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register.  <a href="group__uart_vars.html#ga61e17916586713ec21742306fb912fe3">More...</a><br /></td></tr>
<tr class="separator:ga61e17916586713ec21742306fb912fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543b5ca1685ba06181dfb9b325ff0837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga543b5ca1685ba06181dfb9b325ff0837">LSR_REG</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga543b5ca1685ba06181dfb9b325ff0837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register.  <a href="group__uart_vars.html#ga543b5ca1685ba06181dfb9b325ff0837">More...</a><br /></td></tr>
<tr class="separator:ga543b5ca1685ba06181dfb9b325ff0837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab481119e522e8824eab51e1a28e3cbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gab481119e522e8824eab51e1a28e3cbaf">LCR_5_BITS_CHAR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab481119e522e8824eab51e1a28e3cbaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 bits per cha  <a href="group__uart_vars.html#gab481119e522e8824eab51e1a28e3cbaf">More...</a><br /></td></tr>
<tr class="separator:gab481119e522e8824eab51e1a28e3cbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d5a2d0994a6a976c4a769bb019ef37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gac7d5a2d0994a6a976c4a769bb019ef37">LCR_6_BITS_CHAR</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gac7d5a2d0994a6a976c4a769bb019ef37"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 bits per cha  <a href="group__uart_vars.html#gac7d5a2d0994a6a976c4a769bb019ef37">More...</a><br /></td></tr>
<tr class="separator:gac7d5a2d0994a6a976c4a769bb019ef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402945f6b6420c5d3197935d2ddb2fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga402945f6b6420c5d3197935d2ddb2fbd">LCR_7_BITS_CHAR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga402945f6b6420c5d3197935d2ddb2fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 bits per cha  <a href="group__uart_vars.html#ga402945f6b6420c5d3197935d2ddb2fbd">More...</a><br /></td></tr>
<tr class="separator:ga402945f6b6420c5d3197935d2ddb2fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d0a7d456054d67d5b78349dbfef9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga05d0a7d456054d67d5b78349dbfef9ae">LCR_8_BITS_CHAR</a>&#160;&#160;&#160;BIT(0) | BIT(1)</td></tr>
<tr class="memdesc:ga05d0a7d456054d67d5b78349dbfef9ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits per cha  <a href="group__uart_vars.html#ga05d0a7d456054d67d5b78349dbfef9ae">More...</a><br /></td></tr>
<tr class="separator:ga05d0a7d456054d67d5b78349dbfef9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aebb1737533ab08bece51e9835b5210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga7aebb1737533ab08bece51e9835b5210">LCR_2_STOP_BIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga7aebb1737533ab08bece51e9835b5210"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 stop bits  <a href="group__uart_vars.html#ga7aebb1737533ab08bece51e9835b5210">More...</a><br /></td></tr>
<tr class="separator:ga7aebb1737533ab08bece51e9835b5210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ff35c0ff45d7e875c769aa86d4f6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga57ff35c0ff45d7e875c769aa86d4f6ab">LCR_ODD_PARITY</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga57ff35c0ff45d7e875c769aa86d4f6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd parity.  <a href="group__uart_vars.html#ga57ff35c0ff45d7e875c769aa86d4f6ab">More...</a><br /></td></tr>
<tr class="separator:ga57ff35c0ff45d7e875c769aa86d4f6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210d1cea7b18fe44360ffc4f1d97b6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga210d1cea7b18fe44360ffc4f1d97b6d9">LCR_EVEN_PARITY</a>&#160;&#160;&#160;BIT(3) | BIT(4)</td></tr>
<tr class="memdesc:ga210d1cea7b18fe44360ffc4f1d97b6d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Even parity.  <a href="group__uart_vars.html#ga210d1cea7b18fe44360ffc4f1d97b6d9">More...</a><br /></td></tr>
<tr class="separator:ga210d1cea7b18fe44360ffc4f1d97b6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf80a668c79b3081803063178f40920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga1cf80a668c79b3081803063178f40920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch Access.  <a href="group__uart_vars.html#ga1cf80a668c79b3081803063178f40920">More...</a><br /></td></tr>
<tr class="separator:ga1cf80a668c79b3081803063178f40920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f2e6f937bf785749ee44deb199470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga513f2e6f937bf785749ee44deb199470">LSR_DATA_RECEIVED</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga513f2e6f937bf785749ee44deb199470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when there is data for receiving.  <a href="group__uart_vars.html#ga513f2e6f937bf785749ee44deb199470">More...</a><br /></td></tr>
<tr class="separator:ga513f2e6f937bf785749ee44deb199470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966799f7b66dd45ea972b2a5130de942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga966799f7b66dd45ea972b2a5130de942">LSR_OVER_ERROR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga966799f7b66dd45ea972b2a5130de942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a characters received is overwritten by another one.  <a href="group__uart_vars.html#ga966799f7b66dd45ea972b2a5130de942">More...</a><br /></td></tr>
<tr class="separator:ga966799f7b66dd45ea972b2a5130de942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6d0572ab3408f6c8b09ad8e93e24d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga5d6d0572ab3408f6c8b09ad8e93e24d9">LSR_PARATY_ERROR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga5d6d0572ab3408f6c8b09ad8e93e24d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a character with a parity error is received.  <a href="group__uart_vars.html#ga5d6d0572ab3408f6c8b09ad8e93e24d9">More...</a><br /></td></tr>
<tr class="separator:ga5d6d0572ab3408f6c8b09ad8e93e24d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8c453276843a913d454684a4069a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga3b8c453276843a913d454684a4069a58">LSR_FRAMING_ERROR</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga3b8c453276843a913d454684a4069a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a received character does not have a valid Stop bit.  <a href="group__uart_vars.html#ga3b8c453276843a913d454684a4069a58">More...</a><br /></td></tr>
<tr class="separator:ga3b8c453276843a913d454684a4069a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764c6e57c1e4f6b57460b5574969ca81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga764c6e57c1e4f6b57460b5574969ca81">LSR_THR_EMPTY</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:ga764c6e57c1e4f6b57460b5574969ca81"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, means that the UART is ready to accept a new character for transmitting.  <a href="group__uart_vars.html#ga764c6e57c1e4f6b57460b5574969ca81">More...</a><br /></td></tr>
<tr class="separator:ga764c6e57c1e4f6b57460b5574969ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96374894dadc495a07b52f843a347f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga96374894dadc495a07b52f843a347f57">LSR_TRANS_EMPTY</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga96374894dadc495a07b52f843a347f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, means that both the THR and the Transmitter Shift Register are both empty.  <a href="group__uart_vars.html#ga96374894dadc495a07b52f843a347f57">More...</a><br /></td></tr>
<tr class="separator:ga96374894dadc495a07b52f843a347f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b748eb460e40c2a551437646e7bb1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga6b748eb460e40c2a551437646e7bb1e4">LSR_FIFO_ERROR</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="separator:ga6b748eb460e40c2a551437646e7bb1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9071f7e4d0320cdcca6fa1aac8b3b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gae9071f7e4d0320cdcca6fa1aac8b3b86">IER_EN_RDA_INT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gae9071f7e4d0320cdcca6fa1aac8b3b86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Received Data Available Interrupt.  <a href="group__uart_vars.html#gae9071f7e4d0320cdcca6fa1aac8b3b86">More...</a><br /></td></tr>
<tr class="separator:gae9071f7e4d0320cdcca6fa1aac8b3b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaca0b581eb6247967eaa99a6cf6a30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gaeaca0b581eb6247967eaa99a6cf6a30f">IER_EN_THR_INT</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gaeaca0b581eb6247967eaa99a6cf6a30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Transmitter Holding Register Empty Interrupt.  <a href="group__uart_vars.html#gaeaca0b581eb6247967eaa99a6cf6a30f">More...</a><br /></td></tr>
<tr class="separator:gaeaca0b581eb6247967eaa99a6cf6a30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4851a6d1ab9a4f099f4403171431502c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga4851a6d1ab9a4f099f4403171431502c">IER_EN_RLS_INT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga4851a6d1ab9a4f099f4403171431502c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Receiver Line Status Interrupt.  <a href="group__uart_vars.html#ga4851a6d1ab9a4f099f4403171431502c">More...</a><br /></td></tr>
<tr class="separator:ga4851a6d1ab9a4f099f4403171431502c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae132b46ac79958f14db5863835a55e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gae132b46ac79958f14db5863835a55e12">IIR_NO_INTERRUPT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gae132b46ac79958f14db5863835a55e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, no interrupt is pending.  <a href="group__uart_vars.html#gae132b46ac79958f14db5863835a55e12">More...</a><br /></td></tr>
<tr class="separator:gae132b46ac79958f14db5863835a55e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1413cdb690448d3abed5f026daf8f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gaa1413cdb690448d3abed5f026daf8f7d">IIR_P_INT_RLS</a>&#160;&#160;&#160;BIT(1) | BIT(2)</td></tr>
<tr class="memdesc:gaa1413cdb690448d3abed5f026daf8f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pending Receiver Line Status.  <a href="group__uart_vars.html#gaa1413cdb690448d3abed5f026daf8f7d">More...</a><br /></td></tr>
<tr class="separator:gaa1413cdb690448d3abed5f026daf8f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b3c88dcb170a1350ad0129b2528ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga9e5b3c88dcb170a1350ad0129b2528ae">IIR_P_R_DATA</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga9e5b3c88dcb170a1350ad0129b2528ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pending Receive Data Available.  <a href="group__uart_vars.html#ga9e5b3c88dcb170a1350ad0129b2528ae">More...</a><br /></td></tr>
<tr class="separator:ga9e5b3c88dcb170a1350ad0129b2528ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cb3206255ea4b971bfbdc9b065a993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga17cb3206255ea4b971bfbdc9b065a993">IIR_P_INT_TIME</a>&#160;&#160;&#160;BIT(2) | BIT(3)</td></tr>
<tr class="memdesc:ga17cb3206255ea4b971bfbdc9b065a993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pending Character Timeout (FIFO)  <a href="group__uart_vars.html#ga17cb3206255ea4b971bfbdc9b065a993">More...</a><br /></td></tr>
<tr class="separator:ga17cb3206255ea4b971bfbdc9b065a993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0561509310278554e97ce7e3e5c0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga6d0561509310278554e97ce7e3e5c0e1">IIR_P_INT_THR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga6d0561509310278554e97ce7e3e5c0e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pending Transmitter Holding Register Empty.  <a href="group__uart_vars.html#ga6d0561509310278554e97ce7e3e5c0e1">More...</a><br /></td></tr>
<tr class="separator:ga6d0561509310278554e97ce7e3e5c0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b32425a0da09026f389c4814342022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gaf9b32425a0da09026f389c4814342022">FIFO_ENABLE</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gaf9b32425a0da09026f389c4814342022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 to enable both FIFOs.  <a href="group__uart_vars.html#gaf9b32425a0da09026f389c4814342022">More...</a><br /></td></tr>
<tr class="separator:gaf9b32425a0da09026f389c4814342022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ff4568b48a09c9f52e381ccf35eb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga24ff4568b48a09c9f52e381ccf35eb73">FIFO_CLEAR_RCVR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga24ff4568b48a09c9f52e381ccf35eb73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 to clear all bytes in RCVR(receiving) FIFO.  <a href="group__uart_vars.html#ga24ff4568b48a09c9f52e381ccf35eb73">More...</a><br /></td></tr>
<tr class="separator:ga24ff4568b48a09c9f52e381ccf35eb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bcbad44810e4f38d6377ab95a375bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga92bcbad44810e4f38d6377ab95a375bf">FIFO_CLEAR_XMIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga92bcbad44810e4f38d6377ab95a375bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 to clear all bytes in the XMIT(transmiting) FIFO.  <a href="group__uart_vars.html#ga92bcbad44810e4f38d6377ab95a375bf">More...</a><br /></td></tr>
<tr class="separator:ga92bcbad44810e4f38d6377ab95a375bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4850839221e5d33c679f658a799678f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga4850839221e5d33c679f658a799678f8">FIFO_1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4850839221e5d33c679f658a799678f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO sending 1 byte.  <a href="group__uart_vars.html#ga4850839221e5d33c679f658a799678f8">More...</a><br /></td></tr>
<tr class="separator:ga4850839221e5d33c679f658a799678f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8c13dea3c8b1ef0e46ffb0c13c522d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gaef8c13dea3c8b1ef0e46ffb0c13c522d">FIFO_4</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:gaef8c13dea3c8b1ef0e46ffb0c13c522d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO sending 4 byte.  <a href="group__uart_vars.html#gaef8c13dea3c8b1ef0e46ffb0c13c522d">More...</a><br /></td></tr>
<tr class="separator:gaef8c13dea3c8b1ef0e46ffb0c13c522d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d615f246f3fbe67eee0d19bfd216a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga8d615f246f3fbe67eee0d19bfd216a2a">FIFO_8</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga8d615f246f3fbe67eee0d19bfd216a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO sending 8 byte.  <a href="group__uart_vars.html#ga8d615f246f3fbe67eee0d19bfd216a2a">More...</a><br /></td></tr>
<tr class="separator:ga8d615f246f3fbe67eee0d19bfd216a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a937cd591c8acac2666882605261f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gaf1a937cd591c8acac2666882605261f2">FIFO_14</a>&#160;&#160;&#160;BIT(6) | BIT(7)</td></tr>
<tr class="memdesc:gaf1a937cd591c8acac2666882605261f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO sending 14 byte.  <a href="group__uart_vars.html#gaf1a937cd591c8acac2666882605261f2">More...</a><br /></td></tr>
<tr class="separator:gaf1a937cd591c8acac2666882605261f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9b160c5a455bfa0deda6383bd31cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga9c9b160c5a455bfa0deda6383bd31cc3">UART_LOAD</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga9c9b160c5a455bfa0deda6383bd31cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART some one enter the multiplayer.  <a href="group__uart_vars.html#ga9c9b160c5a455bfa0deda6383bd31cc3">More...</a><br /></td></tr>
<tr class="separator:ga9c9b160c5a455bfa0deda6383bd31cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dea90897c89dc7dab282dcd9c7747b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga10dea90897c89dc7dab282dcd9c7747b">UART_EXIT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga10dea90897c89dc7dab282dcd9c7747b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART some one exit the multiplayer.  <a href="group__uart_vars.html#ga10dea90897c89dc7dab282dcd9c7747b">More...</a><br /></td></tr>
<tr class="separator:ga10dea90897c89dc7dab282dcd9c7747b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e0333041302f4469feb46c640fe033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga57e0333041302f4469feb46c640fe033">UART_SEED</a>&#160;&#160;&#160;0xF0</td></tr>
<tr class="memdesc:ga57e0333041302f4469feb46c640fe033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next byte will be seed number.  <a href="group__uart_vars.html#ga57e0333041302f4469feb46c640fe033">More...</a><br /></td></tr>
<tr class="separator:ga57e0333041302f4469feb46c640fe033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab829033dcd8da3a89779448feeb5d8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gab829033dcd8da3a89779448feeb5d8e2">BEGIN_KEYS_BYTE</a>&#160;&#160;&#160;0x55</td></tr>
<tr class="memdesc:gab829033dcd8da3a89779448feeb5d8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">state of the keys in the beginning of the program  <a href="group__uart_vars.html#gab829033dcd8da3a89779448feeb5d8e2">More...</a><br /></td></tr>
<tr class="separator:gab829033dcd8da3a89779448feeb5d8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba200745b94b518bf4c2e38f5d7405d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#gaba200745b94b518bf4c2e38f5d7405d4">BITE_A_MAKE</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gaba200745b94b518bf4c2e38f5d7405d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte A make  <a href="group__uart_vars.html#gaba200745b94b518bf4c2e38f5d7405d4">More...</a><br /></td></tr>
<tr class="separator:gaba200745b94b518bf4c2e38f5d7405d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9570abaa5975a2ee1c250bc37b553f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga2b9570abaa5975a2ee1c250bc37b553f">BITE_A_BREAK</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga2b9570abaa5975a2ee1c250bc37b553f"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte A break  <a href="group__uart_vars.html#ga2b9570abaa5975a2ee1c250bc37b553f">More...</a><br /></td></tr>
<tr class="separator:ga2b9570abaa5975a2ee1c250bc37b553f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8616a4d237df79011d9ee7afe5d93f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga8616a4d237df79011d9ee7afe5d93f9b">BITE_D_MAKE</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:ga8616a4d237df79011d9ee7afe5d93f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte D make  <a href="group__uart_vars.html#ga8616a4d237df79011d9ee7afe5d93f9b">More...</a><br /></td></tr>
<tr class="separator:ga8616a4d237df79011d9ee7afe5d93f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435603370cf749f6a960a04fbc000e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga435603370cf749f6a960a04fbc000e98">BITE_D_BREAK</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:ga435603370cf749f6a960a04fbc000e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte D break  <a href="group__uart_vars.html#ga435603370cf749f6a960a04fbc000e98">More...</a><br /></td></tr>
<tr class="separator:ga435603370cf749f6a960a04fbc000e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6040e2a3f7e21fc98cc3d9982f7615cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga6040e2a3f7e21fc98cc3d9982f7615cc">BITE_W_MAKE</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga6040e2a3f7e21fc98cc3d9982f7615cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte W make  <a href="group__uart_vars.html#ga6040e2a3f7e21fc98cc3d9982f7615cc">More...</a><br /></td></tr>
<tr class="separator:ga6040e2a3f7e21fc98cc3d9982f7615cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acf43df3cd8884848aba77938b53777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga1acf43df3cd8884848aba77938b53777">BITE_W_BREAK</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga1acf43df3cd8884848aba77938b53777"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte W break  <a href="group__uart_vars.html#ga1acf43df3cd8884848aba77938b53777">More...</a><br /></td></tr>
<tr class="separator:ga1acf43df3cd8884848aba77938b53777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d3f9b68d346da6048ac609abd60ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga57d3f9b68d346da6048ac609abd60ad2">BITE_S_MAKE</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga57d3f9b68d346da6048ac609abd60ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte S make  <a href="group__uart_vars.html#ga57d3f9b68d346da6048ac609abd60ad2">More...</a><br /></td></tr>
<tr class="separator:ga57d3f9b68d346da6048ac609abd60ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372efd77b372857eb6f1c025900f24fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart_vars.html#ga372efd77b372857eb6f1c025900f24fa">BITE_S_BREAK</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga372efd77b372857eb6f1c025900f24fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">keys_byte S break  <a href="group__uart_vars.html#ga372efd77b372857eb6f1c025900f24fa">More...</a><br /></td></tr>
<tr class="separator:ga372efd77b372857eb6f1c025900f24fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Constants for programming the universal asynchronous receiver-transmitter. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab829033dcd8da3a89779448feeb5d8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab829033dcd8da3a89779448feeb5d8e2">&#9670;&nbsp;</a></span>BEGIN_KEYS_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEGIN_KEYS_BYTE&#160;&#160;&#160;0x55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state of the keys in the beginning of the program </p>

</div>
</div>
<a id="ga2b9570abaa5975a2ee1c250bc37b553f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9570abaa5975a2ee1c250bc37b553f">&#9670;&nbsp;</a></span>BITE_A_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_A_BREAK&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte A break </p>

</div>
</div>
<a id="gaba200745b94b518bf4c2e38f5d7405d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba200745b94b518bf4c2e38f5d7405d4">&#9670;&nbsp;</a></span>BITE_A_MAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_A_MAKE&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte A make </p>

</div>
</div>
<a id="ga435603370cf749f6a960a04fbc000e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga435603370cf749f6a960a04fbc000e98">&#9670;&nbsp;</a></span>BITE_D_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_D_BREAK&#160;&#160;&#160;BIT(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte D break </p>

</div>
</div>
<a id="ga8616a4d237df79011d9ee7afe5d93f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8616a4d237df79011d9ee7afe5d93f9b">&#9670;&nbsp;</a></span>BITE_D_MAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_D_MAKE&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte D make </p>

</div>
</div>
<a id="ga372efd77b372857eb6f1c025900f24fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga372efd77b372857eb6f1c025900f24fa">&#9670;&nbsp;</a></span>BITE_S_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_S_BREAK&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte S break </p>

</div>
</div>
<a id="ga57d3f9b68d346da6048ac609abd60ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57d3f9b68d346da6048ac609abd60ad2">&#9670;&nbsp;</a></span>BITE_S_MAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_S_MAKE&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte S make </p>

</div>
</div>
<a id="ga1acf43df3cd8884848aba77938b53777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1acf43df3cd8884848aba77938b53777">&#9670;&nbsp;</a></span>BITE_W_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_W_BREAK&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte W break </p>

</div>
</div>
<a id="ga6040e2a3f7e21fc98cc3d9982f7615cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6040e2a3f7e21fc98cc3d9982f7615cc">&#9670;&nbsp;</a></span>BITE_W_MAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE_W_MAKE&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>keys_byte W make </p>

</div>
</div>
<a id="ga4c6a78e33bf177f1672df1a4f485b44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c6a78e33bf177f1672df1a4f485b44b">&#9670;&nbsp;</a></span>COM1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COM1_REG&#160;&#160;&#160;0x3F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM1 Base Address. </p>

</div>
</div>
<a id="gac3782358652255850936ab2d02c0d75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3782358652255850936ab2d02c0d75b">&#9670;&nbsp;</a></span>COM2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COM2_REG&#160;&#160;&#160;0x2F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM2 Base Address. </p>

</div>
</div>
<a id="gab40e57321cad737038ca898abcf348e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40e57321cad737038ca898abcf348e1">&#9670;&nbsp;</a></span>FCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCR_REG&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Control Register. </p>

</div>
</div>
<a id="ga4850839221e5d33c679f658a799678f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4850839221e5d33c679f658a799678f8">&#9670;&nbsp;</a></span>FIFO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO sending 1 byte. </p>

</div>
</div>
<a id="gaf1a937cd591c8acac2666882605261f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1a937cd591c8acac2666882605261f2">&#9670;&nbsp;</a></span>FIFO_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_14&#160;&#160;&#160;BIT(6) | BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO sending 14 byte. </p>

</div>
</div>
<a id="gaef8c13dea3c8b1ef0e46ffb0c13c522d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef8c13dea3c8b1ef0e46ffb0c13c522d">&#9670;&nbsp;</a></span>FIFO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_4&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO sending 4 byte. </p>

</div>
</div>
<a id="ga8d615f246f3fbe67eee0d19bfd216a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d615f246f3fbe67eee0d19bfd216a2a">&#9670;&nbsp;</a></span>FIFO_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_8&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO sending 8 byte. </p>

</div>
</div>
<a id="ga24ff4568b48a09c9f52e381ccf35eb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24ff4568b48a09c9f52e381ccf35eb73">&#9670;&nbsp;</a></span>FIFO_CLEAR_RCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CLEAR_RCVR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 to clear all bytes in RCVR(receiving) FIFO. </p>

</div>
</div>
<a id="ga92bcbad44810e4f38d6377ab95a375bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92bcbad44810e4f38d6377ab95a375bf">&#9670;&nbsp;</a></span>FIFO_CLEAR_XMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CLEAR_XMIT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 to clear all bytes in the XMIT(transmiting) FIFO. </p>

</div>
</div>
<a id="gaf9b32425a0da09026f389c4814342022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9b32425a0da09026f389c4814342022">&#9670;&nbsp;</a></span>FIFO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_ENABLE&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 to enable both FIFOs. </p>

</div>
</div>
<a id="gae9071f7e4d0320cdcca6fa1aac8b3b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9071f7e4d0320cdcca6fa1aac8b3b86">&#9670;&nbsp;</a></span>IER_EN_RDA_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IER_EN_RDA_INT&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Received Data Available Interrupt. </p>

</div>
</div>
<a id="ga4851a6d1ab9a4f099f4403171431502c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4851a6d1ab9a4f099f4403171431502c">&#9670;&nbsp;</a></span>IER_EN_RLS_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IER_EN_RLS_INT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Receiver Line Status Interrupt. </p>

</div>
</div>
<a id="gaeaca0b581eb6247967eaa99a6cf6a30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaca0b581eb6247967eaa99a6cf6a30f">&#9670;&nbsp;</a></span>IER_EN_THR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IER_EN_THR_INT&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Transmitter Holding Register Empty Interrupt. </p>

</div>
</div>
<a id="gad472d413dbbe567ce3ab207009dcf962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad472d413dbbe567ce3ab207009dcf962">&#9670;&nbsp;</a></span>IER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IER_REG&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register. </p>

</div>
</div>
<a id="gae132b46ac79958f14db5863835a55e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae132b46ac79958f14db5863835a55e12">&#9670;&nbsp;</a></span>IIR_NO_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR_NO_INTERRUPT&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If set, no interrupt is pending. </p>

</div>
</div>
<a id="gaa1413cdb690448d3abed5f026daf8f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1413cdb690448d3abed5f026daf8f7d">&#9670;&nbsp;</a></span>IIR_P_INT_RLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR_P_INT_RLS&#160;&#160;&#160;BIT(1) | BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt pending Receiver Line Status. </p>

</div>
</div>
<a id="ga6d0561509310278554e97ce7e3e5c0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0561509310278554e97ce7e3e5c0e1">&#9670;&nbsp;</a></span>IIR_P_INT_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR_P_INT_THR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt pending Transmitter Holding Register Empty. </p>

</div>
</div>
<a id="ga17cb3206255ea4b971bfbdc9b065a993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17cb3206255ea4b971bfbdc9b065a993">&#9670;&nbsp;</a></span>IIR_P_INT_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR_P_INT_TIME&#160;&#160;&#160;BIT(2) | BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt pending Character Timeout (FIFO) </p>

</div>
</div>
<a id="ga9e5b3c88dcb170a1350ad0129b2528ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5b3c88dcb170a1350ad0129b2528ae">&#9670;&nbsp;</a></span>IIR_P_R_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR_P_R_DATA&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt pending Receive Data Available. </p>

</div>
</div>
<a id="ga8143fd961c7335a3c02902d65671340a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8143fd961c7335a3c02902d65671340a">&#9670;&nbsp;</a></span>IIR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR_REG&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Identification Reg. </p>

</div>
</div>
<a id="ga7aebb1737533ab08bece51e9835b5210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aebb1737533ab08bece51e9835b5210">&#9670;&nbsp;</a></span>LCR_2_STOP_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_2_STOP_BIT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 stop bits </p>

</div>
</div>
<a id="gab481119e522e8824eab51e1a28e3cbaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab481119e522e8824eab51e1a28e3cbaf">&#9670;&nbsp;</a></span>LCR_5_BITS_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_5_BITS_CHAR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 bits per cha </p>

</div>
</div>
<a id="gac7d5a2d0994a6a976c4a769bb019ef37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d5a2d0994a6a976c4a769bb019ef37">&#9670;&nbsp;</a></span>LCR_6_BITS_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_6_BITS_CHAR&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 bits per cha </p>

</div>
</div>
<a id="ga402945f6b6420c5d3197935d2ddb2fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga402945f6b6420c5d3197935d2ddb2fbd">&#9670;&nbsp;</a></span>LCR_7_BITS_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_7_BITS_CHAR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 bits per cha </p>

</div>
</div>
<a id="ga05d0a7d456054d67d5b78349dbfef9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d0a7d456054d67d5b78349dbfef9ae">&#9670;&nbsp;</a></span>LCR_8_BITS_CHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_8_BITS_CHAR&#160;&#160;&#160;BIT(0) | BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 bits per cha </p>

</div>
</div>
<a id="ga1cf80a668c79b3081803063178f40920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cf80a668c79b3081803063178f40920">&#9670;&nbsp;</a></span>LCR_DLAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_DLAB&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch Access. </p>

</div>
</div>
<a id="ga210d1cea7b18fe44360ffc4f1d97b6d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210d1cea7b18fe44360ffc4f1d97b6d9">&#9670;&nbsp;</a></span>LCR_EVEN_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_EVEN_PARITY&#160;&#160;&#160;BIT(3) | BIT(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Even parity. </p>

</div>
</div>
<a id="ga57ff35c0ff45d7e875c769aa86d4f6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ff35c0ff45d7e875c769aa86d4f6ab">&#9670;&nbsp;</a></span>LCR_ODD_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_ODD_PARITY&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Odd parity. </p>

</div>
</div>
<a id="ga61e17916586713ec21742306fb912fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e17916586713ec21742306fb912fe3">&#9670;&nbsp;</a></span>LCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR_REG&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Control Register. </p>

</div>
</div>
<a id="ga513f2e6f937bf785749ee44deb199470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga513f2e6f937bf785749ee44deb199470">&#9670;&nbsp;</a></span>LSR_DATA_RECEIVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_DATA_RECEIVED&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when there is data for receiving. </p>

</div>
</div>
<a id="ga6b748eb460e40c2a551437646e7bb1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b748eb460e40c2a551437646e7bb1e4">&#9670;&nbsp;</a></span>LSR_FIFO_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_FIFO_ERROR&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set to 1 when there is at least one parity error or framing error or break indication in the FIFO </p>

</div>
</div>
<a id="ga3b8c453276843a913d454684a4069a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8c453276843a913d454684a4069a58">&#9670;&nbsp;</a></span>LSR_FRAMING_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_FRAMING_ERROR&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when a received character does not have a valid Stop bit. </p>

</div>
</div>
<a id="ga966799f7b66dd45ea972b2a5130de942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga966799f7b66dd45ea972b2a5130de942">&#9670;&nbsp;</a></span>LSR_OVER_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_OVER_ERROR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when a characters received is overwritten by another one. </p>

</div>
</div>
<a id="ga5d6d0572ab3408f6c8b09ad8e93e24d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d6d0572ab3408f6c8b09ad8e93e24d9">&#9670;&nbsp;</a></span>LSR_PARATY_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_PARATY_ERROR&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when a character with a parity error is received. </p>

</div>
</div>
<a id="ga543b5ca1685ba06181dfb9b325ff0837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543b5ca1685ba06181dfb9b325ff0837">&#9670;&nbsp;</a></span>LSR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_REG&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Status Register. </p>

</div>
</div>
<a id="ga764c6e57c1e4f6b57460b5574969ca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764c6e57c1e4f6b57460b5574969ca81">&#9670;&nbsp;</a></span>LSR_THR_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_THR_EMPTY&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>When set, means that the UART is ready to accept a new character for transmitting. </p>

</div>
</div>
<a id="ga96374894dadc495a07b52f843a347f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96374894dadc495a07b52f843a347f57">&#9670;&nbsp;</a></span>LSR_TRANS_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_TRANS_EMPTY&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>When set, means that both the THR and the Transmitter Shift Register are both empty. </p>

</div>
</div>
<a id="ga376d6c2a5974f87b06bd63e44cce404f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga376d6c2a5974f87b06bd63e44cce404f">&#9670;&nbsp;</a></span>RBR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RBR_REG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Buffer Register. </p>

</div>
</div>
<a id="ga560f0c88089ee6465b516373d917fc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560f0c88089ee6465b516373d917fc3c">&#9670;&nbsp;</a></span>THR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THR_REG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register. </p>

</div>
</div>
<a id="ga10dea90897c89dc7dab282dcd9c7747b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10dea90897c89dc7dab282dcd9c7747b">&#9670;&nbsp;</a></span>UART_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_EXIT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART some one exit the multiplayer. </p>

</div>
</div>
<a id="ga065a2444637d4df899d86b47f10c79a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga065a2444637d4df899d86b47f10c79a4">&#9670;&nbsp;</a></span>UART_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ1&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM1 iqr line. </p>

</div>
</div>
<a id="ga142107148920b2801d5ea26999ddfbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga142107148920b2801d5ea26999ddfbf0">&#9670;&nbsp;</a></span>UART_IRQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ2&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM2 iqr line. </p>

</div>
</div>
<a id="ga9c9b160c5a455bfa0deda6383bd31cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9b160c5a455bfa0deda6383bd31cc3">&#9670;&nbsp;</a></span>UART_LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART some one enter the multiplayer. </p>

</div>
</div>
<a id="ga57e0333041302f4469feb46c640fe033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e0333041302f4469feb46c640fe033">&#9670;&nbsp;</a></span>UART_SEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SEED&#160;&#160;&#160;0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Next byte will be seed number. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
