$date
	Sat Oct 22 19:03:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#834224
b1 !
1"
#834226
b1 &
b1 %
1$
#834227
0"
#834230
1#
#834234
b0 &
b0 %
0#
0$
#1768332
b111 !
1"
#1768334
b111 &
b111 %
1$
#1768335
0"
#1768338
b10110 &
b10110 %
#1768342
b1011 &
b1011 %
#1768346
b100010 &
b100010 %
#1768350
b10001 &
b10001 %
#1768354
b110100 &
b110100 %
#1768358
b11010 &
b11010 %
#1768362
b1101 &
b1101 %
#1768366
b101000 &
b101000 %
#1768370
b10100 &
b10100 %
#1768374
b1010 &
b1010 %
#1768378
b101 &
b101 %
#1768382
b10000 &
b10000 %
#1768386
b1000 &
b1000 %
#1768390
b100 &
b100 %
#1768394
b10 &
b10 %
#1768398
b1 &
1#
b1 %
#1768402
b0 &
b0 %
0#
0$
#2793072
b1 !
1"
#2793074
b1 &
b1 %
1$
#2793075
0"
#2793078
1#
#2793082
b0 &
b0 %
0#
0$
#4500012
