cocci_test_suite() {
	enum dma_transfer_direction cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 892 */;
	enum dma_data_direction cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 891 */;
	struct dma_chan *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 890 */;
	struct scatterlist *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 889 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 888 */;
	struct completion *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 880 */;
	void *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 878 */;
	u32 cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 698 */[5];
	unsigned long *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 686 */;
	unsigned int cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 664 */;
	u16 cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 662 */[8];
	u32 *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 655 */;
	u32 cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 613 */;
	u8 *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 610 */;
	const u8 *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 609 */;
	u8 cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 555 */;
	const u32 cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 520 */;
	struct dma_slave_config cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 340 */;
	struct stm32_fmc2_nfc cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 272 */;
	struct nand_controller *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 270 */;
	struct stm32_fmc2_nfc {
		struct nand_controller base;
		struct stm32_fmc2_nand nand;
		struct device *dev;
		void __iomem *io_base;
		void __iomem *data_base[FMC2_MAX_CE];
		void __iomem *cmd_base[FMC2_MAX_CE];
		void __iomem *addr_base[FMC2_MAX_CE];
		phys_addr_t io_phys_addr;
		phys_addr_t data_phys_addr[FMC2_MAX_CE];
		struct clk *clk;
		u8 irq_state;
		struct dma_chan *dma_tx_ch;
		struct dma_chan *dma_rx_ch;
		struct dma_chan *dma_ecc_ch;
		struct sg_table dma_data_sg;
		struct sg_table dma_ecc_sg;
		u8 *ecc_buf;
		int dma_ecc_len;
		struct completion complete;
		struct completion dma_data_complete;
		struct completion dma_ecc_complete;
		u8 cs_assigned;
		int cs_sel;
	} cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 241 */;
	struct stm32_fmc2_nand cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 238 */;
	struct stm32_fmc2_nand {
		struct nand_chip chip;
		struct stm32_fmc2_timings timings;
		int ncs;
		int cs_used[FMC2_MAX_CE];
	} cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 229 */;
	struct stm32_fmc2_timings {
		u8 tclr;
		u8 tar;
		u8 thiz;
		u8 twait;
		u8 thold_mem;
		u8 tset_mem;
		u8 thold_att;
		u8 tset_att;
	} cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 218 */;
	enum stm32_fmc2_irq_state{FMC2_IRQ_UNKNOWN=0, FMC2_IRQ_BCH, FMC2_IRQ_SEQ,} cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 212 */;
	enum stm32_fmc2_ecc{FMC2_ECC_HAM=1, FMC2_ECC_BCH4=4, FMC2_ECC_BCH8=8,} cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 206 */;
	struct platform_driver cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 2033 */;
	const struct of_device_id cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 2027 */[];
	int __maybe_unused cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1998 */;
	struct resource *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1833 */;
	struct reset_control *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1830 */;
	struct device *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1829 */;
	struct platform_device *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1827 */;
	struct device_node *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1757 */;
	const struct nand_controller_ops cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1749 */;
	struct mtd_info *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1706 */;
	struct stm32_fmc2_nfc *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1705 */;
	struct nand_chip *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1703 */;
	int cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1703 */;
	const struct mtd_ooblayout_ops cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1678 */;
	struct nand_ecc_ctrl *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1652 */;
	struct mtd_oob_region *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1649 */;
	const struct nand_data_interface *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1553 */;
	unsigned long cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1428 */;
	struct stm32_fmc2_timings *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1427 */;
	struct stm32_fmc2_nand *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1426 */;
	const struct nand_sdr_timings *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1423 */;
	void cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1422 */;
	const struct nand_op_instr *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1330 */;
	bool cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1327 */;
	const struct nand_operation *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1326 */;
	const void *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1278 */;
	u16 *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1250 */;
	uintptr_t cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1241 */;
	void __iomem *cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1235 */;
	irqreturn_t cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1215 */;
	u16 cocci_id/* drivers/mtd/nand/raw/stm32_fmc2_nand.c 1072 */;
}
