// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mlkem_top_read_phase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TLAST,
        coeff_stream_din,
        coeff_stream_num_data_valid,
        coeff_stream_fifo_cap,
        coeff_stream_full_n,
        coeff_stream_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [0:0] in_stream_TLAST;
output  [15:0] coeff_stream_din;
input  [8:0] coeff_stream_num_data_valid;
input  [8:0] coeff_stream_fifo_cap;
input   coeff_stream_full_n;
output   coeff_stream_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg coeff_stream_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_nbreadreq_fu_38_p6;
reg   [0:0] tmp_reg_66;
reg    ap_block_state1;
wire    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start;
wire    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_done;
wire    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_idle;
wire    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_ready;
wire   [15:0] grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_coeff_stream_din;
wire    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_coeff_stream_write;
wire    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_in_stream_TREADY;
reg    grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state3_on_subcall_done;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    regslice_both_in_stream_V_data_V_U_apdone_blk;
wire   [31:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_V_data_V_U_ack_in;
wire    regslice_both_in_stream_V_keep_V_U_apdone_blk;
wire   [3:0] in_stream_TKEEP_int_regslice;
wire    regslice_both_in_stream_V_keep_V_U_vld_out;
wire    regslice_both_in_stream_V_keep_V_U_ack_in;
wire    regslice_both_in_stream_V_strb_V_U_apdone_blk;
wire   [3:0] in_stream_TSTRB_int_regslice;
wire    regslice_both_in_stream_V_strb_V_U_vld_out;
wire    regslice_both_in_stream_V_strb_V_U_ack_in;
wire    regslice_both_in_stream_V_last_V_U_apdone_blk;
wire   [0:0] in_stream_TLAST_int_regslice;
wire    regslice_both_in_stream_V_last_V_U_vld_out;
wire    regslice_both_in_stream_V_last_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg = 1'b0;
end

mlkem_top_read_phase_Pipeline_VITIS_LOOP_30_1 grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start),
    .ap_done(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_done),
    .ap_idle(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_idle),
    .ap_ready(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .coeff_stream_din(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_coeff_stream_din),
    .coeff_stream_num_data_valid(9'd0),
    .coeff_stream_fifo_cap(9'd0),
    .coeff_stream_full_n(coeff_stream_full_n),
    .coeff_stream_write(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_coeff_stream_write),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP_int_regslice),
    .in_stream_TSTRB(in_stream_TSTRB_int_regslice),
    .in_stream_TLAST(in_stream_TLAST_int_regslice)
);

mlkem_top_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_data_V_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_data_V_U_apdone_blk)
);

mlkem_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_stream_TKEEP),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_keep_V_U_ack_in),
    .data_out(in_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_in_stream_V_keep_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_keep_V_U_apdone_blk)
);

mlkem_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_stream_TSTRB),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_strb_V_U_ack_in),
    .data_out(in_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_in_stream_V_strb_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_strb_V_U_apdone_blk)
);

mlkem_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_stream_TLAST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_last_V_U_ack_in),
    .data_out(in_stream_TLAST_int_regslice),
    .vld_out(regslice_both_in_stream_V_last_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_ready == 1'b1)) begin
            grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_66 <= tmp_nbreadreq_fu_38_p6;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_66 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        coeff_stream_write = grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_coeff_stream_write;
    end else begin
        coeff_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_66 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        in_stream_TREADY_int_regslice = grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (tmp_nbreadreq_fu_38_p6 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b0 == ap_block_state1) & (tmp_nbreadreq_fu_38_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_done == 1'b0) & (tmp_reg_66 == 1'd1));
end

assign coeff_stream_din = grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_coeff_stream_din;

assign grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start = grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg;

assign in_stream_TREADY = regslice_both_in_stream_V_data_V_U_ack_in;

assign tmp_nbreadreq_fu_38_p6 = in_stream_TVALID_int_regslice;

endmodule //mlkem_top_read_phase
