 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 13 15:22:09 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.278
  Critical Path Slack:          0.152
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         0.079
  Critical Path Slack:          0.091
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.148
  Critical Path Slack:          0.032
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.221
  Critical Path Slack:          0.449
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.008
  Total Hold Violation:        -0.022
  No. of Hold Violations:       3.000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.199
  Critical Path Slack:          0.291
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         0.059
  Critical Path Slack:          0.178
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.120
  Critical Path Slack:          0.120
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.169
  Critical Path Slack:          0.568
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.014
  Total Hold Violation:        -0.549
  No. of Hold Violations:     117.000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.390
  Critical Path Slack:          0.100
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         0.121
  Critical Path Slack:          0.108
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.221
  Critical Path Slack:          0.019
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         0.349
  Critical Path Slack:          0.381
  Critical Path Clk Period:     1.500
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                433
  Buf/Inv Cell Count:              79
  Buf Cell Count:                  17
  Inv Cell Count:                  62
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       289
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          55.261
  Noncombinational Area:      151.476
  Buf/Inv Area:                 9.901
  Total Buffer Area:            3.110
  Total Inverter Area:          6.791
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :       1127.536
  Net YLength        :       1047.431
  -----------------------------------
  Cell Area:                  206.738
  Design Area:                206.738
  Net Length        :        2174.967


  Design Rules
  -----------------------------------
  Total Number of Nets:           443
  Nets With Violations:            29
  Max Trans Violations:            29
  Max Cap Violations:              15
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              22.359
  -----------------------------------------
  Overall Compile Time:              72.616
  Overall Compile Wall Clock Time:   73.642

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.008  TNS: 0.022  Number of Violating Paths: 3
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.014  TNS: 0.549  Number of Violating Paths: 117
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.014  TNS: 0.549  Number of Violating Paths: 117

  --------------------------------------------------------------------


1
