# Project-2: Digital Alarm Clock

## Overview

This repository contains the Verilog source code for a 24-hour digital alarm clock. The design specifications and process are detailed in the datapath, control unit, ASM, and FSM charts, as well as in the accompanying report. Additionally, a Logisim Evolution file is provided to demonstrate the prototype for this project.

**Note:** This is a Mealy machine.

## Contributors

- Ahmed Fawzy Abdelkader
- Ahmed Abdeen
- Tony Gerges