/home/jules/Documents/RISC-V/verilog/cpu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/cpu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/alu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/pc.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/pc.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pc

Top level modules:
	pc

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/register_file.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/register_file.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} /home/jules/Documents/RISC-V/verilog/mem_unit/rom.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/mem_unit/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rom

Top level modules:
	rom

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/mux2x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} /home/jules/Documents/RISC-V/verilog/mem_unit/ram.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/mem_unit/ram.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/br.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/br.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module br

Top level modules:
	br

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/lsu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V/verilog/alu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/lsu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V/verilog/pc.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/pc.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module pc

Top level modules:
	pc

} {} {}} /home/jules/Documents/RISC-V/verilog/register_file.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/register_file.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} /home/jules/Documents/RISC-V/verilog/controller.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/controller.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module controler

Top level modules:
	controler

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/alu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/mux3x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}}
