###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 10:22:22 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.098
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.233 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.231 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.190 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.087 |   -0.185 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.048 |  0.051 |  -0.036 |   -0.134 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.048 |  0.001 |  -0.036 |   -0.133 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.026 |  0.086 |   0.050 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.023 | -0.001 |   0.049 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.014 |  0.011 |   0.060 |   -0.038 | 
     | sb_wide                                    | out_3_2[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.048 | 
     | FE_OFC105_out_BUS16_S3_T2_10               |                  | CKBD5BWP40                 | 0.015 | -0.010 |   0.050 |   -0.048 | 
     | FE_OFC105_out_BUS16_S3_T2_10               | I v -> Z v       | CKBD5BWP40                 | 0.045 |  0.044 |   0.094 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.045 |  0.003 |   0.098 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.099
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.235 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.233 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.192 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.087 |   -0.187 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.034 |   -0.133 | 
     | sb_wide/out_0_2_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.053 |  0.001 |  -0.033 |   -0.133 | 
     | sb_wide/out_0_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.025 |  0.087 |   0.053 |   -0.046 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.023 | -0.001 |   0.052 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.011 |  0.009 |   0.061 |   -0.039 | 
     | sb_wide                                    | out_0_2[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.048 | 
     | FE_OFC230_out_BUS16_S0_T2_10               |                  | BUFFD6BWP40                | 0.013 | -0.010 |   0.051 |   -0.048 | 
     | FE_OFC230_out_BUS16_S0_T2_10               | I v -> Z v       | BUFFD6BWP40                | 0.043 |  0.040 |   0.091 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.046 |  0.008 |   0.099 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.101
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.237 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.235 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.194 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.035 |  0.004 |  -0.088 |   -0.190 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.070 |  0.058 |  -0.030 |   -0.132 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.070 |  0.001 |  -0.030 |   -0.131 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.024 |  0.089 |   0.059 |   -0.042 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.021 | -0.001 |   0.058 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.011 |  0.009 |   0.067 |   -0.034 | 
     | sb_wide                                    | out_0_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.044 | 
     | FE_OFC149_out_BUS16_S0_T3_10               |                  | BUFFD6BWP40                | 0.012 | -0.010 |   0.058 |   -0.044 | 
     | FE_OFC149_out_BUS16_S0_T3_10               | I v -> Z v       | BUFFD6BWP40                | 0.037 |  0.041 |   0.099 |   -0.002 | 
     |                                            |                  | pe_tile_new_unq1           | 0.038 |  0.002 |   0.101 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.103
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.239 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.237 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.195 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.192 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.137 | 
     | sb_wide/out_2_0_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.136 | 
     | sb_wide/out_2_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.026 |  0.090 |   0.056 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.023 | -0.001 |   0.055 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.013 |  0.009 |   0.064 |   -0.039 | 
     | sb_wide                                    | out_2_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.055 |   -0.048 | 
     | FE_OFC275_out_BUS16_S2_T0_10               |                  | BUFFD6BWP40                | 0.014 | -0.010 |   0.055 |   -0.048 | 
     | FE_OFC275_out_BUS16_S2_T0_10               | I v -> Z v       | BUFFD6BWP40                | 0.047 |  0.044 |   0.099 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.004 |   0.103 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.239 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.238 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.196 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.004 |  -0.089 |   -0.192 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.134 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.134 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.092 |   0.062 |   -0.042 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.026 | -0.001 |   0.061 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.012 |  0.008 |   0.069 |   -0.035 | 
     | sb_wide                                    | out_3_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.044 | 
     | FE_OFC164_out_BUS16_S3_T0_10               |                  | BUFFD6BWP40                | 0.013 | -0.009 |   0.060 |   -0.044 | 
     | FE_OFC164_out_BUS16_S3_T0_10               | I v -> Z v       | BUFFD6BWP40                | 0.037 |  0.042 |   0.102 |   -0.002 | 
     |                                            |                  | pe_tile_new_unq1           | 0.037 |  0.002 |   0.104 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.240 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.237 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.197 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.035 |  0.002 |  -0.090 |   -0.194 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.034 |   -0.138 | 
     | sb_wide/out_1_3_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.067 |  0.001 |  -0.033 |   -0.137 | 
     | sb_wide/out_1_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.025 |  0.089 |   0.055 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.023 | -0.001 |   0.054 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.013 |  0.010 |   0.064 |   -0.040 | 
     | sb_wide                                    | out_1_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.055 |   -0.049 | 
     | FE_OFC1519_out_BUS16_S1_T3_10              |                  | BUFFD6BWP40                | 0.015 | -0.009 |   0.055 |   -0.049 | 
     | FE_OFC1519_out_BUS16_S1_T3_10              | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.041 |   0.095 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.009 |   0.104 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.240 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.237 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.197 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.035 |  0.004 |  -0.088 |   -0.192 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.070 |  0.058 |  -0.030 |   -0.134 | 
     | sb_wide/out_0_3_id1_bar_reg_2_             |                  | DFQD2BWP40                 | 0.070 |  0.001 |  -0.030 |   -0.134 | 
     | sb_wide/out_0_3_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.091 |   0.062 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.025 | -0.001 |   0.060 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.013 |  0.009 |   0.069 |   -0.035 | 
     | sb_wide                                    | out_0_3[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.045 | 
     | FE_OFC262_out_BUS16_S0_T3_2                |                  | BUFFD6BWP40                | 0.014 | -0.009 |   0.060 |   -0.045 | 
     | FE_OFC262_out_BUS16_S0_T3_2                | I v -> Z v       | BUFFD6BWP40                | 0.038 |  0.042 |   0.102 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.038 |  0.003 |   0.104 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.240 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.238 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.197 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.194 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.136 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.135 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.028 |  0.090 |   0.059 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.024 | -0.001 |   0.057 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.013 |  0.009 |   0.066 |   -0.038 | 
     | sb_wide                                    | out_2_1[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.048 | 
     | FE_OFC1357_out_BUS16_S2_T1_5               |                  | BUFFD5BWP40                | 0.015 | -0.010 |   0.057 |   -0.048 | 
     | FE_OFC1357_out_BUS16_S2_T1_5               | I v -> Z v       | BUFFD5BWP40                | 0.045 |  0.044 |   0.101 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.046 |  0.003 |   0.104 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.105
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.241 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.239 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.197 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.194 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.139 | 
     | sb_wide/out_2_0_id1_bar_reg_3_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.138 | 
     | sb_wide/out_2_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.042 |  0.091 |   0.058 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.037 | -0.001 |   0.057 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.023 |  0.017 |   0.074 |   -0.031 | 
     | sb_wide                                    | out_2_0[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.065 |   -0.040 | 
     | FE_OFC1302_out_BUS16_S2_T0_3               |                  | BUFFD10BWP40               | 0.026 | -0.009 |   0.065 |   -0.040 | 
     | FE_OFC1302_out_BUS16_S2_T0_3               | I v -> Z v       | BUFFD10BWP40               | 0.026 |  0.036 |   0.101 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.028 |  0.004 |   0.105 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.105
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.239 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.198 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.035 |  0.004 |  -0.088 |   -0.194 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.031 |   -0.136 | 
     | sb_wide/out_0_4_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.135 | 
     | sb_wide/out_0_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.031 |  0.093 |   0.063 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.027 | -0.001 |   0.061 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.013 |  0.009 |   0.070 |   -0.035 | 
     | sb_wide                                    | out_0_4[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.045 | 
     | FE_OFC255_out_BUS16_S0_T4_10               |                  | BUFFD6BWP40                | 0.015 | -0.010 |   0.060 |   -0.045 | 
     | FE_OFC255_out_BUS16_S0_T4_10               | I v -> Z v       | BUFFD6BWP40                | 0.038 |  0.042 |   0.103 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.038 |  0.003 |   0.105 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.107
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.242 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.240 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.199 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.196 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.139 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.138 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.026 |  0.090 |   0.059 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.023 | -0.001 |   0.058 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.011 |  0.008 |   0.066 |   -0.041 | 
     | sb_wide                                    | out_2_1[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.050 | 
     | FE_OFC1571_out_BUS16_S2_T1_15              |                  | BUFFD6BWP40                | 0.013 | -0.010 |   0.056 |   -0.050 | 
     | FE_OFC1571_out_BUS16_S2_T1_15              | I v -> Z v       | BUFFD6BWP40                | 0.047 |  0.045 |   0.101 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.048 |  0.005 |   0.107 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.243 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.200 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.088 |   -0.196 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.053 |  -0.035 |   -0.142 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.034 |   -0.142 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.064 |  0.102 |   0.068 |   -0.040 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.056 | -0.003 |   0.065 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.011 |  0.008 |   0.073 |   -0.035 | 
     | sb_wide                                    | out_3_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.044 | 
     | FE_OFC1270_out_BUS16_S3_T3_10              |                  | BUFFD6BWP40                | 0.012 | -0.009 |   0.063 |   -0.044 | 
     | FE_OFC1270_out_BUS16_S3_T3_10              | I v -> Z v       | BUFFD6BWP40                | 0.038 |  0.041 |   0.104 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.038 |  0.003 |   0.108 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.242 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.200 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.197 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.142 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             |                  | DFQD2BWP40                 | 0.065 |  0.000 |  -0.033 |   -0.141 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.089 |   0.056 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.025 | -0.001 |   0.054 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.017 |  0.011 |   0.066 |   -0.042 | 
     | sb_wide                                    | out_2_0[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.051 | 
     | FE_OFC1524_out_BUS16_S2_T0_2               |                  | BUFFD5BWP40                | 0.019 | -0.009 |   0.057 |   -0.051 | 
     | FE_OFC1524_out_BUS16_S2_T0_2               | I v -> Z v       | BUFFD5BWP40                | 0.049 |  0.045 |   0.102 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.051 |  0.006 |   0.108 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.242 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.200 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.087 |   -0.195 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.055 |  0.054 |  -0.033 |   -0.141 | 
     | sb_wide/out_0_0_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.055 |  0.000 |  -0.033 |   -0.141 | 
     | sb_wide/out_0_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.030 |  0.090 |   0.057 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.026 | -0.001 |   0.055 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.016 |  0.012 |   0.067 |   -0.041 | 
     | sb_wide                                    | out_0_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.050 | 
     | FE_OFC236_out_BUS16_S0_T0_10               |                  | BUFFD5BWP40                | 0.018 | -0.010 |   0.058 |   -0.050 | 
     | FE_OFC236_out_BUS16_S0_T0_10               | I v -> Z v       | BUFFD5BWP40                | 0.047 |  0.044 |   0.102 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.049 |  0.006 |   0.108 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.201 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.198 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.143 | 
     | sb_wide/out_2_0_id1_bar_reg_0_             |                  | DFQD2BWP40                 | 0.065 |  0.000 |  -0.033 |   -0.142 | 
     | sb_wide/out_2_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.031 |  0.091 |   0.057 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.027 | -0.001 |   0.056 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.010 |   0.066 |   -0.043 | 
     | sb_wide                                    | out_2_0[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.052 | 
     | FE_OFC1526_out_BUS16_S2_T0_0               |                  | BUFFD6BWP40                | 0.016 | -0.010 |   0.056 |   -0.052 | 
     | FE_OFC1526_out_BUS16_S2_T0_0               | I v -> Z v       | BUFFD6BWP40                | 0.050 |  0.046 |   0.103 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.051 |  0.006 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.201 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.198 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.143 | 
     | sb_wide/out_2_0_id1_bar_reg_7_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.142 | 
     | sb_wide/out_2_0_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.038 |  0.093 |   0.059 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.034 | -0.001 |   0.058 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.018 |  0.013 |   0.071 |   -0.038 | 
     | sb_wide                                    | out_2_0[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.047 | 
     | FE_OFC1343_out_BUS16_S2_T0_7               |                  | BUFFD8BWP40                | 0.021 | -0.010 |   0.062 |   -0.047 | 
     | FE_OFC1343_out_BUS16_S2_T0_7               | I v -> Z v       | BUFFD8BWP40                | 0.038 |  0.042 |   0.104 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.039 |  0.005 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.202 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.199 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.141 | 
     | sb_wide/out_2_1_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.140 | 
     | sb_wide/out_2_1_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.033 |  0.092 |   0.061 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.029 | -0.001 |   0.060 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.010 |   0.070 |   -0.039 | 
     | sb_wide                                    | out_2_1[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.048 | 
     | FE_OFC1345_out_BUS16_S2_T1_10              |                  | BUFFD5BWP40                | 0.017 | -0.009 |   0.061 |   -0.048 | 
     | FE_OFC1345_out_BUS16_S2_T1_10              | I v -> Z v       | BUFFD5BWP40                | 0.045 |  0.045 |   0.106 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.046 |  0.003 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.202 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.002 |  -0.091 |   -0.200 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.057 |  -0.034 |   -0.143 | 
     | sb_wide/out_2_2_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.067 |  0.001 |  -0.033 |   -0.143 | 
     | sb_wide/out_2_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.030 |  0.093 |   0.059 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.027 | -0.002 |   0.058 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.011 |   0.069 |   -0.040 | 
     | sb_wide                                    | out_2_2[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.059 |   -0.050 | 
     | FE_OFC93_out_BUS16_S2_T2_10                |                  | BUFFD5BWP40                | 0.017 | -0.010 |   0.059 |   -0.050 | 
     | FE_OFC93_out_BUS16_S2_T2_10                | I v -> Z v       | BUFFD5BWP40                | 0.048 |  0.044 |   0.103 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.049 |  0.006 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.202 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.199 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.143 | 
     | sb_wide/out_2_0_id1_bar_reg_5_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.143 | 
     | sb_wide/out_2_0_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.033 |  0.092 |   0.059 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.029 | -0.002 |   0.057 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.016 |  0.012 |   0.070 |   -0.040 | 
     | sb_wide                                    | out_2_0[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.049 | 
     | FE_OFC1518_out_BUS16_S2_T0_5               |                  | BUFFD5BWP40                | 0.018 | -0.010 |   0.060 |   -0.049 | 
     | FE_OFC1518_out_BUS16_S2_T0_5               | I v -> Z v       | BUFFD5BWP40                | 0.047 |  0.045 |   0.105 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.004 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.243 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.202 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.002 |  -0.091 |   -0.200 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.035 |   -0.144 | 
     | sb_wide/out_2_3_id1_bar_reg_3_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.034 |   -0.144 | 
     | sb_wide/out_2_3_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.036 |  0.093 |   0.059 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.031 | -0.002 |   0.057 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.012 |   0.069 |   -0.040 | 
     | sb_wide                                    | out_2_3[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.050 | 
     | FE_OFC1565_out_BUS16_S2_T3_3               |                  | BUFFD5BWP40                | 0.017 | -0.010 |   0.060 |   -0.050 | 
     | FE_OFC1565_out_BUS16_S2_T3_3               | I v -> Z v       | BUFFD5BWP40                | 0.048 |  0.047 |   0.107 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.048 |  0.003 |   0.110 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.202 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.197 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.144 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.143 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.028 |  0.088 |   0.055 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.024 | -0.001 |   0.054 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.014 |  0.010 |   0.064 |   -0.046 | 
     | sb_wide                                    | out_1_0[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.056 | 
     | FE_OFC115_out_BUS16_S1_T0_6                |                  | BUFFD6BWP40                | 0.015 | -0.009 |   0.054 |   -0.056 | 
     | FE_OFC115_out_BUS16_S1_T0_6                | I v -> Z v       | BUFFD6BWP40                | 0.048 |  0.038 |   0.093 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1           | 0.060 |  0.017 |   0.110 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.202 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.199 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.144 | 
     | sb_wide/out_2_0_id1_bar_reg_6_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.143 | 
     | sb_wide/out_2_0_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.034 |  0.092 |   0.058 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.030 | -0.002 |   0.057 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.010 |   0.066 |   -0.044 | 
     | sb_wide                                    | out_2_0[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.053 | 
     | FE_OFC1329_out_BUS16_S2_T0_6               |                  | BUFFD6BWP40                | 0.016 | -0.009 |   0.057 |   -0.053 | 
     | FE_OFC1329_out_BUS16_S2_T0_6               | I v -> Z v       | BUFFD6BWP40                | 0.048 |  0.046 |   0.103 |   -0.007 | 
     |                                            |                  | pe_tile_new_unq1           | 0.050 |  0.007 |   0.110 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.203 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.002 |  -0.091 |   -0.201 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.035 |   -0.145 | 
     | sb_wide/out_2_3_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.034 |   -0.144 | 
     | sb_wide/out_2_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.037 |  0.093 |   0.059 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.033 | -0.002 |   0.058 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.017 |  0.012 |   0.069 |   -0.041 | 
     | sb_wide                                    | out_2_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.051 | 
     | FE_OFC1333_out_BUS16_S2_T3_10              |                  | CKBD4BWP40                 | 0.019 | -0.010 |   0.060 |   -0.051 | 
     | FE_OFC1333_out_BUS16_S2_T3_10              | I v -> Z v       | CKBD4BWP40                 | 0.052 |  0.048 |   0.108 |   -0.002 | 
     |                                            |                  | pe_tile_new_unq1           | 0.052 |  0.002 |   0.110 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.111
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.203 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.200 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.145 | 
     | sb_wide/out_2_0_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.144 | 
     | sb_wide/out_2_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.044 |  0.091 |   0.058 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.038 | -0.001 |   0.056 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.022 |  0.015 |   0.072 |   -0.039 | 
     | sb_wide                                    | out_2_0[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.048 | 
     | FE_OFC1327_out_BUS16_S2_T0_4               |                  | BUFFD8BWP40                | 0.025 | -0.009 |   0.062 |   -0.048 | 
     | FE_OFC1327_out_BUS16_S2_T0_4               | I v -> Z v       | BUFFD8BWP40                | 0.038 |  0.044 |   0.106 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.040 |  0.005 |   0.111 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.111
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.204 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.201 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.144 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.143 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.035 |  0.094 |   0.062 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.031 | -0.002 |   0.061 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.011 |   0.072 |   -0.039 | 
     | sb_wide                                    | out_2_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.049 | 
     | FE_OFC293_out_BUS16_S2_T1_1                |                  | BUFFD6BWP40                | 0.017 | -0.010 |   0.062 |   -0.049 | 
     | FE_OFC293_out_BUS16_S2_T1_1                | I v -> Z v       | BUFFD6BWP40                | 0.042 |  0.039 |   0.102 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.010 |   0.111 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.205 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.003 |  -0.089 |   -0.201 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.036 |   -0.148 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.035 |   -0.147 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.036 |  0.093 |   0.057 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.032 | -0.001 |   0.057 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.016 |  0.012 |   0.068 |   -0.044 | 
     | sb_wide                                    | out_1_1[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.054 | 
     | FE_PDC2_FE_OFN1454_out_BUS16_S1_T1_12      |                  | BUFFD8BWP40                | 0.018 | -0.010 |   0.058 |   -0.054 | 
     | FE_PDC2_FE_OFN1454_out_BUS16_S1_T1_12      | I v -> Z v       | BUFFD8BWP40                | 0.033 |  0.032 |   0.091 |   -0.021 | 
     |                                            |                  | pe_tile_new_unq1           | 0.057 |  0.021 |   0.112 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.248 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.245 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.205 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.088 |   -0.201 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.048 |  0.050 |  -0.038 |   -0.150 | 
     | sb_wide/out_3_4_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.048 |  0.001 |  -0.037 |   -0.150 | 
     | sb_wide/out_3_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.054 |  0.099 |   0.062 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.047 | -0.002 |   0.059 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.022 |  0.011 |   0.070 |   -0.042 | 
     | sb_wide                                    | out_3_4[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.052 | 
     | FE_OFC302_out_BUS16_S3_T4_10               |                  | BUFFD5BWP40                | 0.024 | -0.010 |   0.060 |   -0.052 | 
     | FE_OFC302_out_BUS16_S3_T4_10               | I v -> Z v       | BUFFD5BWP40                | 0.047 |  0.047 |   0.108 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.048 |  0.005 |   0.112 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.205 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.003 |  -0.089 |   -0.202 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.036 |   -0.149 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.035 |   -0.148 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.034 |  0.092 |   0.057 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.030 | -0.002 |   0.055 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.017 |  0.013 |   0.068 |   -0.045 | 
     | sb_wide                                    | out_1_1[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.054 | 
     | FE_OFC172_out_BUS16_S1_T1_10               |                  | BUFFD6BWP40                | 0.019 | -0.009 |   0.058 |   -0.054 | 
     | FE_OFC172_out_BUS16_S1_T1_10               | I v -> Z v       | BUFFD6BWP40                | 0.050 |  0.046 |   0.104 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.053 |  0.008 |   0.113 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.205 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.201 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.147 | 
     | sb_wide/out_1_0_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.146 | 
     | sb_wide/out_1_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.035 |  0.093 |   0.059 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.031 | -0.002 |   0.058 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.022 |  0.014 |   0.072 |   -0.041 | 
     | sb_wide                                    | out_1_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.050 | 
     | FE_OFC136_out_BUS16_S1_T0_10               |                  | BUFFD10BWP40               | 0.025 | -0.009 |   0.063 |   -0.050 | 
     | FE_OFC136_out_BUS16_S1_T0_10               | I v -> Z v       | BUFFD10BWP40               | 0.033 |  0.033 |   0.096 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1           | 0.049 |  0.017 |   0.113 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.206 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.004 |  -0.089 |   -0.203 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.052 |  -0.037 |   -0.151 | 
     | sb_wide/out_1_2_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.051 |  0.001 |  -0.036 |   -0.150 | 
     | sb_wide/out_1_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.046 |  0.097 |   0.061 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.041 | -0.001 |   0.059 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.019 |  0.011 |   0.070 |   -0.044 | 
     | sb_wide                                    | out_1_2[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.053 | 
     | FE_OFC1262_out_BUS16_S1_T2_10              |                  | BUFFD5BWP40                | 0.021 | -0.010 |   0.061 |   -0.053 | 
     | FE_OFC1262_out_BUS16_S1_T2_10              | I v -> Z v       | BUFFD5BWP40                | 0.051 |  0.049 |   0.110 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.052 |  0.004 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.207 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.202 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.148 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.148 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.034 |  0.088 |   0.055 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.030 | -0.002 |   0.053 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.019 |  0.013 |   0.066 |   -0.049 | 
     | sb_wide                                    | out_1_0[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.058 | 
     | FE_OFC116_out_BUS16_S1_T0_0                |                  | CKBD6BWP40                 | 0.021 | -0.009 |   0.057 |   -0.058 | 
     | FE_OFC116_out_BUS16_S1_T0_0                | I v -> Z v       | CKBD6BWP40                 | 0.058 |  0.043 |   0.100 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1           | 0.065 |  0.014 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.115
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.207 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.004 |  -0.089 |   -0.204 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.052 |  -0.037 |   -0.152 | 
     | sb_wide/out_1_2_id1_bar_reg_3_             |                  | DFQD2BWP40                 | 0.051 |  0.000 |  -0.036 |   -0.151 | 
     | sb_wide/out_1_2_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.045 |  0.095 |   0.059 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.039 | -0.001 |   0.057 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.018 |  0.012 |   0.069 |   -0.046 | 
     | sb_wide                                    | out_1_2[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.055 | 
     | FE_OFC176_out_BUS16_S1_T2_3                |                  | CKBD5BWP40                 | 0.020 | -0.010 |   0.060 |   -0.055 | 
     | FE_OFC176_out_BUS16_S1_T2_3                | I v -> Z v       | CKBD5BWP40                 | 0.055 |  0.049 |   0.109 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.057 |  0.006 |   0.115 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.116
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.208 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.089 |   -0.205 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.065 |  0.056 |  -0.034 |   -0.149 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             |                  | DFQD2BWP40                 | 0.065 |  0.001 |  -0.033 |   -0.149 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.042 |  0.097 |   0.064 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.037 | -0.001 |   0.062 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.019 |  0.014 |   0.077 |   -0.039 | 
     | sb_wide                                    | out_2_0[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.067 |   -0.049 | 
     | FE_OFC1528_out_BUS16_S2_T0_1               |                  | BUFFD8BWP40                | 0.021 | -0.009 |   0.067 |   -0.049 | 
     | FE_OFC1528_out_BUS16_S2_T0_1               | I v -> Z v       | BUFFD8BWP40                | 0.039 |  0.041 |   0.108 |   -0.007 | 
     |                                            |                  | pe_tile_new_unq1           | 0.041 |  0.007 |   0.116 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.116
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.208 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.205 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.148 | 
     | sb_wide/out_2_1_id1_bar_reg_9_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.147 | 
     | sb_wide/out_2_1_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.032 |  0.093 |   0.061 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.028 | -0.001 |   0.060 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.010 |   0.070 |   -0.046 | 
     | sb_wide                                    | out_2_1[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.055 | 
     | FE_OFC1497_out_BUS16_S2_T1_9               |                  | BUFFD5BWP40                | 0.017 | -0.009 |   0.061 |   -0.055 | 
     | FE_OFC1497_out_BUS16_S2_T1_9               | I v -> Z v       | BUFFD5BWP40                | 0.056 |  0.051 |   0.112 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.057 |  0.004 |   0.116 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.116
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.208 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.087 |   -0.204 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.055 |  0.054 |  -0.033 |   -0.149 | 
     | sb_wide/out_0_0_id1_bar_reg_9_             |                  | DFQD2BWP40                 | 0.055 |  0.001 |  -0.032 |   -0.148 | 
     | sb_wide/out_0_0_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.047 |  0.098 |   0.065 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.041 | -0.002 |   0.063 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.021 |  0.013 |   0.076 |   -0.040 | 
     | sb_wide                                    | out_0_0[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.066 |   -0.050 | 
     | FE_OFC235_out_BUS16_S0_T0_9                |                  | BUFFD6BWP40                | 0.024 | -0.010 |   0.066 |   -0.050 | 
     | FE_OFC235_out_BUS16_S0_T0_9                | I v -> Z v       | BUFFD6BWP40                | 0.041 |  0.045 |   0.111 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.042 |  0.005 |   0.116 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.116
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.209 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.204 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.150 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.149 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.033 |  0.091 |   0.058 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.029 | -0.002 |   0.057 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.018 |  0.014 |   0.071 |   -0.046 | 
     | sb_wide                                    | out_1_0[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.055 | 
     | FE_OFC113_out_BUS16_S1_T0_3                |                  | BUFFD8BWP40                | 0.020 | -0.009 |   0.061 |   -0.055 | 
     | FE_OFC113_out_BUS16_S1_T0_3                | I v -> Z v       | BUFFD8BWP40                | 0.044 |  0.037 |   0.099 |   -0.018 | 
     |                                            |                  | pe_tile_new_unq1           | 0.058 |  0.018 |   0.116 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.209 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.087 |   -0.204 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.048 |  0.051 |  -0.036 |   -0.153 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.048 |  0.000 |  -0.036 |   -0.153 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.070 |  0.106 |   0.070 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.061 | -0.004 |   0.066 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.029 |  0.013 |   0.079 |   -0.038 | 
     | sb_wide                                    | out_3_2[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.069 |   -0.047 | 
     | FE_OFC1276_out_BUS16_S3_T2_12              |                  | BUFFD8BWP40                | 0.033 | -0.009 |   0.069 |   -0.047 | 
     | FE_OFC1276_out_BUS16_S3_T2_12              | I v -> Z v       | BUFFD8BWP40                | 0.032 |  0.042 |   0.111 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.034 |  0.005 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.209 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.204 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.150 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.150 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.034 |  0.090 |   0.057 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.030 | -0.002 |   0.055 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.022 |  0.017 |   0.072 |   -0.045 | 
     | sb_wide                                    | out_1_0[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.053 | 
     | FE_OFC117_out_BUS16_S1_T0_5                |                  | BUFFD8BWP40                | 0.025 | -0.009 |   0.063 |   -0.053 | 
     | FE_OFC117_out_BUS16_S1_T0_5                | I v -> Z v       | BUFFD8BWP40                | 0.043 |  0.040 |   0.104 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1           | 0.051 |  0.013 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.210 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.207 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.149 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.148 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.032 |  0.093 |   0.062 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.029 | -0.002 |   0.060 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.010 |   0.070 |   -0.047 | 
     | sb_wide                                    | out_2_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.057 | 
     | FE_OFC1355_out_BUS16_S2_T1_0               |                  | CKBD4BWP40                 | 0.017 | -0.010 |   0.061 |   -0.057 | 
     | FE_OFC1355_out_BUS16_S2_T1_0               | I v -> Z v       | CKBD4BWP40                 | 0.064 |  0.053 |   0.114 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.064 |  0.003 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.210 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.207 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.149 | 
     | sb_wide/out_2_1_id1_bar_reg_6_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.149 | 
     | sb_wide/out_2_1_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.036 |  0.093 |   0.062 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.031 | -0.002 |   0.060 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.009 |   0.069 |   -0.048 | 
     | sb_wide                                    | out_2_1[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.058 | 
     | FE_OFC1325_out_BUS16_S2_T1_6               |                  | CKBD4BWP40                 | 0.017 | -0.010 |   0.060 |   -0.058 | 
     | FE_OFC1325_out_BUS16_S2_T1_6               | I v -> Z v       | CKBD4BWP40                 | 0.065 |  0.053 |   0.113 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.066 |  0.005 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.210 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.004 |  -0.089 |   -0.207 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.052 |  -0.037 |   -0.155 | 
     | sb_wide/out_1_2_id1_bar_reg_0_             |                  | DFQD2BWP40                 | 0.051 |  0.000 |  -0.036 |   -0.154 | 
     | sb_wide/out_1_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.048 |  0.095 |   0.059 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.042 | -0.001 |   0.058 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.019 |  0.013 |   0.071 |   -0.047 | 
     | sb_wide                                    | out_1_2[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.056 | 
     | FE_OFC191_out_BUS16_S1_T2_0                |                  | CKBD5BWP40                 | 0.021 | -0.010 |   0.062 |   -0.056 | 
     | FE_OFC191_out_BUS16_S1_T2_0                | I v -> Z v       | CKBD5BWP40                 | 0.056 |  0.050 |   0.112 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.058 |  0.006 |   0.118 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.254 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.211 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.206 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.152 | 
     | sb_wide/out_1_0_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.151 | 
     | sb_wide/out_1_0_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.034 |  0.091 |   0.058 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.030 | -0.002 |   0.056 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.011 |   0.067 |   -0.051 | 
     | sb_wide                                    | out_1_0[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.060 | 
     | FE_OFC1190_out_BUS16_S1_T0_13              |                  | BUFFD6BWP40                | 0.017 | -0.010 |   0.058 |   -0.060 | 
     | FE_OFC1190_out_BUS16_S1_T0_13              | I v -> Z v       | BUFFD6BWP40                | 0.057 |  0.041 |   0.099 |   -0.020 | 
     |                                            |                  | pe_tile_new_unq1           | 0.069 |  0.020 |   0.118 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.254 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.133 |   -0.252 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.041 |  -0.092 |   -0.211 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.089 |   -0.207 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.035 |   -0.153 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            |                  | DFQD4BWP40                 | 0.054 |  0.001 |  -0.035 |   -0.153 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD4BWP40                 | 0.059 |  0.100 |   0.065 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.052 |  0.004 |   0.069 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.024 |  0.015 |   0.084 |   -0.035 | 
     | sb_wide                                    | out_1_4[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.044 | 
     | FE_OFC185_out_BUS16_S1_T4_10               |                  | BUFFD10BWP40               | 0.027 | -0.010 |   0.074 |   -0.044 | 
     | FE_OFC185_out_BUS16_S1_T4_10               | I v -> Z v       | BUFFD10BWP40               | 0.029 |  0.035 |   0.109 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.036 |  0.009 |   0.118 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.254 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.211 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.004 |  -0.088 |   -0.207 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.030 |   -0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_8_             |                  | DFQD2BWP40                 | 0.069 |  0.001 |  -0.030 |   -0.148 | 
     | sb_wide/out_0_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.040 |  0.096 |   0.066 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.035 | -0.001 |   0.064 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.017 |  0.012 |   0.077 |   -0.042 | 
     | sb_wide                                    | out_0_1[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.067 |   -0.051 | 
     | FE_OFC201_out_BUS16_S0_T1_8                |                  | BUFFD6BWP40                | 0.019 | -0.009 |   0.067 |   -0.051 | 
     | FE_OFC201_out_BUS16_S0_T1_8                | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.043 |   0.110 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.009 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.254 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.211 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.004 |  -0.088 |   -0.207 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.030 |   -0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.069 |  0.000 |  -0.030 |   -0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.038 |  0.096 |   0.066 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.033 | -0.001 |   0.065 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.017 |  0.012 |   0.076 |   -0.042 | 
     | sb_wide                                    | out_0_1[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.067 |   -0.052 | 
     | FE_OFC203_out_BUS16_S0_T1_10               |                  | BUFFD6BWP40                | 0.019 | -0.010 |   0.067 |   -0.052 | 
     | FE_OFC203_out_BUS16_S0_T1_10               | I v -> Z v       | BUFFD6BWP40                | 0.045 |  0.040 |   0.107 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1           | 0.051 |  0.012 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.254 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.211 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.005 |  -0.088 |   -0.207 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.054 |  0.054 |  -0.034 |   -0.153 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |                  | DFQD2BWP40                 | 0.054 |  0.001 |  -0.033 |   -0.152 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.030 |  0.089 |   0.056 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.027 | -0.001 |   0.054 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.012 |   0.066 |   -0.053 | 
     | sb_wide                                    | out_1_0[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.062 | 
     | FE_PDC3_FE_OFN104_out_BUS16_S1_T0_1        |                  | BUFFD8BWP40                | 0.016 | -0.009 |   0.057 |   -0.062 | 
     | FE_PDC3_FE_OFN104_out_BUS16_S1_T0_1        | I v -> Z v       | BUFFD8BWP40                | 0.027 |  0.028 |   0.085 |   -0.034 | 
     |                                            |                  | pe_tile_new_unq1           | 0.086 |  0.034 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.255 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.212 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.209 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.151 | 
     | sb_wide/out_2_1_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.150 | 
     | sb_wide/out_2_1_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.036 |  0.095 |   0.063 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.032 | -0.002 |   0.062 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.015 |  0.010 |   0.072 |   -0.048 | 
     | sb_wide                                    | out_2_1[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.057 | 
     | FE_OFC1513_out_BUS16_S2_T1_4               |                  | CKBD4BWP40                 | 0.017 | -0.010 |   0.062 |   -0.057 | 
     | FE_OFC1513_out_BUS16_S2_T1_4               | I v -> Z v       | CKBD4BWP40                 | 0.065 |  0.054 |   0.116 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.065 |  0.003 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.255 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.253 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.212 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.004 |  -0.089 |   -0.208 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.052 |  -0.037 |   -0.156 | 
     | sb_wide/out_1_2_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.051 |  0.000 |  -0.036 |   -0.156 | 
     | sb_wide/out_1_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.047 |  0.098 |   0.062 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.041 | -0.001 |   0.061 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_1_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.019 |  0.013 |   0.074 |   -0.045 | 
     | sb_wide                                    | out_1_2[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.064 |   -0.055 | 
     | FE_OFC188_out_BUS16_S1_T2_4                |                  | CKBD5BWP40                 | 0.022 | -0.010 |   0.064 |   -0.055 | 
     | FE_OFC188_out_BUS16_S1_T2_4                | I v -> Z v       | CKBD5BWP40                 | 0.054 |  0.051 |   0.115 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.055 |  0.004 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.256 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.254 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.212 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.210 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.152 | 
     | sb_wide/out_2_1_id1_bar_reg_3_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.151 | 
     | sb_wide/out_2_1_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.038 |  0.094 |   0.063 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.033 | -0.002 |   0.061 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.016 |  0.011 |   0.072 |   -0.048 | 
     | sb_wide                                    | out_2_1[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.058 | 
     | FE_OFC1315_out_BUS16_S2_T1_3               |                  | CKBD4BWP40                 | 0.018 | -0.010 |   0.062 |   -0.058 | 
     | FE_OFC1315_out_BUS16_S2_T1_3               | I v -> Z v       | CKBD4BWP40                 | 0.066 |  0.054 |   0.116 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.066 |  0.004 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |        |  -0.136 |   -0.257 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.048 |  0.002 |  -0.134 |   -0.255 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.092 |   -0.214 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.037 |  0.003 |  -0.090 |   -0.211 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.058 |  -0.032 |   -0.153 | 
     | sb_wide/out_2_1_id1_bar_reg_2_             |                  | DFQD2BWP40                 | 0.068 |  0.001 |  -0.031 |   -0.152 | 
     | sb_wide/out_2_1_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.044 |  0.097 |   0.066 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.038 | -0.002 |   0.065 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.018 |  0.011 |   0.076 |   -0.046 | 
     | sb_wide                                    | out_2_1[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.066 |   -0.055 | 
     | FE_OFC1339_out_BUS16_S2_T1_2               |                  | BUFFD5BWP40                | 0.020 | -0.009 |   0.066 |   -0.055 | 
     | FE_OFC1339_out_BUS16_S2_T1_2               | I v -> Z v       | BUFFD5BWP40                | 0.056 |  0.052 |   0.118 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.056 |  0.003 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

