
STM32_Line_Follower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a340  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800a4e0  0800a4e0  0001a4e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a958  0800a958  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a958  0800a958  0001a958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a960  0800a960  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a960  0800a960  0001a960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a964  0800a964  0001a964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  200001e8  0800ab50  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005fc  0800ab50  000205fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f891  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002390  00000000  00000000  0002faec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e88  00000000  00000000  00031e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b5c  00000000  00000000  00032d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000184dd  00000000  00000000  00033864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001120d  00000000  00000000  0004bd41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b3dd  00000000  00000000  0005cf4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005278  00000000  00000000  000f832c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000fd5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a4c8 	.word	0x0800a4c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800a4c8 	.word	0x0800a4c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001006:	f001 fa19 	bl	800243c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100a:	f000 f893 	bl	8001134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100e:	f000 facb 	bl	80015a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001012:	f000 faa9 	bl	8001568 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001016:	f000 fa7d 	bl	8001514 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800101a:	f000 f8f7 	bl	800120c <MX_ADC1_Init>
  MX_TIM1_Init();
 800101e:	f000 f9a9 	bl	8001374 <MX_TIM1_Init>
  MX_TIM10_Init();
 8001022:	f000 fa53 	bl	80014cc <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_current, ADC_BUF_LEN);
 8001026:	2210      	movs	r2, #16
 8001028:	493b      	ldr	r1, [pc, #236]	; (8001118 <main+0x118>)
 800102a:	483c      	ldr	r0, [pc, #240]	; (800111c <main+0x11c>)
 800102c:	f001 fbcc 	bl	80027c8 <HAL_ADC_Start_DMA>
  for(int i=0; i<8; i++){
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	e00d      	b.n	8001052 <main+0x52>
    	  sensors_min[i] = 4095;
 8001036:	4a3a      	ldr	r2, [pc, #232]	; (8001120 <main+0x120>)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f640 71ff 	movw	r1, #4095	; 0xfff
 800103e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	  sensors_max[i]=0;
 8001042:	4a38      	ldr	r2, [pc, #224]	; (8001124 <main+0x124>)
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2100      	movs	r1, #0
 8001048:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(int i=0; i<8; i++){
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	3301      	adds	r3, #1
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2b07      	cmp	r3, #7
 8001056:	ddee      	ble.n	8001036 <main+0x36>
  }
  HAL_TIM_PWM_Start(&htim1 , TIM_CHANNEL_1);
 8001058:	2100      	movs	r1, #0
 800105a:	4833      	ldr	r0, [pc, #204]	; (8001128 <main+0x128>)
 800105c:	f003 fb52 	bl	8004704 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1 , TIM_CHANNEL_2);
 8001060:	2104      	movs	r1, #4
 8001062:	4831      	ldr	r0, [pc, #196]	; (8001128 <main+0x128>)
 8001064:	f003 fb4e 	bl	8004704 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim10);
 8001068:	4830      	ldr	r0, [pc, #192]	; (800112c <main+0x12c>)
 800106a:	f003 fa8f 	bl	800458c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
     {
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == 0){
 800106e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001072:	482f      	ldr	r0, [pc, #188]	; (8001130 <main+0x130>)
 8001074:	f002 fd70 	bl	8003b58 <HAL_GPIO_ReadPin>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d143      	bne.n	8001106 <main+0x106>
	  	  	for(int i=0; i<8; i++){
 800107e:	2300      	movs	r3, #0
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	e00d      	b.n	80010a0 <main+0xa0>
	  	 	   sensors_min[i] = 4095;
 8001084:	4a26      	ldr	r2, [pc, #152]	; (8001120 <main+0x120>)
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	f640 71ff 	movw	r1, #4095	; 0xfff
 800108c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	 	   sensors_max[i] = 0;
 8001090:	4a24      	ldr	r2, [pc, #144]	; (8001124 <main+0x124>)
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	2100      	movs	r1, #0
 8001096:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	for(int i=0; i<8; i++){
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	3301      	adds	r3, #1
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	2b07      	cmp	r3, #7
 80010a4:	ddee      	ble.n	8001084 <main+0x84>
	  	    }
	  }
	  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0){
 80010a6:	e02e      	b.n	8001106 <main+0x106>
		  for (int i=0; i<8; i++){
 80010a8:	2300      	movs	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	e028      	b.n	8001100 <main+0x100>
	  	     if (sensors_max[i]<adc_current[i]){
 80010ae:	4a1d      	ldr	r2, [pc, #116]	; (8001124 <main+0x124>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b6:	4918      	ldr	r1, [pc, #96]	; (8001118 <main+0x118>)
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80010be:	4293      	cmp	r3, r2
 80010c0:	d208      	bcs.n	80010d4 <main+0xd4>
	  	   		sensors_max[i]=adc_current[i];
 80010c2:	4a15      	ldr	r2, [pc, #84]	; (8001118 <main+0x118>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ca:	4619      	mov	r1, r3
 80010cc:	4a15      	ldr	r2, [pc, #84]	; (8001124 <main+0x124>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  		}
	  	  	 if (sensors_min[i]>adc_current[i]){
 80010d4:	4a12      	ldr	r2, [pc, #72]	; (8001120 <main+0x120>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010dc:	490e      	ldr	r1, [pc, #56]	; (8001118 <main+0x118>)
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d908      	bls.n	80010fa <main+0xfa>
	  	  		sensors_min[i]=adc_current[i];
 80010e8:	4a0b      	ldr	r2, [pc, #44]	; (8001118 <main+0x118>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010f0:	4619      	mov	r1, r3
 80010f2:	4a0b      	ldr	r2, [pc, #44]	; (8001120 <main+0x120>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  for (int i=0; i<8; i++){
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	3301      	adds	r3, #1
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b07      	cmp	r3, #7
 8001104:	ddd3      	ble.n	80010ae <main+0xae>
	  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0){
 8001106:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800110a:	4809      	ldr	r0, [pc, #36]	; (8001130 <main+0x130>)
 800110c:	f002 fd24 	bl	8003b58 <HAL_GPIO_ReadPin>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d0c8      	beq.n	80010a8 <main+0xa8>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == 0){
 8001116:	e7aa      	b.n	800106e <main+0x6e>
 8001118:	20000384 	.word	0x20000384
 800111c:	20000204 	.word	0x20000204
 8001120:	200003c4 	.word	0x200003c4
 8001124:	200003a4 	.word	0x200003a4
 8001128:	200002ac 	.word	0x200002ac
 800112c:	200002f4 	.word	0x200002f4
 8001130:	40020000 	.word	0x40020000

08001134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b094      	sub	sp, #80	; 0x50
 8001138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113a:	f107 0320 	add.w	r3, r7, #32
 800113e:	2230      	movs	r2, #48	; 0x30
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f005 fd83 	bl	8006c4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	4b29      	ldr	r3, [pc, #164]	; (8001204 <SystemClock_Config+0xd0>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	4a28      	ldr	r2, [pc, #160]	; (8001204 <SystemClock_Config+0xd0>)
 8001162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001166:	6413      	str	r3, [r2, #64]	; 0x40
 8001168:	4b26      	ldr	r3, [pc, #152]	; (8001204 <SystemClock_Config+0xd0>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001174:	2300      	movs	r3, #0
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	4b23      	ldr	r3, [pc, #140]	; (8001208 <SystemClock_Config+0xd4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001180:	4a21      	ldr	r2, [pc, #132]	; (8001208 <SystemClock_Config+0xd4>)
 8001182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <SystemClock_Config+0xd4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001194:	2302      	movs	r3, #2
 8001196:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001198:	2301      	movs	r3, #1
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800119c:	2310      	movs	r3, #16
 800119e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a0:	2302      	movs	r3, #2
 80011a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a4:	2300      	movs	r3, #0
 80011a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011a8:	2310      	movs	r3, #16
 80011aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011ac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011b2:	2304      	movs	r3, #4
 80011b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011b6:	2307      	movs	r3, #7
 80011b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ba:	f107 0320 	add.w	r3, r7, #32
 80011be:	4618      	mov	r0, r3
 80011c0:	f002 fcfc 	bl	8003bbc <HAL_RCC_OscConfig>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011ca:	f000 fe3b 	bl	8001e44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ce:	230f      	movs	r3, #15
 80011d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d2:	2302      	movs	r3, #2
 80011d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	2102      	movs	r1, #2
 80011ea:	4618      	mov	r0, r3
 80011ec:	f002 ff5e 	bl	80040ac <HAL_RCC_ClockConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80011f6:	f000 fe25 	bl	8001e44 <Error_Handler>
  }
}
 80011fa:	bf00      	nop
 80011fc:	3750      	adds	r7, #80	; 0x50
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800
 8001208:	40007000 	.word	0x40007000

0800120c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001212:	463b      	mov	r3, r7
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800121e:	4b52      	ldr	r3, [pc, #328]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001220:	4a52      	ldr	r2, [pc, #328]	; (800136c <MX_ADC1_Init+0x160>)
 8001222:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001224:	4b50      	ldr	r3, [pc, #320]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001226:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800122a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800122c:	4b4e      	ldr	r3, [pc, #312]	; (8001368 <MX_ADC1_Init+0x15c>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001232:	4b4d      	ldr	r3, [pc, #308]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001234:	2201      	movs	r2, #1
 8001236:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001238:	4b4b      	ldr	r3, [pc, #300]	; (8001368 <MX_ADC1_Init+0x15c>)
 800123a:	2201      	movs	r2, #1
 800123c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800123e:	4b4a      	ldr	r3, [pc, #296]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001246:	4b48      	ldr	r3, [pc, #288]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001248:	2200      	movs	r2, #0
 800124a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800124c:	4b46      	ldr	r3, [pc, #280]	; (8001368 <MX_ADC1_Init+0x15c>)
 800124e:	4a48      	ldr	r2, [pc, #288]	; (8001370 <MX_ADC1_Init+0x164>)
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001252:	4b45      	ldr	r3, [pc, #276]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001258:	4b43      	ldr	r3, [pc, #268]	; (8001368 <MX_ADC1_Init+0x15c>)
 800125a:	2208      	movs	r2, #8
 800125c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800125e:	4b42      	ldr	r3, [pc, #264]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001260:	2201      	movs	r2, #1
 8001262:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001266:	4b40      	ldr	r3, [pc, #256]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001268:	2201      	movs	r2, #1
 800126a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800126c:	483e      	ldr	r0, [pc, #248]	; (8001368 <MX_ADC1_Init+0x15c>)
 800126e:	f001 f957 	bl	8002520 <HAL_ADC_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001278:	f000 fde4 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800127c:	2300      	movs	r3, #0
 800127e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001280:	2301      	movs	r3, #1
 8001282:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001288:	463b      	mov	r3, r7
 800128a:	4619      	mov	r1, r3
 800128c:	4836      	ldr	r0, [pc, #216]	; (8001368 <MX_ADC1_Init+0x15c>)
 800128e:	f001 fbb3 	bl	80029f8 <HAL_ADC_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001298:	f000 fdd4 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800129c:	2301      	movs	r3, #1
 800129e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	4619      	mov	r1, r3
 80012a8:	482f      	ldr	r0, [pc, #188]	; (8001368 <MX_ADC1_Init+0x15c>)
 80012aa:	f001 fba5 	bl	80029f8 <HAL_ADC_ConfigChannel>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80012b4:	f000 fdc6 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80012b8:	2304      	movs	r3, #4
 80012ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80012bc:	2303      	movs	r3, #3
 80012be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c0:	463b      	mov	r3, r7
 80012c2:	4619      	mov	r1, r3
 80012c4:	4828      	ldr	r0, [pc, #160]	; (8001368 <MX_ADC1_Init+0x15c>)
 80012c6:	f001 fb97 	bl	80029f8 <HAL_ADC_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80012d0:	f000 fdb8 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80012d4:	2306      	movs	r3, #6
 80012d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80012d8:	2304      	movs	r3, #4
 80012da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012dc:	463b      	mov	r3, r7
 80012de:	4619      	mov	r1, r3
 80012e0:	4821      	ldr	r0, [pc, #132]	; (8001368 <MX_ADC1_Init+0x15c>)
 80012e2:	f001 fb89 	bl	80029f8 <HAL_ADC_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80012ec:	f000 fdaa 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80012f0:	2307      	movs	r3, #7
 80012f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80012f4:	2305      	movs	r3, #5
 80012f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f8:	463b      	mov	r3, r7
 80012fa:	4619      	mov	r1, r3
 80012fc:	481a      	ldr	r0, [pc, #104]	; (8001368 <MX_ADC1_Init+0x15c>)
 80012fe:	f001 fb7b 	bl	80029f8 <HAL_ADC_ConfigChannel>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001308:	f000 fd9c 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800130c:	2308      	movs	r3, #8
 800130e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001310:	2306      	movs	r3, #6
 8001312:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001314:	463b      	mov	r3, r7
 8001316:	4619      	mov	r1, r3
 8001318:	4813      	ldr	r0, [pc, #76]	; (8001368 <MX_ADC1_Init+0x15c>)
 800131a:	f001 fb6d 	bl	80029f8 <HAL_ADC_ConfigChannel>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001324:	f000 fd8e 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001328:	2309      	movs	r3, #9
 800132a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800132c:	2307      	movs	r3, #7
 800132e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001330:	463b      	mov	r3, r7
 8001332:	4619      	mov	r1, r3
 8001334:	480c      	ldr	r0, [pc, #48]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001336:	f001 fb5f 	bl	80029f8 <HAL_ADC_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001340:	f000 fd80 	bl	8001e44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001344:	230a      	movs	r3, #10
 8001346:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001348:	2308      	movs	r3, #8
 800134a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134c:	463b      	mov	r3, r7
 800134e:	4619      	mov	r1, r3
 8001350:	4805      	ldr	r0, [pc, #20]	; (8001368 <MX_ADC1_Init+0x15c>)
 8001352:	f001 fb51 	bl	80029f8 <HAL_ADC_ConfigChannel>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800135c:	f000 fd72 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000204 	.word	0x20000204
 800136c:	40012000 	.word	0x40012000
 8001370:	0f000001 	.word	0x0f000001

08001374 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b096      	sub	sp, #88	; 0x58
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800137a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001388:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001392:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]
 80013a2:	615a      	str	r2, [r3, #20]
 80013a4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2220      	movs	r2, #32
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f005 fc4e 	bl	8006c4e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013b2:	4b44      	ldr	r3, [pc, #272]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013b4:	4a44      	ldr	r2, [pc, #272]	; (80014c8 <MX_TIM1_Init+0x154>)
 80013b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 80013b8:	4b42      	ldr	r3, [pc, #264]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013ba:	224f      	movs	r2, #79	; 0x4f
 80013bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013be:	4b41      	ldr	r3, [pc, #260]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80013c4:	4b3f      	ldr	r3, [pc, #252]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013c6:	2263      	movs	r2, #99	; 0x63
 80013c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ca:	4b3e      	ldr	r3, [pc, #248]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013d0:	4b3c      	ldr	r3, [pc, #240]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	4b3b      	ldr	r3, [pc, #236]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013dc:	4839      	ldr	r0, [pc, #228]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013de:	f003 f885 	bl	80044ec <HAL_TIM_Base_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80013e8:	f000 fd2c 	bl	8001e44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013f6:	4619      	mov	r1, r3
 80013f8:	4832      	ldr	r0, [pc, #200]	; (80014c4 <MX_TIM1_Init+0x150>)
 80013fa:	f003 fbe5 	bl	8004bc8 <HAL_TIM_ConfigClockSource>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001404:	f000 fd1e 	bl	8001e44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001408:	482e      	ldr	r0, [pc, #184]	; (80014c4 <MX_TIM1_Init+0x150>)
 800140a:	f003 f921 	bl	8004650 <HAL_TIM_PWM_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001414:	f000 fd16 	bl	8001e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001418:	2300      	movs	r3, #0
 800141a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001420:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001424:	4619      	mov	r1, r3
 8001426:	4827      	ldr	r0, [pc, #156]	; (80014c4 <MX_TIM1_Init+0x150>)
 8001428:	f003 ff96 	bl	8005358 <HAL_TIMEx_MasterConfigSynchronization>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001432:	f000 fd07 	bl	8001e44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001436:	2360      	movs	r3, #96	; 0x60
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 800143a:	2332      	movs	r3, #50	; 0x32
 800143c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800143e:	2300      	movs	r3, #0
 8001440:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001442:	2300      	movs	r3, #0
 8001444:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001446:	2300      	movs	r3, #0
 8001448:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800144a:	2300      	movs	r3, #0
 800144c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800144e:	2300      	movs	r3, #0
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001452:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001456:	2200      	movs	r2, #0
 8001458:	4619      	mov	r1, r3
 800145a:	481a      	ldr	r0, [pc, #104]	; (80014c4 <MX_TIM1_Init+0x150>)
 800145c:	f003 faf2 	bl	8004a44 <HAL_TIM_PWM_ConfigChannel>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001466:	f000 fced 	bl	8001e44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800146a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800146e:	2204      	movs	r2, #4
 8001470:	4619      	mov	r1, r3
 8001472:	4814      	ldr	r0, [pc, #80]	; (80014c4 <MX_TIM1_Init+0x150>)
 8001474:	f003 fae6 	bl	8004a44 <HAL_TIM_PWM_ConfigChannel>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800147e:	f000 fce1 	bl	8001e44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001496:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800149a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800149c:	2300      	movs	r3, #0
 800149e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4807      	ldr	r0, [pc, #28]	; (80014c4 <MX_TIM1_Init+0x150>)
 80014a6:	f003 ffc5 	bl	8005434 <HAL_TIMEx_ConfigBreakDeadTime>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80014b0:	f000 fcc8 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014b4:	4803      	ldr	r0, [pc, #12]	; (80014c4 <MX_TIM1_Init+0x150>)
 80014b6:	f000 fdf1 	bl	800209c <HAL_TIM_MspPostInit>

}
 80014ba:	bf00      	nop
 80014bc:	3758      	adds	r7, #88	; 0x58
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200002ac 	.word	0x200002ac
 80014c8:	40010000 	.word	0x40010000

080014cc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80014d0:	4b0e      	ldr	r3, [pc, #56]	; (800150c <MX_TIM10_Init+0x40>)
 80014d2:	4a0f      	ldr	r2, [pc, #60]	; (8001510 <MX_TIM10_Init+0x44>)
 80014d4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 80-1;
 80014d6:	4b0d      	ldr	r3, [pc, #52]	; (800150c <MX_TIM10_Init+0x40>)
 80014d8:	224f      	movs	r2, #79	; 0x4f
 80014da:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <MX_TIM10_Init+0x40>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <MX_TIM10_Init+0x40>)
 80014e4:	f242 720f 	movw	r2, #9999	; 0x270f
 80014e8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ea:	4b08      	ldr	r3, [pc, #32]	; (800150c <MX_TIM10_Init+0x40>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f0:	4b06      	ldr	r3, [pc, #24]	; (800150c <MX_TIM10_Init+0x40>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	; (800150c <MX_TIM10_Init+0x40>)
 80014f8:	f002 fff8 	bl	80044ec <HAL_TIM_Base_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001502:	f000 fc9f 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200002f4 	.word	0x200002f4
 8001510:	40014400 	.word	0x40014400

08001514 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800151a:	4a12      	ldr	r2, [pc, #72]	; (8001564 <MX_USART2_UART_Init+0x50>)
 800151c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800154a:	4805      	ldr	r0, [pc, #20]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800154c:	f003 ffd8 	bl	8005500 <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001556:	f000 fc75 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2000033c 	.word	0x2000033c
 8001564:	40004400 	.word	0x40004400

08001568 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <MX_DMA_Init+0x3c>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <MX_DMA_Init+0x3c>)
 8001578:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <MX_DMA_Init+0x3c>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2038      	movs	r0, #56	; 0x38
 8001590:	f001 fdb7 	bl	8003102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001594:	2038      	movs	r0, #56	; 0x38
 8001596:	f001 fdd0 	bl	800313a <HAL_NVIC_EnableIRQ>

}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08a      	sub	sp, #40	; 0x28
 80015ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
 80015c2:	4b3e      	ldr	r3, [pc, #248]	; (80016bc <MX_GPIO_Init+0x114>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	4a3d      	ldr	r2, [pc, #244]	; (80016bc <MX_GPIO_Init+0x114>)
 80015c8:	f043 0304 	orr.w	r3, r3, #4
 80015cc:	6313      	str	r3, [r2, #48]	; 0x30
 80015ce:	4b3b      	ldr	r3, [pc, #236]	; (80016bc <MX_GPIO_Init+0x114>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	4b37      	ldr	r3, [pc, #220]	; (80016bc <MX_GPIO_Init+0x114>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a36      	ldr	r2, [pc, #216]	; (80016bc <MX_GPIO_Init+0x114>)
 80015e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b34      	ldr	r3, [pc, #208]	; (80016bc <MX_GPIO_Init+0x114>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	4b30      	ldr	r3, [pc, #192]	; (80016bc <MX_GPIO_Init+0x114>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a2f      	ldr	r2, [pc, #188]	; (80016bc <MX_GPIO_Init+0x114>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b2d      	ldr	r3, [pc, #180]	; (80016bc <MX_GPIO_Init+0x114>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	4b29      	ldr	r3, [pc, #164]	; (80016bc <MX_GPIO_Init+0x114>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a28      	ldr	r2, [pc, #160]	; (80016bc <MX_GPIO_Init+0x114>)
 800161c:	f043 0302 	orr.w	r3, r3, #2
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b26      	ldr	r3, [pc, #152]	; (80016bc <MX_GPIO_Init+0x114>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800162e:	2200      	movs	r2, #0
 8001630:	2120      	movs	r1, #32
 8001632:	4823      	ldr	r0, [pc, #140]	; (80016c0 <MX_GPIO_Init+0x118>)
 8001634:	f002 faa8 	bl	8003b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800163e:	4821      	ldr	r0, [pc, #132]	; (80016c4 <MX_GPIO_Init+0x11c>)
 8001640:	f002 faa2 	bl	8003b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800164a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800164e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	4619      	mov	r1, r3
 800165a:	481a      	ldr	r0, [pc, #104]	; (80016c4 <MX_GPIO_Init+0x11c>)
 800165c:	f002 f8f8 	bl	8003850 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001660:	2320      	movs	r3, #32
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001664:	2301      	movs	r3, #1
 8001666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	4619      	mov	r1, r3
 8001676:	4812      	ldr	r0, [pc, #72]	; (80016c0 <MX_GPIO_Init+0x118>)
 8001678:	f002 f8ea 	bl	8003850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800167c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001682:	2301      	movs	r3, #1
 8001684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168e:	f107 0314 	add.w	r3, r7, #20
 8001692:	4619      	mov	r1, r3
 8001694:	480b      	ldr	r0, [pc, #44]	; (80016c4 <MX_GPIO_Init+0x11c>)
 8001696:	f002 f8db 	bl	8003850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800169a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800169e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a0:	2300      	movs	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	4619      	mov	r1, r3
 80016ae:	4804      	ldr	r0, [pc, #16]	; (80016c0 <MX_GPIO_Init+0x118>)
 80016b0:	f002 f8ce 	bl	8003850 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016b4:	bf00      	nop
 80016b6:	3728      	adds	r7, #40	; 0x28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40020000 	.word	0x40020000
 80016c4:	40020800 	.word	0x40020800

080016c8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80016c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016cc:	b09a      	sub	sp, #104	; 0x68
 80016ce:	af0e      	add	r7, sp, #56	; 0x38
 80016d0:	6278      	str	r0, [r7, #36]	; 0x24
 if(htim == &htim10){
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	4a05      	ldr	r2, [pc, #20]	; (80016ec <HAL_TIM_PeriodElapsedCallback+0x24>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	f040 839c 	bne.w	8001e14 <HAL_TIM_PeriodElapsedCallback+0x74c>
	 sum_norm_ss=0;
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80016de:	f04f 0200 	mov.w	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]

	 for (int i=0;i<8;i++){
 80016e4:	2300      	movs	r3, #0
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e8:	e045      	b.n	8001776 <HAL_TIM_PeriodElapsedCallback+0xae>
 80016ea:	bf00      	nop
 80016ec:	200002f4 	.word	0x200002f4
 80016f0:	20000480 	.word	0x20000480
		 norm_ss[i]=1-((float)adc_current[i]-(float)sensors_min[i])/ ((float)sensors_max[i]-(float)sensors_min[i]);
 80016f4:	4ac6      	ldr	r2, [pc, #792]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80016f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016fc:	ee07 3a90 	vmov	s15, r3
 8001700:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001704:	4ac3      	ldr	r2, [pc, #780]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001714:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001718:	4abf      	ldr	r2, [pc, #764]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0x350>)
 800171a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800171c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001720:	ee07 3a90 	vmov	s15, r3
 8001724:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001728:	4aba      	ldr	r2, [pc, #744]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800172a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800172c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001738:	ee37 7a67 	vsub.f32	s14, s14, s15
 800173c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001740:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001744:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001748:	4ab4      	ldr	r2, [pc, #720]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 800174a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	edc3 7a00 	vstr	s15, [r3]
		 sum_norm_ss += norm_ss[i];
 8001754:	4ab1      	ldr	r2, [pc, #708]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4413      	add	r3, r2
 800175c:	ed93 7a00 	vldr	s14, [r3]
 8001760:	4baf      	ldr	r3, [pc, #700]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176a:	4bad      	ldr	r3, [pc, #692]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x358>)
 800176c:	edc3 7a00 	vstr	s15, [r3]
	 for (int i=0;i<8;i++){
 8001770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001772:	3301      	adds	r3, #1
 8001774:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001778:	2b07      	cmp	r3, #7
 800177a:	ddbb      	ble.n	80016f4 <HAL_TIM_PeriodElapsedCallback+0x2c>
	 }

	 position = ((-50*norm_ss[0])+(-35.72*norm_ss[1])+(-21.44*norm_ss[2])+(-7.16*norm_ss[3])+(7.16*norm_ss[4])+(21.44*norm_ss[5])+(35.72*norm_ss[6])+(50*norm_ss[7]));
 800177c:	4ba7      	ldr	r3, [pc, #668]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 800177e:	edd3 7a00 	vldr	s15, [r3]
 8001782:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8001a24 <HAL_TIM_PeriodElapsedCallback+0x35c>
 8001786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800178a:	ee17 0a90 	vmov	r0, s15
 800178e:	f7fe fee3 	bl	8000558 <__aeabi_f2d>
 8001792:	4604      	mov	r4, r0
 8001794:	460d      	mov	r5, r1
 8001796:	4ba1      	ldr	r3, [pc, #644]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fedc 	bl	8000558 <__aeabi_f2d>
 80017a0:	a38f      	add	r3, pc, #572	; (adr r3, 80019e0 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	f7fe ff2f 	bl	8000608 <__aeabi_dmul>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4620      	mov	r0, r4
 80017b0:	4629      	mov	r1, r5
 80017b2:	f7fe fd73 	bl	800029c <__adddf3>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4614      	mov	r4, r2
 80017bc:	461d      	mov	r5, r3
 80017be:	4b97      	ldr	r3, [pc, #604]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fec8 	bl	8000558 <__aeabi_f2d>
 80017c8:	a387      	add	r3, pc, #540	; (adr r3, 80019e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe ff1b 	bl	8000608 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe fd5f 	bl	800029c <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4614      	mov	r4, r2
 80017e4:	461d      	mov	r5, r3
 80017e6:	4b8d      	ldr	r3, [pc, #564]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7fe feb4 	bl	8000558 <__aeabi_f2d>
 80017f0:	a37f      	add	r3, pc, #508	; (adr r3, 80019f0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80017f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f6:	f7fe ff07 	bl	8000608 <__aeabi_dmul>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4620      	mov	r0, r4
 8001800:	4629      	mov	r1, r5
 8001802:	f7fe fd4b 	bl	800029c <__adddf3>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4614      	mov	r4, r2
 800180c:	461d      	mov	r5, r3
 800180e:	4b83      	ldr	r3, [pc, #524]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001810:	691b      	ldr	r3, [r3, #16]
 8001812:	4618      	mov	r0, r3
 8001814:	f7fe fea0 	bl	8000558 <__aeabi_f2d>
 8001818:	a377      	add	r3, pc, #476	; (adr r3, 80019f8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800181a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181e:	f7fe fef3 	bl	8000608 <__aeabi_dmul>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4620      	mov	r0, r4
 8001828:	4629      	mov	r1, r5
 800182a:	f7fe fd37 	bl	800029c <__adddf3>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4614      	mov	r4, r2
 8001834:	461d      	mov	r5, r3
 8001836:	4b79      	ldr	r3, [pc, #484]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fe8c 	bl	8000558 <__aeabi_f2d>
 8001840:	a36f      	add	r3, pc, #444	; (adr r3, 8001a00 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001846:	f7fe fedf 	bl	8000608 <__aeabi_dmul>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4620      	mov	r0, r4
 8001850:	4629      	mov	r1, r5
 8001852:	f7fe fd23 	bl	800029c <__adddf3>
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4614      	mov	r4, r2
 800185c:	461d      	mov	r5, r3
 800185e:	4b6f      	ldr	r3, [pc, #444]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe78 	bl	8000558 <__aeabi_f2d>
 8001868:	a367      	add	r3, pc, #412	; (adr r3, 8001a08 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	f7fe fecb 	bl	8000608 <__aeabi_dmul>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4620      	mov	r0, r4
 8001878:	4629      	mov	r1, r5
 800187a:	f7fe fd0f 	bl	800029c <__adddf3>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	4614      	mov	r4, r2
 8001884:	461d      	mov	r5, r3
 8001886:	4b65      	ldr	r3, [pc, #404]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001888:	edd3 7a07 	vldr	s15, [r3, #28]
 800188c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001a28 <HAL_TIM_PeriodElapsedCallback+0x360>
 8001890:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001894:	ee17 0a90 	vmov	r0, s15
 8001898:	f7fe fe5e 	bl	8000558 <__aeabi_f2d>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4620      	mov	r0, r4
 80018a2:	4629      	mov	r1, r5
 80018a4:	f7fe fcfa 	bl	800029c <__adddf3>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4610      	mov	r0, r2
 80018ae:	4619      	mov	r1, r3
 80018b0:	f7ff f9a2 	bl	8000bf8 <__aeabi_d2f>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4a5d      	ldr	r2, [pc, #372]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x364>)
 80018b8:	6013      	str	r3, [r2, #0]
	 sprintf(&text1, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\r\n", norm_ss[0],norm_ss[1],norm_ss[2],norm_ss[3],norm_ss[4],norm_ss[5],norm_ss[6],norm_ss[7]);
 80018ba:	4b58      	ldr	r3, [pc, #352]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fe4a 	bl	8000558 <__aeabi_f2d>
 80018c4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80018c8:	4b54      	ldr	r3, [pc, #336]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe43 	bl	8000558 <__aeabi_f2d>
 80018d2:	4682      	mov	sl, r0
 80018d4:	468b      	mov	fp, r1
 80018d6:	4b51      	ldr	r3, [pc, #324]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe3c 	bl	8000558 <__aeabi_f2d>
 80018e0:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80018e4:	4b4d      	ldr	r3, [pc, #308]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7fe fe35 	bl	8000558 <__aeabi_f2d>
 80018ee:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80018f2:	4b4a      	ldr	r3, [pc, #296]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe2e 	bl	8000558 <__aeabi_f2d>
 80018fc:	e9c7 0100 	strd	r0, r1, [r7]
 8001900:	4b46      	ldr	r3, [pc, #280]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	4618      	mov	r0, r3
 8001906:	f7fe fe27 	bl	8000558 <__aeabi_f2d>
 800190a:	4680      	mov	r8, r0
 800190c:	4689      	mov	r9, r1
 800190e:	4b43      	ldr	r3, [pc, #268]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fe20 	bl	8000558 <__aeabi_f2d>
 8001918:	4604      	mov	r4, r0
 800191a:	460d      	mov	r5, r1
 800191c:	4b3f      	ldr	r3, [pc, #252]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x354>)
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fe19 	bl	8000558 <__aeabi_f2d>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800192e:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8001932:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8001936:	ed97 7b00 	vldr	d7, [r7]
 800193a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800193e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001942:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001946:	ed97 7b04 	vldr	d7, [r7, #16]
 800194a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800194e:	e9cd ab00 	strd	sl, fp, [sp]
 8001952:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001956:	4936      	ldr	r1, [pc, #216]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001958:	4836      	ldr	r0, [pc, #216]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800195a:	f005 f915 	bl	8006b88 <siprintf>
//  sprintf(&text1, "%.2f,%.2f\r\n", pidCalculate,position);
	 HAL_UART_Transmit(&huart2, text1, strlen(text1), 1000);
 800195e:	4835      	ldr	r0, [pc, #212]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8001960:	f7fe fc8e 	bl	8000280 <strlen>
 8001964:	4603      	mov	r3, r0
 8001966:	b29a      	uxth	r2, r3
 8001968:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800196c:	4931      	ldr	r1, [pc, #196]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800196e:	4832      	ldr	r0, [pc, #200]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001970:	f003 fe16 	bl	80055a0 <HAL_UART_Transmit>
//  if(position < -50) position = -50;
//  if(position > 50) position = 50;

	 error = position - setpoint;
 8001974:	4b2d      	ldr	r3, [pc, #180]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001976:	ed93 7a00 	vldr	s14, [r3]
 800197a:	4b30      	ldr	r3, [pc, #192]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x374>)
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001984:	4b2e      	ldr	r3, [pc, #184]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8001986:	edc3 7a00 	vstr	s15, [r3]
	 error_integral += error*dt;
 800198a:	4b2d      	ldr	r3, [pc, #180]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x378>)
 800198c:	ed93 7a00 	vldr	s14, [r3]
 8001990:	4b2c      	ldr	r3, [pc, #176]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8001992:	edd3 7a00 	vldr	s15, [r3]
 8001996:	ee27 7a27 	vmul.f32	s14, s14, s15
 800199a:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800199c:	edd3 7a00 	vldr	s15, [r3]
 80019a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a4:	4b28      	ldr	r3, [pc, #160]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80019a6:	edc3 7a00 	vstr	s15, [r3]
	 error_derivative = (error - error_previous)/dt;
 80019aa:	4b25      	ldr	r3, [pc, #148]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80019ac:	ed93 7a00 	vldr	s14, [r3]
 80019b0:	4b26      	ldr	r3, [pc, #152]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019ba:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80019bc:	ed93 7a00 	vldr	s14, [r3]
 80019c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019c4:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80019c6:	edc3 7a00 	vstr	s15, [r3]
	 error_previous = error ;
 80019ca:	4b1d      	ldr	r3, [pc, #116]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a1f      	ldr	r2, [pc, #124]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80019d0:	6013      	str	r3, [r2, #0]
	 pidCalculate = kp*error + ki*error_integral + kd*error_derivative;
 80019d2:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80019d4:	ed93 7a00 	vldr	s14, [r3]
 80019d8:	e03e      	b.n	8001a58 <HAL_TIM_PeriodElapsedCallback+0x390>
 80019da:	bf00      	nop
 80019dc:	f3af 8000 	nop.w
 80019e0:	f5c28f5c 	.word	0xf5c28f5c
 80019e4:	c041dc28 	.word	0xc041dc28
 80019e8:	d70a3d71 	.word	0xd70a3d71
 80019ec:	c03570a3 	.word	0xc03570a3
 80019f0:	0a3d70a4 	.word	0x0a3d70a4
 80019f4:	c01ca3d7 	.word	0xc01ca3d7
 80019f8:	0a3d70a4 	.word	0x0a3d70a4
 80019fc:	401ca3d7 	.word	0x401ca3d7
 8001a00:	d70a3d71 	.word	0xd70a3d71
 8001a04:	403570a3 	.word	0x403570a3
 8001a08:	f5c28f5c 	.word	0xf5c28f5c
 8001a0c:	4041dc28 	.word	0x4041dc28
 8001a10:	20000384 	.word	0x20000384
 8001a14:	200003c4 	.word	0x200003c4
 8001a18:	200003a4 	.word	0x200003a4
 8001a1c:	200003e4 	.word	0x200003e4
 8001a20:	20000480 	.word	0x20000480
 8001a24:	c2480000 	.word	0xc2480000
 8001a28:	42480000 	.word	0x42480000
 8001a2c:	20000484 	.word	0x20000484
 8001a30:	0800a4e0 	.word	0x0800a4e0
 8001a34:	2000041c 	.word	0x2000041c
 8001a38:	2000033c 	.word	0x2000033c
 8001a3c:	20000498 	.word	0x20000498
 8001a40:	20000488 	.word	0x20000488
 8001a44:	20000010 	.word	0x20000010
 8001a48:	20000490 	.word	0x20000490
 8001a4c:	2000048c 	.word	0x2000048c
 8001a50:	20000494 	.word	0x20000494
 8001a54:	20000000 	.word	0x20000000
 8001a58:	4b94      	ldr	r3, [pc, #592]	; (8001cac <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8001a5a:	edd3 7a00 	vldr	s15, [r3]
 8001a5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a62:	4b93      	ldr	r3, [pc, #588]	; (8001cb0 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8001a64:	edd3 6a00 	vldr	s13, [r3]
 8001a68:	4b92      	ldr	r3, [pc, #584]	; (8001cb4 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a76:	4b90      	ldr	r3, [pc, #576]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8001a78:	edd3 6a00 	vldr	s13, [r3]
 8001a7c:	4b8f      	ldr	r3, [pc, #572]	; (8001cbc <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8001a7e:	edd3 7a00 	vldr	s15, [r3]
 8001a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8a:	4b8d      	ldr	r3, [pc, #564]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001a8c:	edc3 7a00 	vstr	s15, [r3]
	 if (pidCalculate > 160) pidCalculate = 160;
 8001a90:	4b8b      	ldr	r3, [pc, #556]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8001cc4 <HAL_TIM_PeriodElapsedCallback+0x5fc>
 8001a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	dd02      	ble.n	8001aaa <HAL_TIM_PeriodElapsedCallback+0x3e2>
 8001aa4:	4b86      	ldr	r3, [pc, #536]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001aa6:	4a88      	ldr	r2, [pc, #544]	; (8001cc8 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8001aa8:	601a      	str	r2, [r3, #0]
	 if (pidCalculate < -160) pidCalculate = -160;
 8001aaa:	4b85      	ldr	r3, [pc, #532]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001aac:	edd3 7a00 	vldr	s15, [r3]
 8001ab0:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8001ccc <HAL_TIM_PeriodElapsedCallback+0x604>
 8001ab4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	d502      	bpl.n	8001ac4 <HAL_TIM_PeriodElapsedCallback+0x3fc>
 8001abe:	4b80      	ldr	r3, [pc, #512]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001ac0:	4a83      	ldr	r2, [pc, #524]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x608>)
 8001ac2:	601a      	str	r2, [r3, #0]
	 rightMotor = linear_v - pidCalculate/2;
 8001ac4:	4b83      	ldr	r3, [pc, #524]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8001ac6:	ed93 7a00 	vldr	s14, [r3]
 8001aca:	4b7d      	ldr	r3, [pc, #500]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001acc:	edd3 6a00 	vldr	s13, [r3]
 8001ad0:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ad4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001adc:	4b7e      	ldr	r3, [pc, #504]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001ade:	edc3 7a00 	vstr	s15, [r3]
	 leftMotor = linear_v + pidCalculate/2;
 8001ae2:	4b77      	ldr	r3, [pc, #476]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001aec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001af0:	4b78      	ldr	r3, [pc, #480]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8001af2:	edd3 7a00 	vldr	s15, [r3]
 8001af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001afa:	4b78      	ldr	r3, [pc, #480]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001afc:	edc3 7a00 	vstr	s15, [r3]
	 if (rightMotor > 100) rightMotor = 100;
 8001b00:	4b75      	ldr	r3, [pc, #468]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001b02:	edd3 7a00 	vldr	s15, [r3]
 8001b06:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001ce0 <HAL_TIM_PeriodElapsedCallback+0x618>
 8001b0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b12:	dd02      	ble.n	8001b1a <HAL_TIM_PeriodElapsedCallback+0x452>
 8001b14:	4b70      	ldr	r3, [pc, #448]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001b16:	4a73      	ldr	r2, [pc, #460]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8001b18:	601a      	str	r2, [r3, #0]
	 if (rightMotor < -100) rightMotor = -100;
 8001b1a:	4b6f      	ldr	r3, [pc, #444]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001b1c:	edd3 7a00 	vldr	s15, [r3]
 8001b20:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001ce8 <HAL_TIM_PeriodElapsedCallback+0x620>
 8001b24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2c:	d502      	bpl.n	8001b34 <HAL_TIM_PeriodElapsedCallback+0x46c>
 8001b2e:	4b6a      	ldr	r3, [pc, #424]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001b30:	4a6e      	ldr	r2, [pc, #440]	; (8001cec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001b32:	601a      	str	r2, [r3, #0]
	 if (leftMotor > 100) leftMotor = 100;
 8001b34:	4b69      	ldr	r3, [pc, #420]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001b36:	edd3 7a00 	vldr	s15, [r3]
 8001b3a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001ce0 <HAL_TIM_PeriodElapsedCallback+0x618>
 8001b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b46:	dd02      	ble.n	8001b4e <HAL_TIM_PeriodElapsedCallback+0x486>
 8001b48:	4b64      	ldr	r3, [pc, #400]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001b4a:	4a66      	ldr	r2, [pc, #408]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8001b4c:	601a      	str	r2, [r3, #0]
	 if (leftMotor < -100) leftMotor = -100;
 8001b4e:	4b63      	ldr	r3, [pc, #396]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001b50:	edd3 7a00 	vldr	s15, [r3]
 8001b54:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001ce8 <HAL_TIM_PeriodElapsedCallback+0x620>
 8001b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b60:	d502      	bpl.n	8001b68 <HAL_TIM_PeriodElapsedCallback+0x4a0>
 8001b62:	4b5e      	ldr	r3, [pc, #376]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001b64:	4a61      	ldr	r2, [pc, #388]	; (8001cec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001b66:	601a      	str	r2, [r3, #0]
	 if(norm_ss[2]>0.5||norm_ss[3]>0.5||norm_ss[4]>0.5||norm_ss[5]>0.5){
 8001b68:	4b61      	ldr	r3, [pc, #388]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001b6a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b6e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7a:	dc1e      	bgt.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x4f2>
 8001b7c:	4b5c      	ldr	r3, [pc, #368]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001b7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b82:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8e:	dc14      	bgt.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x4f2>
 8001b90:	4b57      	ldr	r3, [pc, #348]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001b92:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b96:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba2:	dc0a      	bgt.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x4f2>
 8001ba4:	4b52      	ldr	r3, [pc, #328]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001ba6:	edd3 7a05 	vldr	s15, [r3, #20]
 8001baa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb6:	f340 80a1 	ble.w	8001cfc <HAL_TIM_PeriodElapsedCallback+0x634>

		 if (leftMotor >= 0){
 8001bba:	4b48      	ldr	r3, [pc, #288]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001bbc:	edd3 7a00 	vldr	s15, [r3]
 8001bc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc8:	db13      	blt.n	8001bf2 <HAL_TIM_PeriodElapsedCallback+0x52a>
//			 TIM3->CCR1 = leftMotor;
//			 TIM3->CCR2 = 0;
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	2140      	movs	r1, #64	; 0x40
 8001bce:	4849      	ldr	r0, [pc, #292]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001bd0:	f001 ffda 	bl	8003b88 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	4846      	ldr	r0, [pc, #280]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001bda:	f001 ffd5 	bl	8003b88 <HAL_GPIO_WritePin>
//			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
//			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
			 TIM1->CCR1 = leftMotor;
 8001bde:	4b3f      	ldr	r3, [pc, #252]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	4b44      	ldr	r3, [pc, #272]	; (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8001be6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bea:	ee17 2a90 	vmov	r2, s15
 8001bee:	635a      	str	r2, [r3, #52]	; 0x34
 8001bf0:	e01c      	b.n	8001c2c <HAL_TIM_PeriodElapsedCallback+0x564>
			 //TIM1->CCR1 = linear_v;
			 //TIM1->CCR2 = 100;
		 }
		 else if (leftMotor < 0){
 8001bf2:	4b3a      	ldr	r3, [pc, #232]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001bf4:	edd3 7a00 	vldr	s15, [r3]
 8001bf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c00:	d514      	bpl.n	8001c2c <HAL_TIM_PeriodElapsedCallback+0x564>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2140      	movs	r1, #64	; 0x40
 8001c06:	483b      	ldr	r0, [pc, #236]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001c08:	f001 ffbe 	bl	8003b88 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2180      	movs	r1, #128	; 0x80
 8001c10:	4838      	ldr	r0, [pc, #224]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001c12:	f001 ffb9 	bl	8003b88 <HAL_GPIO_WritePin>
			 TIM1->CCR1 = -1*leftMotor;
 8001c16:	4b31      	ldr	r3, [pc, #196]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001c18:	edd3 7a00 	vldr	s15, [r3]
 8001c1c:	eef1 7a67 	vneg.f32	s15, s15
 8001c20:	4b35      	ldr	r3, [pc, #212]	; (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8001c22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c26:	ee17 2a90 	vmov	r2, s15
 8001c2a:	635a      	str	r2, [r3, #52]	; 0x34
			 //TIM1->CCR1 = -1*linear_v;
//			 TIM3->CCR1 = 0;
//			 TIM3->CCR2 = -1*leftMotor;
		 }
		 if (rightMotor >= 0){
 8001c2c:	4b2a      	ldr	r3, [pc, #168]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001c2e:	edd3 7a00 	vldr	s15, [r3]
 8001c32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	db15      	blt.n	8001c68 <HAL_TIM_PeriodElapsedCallback+0x5a0>
//			 TIM3->CCR3 = rightMotor;
//			 TIM3->CCR4 = 0;
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c42:	482c      	ldr	r0, [pc, #176]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001c44:	f001 ffa0 	bl	8003b88 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c4e:	4829      	ldr	r0, [pc, #164]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001c50:	f001 ff9a 	bl	8003b88 <HAL_GPIO_WritePin>
			 TIM1->CCR2 = rightMotor;
 8001c54:	4b20      	ldr	r3, [pc, #128]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8001c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c60:	ee17 2a90 	vmov	r2, s15
 8001c64:	639a      	str	r2, [r3, #56]	; 0x38
		 if (rightMotor >= 0){
 8001c66:	e0bd      	b.n	8001de4 <HAL_TIM_PeriodElapsedCallback+0x71c>
			 //TIM1->CCR2 = linear_v;
		 }
		 else if (rightMotor < 0){
 8001c68:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c76:	d400      	bmi.n	8001c7a <HAL_TIM_PeriodElapsedCallback+0x5b2>
		 if (rightMotor >= 0){
 8001c78:	e0b4      	b.n	8001de4 <HAL_TIM_PeriodElapsedCallback+0x71c>
//		 	 TIM3->CCR3 = 0;
//		 	 TIM3->CCR4 = -1*rightMotor;
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c80:	481c      	ldr	r0, [pc, #112]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001c82:	f001 ff81 	bl	8003b88 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 8001c86:	2201      	movs	r2, #1
 8001c88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c8c:	4819      	ldr	r0, [pc, #100]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8001c8e:	f001 ff7b 	bl	8003b88 <HAL_GPIO_WritePin>
			 TIM1->CCR2 = -1*rightMotor;
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001c94:	edd3 7a00 	vldr	s15, [r3]
 8001c98:	eef1 7a67 	vneg.f32	s15, s15
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8001c9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ca2:	ee17 2a90 	vmov	r2, s15
 8001ca6:	639a      	str	r2, [r3, #56]	; 0x38
		 if (rightMotor >= 0){
 8001ca8:	e09c      	b.n	8001de4 <HAL_TIM_PeriodElapsedCallback+0x71c>
 8001caa:	bf00      	nop
 8001cac:	20000488 	.word	0x20000488
 8001cb0:	20000004 	.word	0x20000004
 8001cb4:	20000490 	.word	0x20000490
 8001cb8:	20000008 	.word	0x20000008
 8001cbc:	20000494 	.word	0x20000494
 8001cc0:	200004a4 	.word	0x200004a4
 8001cc4:	43200000 	.word	0x43200000
 8001cc8:	43200000 	.word	0x43200000
 8001ccc:	c3200000 	.word	0xc3200000
 8001cd0:	c3200000 	.word	0xc3200000
 8001cd4:	2000000c 	.word	0x2000000c
 8001cd8:	2000049c 	.word	0x2000049c
 8001cdc:	200004a0 	.word	0x200004a0
 8001ce0:	42c80000 	.word	0x42c80000
 8001ce4:	42c80000 	.word	0x42c80000
 8001ce8:	c2c80000 	.word	0xc2c80000
 8001cec:	c2c80000 	.word	0xc2c80000
 8001cf0:	200003e4 	.word	0x200003e4
 8001cf4:	40020800 	.word	0x40020800
 8001cf8:	40010000 	.word	0x40010000
			 //TIM1->CCR2 = -1*linear_v;
	 	 }
	 }
	else{
		if(previousLvalue > 0.5 || previousL2value > 0.5 || previousL1value > 0.5){
 8001cfc:	4b48      	ldr	r3, [pc, #288]	; (8001e20 <HAL_TIM_PeriodElapsedCallback+0x758>)
 8001cfe:	edd3 7a00 	vldr	s15, [r3]
 8001d02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0e:	dc13      	bgt.n	8001d38 <HAL_TIM_PeriodElapsedCallback+0x670>
 8001d10:	4b44      	ldr	r3, [pc, #272]	; (8001e24 <HAL_TIM_PeriodElapsedCallback+0x75c>)
 8001d12:	edd3 7a00 	vldr	s15, [r3]
 8001d16:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d22:	dc09      	bgt.n	8001d38 <HAL_TIM_PeriodElapsedCallback+0x670>
 8001d24:	4b40      	ldr	r3, [pc, #256]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x760>)
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d36:	dd1b      	ble.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x6a8>

//			TIM3->CCR1 = 70;
//			TIM3->CCR2 = 0;
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	2140      	movs	r1, #64	; 0x40
 8001d3c:	483b      	ldr	r0, [pc, #236]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001d3e:	f001 ff23 	bl	8003b88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2180      	movs	r1, #128	; 0x80
 8001d46:	4839      	ldr	r0, [pc, #228]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001d48:	f001 ff1e 	bl	8003b88 <HAL_GPIO_WritePin>
			TIM1->CCR1 = 70;
 8001d4c:	4b38      	ldr	r3, [pc, #224]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x768>)
 8001d4e:	2246      	movs	r2, #70	; 0x46
 8001d50:	635a      	str	r2, [r3, #52]	; 0x34
//			TIM3->CCR3 = 0;
//			TIM3->CCR4 = 70;
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d58:	4834      	ldr	r0, [pc, #208]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001d5a:	f001 ff15 	bl	8003b88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d64:	4831      	ldr	r0, [pc, #196]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001d66:	f001 ff0f 	bl	8003b88 <HAL_GPIO_WritePin>
			TIM1->CCR2 = 70;
 8001d6a:	4b31      	ldr	r3, [pc, #196]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x768>)
 8001d6c:	2246      	movs	r2, #70	; 0x46
 8001d6e:	639a      	str	r2, [r3, #56]	; 0x38
		}
		if(previousRvalue > 0.5 || previousR2value > 0.5 || previousR1value > 0.5){
 8001d70:	4b30      	ldr	r3, [pc, #192]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x76c>)
 8001d72:	edd3 7a00 	vldr	s15, [r3]
 8001d76:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d82:	dc13      	bgt.n	8001dac <HAL_TIM_PeriodElapsedCallback+0x6e4>
 8001d84:	4b2c      	ldr	r3, [pc, #176]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x770>)
 8001d86:	edd3 7a00 	vldr	s15, [r3]
 8001d8a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	dc09      	bgt.n	8001dac <HAL_TIM_PeriodElapsedCallback+0x6e4>
 8001d98:	4b28      	ldr	r3, [pc, #160]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8001d9a:	edd3 7a00 	vldr	s15, [r3]
 8001d9e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001da2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001daa:	dd1b      	ble.n	8001de4 <HAL_TIM_PeriodElapsedCallback+0x71c>

//			TIM3->CCR1 = 0;
//			TIM3->CCR2 = 70;
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2140      	movs	r1, #64	; 0x40
 8001db0:	481e      	ldr	r0, [pc, #120]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001db2:	f001 fee9 	bl	8003b88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);
 8001db6:	2201      	movs	r2, #1
 8001db8:	2180      	movs	r1, #128	; 0x80
 8001dba:	481c      	ldr	r0, [pc, #112]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001dbc:	f001 fee4 	bl	8003b88 <HAL_GPIO_WritePin>
			TIM1->CCR1 = 70;
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x768>)
 8001dc2:	2246      	movs	r2, #70	; 0x46
 8001dc4:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dcc:	4817      	ldr	r0, [pc, #92]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001dce:	f001 fedb 	bl	8003b88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dd8:	4814      	ldr	r0, [pc, #80]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8001dda:	f001 fed5 	bl	8003b88 <HAL_GPIO_WritePin>
			TIM1->CCR2 = 70;
 8001dde:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x768>)
 8001de0:	2246      	movs	r2, #70	; 0x46
 8001de2:	639a      	str	r2, [r3, #56]	; 0x38
//			TIM3->CCR3 = 70;
//			TIM3->CCR4 = 0;
		}
	}
	 previousRvalue = norm_ss[2];
 8001de4:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	4a12      	ldr	r2, [pc, #72]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x76c>)
 8001dea:	6013      	str	r3, [r2, #0]
	 previousR1value = norm_ss[1];
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	4a12      	ldr	r2, [pc, #72]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x774>)
 8001df2:	6013      	str	r3, [r2, #0]
	 previousR2value = norm_ss[0];
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0f      	ldr	r2, [pc, #60]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x770>)
 8001dfa:	6013      	str	r3, [r2, #0]
	 previousLvalue = norm_ss[5];
 8001dfc:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	4a07      	ldr	r2, [pc, #28]	; (8001e20 <HAL_TIM_PeriodElapsedCallback+0x758>)
 8001e02:	6013      	str	r3, [r2, #0]
	 previousL1value = norm_ss[6];
 8001e04:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	4a07      	ldr	r2, [pc, #28]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x760>)
 8001e0a:	6013      	str	r3, [r2, #0]
	 previousL2value = norm_ss[7];
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	4a04      	ldr	r2, [pc, #16]	; (8001e24 <HAL_TIM_PeriodElapsedCallback+0x75c>)
 8001e12:	6013      	str	r3, [r2, #0]

}
}
 8001e14:	bf00      	nop
 8001e16:	3730      	adds	r7, #48	; 0x30
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000408 	.word	0x20000408
 8001e24:	20000418 	.word	0x20000418
 8001e28:	20000410 	.word	0x20000410
 8001e2c:	40020800 	.word	0x40020800
 8001e30:	40010000 	.word	0x40010000
 8001e34:	20000404 	.word	0x20000404
 8001e38:	20000414 	.word	0x20000414
 8001e3c:	2000040c 	.word	0x2000040c
 8001e40:	200003e4 	.word	0x200003e4

08001e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e48:	b672      	cpsid	i
}
 8001e4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e4c:	e7fe      	b.n	8001e4c <Error_Handler+0x8>
	...

08001e50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <HAL_MspInit+0x4c>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	4a0f      	ldr	r2, [pc, #60]	; (8001e9c <HAL_MspInit+0x4c>)
 8001e60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e64:	6453      	str	r3, [r2, #68]	; 0x44
 8001e66:	4b0d      	ldr	r3, [pc, #52]	; (8001e9c <HAL_MspInit+0x4c>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	603b      	str	r3, [r7, #0]
 8001e76:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <HAL_MspInit+0x4c>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	4a08      	ldr	r2, [pc, #32]	; (8001e9c <HAL_MspInit+0x4c>)
 8001e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e80:	6413      	str	r3, [r2, #64]	; 0x40
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <HAL_MspInit+0x4c>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8a:	603b      	str	r3, [r7, #0]
 8001e8c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e8e:	2007      	movs	r0, #7
 8001e90:	f001 f92c 	bl	80030ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08c      	sub	sp, #48	; 0x30
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 031c 	add.w	r3, r7, #28
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a4d      	ldr	r2, [pc, #308]	; (8001ff4 <HAL_ADC_MspInit+0x154>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	f040 8094 	bne.w	8001fec <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	61bb      	str	r3, [r7, #24]
 8001ec8:	4b4b      	ldr	r3, [pc, #300]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ecc:	4a4a      	ldr	r2, [pc, #296]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ed4:	4b48      	ldr	r3, [pc, #288]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001edc:	61bb      	str	r3, [r7, #24]
 8001ede:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	4b44      	ldr	r3, [pc, #272]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	4a43      	ldr	r2, [pc, #268]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001eea:	f043 0304 	orr.w	r3, r3, #4
 8001eee:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef0:	4b41      	ldr	r3, [pc, #260]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	4b3d      	ldr	r3, [pc, #244]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	4a3c      	ldr	r2, [pc, #240]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0c:	4b3a      	ldr	r3, [pc, #232]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	4b36      	ldr	r3, [pc, #216]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	4a35      	ldr	r2, [pc, #212]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001f22:	f043 0302 	orr.w	r3, r3, #2
 8001f26:	6313      	str	r3, [r2, #48]	; 0x30
 8001f28:	4b33      	ldr	r3, [pc, #204]	; (8001ff8 <HAL_ADC_MspInit+0x158>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f34:	2301      	movs	r3, #1
 8001f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	482d      	ldr	r0, [pc, #180]	; (8001ffc <HAL_ADC_MspInit+0x15c>)
 8001f48:	f001 fc82 	bl	8003850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 8001f4c:	23d3      	movs	r3, #211	; 0xd3
 8001f4e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f50:	2303      	movs	r3, #3
 8001f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f58:	f107 031c 	add.w	r3, r7, #28
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4828      	ldr	r0, [pc, #160]	; (8002000 <HAL_ADC_MspInit+0x160>)
 8001f60:	f001 fc76 	bl	8003850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f64:	2303      	movs	r3, #3
 8001f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f70:	f107 031c 	add.w	r3, r7, #28
 8001f74:	4619      	mov	r1, r3
 8001f76:	4823      	ldr	r0, [pc, #140]	; (8002004 <HAL_ADC_MspInit+0x164>)
 8001f78:	f001 fc6a 	bl	8003850 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f7c:	4b22      	ldr	r3, [pc, #136]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001f7e:	4a23      	ldr	r2, [pc, #140]	; (800200c <HAL_ADC_MspInit+0x16c>)
 8001f80:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f82:	4b21      	ldr	r3, [pc, #132]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f88:	4b1f      	ldr	r3, [pc, #124]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f8e:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f94:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001f96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f9a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001f9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fa2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001faa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fac:	4b16      	ldr	r3, [pc, #88]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fb2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fb4:	4b14      	ldr	r3, [pc, #80]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fba:	4b13      	ldr	r3, [pc, #76]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fc0:	4811      	ldr	r0, [pc, #68]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fc2:	f001 f8d5 	bl	8003170 <HAL_DMA_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001fcc:	f7ff ff3a 	bl	8001e44 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a0d      	ldr	r2, [pc, #52]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fd4:	639a      	str	r2, [r3, #56]	; 0x38
 8001fd6:	4a0c      	ldr	r2, [pc, #48]	; (8002008 <HAL_ADC_MspInit+0x168>)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2012      	movs	r0, #18
 8001fe2:	f001 f88e 	bl	8003102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001fe6:	2012      	movs	r0, #18
 8001fe8:	f001 f8a7 	bl	800313a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fec:	bf00      	nop
 8001fee:	3730      	adds	r7, #48	; 0x30
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40012000 	.word	0x40012000
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020800 	.word	0x40020800
 8002000:	40020000 	.word	0x40020000
 8002004:	40020400 	.word	0x40020400
 8002008:	2000024c 	.word	0x2000024c
 800200c:	40026410 	.word	0x40026410

08002010 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a1c      	ldr	r2, [pc, #112]	; (8002090 <HAL_TIM_Base_MspInit+0x80>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d116      	bne.n	8002050 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	4b1b      	ldr	r3, [pc, #108]	; (8002094 <HAL_TIM_Base_MspInit+0x84>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202a:	4a1a      	ldr	r2, [pc, #104]	; (8002094 <HAL_TIM_Base_MspInit+0x84>)
 800202c:	f043 0301 	orr.w	r3, r3, #1
 8002030:	6453      	str	r3, [r2, #68]	; 0x44
 8002032:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_TIM_Base_MspInit+0x84>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800203e:	2200      	movs	r2, #0
 8002040:	2100      	movs	r1, #0
 8002042:	2019      	movs	r0, #25
 8002044:	f001 f85d 	bl	8003102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002048:	2019      	movs	r0, #25
 800204a:	f001 f876 	bl	800313a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800204e:	e01a      	b.n	8002086 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a10      	ldr	r2, [pc, #64]	; (8002098 <HAL_TIM_Base_MspInit+0x88>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d115      	bne.n	8002086 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <HAL_TIM_Base_MspInit+0x84>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	4a0c      	ldr	r2, [pc, #48]	; (8002094 <HAL_TIM_Base_MspInit+0x84>)
 8002064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002068:	6453      	str	r3, [r2, #68]	; 0x44
 800206a:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <HAL_TIM_Base_MspInit+0x84>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2100      	movs	r1, #0
 800207a:	2019      	movs	r0, #25
 800207c:	f001 f841 	bl	8003102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002080:	2019      	movs	r0, #25
 8002082:	f001 f85a 	bl	800313a <HAL_NVIC_EnableIRQ>
}
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40010000 	.word	0x40010000
 8002094:	40023800 	.word	0x40023800
 8002098:	40014400 	.word	0x40014400

0800209c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b088      	sub	sp, #32
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 030c 	add.w	r3, r7, #12
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a12      	ldr	r2, [pc, #72]	; (8002104 <HAL_TIM_MspPostInit+0x68>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d11e      	bne.n	80020fc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	4b11      	ldr	r3, [pc, #68]	; (8002108 <HAL_TIM_MspPostInit+0x6c>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a10      	ldr	r2, [pc, #64]	; (8002108 <HAL_TIM_MspPostInit+0x6c>)
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b0e      	ldr	r3, [pc, #56]	; (8002108 <HAL_TIM_MspPostInit+0x6c>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e0:	2302      	movs	r3, #2
 80020e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e8:	2300      	movs	r3, #0
 80020ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020ec:	2301      	movs	r3, #1
 80020ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f0:	f107 030c 	add.w	r3, r7, #12
 80020f4:	4619      	mov	r1, r3
 80020f6:	4805      	ldr	r0, [pc, #20]	; (800210c <HAL_TIM_MspPostInit+0x70>)
 80020f8:	f001 fbaa 	bl	8003850 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020fc:	bf00      	nop
 80020fe:	3720      	adds	r7, #32
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40010000 	.word	0x40010000
 8002108:	40023800 	.word	0x40023800
 800210c:	40020000 	.word	0x40020000

08002110 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	; 0x28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a19      	ldr	r2, [pc, #100]	; (8002194 <HAL_UART_MspInit+0x84>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d12b      	bne.n	800218a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	4b18      	ldr	r3, [pc, #96]	; (8002198 <HAL_UART_MspInit+0x88>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	4a17      	ldr	r2, [pc, #92]	; (8002198 <HAL_UART_MspInit+0x88>)
 800213c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	4b15      	ldr	r3, [pc, #84]	; (8002198 <HAL_UART_MspInit+0x88>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <HAL_UART_MspInit+0x88>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <HAL_UART_MspInit+0x88>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	6313      	str	r3, [r2, #48]	; 0x30
 800215e:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <HAL_UART_MspInit+0x88>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800216a:	230c      	movs	r3, #12
 800216c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800217a:	2307      	movs	r3, #7
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	4805      	ldr	r0, [pc, #20]	; (800219c <HAL_UART_MspInit+0x8c>)
 8002186:	f001 fb63 	bl	8003850 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800218a:	bf00      	nop
 800218c:	3728      	adds	r7, #40	; 0x28
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40004400 	.word	0x40004400
 8002198:	40023800 	.word	0x40023800
 800219c:	40020000 	.word	0x40020000

080021a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021a4:	e7fe      	b.n	80021a4 <NMI_Handler+0x4>

080021a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a6:	b480      	push	{r7}
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021aa:	e7fe      	b.n	80021aa <HardFault_Handler+0x4>

080021ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b0:	e7fe      	b.n	80021b0 <MemManage_Handler+0x4>

080021b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b6:	e7fe      	b.n	80021b6 <BusFault_Handler+0x4>

080021b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021bc:	e7fe      	b.n	80021bc <UsageFault_Handler+0x4>

080021be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021be:	b480      	push	{r7}
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ec:	f000 f978 	bl	80024e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <ADC_IRQHandler+0x10>)
 80021fa:	f000 f9d4 	bl	80025a6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000204 	.word	0x20000204

08002208 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800220c:	4803      	ldr	r0, [pc, #12]	; (800221c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800220e:	f002 fb29 	bl	8004864 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002212:	4803      	ldr	r0, [pc, #12]	; (8002220 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002214:	f002 fb26 	bl	8004864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	200002ac 	.word	0x200002ac
 8002220:	200002f4 	.word	0x200002f4

08002224 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002228:	4802      	ldr	r0, [pc, #8]	; (8002234 <DMA2_Stream0_IRQHandler+0x10>)
 800222a:	f001 f8a7 	bl	800337c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	2000024c 	.word	0x2000024c

08002238 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return 1;
 800223c:	2301      	movs	r3, #1
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <_kill>:

int _kill(int pid, int sig)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002252:	f004 fd4f 	bl	8006cf4 <__errno>
 8002256:	4603      	mov	r3, r0
 8002258:	2216      	movs	r2, #22
 800225a:	601a      	str	r2, [r3, #0]
  return -1;
 800225c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <_exit>:

void _exit (int status)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002270:	f04f 31ff 	mov.w	r1, #4294967295
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff ffe7 	bl	8002248 <_kill>
  while (1) {}    /* Make sure we hang here */
 800227a:	e7fe      	b.n	800227a <_exit+0x12>

0800227c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002288:	2300      	movs	r3, #0
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	e00a      	b.n	80022a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800228e:	f3af 8000 	nop.w
 8002292:	4601      	mov	r1, r0
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	60ba      	str	r2, [r7, #8]
 800229a:	b2ca      	uxtb	r2, r1
 800229c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	3301      	adds	r3, #1
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	697a      	ldr	r2, [r7, #20]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	dbf0      	blt.n	800228e <_read+0x12>
  }

  return len;
 80022ac:	687b      	ldr	r3, [r7, #4]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b086      	sub	sp, #24
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	e009      	b.n	80022dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	60ba      	str	r2, [r7, #8]
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3301      	adds	r3, #1
 80022da:	617b      	str	r3, [r7, #20]
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	dbf1      	blt.n	80022c8 <_write+0x12>
  }
  return len;
 80022e4:	687b      	ldr	r3, [r7, #4]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <_close>:

int _close(int file)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002306:	b480      	push	{r7}
 8002308:	b083      	sub	sp, #12
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002316:	605a      	str	r2, [r3, #4]
  return 0;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <_isatty>:

int _isatty(int file)
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800232e:	2301      	movs	r3, #1
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002360:	4a14      	ldr	r2, [pc, #80]	; (80023b4 <_sbrk+0x5c>)
 8002362:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <_sbrk+0x60>)
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800236c:	4b13      	ldr	r3, [pc, #76]	; (80023bc <_sbrk+0x64>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d102      	bne.n	800237a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002374:	4b11      	ldr	r3, [pc, #68]	; (80023bc <_sbrk+0x64>)
 8002376:	4a12      	ldr	r2, [pc, #72]	; (80023c0 <_sbrk+0x68>)
 8002378:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800237a:	4b10      	ldr	r3, [pc, #64]	; (80023bc <_sbrk+0x64>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	429a      	cmp	r2, r3
 8002386:	d207      	bcs.n	8002398 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002388:	f004 fcb4 	bl	8006cf4 <__errno>
 800238c:	4603      	mov	r3, r0
 800238e:	220c      	movs	r2, #12
 8002390:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002392:	f04f 33ff 	mov.w	r3, #4294967295
 8002396:	e009      	b.n	80023ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002398:	4b08      	ldr	r3, [pc, #32]	; (80023bc <_sbrk+0x64>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800239e:	4b07      	ldr	r3, [pc, #28]	; (80023bc <_sbrk+0x64>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4413      	add	r3, r2
 80023a6:	4a05      	ldr	r2, [pc, #20]	; (80023bc <_sbrk+0x64>)
 80023a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023aa:	68fb      	ldr	r3, [r7, #12]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20018000 	.word	0x20018000
 80023b8:	00000400 	.word	0x00000400
 80023bc:	200004a8 	.word	0x200004a8
 80023c0:	20000600 	.word	0x20000600

080023c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <SystemInit+0x20>)
 80023ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ce:	4a05      	ldr	r2, [pc, #20]	; (80023e4 <SystemInit+0x20>)
 80023d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80023e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002420 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023ec:	f7ff ffea 	bl	80023c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023f0:	480c      	ldr	r0, [pc, #48]	; (8002424 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023f2:	490d      	ldr	r1, [pc, #52]	; (8002428 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023f4:	4a0d      	ldr	r2, [pc, #52]	; (800242c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f8:	e002      	b.n	8002400 <LoopCopyDataInit>

080023fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fe:	3304      	adds	r3, #4

08002400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002404:	d3f9      	bcc.n	80023fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002406:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002408:	4c0a      	ldr	r4, [pc, #40]	; (8002434 <LoopFillZerobss+0x22>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800240c:	e001      	b.n	8002412 <LoopFillZerobss>

0800240e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002410:	3204      	adds	r2, #4

08002412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002414:	d3fb      	bcc.n	800240e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002416:	f004 fc73 	bl	8006d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800241a:	f7fe fdf1 	bl	8001000 <main>
  bx  lr    
 800241e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002420:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002428:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800242c:	0800a968 	.word	0x0800a968
  ldr r2, =_sbss
 8002430:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002434:	200005fc 	.word	0x200005fc

08002438 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002438:	e7fe      	b.n	8002438 <DMA1_Stream0_IRQHandler>
	...

0800243c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002440:	4b0e      	ldr	r3, [pc, #56]	; (800247c <HAL_Init+0x40>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a0d      	ldr	r2, [pc, #52]	; (800247c <HAL_Init+0x40>)
 8002446:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800244a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800244c:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_Init+0x40>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0a      	ldr	r2, [pc, #40]	; (800247c <HAL_Init+0x40>)
 8002452:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002456:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002458:	4b08      	ldr	r3, [pc, #32]	; (800247c <HAL_Init+0x40>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a07      	ldr	r2, [pc, #28]	; (800247c <HAL_Init+0x40>)
 800245e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002464:	2003      	movs	r0, #3
 8002466:	f000 fe41 	bl	80030ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800246a:	2000      	movs	r0, #0
 800246c:	f000 f808 	bl	8002480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002470:	f7ff fcee 	bl	8001e50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40023c00 	.word	0x40023c00

08002480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <HAL_InitTick+0x54>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <HAL_InitTick+0x58>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4619      	mov	r1, r3
 8002492:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002496:	fbb3 f3f1 	udiv	r3, r3, r1
 800249a:	fbb2 f3f3 	udiv	r3, r2, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f000 fe59 	bl	8003156 <HAL_SYSTICK_Config>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e00e      	b.n	80024cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b0f      	cmp	r3, #15
 80024b2:	d80a      	bhi.n	80024ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b4:	2200      	movs	r2, #0
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	f04f 30ff 	mov.w	r0, #4294967295
 80024bc:	f000 fe21 	bl	8003102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024c0:	4a06      	ldr	r2, [pc, #24]	; (80024dc <HAL_InitTick+0x5c>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	e000      	b.n	80024cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000014 	.word	0x20000014
 80024d8:	2000001c 	.word	0x2000001c
 80024dc:	20000018 	.word	0x20000018

080024e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024e4:	4b06      	ldr	r3, [pc, #24]	; (8002500 <HAL_IncTick+0x20>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	461a      	mov	r2, r3
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_IncTick+0x24>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4413      	add	r3, r2
 80024f0:	4a04      	ldr	r2, [pc, #16]	; (8002504 <HAL_IncTick+0x24>)
 80024f2:	6013      	str	r3, [r2, #0]
}
 80024f4:	bf00      	nop
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	2000001c 	.word	0x2000001c
 8002504:	200004ac 	.word	0x200004ac

08002508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return uwTick;
 800250c:	4b03      	ldr	r3, [pc, #12]	; (800251c <HAL_GetTick+0x14>)
 800250e:	681b      	ldr	r3, [r3, #0]
}
 8002510:	4618      	mov	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	200004ac 	.word	0x200004ac

08002520 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e033      	b.n	800259e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7ff fcae 	bl	8001ea0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	f003 0310 	and.w	r3, r3, #16
 800255a:	2b00      	cmp	r3, #0
 800255c:	d118      	bne.n	8002590 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002566:	f023 0302 	bic.w	r3, r3, #2
 800256a:	f043 0202 	orr.w	r2, r3, #2
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 fb62 	bl	8002c3c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	f023 0303 	bic.w	r3, r3, #3
 8002586:	f043 0201 	orr.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
 800258e:	e001      	b.n	8002594 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b086      	sub	sp, #24
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	f003 0320 	and.w	r3, r3, #32
 80025d4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d049      	beq.n	8002670 <HAL_ADC_IRQHandler+0xca>
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d046      	beq.n	8002670 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	f003 0310 	and.w	r3, r3, #16
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d105      	bne.n	80025fa <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d12b      	bne.n	8002660 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800260c:	2b00      	cmp	r3, #0
 800260e:	d127      	bne.n	8002660 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002616:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800261a:	2b00      	cmp	r3, #0
 800261c:	d006      	beq.n	800262c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002628:	2b00      	cmp	r3, #0
 800262a:	d119      	bne.n	8002660 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0220 	bic.w	r2, r2, #32
 800263a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002640:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d105      	bne.n	8002660 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002658:	f043 0201 	orr.w	r2, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f000 f9a1 	bl	80029a8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f06f 0212 	mvn.w	r2, #18
 800266e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0304 	and.w	r3, r3, #4
 8002676:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800267e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d057      	beq.n	8002736 <HAL_ADC_IRQHandler+0x190>
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d054      	beq.n	8002736 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b00      	cmp	r3, #0
 8002696:	d105      	bne.n	80026a4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d139      	bne.n	8002726 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d006      	beq.n	80026ce <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d12b      	bne.n	8002726 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d124      	bne.n	8002726 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d11d      	bne.n	8002726 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d119      	bne.n	8002726 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002700:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002716:	2b00      	cmp	r3, #0
 8002718:	d105      	bne.n	8002726 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	f043 0201 	orr.w	r2, r3, #1
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 fc06 	bl	8002f38 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 020c 	mvn.w	r2, #12
 8002734:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002744:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d017      	beq.n	800277c <HAL_ADC_IRQHandler+0x1d6>
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d014      	beq.n	800277c <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b01      	cmp	r3, #1
 800275e:	d10d      	bne.n	800277c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002764:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f92f 	bl	80029d0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f06f 0201 	mvn.w	r2, #1
 800277a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 0320 	and.w	r3, r3, #32
 8002782:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800278a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d015      	beq.n	80027be <HAL_ADC_IRQHandler+0x218>
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d012      	beq.n	80027be <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279c:	f043 0202 	orr.w	r2, r3, #2
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f06f 0220 	mvn.w	r2, #32
 80027ac:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f918 	bl	80029e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f06f 0220 	mvn.w	r2, #32
 80027bc:	601a      	str	r2, [r3, #0]
  }
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d101      	bne.n	80027e6 <HAL_ADC_Start_DMA+0x1e>
 80027e2:	2302      	movs	r3, #2
 80027e4:	e0ce      	b.n	8002984 <HAL_ADC_Start_DMA+0x1bc>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d018      	beq.n	800282e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f042 0201 	orr.w	r2, r2, #1
 800280a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800280c:	4b5f      	ldr	r3, [pc, #380]	; (800298c <HAL_ADC_Start_DMA+0x1c4>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a5f      	ldr	r2, [pc, #380]	; (8002990 <HAL_ADC_Start_DMA+0x1c8>)
 8002812:	fba2 2303 	umull	r2, r3, r2, r3
 8002816:	0c9a      	lsrs	r2, r3, #18
 8002818:	4613      	mov	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4413      	add	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002820:	e002      	b.n	8002828 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	3b01      	subs	r3, #1
 8002826:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1f9      	bne.n	8002822 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002838:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800283c:	d107      	bne.n	800284e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800284c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b01      	cmp	r3, #1
 800285a:	f040 8086 	bne.w	800296a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002888:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800289c:	d106      	bne.n	80028ac <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f023 0206 	bic.w	r2, r3, #6
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	645a      	str	r2, [r3, #68]	; 0x44
 80028aa:	e002      	b.n	80028b2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ba:	4b36      	ldr	r3, [pc, #216]	; (8002994 <HAL_ADC_Start_DMA+0x1cc>)
 80028bc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c2:	4a35      	ldr	r2, [pc, #212]	; (8002998 <HAL_ADC_Start_DMA+0x1d0>)
 80028c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ca:	4a34      	ldr	r2, [pc, #208]	; (800299c <HAL_ADC_Start_DMA+0x1d4>)
 80028cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d2:	4a33      	ldr	r2, [pc, #204]	; (80029a0 <HAL_ADC_Start_DMA+0x1d8>)
 80028d4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80028de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80028ee:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028fe:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	334c      	adds	r3, #76	; 0x4c
 800290a:	4619      	mov	r1, r3
 800290c:	68ba      	ldr	r2, [r7, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f000 fcdc 	bl	80032cc <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10f      	bne.n	8002940 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d129      	bne.n	8002982 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800293c:	609a      	str	r2, [r3, #8]
 800293e:	e020      	b.n	8002982 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a17      	ldr	r2, [pc, #92]	; (80029a4 <HAL_ADC_Start_DMA+0x1dc>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d11b      	bne.n	8002982 <HAL_ADC_Start_DMA+0x1ba>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d114      	bne.n	8002982 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	e00b      	b.n	8002982 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	f043 0210 	orr.w	r2, r3, #16
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f043 0201 	orr.w	r2, r3, #1
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000014 	.word	0x20000014
 8002990:	431bde83 	.word	0x431bde83
 8002994:	40012300 	.word	0x40012300
 8002998:	08002e35 	.word	0x08002e35
 800299c:	08002eef 	.word	0x08002eef
 80029a0:	08002f0b 	.word	0x08002f0b
 80029a4:	40012000 	.word	0x40012000

080029a8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d101      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1c>
 8002a10:	2302      	movs	r3, #2
 8002a12:	e105      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x228>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b09      	cmp	r3, #9
 8002a22:	d925      	bls.n	8002a70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68d9      	ldr	r1, [r3, #12]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	461a      	mov	r2, r3
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	3b1e      	subs	r3, #30
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43da      	mvns	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	400a      	ands	r2, r1
 8002a48:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68d9      	ldr	r1, [r3, #12]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4403      	add	r3, r0
 8002a62:	3b1e      	subs	r3, #30
 8002a64:	409a      	lsls	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	e022      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6919      	ldr	r1, [r3, #16]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4613      	mov	r3, r2
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	4413      	add	r3, r2
 8002a84:	2207      	movs	r2, #7
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	43da      	mvns	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	400a      	ands	r2, r1
 8002a92:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6919      	ldr	r1, [r3, #16]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	4403      	add	r3, r0
 8002aac:	409a      	lsls	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b06      	cmp	r3, #6
 8002abc:	d824      	bhi.n	8002b08 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	3b05      	subs	r3, #5
 8002ad0:	221f      	movs	r2, #31
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	400a      	ands	r2, r1
 8002ade:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	4618      	mov	r0, r3
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	3b05      	subs	r3, #5
 8002afa:	fa00 f203 	lsl.w	r2, r0, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	635a      	str	r2, [r3, #52]	; 0x34
 8002b06:	e04c      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b0c      	cmp	r3, #12
 8002b0e:	d824      	bhi.n	8002b5a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	3b23      	subs	r3, #35	; 0x23
 8002b22:	221f      	movs	r2, #31
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43da      	mvns	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	400a      	ands	r2, r1
 8002b30:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	4618      	mov	r0, r3
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	3b23      	subs	r3, #35	; 0x23
 8002b4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	631a      	str	r2, [r3, #48]	; 0x30
 8002b58:	e023      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	4613      	mov	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	3b41      	subs	r3, #65	; 0x41
 8002b6c:	221f      	movs	r2, #31
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43da      	mvns	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	400a      	ands	r2, r1
 8002b7a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	4618      	mov	r0, r3
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	3b41      	subs	r3, #65	; 0x41
 8002b96:	fa00 f203 	lsl.w	r2, r0, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba2:	4b22      	ldr	r3, [pc, #136]	; (8002c2c <HAL_ADC_ConfigChannel+0x234>)
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a21      	ldr	r2, [pc, #132]	; (8002c30 <HAL_ADC_ConfigChannel+0x238>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d109      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x1cc>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b12      	cmp	r3, #18
 8002bb6:	d105      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a19      	ldr	r2, [pc, #100]	; (8002c30 <HAL_ADC_ConfigChannel+0x238>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d123      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x21e>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b10      	cmp	r3, #16
 8002bd4:	d003      	beq.n	8002bde <HAL_ADC_ConfigChannel+0x1e6>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b11      	cmp	r3, #17
 8002bdc:	d11b      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2b10      	cmp	r3, #16
 8002bf0:	d111      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <HAL_ADC_ConfigChannel+0x23c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a10      	ldr	r2, [pc, #64]	; (8002c38 <HAL_ADC_ConfigChannel+0x240>)
 8002bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfc:	0c9a      	lsrs	r2, r3, #18
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c08:	e002      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f9      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	40012300 	.word	0x40012300
 8002c30:	40012000 	.word	0x40012000
 8002c34:	20000014 	.word	0x20000014
 8002c38:	431bde83 	.word	0x431bde83

08002c3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c44:	4b79      	ldr	r3, [pc, #484]	; (8002e2c <ADC_Init+0x1f0>)
 8002c46:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6859      	ldr	r1, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	021a      	lsls	r2, r3, #8
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6859      	ldr	r1, [r3, #4]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6899      	ldr	r1, [r3, #8]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	4a58      	ldr	r2, [pc, #352]	; (8002e30 <ADC_Init+0x1f4>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d022      	beq.n	8002d1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ce2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6899      	ldr	r1, [r3, #8]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6899      	ldr	r1, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	430a      	orrs	r2, r1
 8002d16:	609a      	str	r2, [r3, #8]
 8002d18:	e00f      	b.n	8002d3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d38:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0202 	bic.w	r2, r2, #2
 8002d48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6899      	ldr	r1, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	7e1b      	ldrb	r3, [r3, #24]
 8002d54:	005a      	lsls	r2, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d01b      	beq.n	8002da0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d76:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6859      	ldr	r1, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	3b01      	subs	r3, #1
 8002d94:	035a      	lsls	r2, r3, #13
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	605a      	str	r2, [r3, #4]
 8002d9e:	e007      	b.n	8002db0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002dbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	051a      	lsls	r2, r3, #20
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002de4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6899      	ldr	r1, [r3, #8]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002df2:	025a      	lsls	r2, r3, #9
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6899      	ldr	r1, [r3, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	029a      	lsls	r2, r3, #10
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	609a      	str	r2, [r3, #8]
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	40012300 	.word	0x40012300
 8002e30:	0f000001 	.word	0x0f000001

08002e34 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e40:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d13c      	bne.n	8002ec8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d12b      	bne.n	8002ec0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d127      	bne.n	8002ec0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d006      	beq.n	8002e8c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d119      	bne.n	8002ec0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0220 	bic.w	r2, r2, #32
 8002e9a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d105      	bne.n	8002ec0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	f043 0201 	orr.w	r2, r3, #1
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f7ff fd71 	bl	80029a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ec6:	e00e      	b.n	8002ee6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	f003 0310 	and.w	r3, r3, #16
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f7ff fd85 	bl	80029e4 <HAL_ADC_ErrorCallback>
}
 8002eda:	e004      	b.n	8002ee6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	4798      	blx	r3
}
 8002ee6:	bf00      	nop
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b084      	sub	sp, #16
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efa:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f7ff fd5d 	bl	80029bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b084      	sub	sp, #16
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f16:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2240      	movs	r2, #64	; 0x40
 8002f1c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f22:	f043 0204 	orr.w	r2, r3, #4
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f7ff fd5a 	bl	80029e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f30:	bf00      	nop
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f5c:	4b0c      	ldr	r3, [pc, #48]	; (8002f90 <__NVIC_SetPriorityGrouping+0x44>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f68:	4013      	ands	r3, r2
 8002f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f7e:	4a04      	ldr	r2, [pc, #16]	; (8002f90 <__NVIC_SetPriorityGrouping+0x44>)
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	60d3      	str	r3, [r2, #12]
}
 8002f84:	bf00      	nop
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f98:	4b04      	ldr	r3, [pc, #16]	; (8002fac <__NVIC_GetPriorityGrouping+0x18>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	0a1b      	lsrs	r3, r3, #8
 8002f9e:	f003 0307 	and.w	r3, r3, #7
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	db0b      	blt.n	8002fda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	f003 021f 	and.w	r2, r3, #31
 8002fc8:	4907      	ldr	r1, [pc, #28]	; (8002fe8 <__NVIC_EnableIRQ+0x38>)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	095b      	lsrs	r3, r3, #5
 8002fd0:	2001      	movs	r0, #1
 8002fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000e100 	.word	0xe000e100

08002fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	6039      	str	r1, [r7, #0]
 8002ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	db0a      	blt.n	8003016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	b2da      	uxtb	r2, r3
 8003004:	490c      	ldr	r1, [pc, #48]	; (8003038 <__NVIC_SetPriority+0x4c>)
 8003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300a:	0112      	lsls	r2, r2, #4
 800300c:	b2d2      	uxtb	r2, r2
 800300e:	440b      	add	r3, r1
 8003010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003014:	e00a      	b.n	800302c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	b2da      	uxtb	r2, r3
 800301a:	4908      	ldr	r1, [pc, #32]	; (800303c <__NVIC_SetPriority+0x50>)
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	3b04      	subs	r3, #4
 8003024:	0112      	lsls	r2, r2, #4
 8003026:	b2d2      	uxtb	r2, r2
 8003028:	440b      	add	r3, r1
 800302a:	761a      	strb	r2, [r3, #24]
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000e100 	.word	0xe000e100
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003040:	b480      	push	{r7}
 8003042:	b089      	sub	sp, #36	; 0x24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f1c3 0307 	rsb	r3, r3, #7
 800305a:	2b04      	cmp	r3, #4
 800305c:	bf28      	it	cs
 800305e:	2304      	movcs	r3, #4
 8003060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	3304      	adds	r3, #4
 8003066:	2b06      	cmp	r3, #6
 8003068:	d902      	bls.n	8003070 <NVIC_EncodePriority+0x30>
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	3b03      	subs	r3, #3
 800306e:	e000      	b.n	8003072 <NVIC_EncodePriority+0x32>
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003074:	f04f 32ff 	mov.w	r2, #4294967295
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43da      	mvns	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	401a      	ands	r2, r3
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003088:	f04f 31ff 	mov.w	r1, #4294967295
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	fa01 f303 	lsl.w	r3, r1, r3
 8003092:	43d9      	mvns	r1, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003098:	4313      	orrs	r3, r2
         );
}
 800309a:	4618      	mov	r0, r3
 800309c:	3724      	adds	r7, #36	; 0x24
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
	...

080030a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030b8:	d301      	bcc.n	80030be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ba:	2301      	movs	r3, #1
 80030bc:	e00f      	b.n	80030de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030be:	4a0a      	ldr	r2, [pc, #40]	; (80030e8 <SysTick_Config+0x40>)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c6:	210f      	movs	r1, #15
 80030c8:	f04f 30ff 	mov.w	r0, #4294967295
 80030cc:	f7ff ff8e 	bl	8002fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030d0:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <SysTick_Config+0x40>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d6:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <SysTick_Config+0x40>)
 80030d8:	2207      	movs	r2, #7
 80030da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	e000e010 	.word	0xe000e010

080030ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f7ff ff29 	bl	8002f4c <__NVIC_SetPriorityGrouping>
}
 80030fa:	bf00      	nop
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003102:	b580      	push	{r7, lr}
 8003104:	b086      	sub	sp, #24
 8003106:	af00      	add	r7, sp, #0
 8003108:	4603      	mov	r3, r0
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003114:	f7ff ff3e 	bl	8002f94 <__NVIC_GetPriorityGrouping>
 8003118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	68b9      	ldr	r1, [r7, #8]
 800311e:	6978      	ldr	r0, [r7, #20]
 8003120:	f7ff ff8e 	bl	8003040 <NVIC_EncodePriority>
 8003124:	4602      	mov	r2, r0
 8003126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800312a:	4611      	mov	r1, r2
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff ff5d 	bl	8002fec <__NVIC_SetPriority>
}
 8003132:	bf00      	nop
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	4603      	mov	r3, r0
 8003142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff ff31 	bl	8002fb0 <__NVIC_EnableIRQ>
}
 800314e:	bf00      	nop
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff ffa2 	bl	80030a8 <SysTick_Config>
 8003164:	4603      	mov	r3, r0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
	...

08003170 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800317c:	f7ff f9c4 	bl	8002508 <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e099      	b.n	80032c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0201 	bic.w	r2, r2, #1
 80031aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ac:	e00f      	b.n	80031ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031ae:	f7ff f9ab 	bl	8002508 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b05      	cmp	r3, #5
 80031ba:	d908      	bls.n	80031ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2220      	movs	r2, #32
 80031c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2203      	movs	r2, #3
 80031c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e078      	b.n	80032c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1e8      	bne.n	80031ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	4b38      	ldr	r3, [pc, #224]	; (80032c8 <HAL_DMA_Init+0x158>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	691b      	ldr	r3, [r3, #16]
 8003200:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003206:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003212:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	2b04      	cmp	r3, #4
 8003226:	d107      	bne.n	8003238 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	4313      	orrs	r3, r2
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	4313      	orrs	r3, r2
 8003236:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	f023 0307 	bic.w	r3, r3, #7
 800324e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	4313      	orrs	r3, r2
 8003258:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	2b04      	cmp	r3, #4
 8003260:	d117      	bne.n	8003292 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4313      	orrs	r3, r2
 800326a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00e      	beq.n	8003292 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fa6f 	bl	8003758 <DMA_CheckFifoParam>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d008      	beq.n	8003292 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2240      	movs	r2, #64	; 0x40
 8003284:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800328e:	2301      	movs	r3, #1
 8003290:	e016      	b.n	80032c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 fa26 	bl	80036ec <DMA_CalcBaseAndBitshift>
 80032a0:	4603      	mov	r3, r0
 80032a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a8:	223f      	movs	r2, #63	; 0x3f
 80032aa:	409a      	lsls	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	f010803f 	.word	0xf010803f

080032cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032da:	2300      	movs	r3, #0
 80032dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d101      	bne.n	80032f2 <HAL_DMA_Start_IT+0x26>
 80032ee:	2302      	movs	r3, #2
 80032f0:	e040      	b.n	8003374 <HAL_DMA_Start_IT+0xa8>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b01      	cmp	r3, #1
 8003304:	d12f      	bne.n	8003366 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2202      	movs	r2, #2
 800330a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	68b9      	ldr	r1, [r7, #8]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 f9b8 	bl	8003690 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003324:	223f      	movs	r2, #63	; 0x3f
 8003326:	409a      	lsls	r2, r3
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0216 	orr.w	r2, r2, #22
 800333a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	2b00      	cmp	r3, #0
 8003342:	d007      	beq.n	8003354 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f042 0208 	orr.w	r2, r2, #8
 8003352:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f042 0201 	orr.w	r2, r2, #1
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	e005      	b.n	8003372 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800336e:	2302      	movs	r3, #2
 8003370:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003372:	7dfb      	ldrb	r3, [r7, #23]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3718      	adds	r7, #24
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003388:	4b8e      	ldr	r3, [pc, #568]	; (80035c4 <HAL_DMA_IRQHandler+0x248>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a8e      	ldr	r2, [pc, #568]	; (80035c8 <HAL_DMA_IRQHandler+0x24c>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	0a9b      	lsrs	r3, r3, #10
 8003394:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a6:	2208      	movs	r2, #8
 80033a8:	409a      	lsls	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d01a      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d013      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0204 	bic.w	r2, r2, #4
 80033ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d4:	2208      	movs	r2, #8
 80033d6:	409a      	lsls	r2, r3
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e0:	f043 0201 	orr.w	r2, r3, #1
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ec:	2201      	movs	r2, #1
 80033ee:	409a      	lsls	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d012      	beq.n	800341e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00b      	beq.n	800341e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340a:	2201      	movs	r2, #1
 800340c:	409a      	lsls	r2, r3
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003416:	f043 0202 	orr.w	r2, r3, #2
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003422:	2204      	movs	r2, #4
 8003424:	409a      	lsls	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	4013      	ands	r3, r2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d012      	beq.n	8003454 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00b      	beq.n	8003454 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003440:	2204      	movs	r2, #4
 8003442:	409a      	lsls	r2, r3
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344c:	f043 0204 	orr.w	r2, r3, #4
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003458:	2210      	movs	r2, #16
 800345a:	409a      	lsls	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4013      	ands	r3, r2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d043      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	2b00      	cmp	r3, #0
 8003470:	d03c      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003476:	2210      	movs	r2, #16
 8003478:	409a      	lsls	r2, r3
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d018      	beq.n	80034be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d108      	bne.n	80034ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d024      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	4798      	blx	r3
 80034aa:	e01f      	b.n	80034ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01b      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	4798      	blx	r3
 80034bc:	e016      	b.n	80034ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d107      	bne.n	80034dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0208 	bic.w	r2, r2, #8
 80034da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d003      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	2220      	movs	r2, #32
 80034f2:	409a      	lsls	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 808f 	beq.w	800361c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0310 	and.w	r3, r3, #16
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 8087 	beq.w	800361c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003512:	2220      	movs	r2, #32
 8003514:	409a      	lsls	r2, r3
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b05      	cmp	r3, #5
 8003524:	d136      	bne.n	8003594 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0216 	bic.w	r2, r2, #22
 8003534:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	695a      	ldr	r2, [r3, #20]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003544:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354a:	2b00      	cmp	r3, #0
 800354c:	d103      	bne.n	8003556 <HAL_DMA_IRQHandler+0x1da>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003552:	2b00      	cmp	r3, #0
 8003554:	d007      	beq.n	8003566 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0208 	bic.w	r2, r2, #8
 8003564:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356a:	223f      	movs	r2, #63	; 0x3f
 800356c:	409a      	lsls	r2, r3
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003586:	2b00      	cmp	r3, #0
 8003588:	d07e      	beq.n	8003688 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	4798      	blx	r3
        }
        return;
 8003592:	e079      	b.n	8003688 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d01d      	beq.n	80035de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10d      	bne.n	80035cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d031      	beq.n	800361c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	4798      	blx	r3
 80035c0:	e02c      	b.n	800361c <HAL_DMA_IRQHandler+0x2a0>
 80035c2:	bf00      	nop
 80035c4:	20000014 	.word	0x20000014
 80035c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d023      	beq.n	800361c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	4798      	blx	r3
 80035dc:	e01e      	b.n	800361c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10f      	bne.n	800360c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0210 	bic.w	r2, r2, #16
 80035fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003620:	2b00      	cmp	r3, #0
 8003622:	d032      	beq.n	800368a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d022      	beq.n	8003676 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2205      	movs	r2, #5
 8003634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0201 	bic.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	3301      	adds	r3, #1
 800364c:	60bb      	str	r3, [r7, #8]
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	429a      	cmp	r2, r3
 8003652:	d307      	bcc.n	8003664 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f2      	bne.n	8003648 <HAL_DMA_IRQHandler+0x2cc>
 8003662:	e000      	b.n	8003666 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003664:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800367a:	2b00      	cmp	r3, #0
 800367c:	d005      	beq.n	800368a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
 8003686:	e000      	b.n	800368a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003688:	bf00      	nop
    }
  }
}
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
 800369c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b40      	cmp	r3, #64	; 0x40
 80036bc:	d108      	bne.n	80036d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036ce:	e007      	b.n	80036e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	60da      	str	r2, [r3, #12]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	3b10      	subs	r3, #16
 80036fc:	4a14      	ldr	r2, [pc, #80]	; (8003750 <DMA_CalcBaseAndBitshift+0x64>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	091b      	lsrs	r3, r3, #4
 8003704:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003706:	4a13      	ldr	r2, [pc, #76]	; (8003754 <DMA_CalcBaseAndBitshift+0x68>)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4413      	add	r3, r2
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b03      	cmp	r3, #3
 8003718:	d909      	bls.n	800372e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003722:	f023 0303 	bic.w	r3, r3, #3
 8003726:	1d1a      	adds	r2, r3, #4
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	659a      	str	r2, [r3, #88]	; 0x58
 800372c:	e007      	b.n	800373e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003742:	4618      	mov	r0, r3
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	aaaaaaab 	.word	0xaaaaaaab
 8003754:	0800a524 	.word	0x0800a524

08003758 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d11f      	bne.n	80037b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	2b03      	cmp	r3, #3
 8003776:	d856      	bhi.n	8003826 <DMA_CheckFifoParam+0xce>
 8003778:	a201      	add	r2, pc, #4	; (adr r2, 8003780 <DMA_CheckFifoParam+0x28>)
 800377a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800377e:	bf00      	nop
 8003780:	08003791 	.word	0x08003791
 8003784:	080037a3 	.word	0x080037a3
 8003788:	08003791 	.word	0x08003791
 800378c:	08003827 	.word	0x08003827
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d046      	beq.n	800382a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a0:	e043      	b.n	800382a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037aa:	d140      	bne.n	800382e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b0:	e03d      	b.n	800382e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ba:	d121      	bne.n	8003800 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d837      	bhi.n	8003832 <DMA_CheckFifoParam+0xda>
 80037c2:	a201      	add	r2, pc, #4	; (adr r2, 80037c8 <DMA_CheckFifoParam+0x70>)
 80037c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c8:	080037d9 	.word	0x080037d9
 80037cc:	080037df 	.word	0x080037df
 80037d0:	080037d9 	.word	0x080037d9
 80037d4:	080037f1 	.word	0x080037f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
      break;
 80037dc:	e030      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d025      	beq.n	8003836 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ee:	e022      	b.n	8003836 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037f8:	d11f      	bne.n	800383a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037fe:	e01c      	b.n	800383a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d903      	bls.n	800380e <DMA_CheckFifoParam+0xb6>
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b03      	cmp	r3, #3
 800380a:	d003      	beq.n	8003814 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800380c:	e018      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
      break;
 8003812:	e015      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003818:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00e      	beq.n	800383e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      break;
 8003824:	e00b      	b.n	800383e <DMA_CheckFifoParam+0xe6>
      break;
 8003826:	bf00      	nop
 8003828:	e00a      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 800382a:	bf00      	nop
 800382c:	e008      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 800382e:	bf00      	nop
 8003830:	e006      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 8003832:	bf00      	nop
 8003834:	e004      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 8003836:	bf00      	nop
 8003838:	e002      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;   
 800383a:	bf00      	nop
 800383c:	e000      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
    }
  } 
  
  return status; 
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop

08003850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003850:	b480      	push	{r7}
 8003852:	b089      	sub	sp, #36	; 0x24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800385e:	2300      	movs	r3, #0
 8003860:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	e159      	b.n	8003b20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800386c:	2201      	movs	r2, #1
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	697a      	ldr	r2, [r7, #20]
 800387c:	4013      	ands	r3, r2
 800387e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	429a      	cmp	r2, r3
 8003886:	f040 8148 	bne.w	8003b1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d005      	beq.n	80038a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d130      	bne.n	8003904 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	2203      	movs	r2, #3
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4013      	ands	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038d8:	2201      	movs	r2, #1
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	091b      	lsrs	r3, r3, #4
 80038ee:	f003 0201 	and.w	r2, r3, #1
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 0303 	and.w	r3, r3, #3
 800390c:	2b03      	cmp	r3, #3
 800390e:	d017      	beq.n	8003940 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	2203      	movs	r2, #3
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43db      	mvns	r3, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	689a      	ldr	r2, [r3, #8]
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4313      	orrs	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f003 0303 	and.w	r3, r3, #3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d123      	bne.n	8003994 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	08da      	lsrs	r2, r3, #3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3208      	adds	r2, #8
 8003954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003958:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	220f      	movs	r2, #15
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	43db      	mvns	r3, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4013      	ands	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	691a      	ldr	r2, [r3, #16]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4313      	orrs	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	08da      	lsrs	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3208      	adds	r2, #8
 800398e:	69b9      	ldr	r1, [r7, #24]
 8003990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2203      	movs	r2, #3
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f003 0203 	and.w	r2, r3, #3
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4313      	orrs	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80a2 	beq.w	8003b1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	4b57      	ldr	r3, [pc, #348]	; (8003b38 <HAL_GPIO_Init+0x2e8>)
 80039dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039de:	4a56      	ldr	r2, [pc, #344]	; (8003b38 <HAL_GPIO_Init+0x2e8>)
 80039e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039e4:	6453      	str	r3, [r2, #68]	; 0x44
 80039e6:	4b54      	ldr	r3, [pc, #336]	; (8003b38 <HAL_GPIO_Init+0x2e8>)
 80039e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ee:	60fb      	str	r3, [r7, #12]
 80039f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039f2:	4a52      	ldr	r2, [pc, #328]	; (8003b3c <HAL_GPIO_Init+0x2ec>)
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	3302      	adds	r3, #2
 80039fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	220f      	movs	r2, #15
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a49      	ldr	r2, [pc, #292]	; (8003b40 <HAL_GPIO_Init+0x2f0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d019      	beq.n	8003a52 <HAL_GPIO_Init+0x202>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a48      	ldr	r2, [pc, #288]	; (8003b44 <HAL_GPIO_Init+0x2f4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d013      	beq.n	8003a4e <HAL_GPIO_Init+0x1fe>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a47      	ldr	r2, [pc, #284]	; (8003b48 <HAL_GPIO_Init+0x2f8>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d00d      	beq.n	8003a4a <HAL_GPIO_Init+0x1fa>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a46      	ldr	r2, [pc, #280]	; (8003b4c <HAL_GPIO_Init+0x2fc>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d007      	beq.n	8003a46 <HAL_GPIO_Init+0x1f6>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a45      	ldr	r2, [pc, #276]	; (8003b50 <HAL_GPIO_Init+0x300>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d101      	bne.n	8003a42 <HAL_GPIO_Init+0x1f2>
 8003a3e:	2304      	movs	r3, #4
 8003a40:	e008      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a42:	2307      	movs	r3, #7
 8003a44:	e006      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a46:	2303      	movs	r3, #3
 8003a48:	e004      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e002      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e000      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a52:	2300      	movs	r3, #0
 8003a54:	69fa      	ldr	r2, [r7, #28]
 8003a56:	f002 0203 	and.w	r2, r2, #3
 8003a5a:	0092      	lsls	r2, r2, #2
 8003a5c:	4093      	lsls	r3, r2
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a64:	4935      	ldr	r1, [pc, #212]	; (8003b3c <HAL_GPIO_Init+0x2ec>)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	089b      	lsrs	r3, r3, #2
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a72:	4b38      	ldr	r3, [pc, #224]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a96:	4a2f      	ldr	r2, [pc, #188]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a9c:	4b2d      	ldr	r3, [pc, #180]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac0:	4a24      	ldr	r2, [pc, #144]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ac6:	4b23      	ldr	r3, [pc, #140]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aea:	4a1a      	ldr	r2, [pc, #104]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af0:	4b18      	ldr	r3, [pc, #96]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b14:	4a0f      	ldr	r2, [pc, #60]	; (8003b54 <HAL_GPIO_Init+0x304>)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	2b0f      	cmp	r3, #15
 8003b24:	f67f aea2 	bls.w	800386c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b28:	bf00      	nop
 8003b2a:	bf00      	nop
 8003b2c:	3724      	adds	r7, #36	; 0x24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	40013800 	.word	0x40013800
 8003b40:	40020000 	.word	0x40020000
 8003b44:	40020400 	.word	0x40020400
 8003b48:	40020800 	.word	0x40020800
 8003b4c:	40020c00 	.word	0x40020c00
 8003b50:	40021000 	.word	0x40021000
 8003b54:	40013c00 	.word	0x40013c00

08003b58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691a      	ldr	r2, [r3, #16]
 8003b68:	887b      	ldrh	r3, [r7, #2]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b70:	2301      	movs	r3, #1
 8003b72:	73fb      	strb	r3, [r7, #15]
 8003b74:	e001      	b.n	8003b7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b76:	2300      	movs	r3, #0
 8003b78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	460b      	mov	r3, r1
 8003b92:	807b      	strh	r3, [r7, #2]
 8003b94:	4613      	mov	r3, r2
 8003b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b98:	787b      	ldrb	r3, [r7, #1]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b9e:	887a      	ldrh	r2, [r7, #2]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ba4:	e003      	b.n	8003bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ba6:	887b      	ldrh	r3, [r7, #2]
 8003ba8:	041a      	lsls	r2, r3, #16
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	619a      	str	r2, [r3, #24]
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
	...

08003bbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e267      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d075      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bda:	4b88      	ldr	r3, [pc, #544]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 030c 	and.w	r3, r3, #12
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d00c      	beq.n	8003c00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003be6:	4b85      	ldr	r3, [pc, #532]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bee:	2b08      	cmp	r3, #8
 8003bf0:	d112      	bne.n	8003c18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bf2:	4b82      	ldr	r3, [pc, #520]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bfa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bfe:	d10b      	bne.n	8003c18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c00:	4b7e      	ldr	r3, [pc, #504]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d05b      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x108>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d157      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e242      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c20:	d106      	bne.n	8003c30 <HAL_RCC_OscConfig+0x74>
 8003c22:	4b76      	ldr	r3, [pc, #472]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a75      	ldr	r2, [pc, #468]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	e01d      	b.n	8003c6c <HAL_RCC_OscConfig+0xb0>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c38:	d10c      	bne.n	8003c54 <HAL_RCC_OscConfig+0x98>
 8003c3a:	4b70      	ldr	r3, [pc, #448]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a6f      	ldr	r2, [pc, #444]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	4b6d      	ldr	r3, [pc, #436]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a6c      	ldr	r2, [pc, #432]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	e00b      	b.n	8003c6c <HAL_RCC_OscConfig+0xb0>
 8003c54:	4b69      	ldr	r3, [pc, #420]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a68      	ldr	r2, [pc, #416]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c5e:	6013      	str	r3, [r2, #0]
 8003c60:	4b66      	ldr	r3, [pc, #408]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a65      	ldr	r2, [pc, #404]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d013      	beq.n	8003c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c74:	f7fe fc48 	bl	8002508 <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	e008      	b.n	8003c8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c7c:	f7fe fc44 	bl	8002508 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b64      	cmp	r3, #100	; 0x64
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e207      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8e:	4b5b      	ldr	r3, [pc, #364]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0f0      	beq.n	8003c7c <HAL_RCC_OscConfig+0xc0>
 8003c9a:	e014      	b.n	8003cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9c:	f7fe fc34 	bl	8002508 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ca4:	f7fe fc30 	bl	8002508 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b64      	cmp	r3, #100	; 0x64
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e1f3      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cb6:	4b51      	ldr	r3, [pc, #324]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0xe8>
 8003cc2:	e000      	b.n	8003cc6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d063      	beq.n	8003d9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cd2:	4b4a      	ldr	r3, [pc, #296]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 030c 	and.w	r3, r3, #12
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00b      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cde:	4b47      	ldr	r3, [pc, #284]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d11c      	bne.n	8003d24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cea:	4b44      	ldr	r3, [pc, #272]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d116      	bne.n	8003d24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cf6:	4b41      	ldr	r3, [pc, #260]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d005      	beq.n	8003d0e <HAL_RCC_OscConfig+0x152>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d001      	beq.n	8003d0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e1c7      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0e:	4b3b      	ldr	r3, [pc, #236]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4937      	ldr	r1, [pc, #220]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d22:	e03a      	b.n	8003d9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d020      	beq.n	8003d6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d2c:	4b34      	ldr	r3, [pc, #208]	; (8003e00 <HAL_RCC_OscConfig+0x244>)
 8003d2e:	2201      	movs	r2, #1
 8003d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d32:	f7fe fbe9 	bl	8002508 <HAL_GetTick>
 8003d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d38:	e008      	b.n	8003d4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d3a:	f7fe fbe5 	bl	8002508 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e1a8      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d4c:	4b2b      	ldr	r3, [pc, #172]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d0f0      	beq.n	8003d3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d58:	4b28      	ldr	r3, [pc, #160]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	4925      	ldr	r1, [pc, #148]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	600b      	str	r3, [r1, #0]
 8003d6c:	e015      	b.n	8003d9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d6e:	4b24      	ldr	r3, [pc, #144]	; (8003e00 <HAL_RCC_OscConfig+0x244>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fe fbc8 	bl	8002508 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d7c:	f7fe fbc4 	bl	8002508 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e187      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d8e:	4b1b      	ldr	r3, [pc, #108]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0308 	and.w	r3, r3, #8
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d036      	beq.n	8003e14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d016      	beq.n	8003ddc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dae:	4b15      	ldr	r3, [pc, #84]	; (8003e04 <HAL_RCC_OscConfig+0x248>)
 8003db0:	2201      	movs	r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db4:	f7fe fba8 	bl	8002508 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dbc:	f7fe fba4 	bl	8002508 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e167      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dce:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <HAL_RCC_OscConfig+0x240>)
 8003dd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCC_OscConfig+0x200>
 8003dda:	e01b      	b.n	8003e14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ddc:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <HAL_RCC_OscConfig+0x248>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de2:	f7fe fb91 	bl	8002508 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003de8:	e00e      	b.n	8003e08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dea:	f7fe fb8d 	bl	8002508 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d907      	bls.n	8003e08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e150      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
 8003dfc:	40023800 	.word	0x40023800
 8003e00:	42470000 	.word	0x42470000
 8003e04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e08:	4b88      	ldr	r3, [pc, #544]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1ea      	bne.n	8003dea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 8097 	beq.w	8003f50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e22:	2300      	movs	r3, #0
 8003e24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e26:	4b81      	ldr	r3, [pc, #516]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10f      	bne.n	8003e52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e32:	2300      	movs	r3, #0
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	4b7d      	ldr	r3, [pc, #500]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	4a7c      	ldr	r2, [pc, #496]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e40:	6413      	str	r3, [r2, #64]	; 0x40
 8003e42:	4b7a      	ldr	r3, [pc, #488]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4a:	60bb      	str	r3, [r7, #8]
 8003e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e52:	4b77      	ldr	r3, [pc, #476]	; (8004030 <HAL_RCC_OscConfig+0x474>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d118      	bne.n	8003e90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e5e:	4b74      	ldr	r3, [pc, #464]	; (8004030 <HAL_RCC_OscConfig+0x474>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a73      	ldr	r2, [pc, #460]	; (8004030 <HAL_RCC_OscConfig+0x474>)
 8003e64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e6a:	f7fe fb4d 	bl	8002508 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e70:	e008      	b.n	8003e84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e72:	f7fe fb49 	bl	8002508 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e10c      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e84:	4b6a      	ldr	r3, [pc, #424]	; (8004030 <HAL_RCC_OscConfig+0x474>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d0f0      	beq.n	8003e72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d106      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x2ea>
 8003e98:	4b64      	ldr	r3, [pc, #400]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9c:	4a63      	ldr	r2, [pc, #396]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003e9e:	f043 0301 	orr.w	r3, r3, #1
 8003ea2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ea4:	e01c      	b.n	8003ee0 <HAL_RCC_OscConfig+0x324>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2b05      	cmp	r3, #5
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x30c>
 8003eae:	4b5f      	ldr	r3, [pc, #380]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb2:	4a5e      	ldr	r2, [pc, #376]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003eb4:	f043 0304 	orr.w	r3, r3, #4
 8003eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eba:	4b5c      	ldr	r3, [pc, #368]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebe:	4a5b      	ldr	r2, [pc, #364]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec6:	e00b      	b.n	8003ee0 <HAL_RCC_OscConfig+0x324>
 8003ec8:	4b58      	ldr	r3, [pc, #352]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ecc:	4a57      	ldr	r2, [pc, #348]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003ece:	f023 0301 	bic.w	r3, r3, #1
 8003ed2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ed4:	4b55      	ldr	r3, [pc, #340]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003ed6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed8:	4a54      	ldr	r2, [pc, #336]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003eda:	f023 0304 	bic.w	r3, r3, #4
 8003ede:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d015      	beq.n	8003f14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee8:	f7fe fb0e 	bl	8002508 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eee:	e00a      	b.n	8003f06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ef0:	f7fe fb0a 	bl	8002508 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e0cb      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f06:	4b49      	ldr	r3, [pc, #292]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d0ee      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x334>
 8003f12:	e014      	b.n	8003f3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f14:	f7fe faf8 	bl	8002508 <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f1a:	e00a      	b.n	8003f32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f1c:	f7fe faf4 	bl	8002508 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e0b5      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f32:	4b3e      	ldr	r3, [pc, #248]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1ee      	bne.n	8003f1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d105      	bne.n	8003f50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f44:	4b39      	ldr	r3, [pc, #228]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f48:	4a38      	ldr	r2, [pc, #224]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003f4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f4e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f000 80a1 	beq.w	800409c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f5a:	4b34      	ldr	r3, [pc, #208]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d05c      	beq.n	8004020 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d141      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f6e:	4b31      	ldr	r3, [pc, #196]	; (8004034 <HAL_RCC_OscConfig+0x478>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f74:	f7fe fac8 	bl	8002508 <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f7c:	f7fe fac4 	bl	8002508 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e087      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8e:	4b27      	ldr	r3, [pc, #156]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1f0      	bne.n	8003f7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69da      	ldr	r2, [r3, #28]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa8:	019b      	lsls	r3, r3, #6
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb0:	085b      	lsrs	r3, r3, #1
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	041b      	lsls	r3, r3, #16
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fbc:	061b      	lsls	r3, r3, #24
 8003fbe:	491b      	ldr	r1, [pc, #108]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fc4:	4b1b      	ldr	r3, [pc, #108]	; (8004034 <HAL_RCC_OscConfig+0x478>)
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fca:	f7fe fa9d 	bl	8002508 <HAL_GetTick>
 8003fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fd2:	f7fe fa99 	bl	8002508 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e05c      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fe4:	4b11      	ldr	r3, [pc, #68]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d0f0      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x416>
 8003ff0:	e054      	b.n	800409c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ff2:	4b10      	ldr	r3, [pc, #64]	; (8004034 <HAL_RCC_OscConfig+0x478>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff8:	f7fe fa86 	bl	8002508 <HAL_GetTick>
 8003ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004000:	f7fe fa82 	bl	8002508 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e045      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004012:	4b06      	ldr	r3, [pc, #24]	; (800402c <HAL_RCC_OscConfig+0x470>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1f0      	bne.n	8004000 <HAL_RCC_OscConfig+0x444>
 800401e:	e03d      	b.n	800409c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d107      	bne.n	8004038 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e038      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
 800402c:	40023800 	.word	0x40023800
 8004030:	40007000 	.word	0x40007000
 8004034:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004038:	4b1b      	ldr	r3, [pc, #108]	; (80040a8 <HAL_RCC_OscConfig+0x4ec>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d028      	beq.n	8004098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004050:	429a      	cmp	r2, r3
 8004052:	d121      	bne.n	8004098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800405e:	429a      	cmp	r2, r3
 8004060:	d11a      	bne.n	8004098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004068:	4013      	ands	r3, r2
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800406e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004070:	4293      	cmp	r3, r2
 8004072:	d111      	bne.n	8004098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407e:	085b      	lsrs	r3, r3, #1
 8004080:	3b01      	subs	r3, #1
 8004082:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004084:	429a      	cmp	r2, r3
 8004086:	d107      	bne.n	8004098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004092:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004094:	429a      	cmp	r2, r3
 8004096:	d001      	beq.n	800409c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e000      	b.n	800409e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40023800 	.word	0x40023800

080040ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d101      	bne.n	80040c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e0cc      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040c0:	4b68      	ldr	r3, [pc, #416]	; (8004264 <HAL_RCC_ClockConfig+0x1b8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	683a      	ldr	r2, [r7, #0]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d90c      	bls.n	80040e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ce:	4b65      	ldr	r3, [pc, #404]	; (8004264 <HAL_RCC_ClockConfig+0x1b8>)
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d6:	4b63      	ldr	r3, [pc, #396]	; (8004264 <HAL_RCC_ClockConfig+0x1b8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	683a      	ldr	r2, [r7, #0]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d001      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e0b8      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d020      	beq.n	8004136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0304 	and.w	r3, r3, #4
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004100:	4b59      	ldr	r3, [pc, #356]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4a58      	ldr	r2, [pc, #352]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004106:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800410a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0308 	and.w	r3, r3, #8
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004118:	4b53      	ldr	r3, [pc, #332]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	4a52      	ldr	r2, [pc, #328]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800411e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004124:	4b50      	ldr	r3, [pc, #320]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	494d      	ldr	r1, [pc, #308]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	4313      	orrs	r3, r2
 8004134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d044      	beq.n	80041cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d107      	bne.n	800415a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414a:	4b47      	ldr	r3, [pc, #284]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d119      	bne.n	800418a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e07f      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b02      	cmp	r3, #2
 8004160:	d003      	beq.n	800416a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004166:	2b03      	cmp	r3, #3
 8004168:	d107      	bne.n	800417a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800416a:	4b3f      	ldr	r3, [pc, #252]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d109      	bne.n	800418a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e06f      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800417a:	4b3b      	ldr	r3, [pc, #236]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e067      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800418a:	4b37      	ldr	r3, [pc, #220]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f023 0203 	bic.w	r2, r3, #3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	4934      	ldr	r1, [pc, #208]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004198:	4313      	orrs	r3, r2
 800419a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800419c:	f7fe f9b4 	bl	8002508 <HAL_GetTick>
 80041a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a2:	e00a      	b.n	80041ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041a4:	f7fe f9b0 	bl	8002508 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e04f      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ba:	4b2b      	ldr	r3, [pc, #172]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 020c 	and.w	r2, r3, #12
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d1eb      	bne.n	80041a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041cc:	4b25      	ldr	r3, [pc, #148]	; (8004264 <HAL_RCC_ClockConfig+0x1b8>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d20c      	bcs.n	80041f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041da:	4b22      	ldr	r3, [pc, #136]	; (8004264 <HAL_RCC_ClockConfig+0x1b8>)
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e2:	4b20      	ldr	r3, [pc, #128]	; (8004264 <HAL_RCC_ClockConfig+0x1b8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d001      	beq.n	80041f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e032      	b.n	800425a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d008      	beq.n	8004212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004200:	4b19      	ldr	r3, [pc, #100]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4916      	ldr	r1, [pc, #88]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800420e:	4313      	orrs	r3, r2
 8004210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0308 	and.w	r3, r3, #8
 800421a:	2b00      	cmp	r3, #0
 800421c:	d009      	beq.n	8004232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800421e:	4b12      	ldr	r3, [pc, #72]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	490e      	ldr	r1, [pc, #56]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800422e:	4313      	orrs	r3, r2
 8004230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004232:	f000 f821 	bl	8004278 <HAL_RCC_GetSysClockFreq>
 8004236:	4602      	mov	r2, r0
 8004238:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	490a      	ldr	r1, [pc, #40]	; (800426c <HAL_RCC_ClockConfig+0x1c0>)
 8004244:	5ccb      	ldrb	r3, [r1, r3]
 8004246:	fa22 f303 	lsr.w	r3, r2, r3
 800424a:	4a09      	ldr	r2, [pc, #36]	; (8004270 <HAL_RCC_ClockConfig+0x1c4>)
 800424c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800424e:	4b09      	ldr	r3, [pc, #36]	; (8004274 <HAL_RCC_ClockConfig+0x1c8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f7fe f914 	bl	8002480 <HAL_InitTick>

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40023c00 	.word	0x40023c00
 8004268:	40023800 	.word	0x40023800
 800426c:	0800a50c 	.word	0x0800a50c
 8004270:	20000014 	.word	0x20000014
 8004274:	20000018 	.word	0x20000018

08004278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800427c:	b094      	sub	sp, #80	; 0x50
 800427e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004280:	2300      	movs	r3, #0
 8004282:	647b      	str	r3, [r7, #68]	; 0x44
 8004284:	2300      	movs	r3, #0
 8004286:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004288:	2300      	movs	r3, #0
 800428a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004290:	4b79      	ldr	r3, [pc, #484]	; (8004478 <HAL_RCC_GetSysClockFreq+0x200>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f003 030c 	and.w	r3, r3, #12
 8004298:	2b08      	cmp	r3, #8
 800429a:	d00d      	beq.n	80042b8 <HAL_RCC_GetSysClockFreq+0x40>
 800429c:	2b08      	cmp	r3, #8
 800429e:	f200 80e1 	bhi.w	8004464 <HAL_RCC_GetSysClockFreq+0x1ec>
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d002      	beq.n	80042ac <HAL_RCC_GetSysClockFreq+0x34>
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d003      	beq.n	80042b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80042aa:	e0db      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042ac:	4b73      	ldr	r3, [pc, #460]	; (800447c <HAL_RCC_GetSysClockFreq+0x204>)
 80042ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80042b0:	e0db      	b.n	800446a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042b2:	4b73      	ldr	r3, [pc, #460]	; (8004480 <HAL_RCC_GetSysClockFreq+0x208>)
 80042b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042b6:	e0d8      	b.n	800446a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042b8:	4b6f      	ldr	r3, [pc, #444]	; (8004478 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042c2:	4b6d      	ldr	r3, [pc, #436]	; (8004478 <HAL_RCC_GetSysClockFreq+0x200>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d063      	beq.n	8004396 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042ce:	4b6a      	ldr	r3, [pc, #424]	; (8004478 <HAL_RCC_GetSysClockFreq+0x200>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	099b      	lsrs	r3, r3, #6
 80042d4:	2200      	movs	r2, #0
 80042d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80042d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80042da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e0:	633b      	str	r3, [r7, #48]	; 0x30
 80042e2:	2300      	movs	r3, #0
 80042e4:	637b      	str	r3, [r7, #52]	; 0x34
 80042e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80042ea:	4622      	mov	r2, r4
 80042ec:	462b      	mov	r3, r5
 80042ee:	f04f 0000 	mov.w	r0, #0
 80042f2:	f04f 0100 	mov.w	r1, #0
 80042f6:	0159      	lsls	r1, r3, #5
 80042f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042fc:	0150      	lsls	r0, r2, #5
 80042fe:	4602      	mov	r2, r0
 8004300:	460b      	mov	r3, r1
 8004302:	4621      	mov	r1, r4
 8004304:	1a51      	subs	r1, r2, r1
 8004306:	6139      	str	r1, [r7, #16]
 8004308:	4629      	mov	r1, r5
 800430a:	eb63 0301 	sbc.w	r3, r3, r1
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	f04f 0200 	mov.w	r2, #0
 8004314:	f04f 0300 	mov.w	r3, #0
 8004318:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800431c:	4659      	mov	r1, fp
 800431e:	018b      	lsls	r3, r1, #6
 8004320:	4651      	mov	r1, sl
 8004322:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004326:	4651      	mov	r1, sl
 8004328:	018a      	lsls	r2, r1, #6
 800432a:	4651      	mov	r1, sl
 800432c:	ebb2 0801 	subs.w	r8, r2, r1
 8004330:	4659      	mov	r1, fp
 8004332:	eb63 0901 	sbc.w	r9, r3, r1
 8004336:	f04f 0200 	mov.w	r2, #0
 800433a:	f04f 0300 	mov.w	r3, #0
 800433e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004342:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004346:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800434a:	4690      	mov	r8, r2
 800434c:	4699      	mov	r9, r3
 800434e:	4623      	mov	r3, r4
 8004350:	eb18 0303 	adds.w	r3, r8, r3
 8004354:	60bb      	str	r3, [r7, #8]
 8004356:	462b      	mov	r3, r5
 8004358:	eb49 0303 	adc.w	r3, r9, r3
 800435c:	60fb      	str	r3, [r7, #12]
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	f04f 0300 	mov.w	r3, #0
 8004366:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800436a:	4629      	mov	r1, r5
 800436c:	024b      	lsls	r3, r1, #9
 800436e:	4621      	mov	r1, r4
 8004370:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004374:	4621      	mov	r1, r4
 8004376:	024a      	lsls	r2, r1, #9
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800437e:	2200      	movs	r2, #0
 8004380:	62bb      	str	r3, [r7, #40]	; 0x28
 8004382:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004384:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004388:	f7fc fc86 	bl	8000c98 <__aeabi_uldivmod>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4613      	mov	r3, r2
 8004392:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004394:	e058      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004396:	4b38      	ldr	r3, [pc, #224]	; (8004478 <HAL_RCC_GetSysClockFreq+0x200>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	099b      	lsrs	r3, r3, #6
 800439c:	2200      	movs	r2, #0
 800439e:	4618      	mov	r0, r3
 80043a0:	4611      	mov	r1, r2
 80043a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043a6:	623b      	str	r3, [r7, #32]
 80043a8:	2300      	movs	r3, #0
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
 80043ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043b0:	4642      	mov	r2, r8
 80043b2:	464b      	mov	r3, r9
 80043b4:	f04f 0000 	mov.w	r0, #0
 80043b8:	f04f 0100 	mov.w	r1, #0
 80043bc:	0159      	lsls	r1, r3, #5
 80043be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043c2:	0150      	lsls	r0, r2, #5
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4641      	mov	r1, r8
 80043ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80043ce:	4649      	mov	r1, r9
 80043d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80043d4:	f04f 0200 	mov.w	r2, #0
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043e8:	ebb2 040a 	subs.w	r4, r2, sl
 80043ec:	eb63 050b 	sbc.w	r5, r3, fp
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	00eb      	lsls	r3, r5, #3
 80043fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043fe:	00e2      	lsls	r2, r4, #3
 8004400:	4614      	mov	r4, r2
 8004402:	461d      	mov	r5, r3
 8004404:	4643      	mov	r3, r8
 8004406:	18e3      	adds	r3, r4, r3
 8004408:	603b      	str	r3, [r7, #0]
 800440a:	464b      	mov	r3, r9
 800440c:	eb45 0303 	adc.w	r3, r5, r3
 8004410:	607b      	str	r3, [r7, #4]
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800441e:	4629      	mov	r1, r5
 8004420:	028b      	lsls	r3, r1, #10
 8004422:	4621      	mov	r1, r4
 8004424:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004428:	4621      	mov	r1, r4
 800442a:	028a      	lsls	r2, r1, #10
 800442c:	4610      	mov	r0, r2
 800442e:	4619      	mov	r1, r3
 8004430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004432:	2200      	movs	r2, #0
 8004434:	61bb      	str	r3, [r7, #24]
 8004436:	61fa      	str	r2, [r7, #28]
 8004438:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800443c:	f7fc fc2c 	bl	8000c98 <__aeabi_uldivmod>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	4613      	mov	r3, r2
 8004446:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004448:	4b0b      	ldr	r3, [pc, #44]	; (8004478 <HAL_RCC_GetSysClockFreq+0x200>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	0c1b      	lsrs	r3, r3, #16
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	3301      	adds	r3, #1
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004458:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800445a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800445c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004460:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004462:	e002      	b.n	800446a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004464:	4b05      	ldr	r3, [pc, #20]	; (800447c <HAL_RCC_GetSysClockFreq+0x204>)
 8004466:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004468:	bf00      	nop
    }
  }
  return sysclockfreq;
 800446a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800446c:	4618      	mov	r0, r3
 800446e:	3750      	adds	r7, #80	; 0x50
 8004470:	46bd      	mov	sp, r7
 8004472:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004476:	bf00      	nop
 8004478:	40023800 	.word	0x40023800
 800447c:	00f42400 	.word	0x00f42400
 8004480:	007a1200 	.word	0x007a1200

08004484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004488:	4b03      	ldr	r3, [pc, #12]	; (8004498 <HAL_RCC_GetHCLKFreq+0x14>)
 800448a:	681b      	ldr	r3, [r3, #0]
}
 800448c:	4618      	mov	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	20000014 	.word	0x20000014

0800449c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044a0:	f7ff fff0 	bl	8004484 <HAL_RCC_GetHCLKFreq>
 80044a4:	4602      	mov	r2, r0
 80044a6:	4b05      	ldr	r3, [pc, #20]	; (80044bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	0a9b      	lsrs	r3, r3, #10
 80044ac:	f003 0307 	and.w	r3, r3, #7
 80044b0:	4903      	ldr	r1, [pc, #12]	; (80044c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044b2:	5ccb      	ldrb	r3, [r1, r3]
 80044b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40023800 	.word	0x40023800
 80044c0:	0800a51c 	.word	0x0800a51c

080044c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80044c8:	f7ff ffdc 	bl	8004484 <HAL_RCC_GetHCLKFreq>
 80044cc:	4602      	mov	r2, r0
 80044ce:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	0b5b      	lsrs	r3, r3, #13
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	4903      	ldr	r1, [pc, #12]	; (80044e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044da:	5ccb      	ldrb	r3, [r1, r3]
 80044dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40023800 	.word	0x40023800
 80044e8:	0800a51c 	.word	0x0800a51c

080044ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e041      	b.n	8004582 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d106      	bne.n	8004518 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fd fd7c 	bl	8002010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	3304      	adds	r3, #4
 8004528:	4619      	mov	r1, r3
 800452a:	4610      	mov	r0, r2
 800452c:	f000 fc3c 	bl	8004da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d001      	beq.n	80045a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e044      	b.n	800462e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2202      	movs	r2, #2
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a1e      	ldr	r2, [pc, #120]	; (800463c <HAL_TIM_Base_Start_IT+0xb0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d018      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x6c>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ce:	d013      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x6c>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a1a      	ldr	r2, [pc, #104]	; (8004640 <HAL_TIM_Base_Start_IT+0xb4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d00e      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x6c>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a19      	ldr	r2, [pc, #100]	; (8004644 <HAL_TIM_Base_Start_IT+0xb8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d009      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x6c>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a17      	ldr	r2, [pc, #92]	; (8004648 <HAL_TIM_Base_Start_IT+0xbc>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d004      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x6c>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a16      	ldr	r2, [pc, #88]	; (800464c <HAL_TIM_Base_Start_IT+0xc0>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d111      	bne.n	800461c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2b06      	cmp	r3, #6
 8004608:	d010      	beq.n	800462c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f042 0201 	orr.w	r2, r2, #1
 8004618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800461a:	e007      	b.n	800462c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0201 	orr.w	r2, r2, #1
 800462a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	40010000 	.word	0x40010000
 8004640:	40000400 	.word	0x40000400
 8004644:	40000800 	.word	0x40000800
 8004648:	40000c00 	.word	0x40000c00
 800464c:	40014000 	.word	0x40014000

08004650 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e041      	b.n	80046e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d106      	bne.n	800467c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f839 	bl	80046ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3304      	adds	r3, #4
 800468c:	4619      	mov	r1, r3
 800468e:	4610      	mov	r0, r2
 8004690:	f000 fb8a 	bl	8004da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}

080046ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046ee:	b480      	push	{r7}
 80046f0:	b083      	sub	sp, #12
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
	...

08004704 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d109      	bne.n	8004728 <HAL_TIM_PWM_Start+0x24>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b01      	cmp	r3, #1
 800471e:	bf14      	ite	ne
 8004720:	2301      	movne	r3, #1
 8004722:	2300      	moveq	r3, #0
 8004724:	b2db      	uxtb	r3, r3
 8004726:	e022      	b.n	800476e <HAL_TIM_PWM_Start+0x6a>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b04      	cmp	r3, #4
 800472c:	d109      	bne.n	8004742 <HAL_TIM_PWM_Start+0x3e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b01      	cmp	r3, #1
 8004738:	bf14      	ite	ne
 800473a:	2301      	movne	r3, #1
 800473c:	2300      	moveq	r3, #0
 800473e:	b2db      	uxtb	r3, r3
 8004740:	e015      	b.n	800476e <HAL_TIM_PWM_Start+0x6a>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b08      	cmp	r3, #8
 8004746:	d109      	bne.n	800475c <HAL_TIM_PWM_Start+0x58>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	bf14      	ite	ne
 8004754:	2301      	movne	r3, #1
 8004756:	2300      	moveq	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	e008      	b.n	800476e <HAL_TIM_PWM_Start+0x6a>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b01      	cmp	r3, #1
 8004766:	bf14      	ite	ne
 8004768:	2301      	movne	r3, #1
 800476a:	2300      	moveq	r3, #0
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e068      	b.n	8004848 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <HAL_TIM_PWM_Start+0x82>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2202      	movs	r2, #2
 8004780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004784:	e013      	b.n	80047ae <HAL_TIM_PWM_Start+0xaa>
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	2b04      	cmp	r3, #4
 800478a:	d104      	bne.n	8004796 <HAL_TIM_PWM_Start+0x92>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2202      	movs	r2, #2
 8004790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004794:	e00b      	b.n	80047ae <HAL_TIM_PWM_Start+0xaa>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b08      	cmp	r3, #8
 800479a:	d104      	bne.n	80047a6 <HAL_TIM_PWM_Start+0xa2>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a4:	e003      	b.n	80047ae <HAL_TIM_PWM_Start+0xaa>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2202      	movs	r2, #2
 80047aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2201      	movs	r2, #1
 80047b4:	6839      	ldr	r1, [r7, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fda8 	bl	800530c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a23      	ldr	r2, [pc, #140]	; (8004850 <HAL_TIM_PWM_Start+0x14c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d107      	bne.n	80047d6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1d      	ldr	r2, [pc, #116]	; (8004850 <HAL_TIM_PWM_Start+0x14c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d018      	beq.n	8004812 <HAL_TIM_PWM_Start+0x10e>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e8:	d013      	beq.n	8004812 <HAL_TIM_PWM_Start+0x10e>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a19      	ldr	r2, [pc, #100]	; (8004854 <HAL_TIM_PWM_Start+0x150>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d00e      	beq.n	8004812 <HAL_TIM_PWM_Start+0x10e>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a17      	ldr	r2, [pc, #92]	; (8004858 <HAL_TIM_PWM_Start+0x154>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d009      	beq.n	8004812 <HAL_TIM_PWM_Start+0x10e>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a16      	ldr	r2, [pc, #88]	; (800485c <HAL_TIM_PWM_Start+0x158>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d004      	beq.n	8004812 <HAL_TIM_PWM_Start+0x10e>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a14      	ldr	r2, [pc, #80]	; (8004860 <HAL_TIM_PWM_Start+0x15c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d111      	bne.n	8004836 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2b06      	cmp	r3, #6
 8004822:	d010      	beq.n	8004846 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004834:	e007      	b.n	8004846 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0201 	orr.w	r2, r2, #1
 8004844:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	40010000 	.word	0x40010000
 8004854:	40000400 	.word	0x40000400
 8004858:	40000800 	.word	0x40000800
 800485c:	40000c00 	.word	0x40000c00
 8004860:	40014000 	.word	0x40014000

08004864 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d020      	beq.n	80048c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d01b      	beq.n	80048c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f06f 0202 	mvn.w	r2, #2
 8004898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 fa5b 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 80048b4:	e005      	b.n	80048c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fa4d 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 fa5e 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f003 0304 	and.w	r3, r3, #4
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d020      	beq.n	8004914 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f003 0304 	and.w	r3, r3, #4
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d01b      	beq.n	8004914 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f06f 0204 	mvn.w	r2, #4
 80048e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2202      	movs	r2, #2
 80048ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 fa35 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 8004900:	e005      	b.n	800490e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fa27 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 fa38 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f003 0308 	and.w	r3, r3, #8
 800491a:	2b00      	cmp	r3, #0
 800491c:	d020      	beq.n	8004960 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f003 0308 	and.w	r3, r3, #8
 8004924:	2b00      	cmp	r3, #0
 8004926:	d01b      	beq.n	8004960 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f06f 0208 	mvn.w	r2, #8
 8004930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2204      	movs	r2, #4
 8004936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	f003 0303 	and.w	r3, r3, #3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 fa0f 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 800494c:	e005      	b.n	800495a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 fa01 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 fa12 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f003 0310 	and.w	r3, r3, #16
 8004966:	2b00      	cmp	r3, #0
 8004968:	d020      	beq.n	80049ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f003 0310 	and.w	r3, r3, #16
 8004970:	2b00      	cmp	r3, #0
 8004972:	d01b      	beq.n	80049ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f06f 0210 	mvn.w	r2, #16
 800497c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2208      	movs	r2, #8
 8004982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f9e9 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 8004998:	e005      	b.n	80049a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f9db 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f9ec 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00c      	beq.n	80049d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d007      	beq.n	80049d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0201 	mvn.w	r2, #1
 80049c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fc fe7c 	bl	80016c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00c      	beq.n	80049f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d007      	beq.n	80049f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fd7c 	bl	80054ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00c      	beq.n	8004a18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f9bd 	bl	8004d92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	f003 0320 	and.w	r3, r3, #32
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00c      	beq.n	8004a3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d007      	beq.n	8004a3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f06f 0220 	mvn.w	r2, #32
 8004a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 fd4e 	bl	80054d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d101      	bne.n	8004a62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e0ae      	b.n	8004bc0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b0c      	cmp	r3, #12
 8004a6e:	f200 809f 	bhi.w	8004bb0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a72:	a201      	add	r2, pc, #4	; (adr r2, 8004a78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a78:	08004aad 	.word	0x08004aad
 8004a7c:	08004bb1 	.word	0x08004bb1
 8004a80:	08004bb1 	.word	0x08004bb1
 8004a84:	08004bb1 	.word	0x08004bb1
 8004a88:	08004aed 	.word	0x08004aed
 8004a8c:	08004bb1 	.word	0x08004bb1
 8004a90:	08004bb1 	.word	0x08004bb1
 8004a94:	08004bb1 	.word	0x08004bb1
 8004a98:	08004b2f 	.word	0x08004b2f
 8004a9c:	08004bb1 	.word	0x08004bb1
 8004aa0:	08004bb1 	.word	0x08004bb1
 8004aa4:	08004bb1 	.word	0x08004bb1
 8004aa8:	08004b6f 	.word	0x08004b6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68b9      	ldr	r1, [r7, #8]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fa04 	bl	8004ec0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0208 	orr.w	r2, r2, #8
 8004ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699a      	ldr	r2, [r3, #24]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 0204 	bic.w	r2, r2, #4
 8004ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6999      	ldr	r1, [r3, #24]
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	691a      	ldr	r2, [r3, #16]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	619a      	str	r2, [r3, #24]
      break;
 8004aea:	e064      	b.n	8004bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68b9      	ldr	r1, [r7, #8]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fa4a 	bl	8004f8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699a      	ldr	r2, [r3, #24]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	699a      	ldr	r2, [r3, #24]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6999      	ldr	r1, [r3, #24]
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	021a      	lsls	r2, r3, #8
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	619a      	str	r2, [r3, #24]
      break;
 8004b2c:	e043      	b.n	8004bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 fa95 	bl	8005064 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69da      	ldr	r2, [r3, #28]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f042 0208 	orr.w	r2, r2, #8
 8004b48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	69da      	ldr	r2, [r3, #28]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0204 	bic.w	r2, r2, #4
 8004b58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	69d9      	ldr	r1, [r3, #28]
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	691a      	ldr	r2, [r3, #16]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	61da      	str	r2, [r3, #28]
      break;
 8004b6c:	e023      	b.n	8004bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68b9      	ldr	r1, [r7, #8]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 fadf 	bl	8005138 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69da      	ldr	r2, [r3, #28]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69da      	ldr	r2, [r3, #28]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	69d9      	ldr	r1, [r3, #28]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	021a      	lsls	r2, r3, #8
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	61da      	str	r2, [r3, #28]
      break;
 8004bae:	e002      	b.n	8004bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	75fb      	strb	r3, [r7, #23]
      break;
 8004bb4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_TIM_ConfigClockSource+0x1c>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e0b4      	b.n	8004d4e <HAL_TIM_ConfigClockSource+0x186>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c1c:	d03e      	beq.n	8004c9c <HAL_TIM_ConfigClockSource+0xd4>
 8004c1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c22:	f200 8087 	bhi.w	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c2a:	f000 8086 	beq.w	8004d3a <HAL_TIM_ConfigClockSource+0x172>
 8004c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c32:	d87f      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c34:	2b70      	cmp	r3, #112	; 0x70
 8004c36:	d01a      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0xa6>
 8004c38:	2b70      	cmp	r3, #112	; 0x70
 8004c3a:	d87b      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c3c:	2b60      	cmp	r3, #96	; 0x60
 8004c3e:	d050      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x11a>
 8004c40:	2b60      	cmp	r3, #96	; 0x60
 8004c42:	d877      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c44:	2b50      	cmp	r3, #80	; 0x50
 8004c46:	d03c      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0xfa>
 8004c48:	2b50      	cmp	r3, #80	; 0x50
 8004c4a:	d873      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c4c:	2b40      	cmp	r3, #64	; 0x40
 8004c4e:	d058      	beq.n	8004d02 <HAL_TIM_ConfigClockSource+0x13a>
 8004c50:	2b40      	cmp	r3, #64	; 0x40
 8004c52:	d86f      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c54:	2b30      	cmp	r3, #48	; 0x30
 8004c56:	d064      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c58:	2b30      	cmp	r3, #48	; 0x30
 8004c5a:	d86b      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c5c:	2b20      	cmp	r3, #32
 8004c5e:	d060      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d867      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d05c      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c68:	2b10      	cmp	r3, #16
 8004c6a:	d05a      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c6c:	e062      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c7e:	f000 fb25 	bl	80052cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	609a      	str	r2, [r3, #8]
      break;
 8004c9a:	e04f      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cac:	f000 fb0e 	bl	80052cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689a      	ldr	r2, [r3, #8]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cbe:	609a      	str	r2, [r3, #8]
      break;
 8004cc0:	e03c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cce:	461a      	mov	r2, r3
 8004cd0:	f000 fa82 	bl	80051d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2150      	movs	r1, #80	; 0x50
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fadb 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8004ce0:	e02c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f000 faa1 	bl	8005236 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2160      	movs	r1, #96	; 0x60
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 facb 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8004d00:	e01c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d0e:	461a      	mov	r2, r3
 8004d10:	f000 fa62 	bl	80051d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2140      	movs	r1, #64	; 0x40
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fabb 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8004d20:	e00c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f000 fab2 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8004d32:	e003      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	73fb      	strb	r3, [r7, #15]
      break;
 8004d38:	e000      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b083      	sub	sp, #12
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b083      	sub	sp, #12
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b083      	sub	sp, #12
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
	...

08004da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a3a      	ldr	r2, [pc, #232]	; (8004ea4 <TIM_Base_SetConfig+0xfc>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d00f      	beq.n	8004de0 <TIM_Base_SetConfig+0x38>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dc6:	d00b      	beq.n	8004de0 <TIM_Base_SetConfig+0x38>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a37      	ldr	r2, [pc, #220]	; (8004ea8 <TIM_Base_SetConfig+0x100>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d007      	beq.n	8004de0 <TIM_Base_SetConfig+0x38>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a36      	ldr	r2, [pc, #216]	; (8004eac <TIM_Base_SetConfig+0x104>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d003      	beq.n	8004de0 <TIM_Base_SetConfig+0x38>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a35      	ldr	r2, [pc, #212]	; (8004eb0 <TIM_Base_SetConfig+0x108>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d108      	bne.n	8004df2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a2b      	ldr	r2, [pc, #172]	; (8004ea4 <TIM_Base_SetConfig+0xfc>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d01b      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e00:	d017      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a28      	ldr	r2, [pc, #160]	; (8004ea8 <TIM_Base_SetConfig+0x100>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d013      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a27      	ldr	r2, [pc, #156]	; (8004eac <TIM_Base_SetConfig+0x104>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d00f      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a26      	ldr	r2, [pc, #152]	; (8004eb0 <TIM_Base_SetConfig+0x108>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d00b      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a25      	ldr	r2, [pc, #148]	; (8004eb4 <TIM_Base_SetConfig+0x10c>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d007      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a24      	ldr	r2, [pc, #144]	; (8004eb8 <TIM_Base_SetConfig+0x110>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d003      	beq.n	8004e32 <TIM_Base_SetConfig+0x8a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a23      	ldr	r2, [pc, #140]	; (8004ebc <TIM_Base_SetConfig+0x114>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d108      	bne.n	8004e44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	689a      	ldr	r2, [r3, #8]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a0e      	ldr	r2, [pc, #56]	; (8004ea4 <TIM_Base_SetConfig+0xfc>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d103      	bne.n	8004e78 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	691a      	ldr	r2, [r3, #16]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d105      	bne.n	8004e96 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f023 0201 	bic.w	r2, r3, #1
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	611a      	str	r2, [r3, #16]
  }
}
 8004e96:	bf00      	nop
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	40010000 	.word	0x40010000
 8004ea8:	40000400 	.word	0x40000400
 8004eac:	40000800 	.word	0x40000800
 8004eb0:	40000c00 	.word	0x40000c00
 8004eb4:	40014000 	.word	0x40014000
 8004eb8:	40014400 	.word	0x40014400
 8004ebc:	40014800 	.word	0x40014800

08004ec0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	f023 0201 	bic.w	r2, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0303 	bic.w	r3, r3, #3
 8004ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f023 0302 	bic.w	r3, r3, #2
 8004f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a1c      	ldr	r2, [pc, #112]	; (8004f88 <TIM_OC1_SetConfig+0xc8>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d10c      	bne.n	8004f36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f023 0308 	bic.w	r3, r3, #8
 8004f22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f023 0304 	bic.w	r3, r3, #4
 8004f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a13      	ldr	r2, [pc, #76]	; (8004f88 <TIM_OC1_SetConfig+0xc8>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d111      	bne.n	8004f62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685a      	ldr	r2, [r3, #4]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	621a      	str	r2, [r3, #32]
}
 8004f7c:	bf00      	nop
 8004f7e:	371c      	adds	r7, #28
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	40010000 	.word	0x40010000

08004f8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b087      	sub	sp, #28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	f023 0210 	bic.w	r2, r3, #16
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	021b      	lsls	r3, r3, #8
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f023 0320 	bic.w	r3, r3, #32
 8004fd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a1e      	ldr	r2, [pc, #120]	; (8005060 <TIM_OC2_SetConfig+0xd4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d10d      	bne.n	8005008 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005006:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a15      	ldr	r2, [pc, #84]	; (8005060 <TIM_OC2_SetConfig+0xd4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d113      	bne.n	8005038 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005016:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800501e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	621a      	str	r2, [r3, #32]
}
 8005052:	bf00      	nop
 8005054:	371c      	adds	r7, #28
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40010000 	.word	0x40010000

08005064 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	69db      	ldr	r3, [r3, #28]
 800508a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0303 	bic.w	r3, r3, #3
 800509a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	021b      	lsls	r3, r3, #8
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a1d      	ldr	r2, [pc, #116]	; (8005134 <TIM_OC3_SetConfig+0xd0>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d10d      	bne.n	80050de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	021b      	lsls	r3, r3, #8
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a14      	ldr	r2, [pc, #80]	; (8005134 <TIM_OC3_SetConfig+0xd0>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d113      	bne.n	800510e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4313      	orrs	r3, r2
 8005100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	621a      	str	r2, [r3, #32]
}
 8005128:	bf00      	nop
 800512a:	371c      	adds	r7, #28
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	40010000 	.word	0x40010000

08005138 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800516e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	021b      	lsls	r3, r3, #8
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4313      	orrs	r3, r2
 800517a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005182:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	031b      	lsls	r3, r3, #12
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a10      	ldr	r2, [pc, #64]	; (80051d4 <TIM_OC4_SetConfig+0x9c>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d109      	bne.n	80051ac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800519e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	019b      	lsls	r3, r3, #6
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	621a      	str	r2, [r3, #32]
}
 80051c6:	bf00      	nop
 80051c8:	371c      	adds	r7, #28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	40010000 	.word	0x40010000

080051d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f023 0201 	bic.w	r2, r3, #1
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005202:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	011b      	lsls	r3, r3, #4
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	4313      	orrs	r3, r2
 800520c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	f023 030a 	bic.w	r3, r3, #10
 8005214:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4313      	orrs	r3, r2
 800521c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	693a      	ldr	r2, [r7, #16]
 8005222:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	621a      	str	r2, [r3, #32]
}
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005236:	b480      	push	{r7}
 8005238:	b087      	sub	sp, #28
 800523a:	af00      	add	r7, sp, #0
 800523c:	60f8      	str	r0, [r7, #12]
 800523e:	60b9      	str	r1, [r7, #8]
 8005240:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	f023 0210 	bic.w	r2, r3, #16
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005260:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	031b      	lsls	r3, r3, #12
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4313      	orrs	r3, r2
 800526a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005272:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	4313      	orrs	r3, r2
 800527c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	621a      	str	r2, [r3, #32]
}
 800528a:	bf00      	nop
 800528c:	371c      	adds	r7, #28
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005296:	b480      	push	{r7}
 8005298:	b085      	sub	sp, #20
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
 800529e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	f043 0307 	orr.w	r3, r3, #7
 80052b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	609a      	str	r2, [r3, #8]
}
 80052c0:	bf00      	nop
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b087      	sub	sp, #28
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
 80052d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	021a      	lsls	r2, r3, #8
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	431a      	orrs	r2, r3
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	609a      	str	r2, [r3, #8]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f003 031f 	and.w	r3, r3, #31
 800531e:	2201      	movs	r2, #1
 8005320:	fa02 f303 	lsl.w	r3, r2, r3
 8005324:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a1a      	ldr	r2, [r3, #32]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	43db      	mvns	r3, r3
 800532e:	401a      	ands	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6a1a      	ldr	r2, [r3, #32]
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	f003 031f 	and.w	r3, r3, #31
 800533e:	6879      	ldr	r1, [r7, #4]
 8005340:	fa01 f303 	lsl.w	r3, r1, r3
 8005344:	431a      	orrs	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	621a      	str	r2, [r3, #32]
}
 800534a:	bf00      	nop
 800534c:	371c      	adds	r7, #28
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr
	...

08005358 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005368:	2b01      	cmp	r3, #1
 800536a:	d101      	bne.n	8005370 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800536c:	2302      	movs	r3, #2
 800536e:	e050      	b.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005396:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a1c      	ldr	r2, [pc, #112]	; (8005420 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d018      	beq.n	80053e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053bc:	d013      	beq.n	80053e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a18      	ldr	r2, [pc, #96]	; (8005424 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00e      	beq.n	80053e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a16      	ldr	r2, [pc, #88]	; (8005428 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d009      	beq.n	80053e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a15      	ldr	r2, [pc, #84]	; (800542c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d004      	beq.n	80053e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a13      	ldr	r2, [pc, #76]	; (8005430 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d10c      	bne.n	8005400 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40010000 	.word	0x40010000
 8005424:	40000400 	.word	0x40000400
 8005428:	40000800 	.word	0x40000800
 800542c:	40000c00 	.word	0x40000c00
 8005430:	40014000 	.word	0x40014000

08005434 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800543e:	2300      	movs	r3, #0
 8005440:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800544c:	2302      	movs	r3, #2
 800544e:	e03d      	b.n	80054cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	4313      	orrs	r3, r2
 8005464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	4313      	orrs	r3, r2
 8005472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	4313      	orrs	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4313      	orrs	r3, r2
 800548e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	4313      	orrs	r3, r2
 800549c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr

080054d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e042      	b.n	8005598 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d106      	bne.n	800552c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7fc fdf2 	bl	8002110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2224      	movs	r2, #36	; 0x24
 8005530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68da      	ldr	r2, [r3, #12]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005542:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 f973 	bl	8005830 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	691a      	ldr	r2, [r3, #16]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005558:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	695a      	ldr	r2, [r3, #20]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005568:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68da      	ldr	r2, [r3, #12]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005578:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2220      	movs	r2, #32
 8005584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2220      	movs	r2, #32
 800558c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b08a      	sub	sp, #40	; 0x28
 80055a4:	af02      	add	r7, sp, #8
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	603b      	str	r3, [r7, #0]
 80055ac:	4613      	mov	r3, r2
 80055ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055b0:	2300      	movs	r3, #0
 80055b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b20      	cmp	r3, #32
 80055be:	d175      	bne.n	80056ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d002      	beq.n	80055cc <HAL_UART_Transmit+0x2c>
 80055c6:	88fb      	ldrh	r3, [r7, #6]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e06e      	b.n	80056ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2221      	movs	r2, #33	; 0x21
 80055da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055de:	f7fc ff93 	bl	8002508 <HAL_GetTick>
 80055e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	88fa      	ldrh	r2, [r7, #6]
 80055e8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	88fa      	ldrh	r2, [r7, #6]
 80055ee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f8:	d108      	bne.n	800560c <HAL_UART_Transmit+0x6c>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d104      	bne.n	800560c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005602:	2300      	movs	r3, #0
 8005604:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	61bb      	str	r3, [r7, #24]
 800560a:	e003      	b.n	8005614 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005610:	2300      	movs	r3, #0
 8005612:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005614:	e02e      	b.n	8005674 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	2200      	movs	r2, #0
 800561e:	2180      	movs	r1, #128	; 0x80
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 f848 	bl	80056b6 <UART_WaitOnFlagUntilTimeout>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d005      	beq.n	8005638 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2220      	movs	r2, #32
 8005630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e03a      	b.n	80056ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10b      	bne.n	8005656 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	881b      	ldrh	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800564c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	3302      	adds	r3, #2
 8005652:	61bb      	str	r3, [r7, #24]
 8005654:	e007      	b.n	8005666 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	781a      	ldrb	r2, [r3, #0]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	3301      	adds	r3, #1
 8005664:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b29a      	uxth	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1cb      	bne.n	8005616 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	9300      	str	r3, [sp, #0]
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2200      	movs	r2, #0
 8005686:	2140      	movs	r1, #64	; 0x40
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f000 f814 	bl	80056b6 <UART_WaitOnFlagUntilTimeout>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e006      	b.n	80056ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	e000      	b.n	80056ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056ac:	2302      	movs	r3, #2
  }
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3720      	adds	r7, #32
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b086      	sub	sp, #24
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	60f8      	str	r0, [r7, #12]
 80056be:	60b9      	str	r1, [r7, #8]
 80056c0:	603b      	str	r3, [r7, #0]
 80056c2:	4613      	mov	r3, r2
 80056c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056c6:	e03b      	b.n	8005740 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ce:	d037      	beq.n	8005740 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056d0:	f7fc ff1a 	bl	8002508 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	6a3a      	ldr	r2, [r7, #32]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d302      	bcc.n	80056e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e03a      	b.n	8005760 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f003 0304 	and.w	r3, r3, #4
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d023      	beq.n	8005740 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	2b80      	cmp	r3, #128	; 0x80
 80056fc:	d020      	beq.n	8005740 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2b40      	cmp	r3, #64	; 0x40
 8005702:	d01d      	beq.n	8005740 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0308 	and.w	r3, r3, #8
 800570e:	2b08      	cmp	r3, #8
 8005710:	d116      	bne.n	8005740 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	617b      	str	r3, [r7, #20]
 8005726:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005728:	68f8      	ldr	r0, [r7, #12]
 800572a:	f000 f81d 	bl	8005768 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2208      	movs	r2, #8
 8005732:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e00f      	b.n	8005760 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	4013      	ands	r3, r2
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	429a      	cmp	r2, r3
 800574e:	bf0c      	ite	eq
 8005750:	2301      	moveq	r3, #1
 8005752:	2300      	movne	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	461a      	mov	r2, r3
 8005758:	79fb      	ldrb	r3, [r7, #7]
 800575a:	429a      	cmp	r2, r3
 800575c:	d0b4      	beq.n	80056c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3718      	adds	r7, #24
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005768:	b480      	push	{r7}
 800576a:	b095      	sub	sp, #84	; 0x54
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	330c      	adds	r3, #12
 8005776:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005782:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005786:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005790:	643a      	str	r2, [r7, #64]	; 0x40
 8005792:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005796:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800579e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e5      	bne.n	8005770 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3314      	adds	r3, #20
 80057aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	f023 0301 	bic.w	r3, r3, #1
 80057ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	3314      	adds	r3, #20
 80057c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057cc:	e841 2300 	strex	r3, r2, [r1]
 80057d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1e5      	bne.n	80057a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d119      	bne.n	8005814 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	330c      	adds	r3, #12
 80057e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	e853 3f00 	ldrex	r3, [r3]
 80057ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f023 0310 	bic.w	r3, r3, #16
 80057f6:	647b      	str	r3, [r7, #68]	; 0x44
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	330c      	adds	r3, #12
 80057fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005800:	61ba      	str	r2, [r7, #24]
 8005802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005804:	6979      	ldr	r1, [r7, #20]
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	e841 2300 	strex	r3, r2, [r1]
 800580c:	613b      	str	r3, [r7, #16]
   return(result);
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e5      	bne.n	80057e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2220      	movs	r2, #32
 8005818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005822:	bf00      	nop
 8005824:	3754      	adds	r7, #84	; 0x54
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
	...

08005830 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005834:	b0c0      	sub	sp, #256	; 0x100
 8005836:	af00      	add	r7, sp, #0
 8005838:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800584c:	68d9      	ldr	r1, [r3, #12]
 800584e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	ea40 0301 	orr.w	r3, r0, r1
 8005858:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800585a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	431a      	orrs	r2, r3
 8005868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	431a      	orrs	r2, r3
 8005870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800587c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005888:	f021 010c 	bic.w	r1, r1, #12
 800588c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005896:	430b      	orrs	r3, r1
 8005898:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800589a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80058a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058aa:	6999      	ldr	r1, [r3, #24]
 80058ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	ea40 0301 	orr.w	r3, r0, r1
 80058b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	4b8f      	ldr	r3, [pc, #572]	; (8005afc <UART_SetConfig+0x2cc>)
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d005      	beq.n	80058d0 <UART_SetConfig+0xa0>
 80058c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	4b8d      	ldr	r3, [pc, #564]	; (8005b00 <UART_SetConfig+0x2d0>)
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d104      	bne.n	80058da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058d0:	f7fe fdf8 	bl	80044c4 <HAL_RCC_GetPCLK2Freq>
 80058d4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80058d8:	e003      	b.n	80058e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058da:	f7fe fddf 	bl	800449c <HAL_RCC_GetPCLK1Freq>
 80058de:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058ec:	f040 810c 	bne.w	8005b08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058f4:	2200      	movs	r2, #0
 80058f6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80058fa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80058fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005902:	4622      	mov	r2, r4
 8005904:	462b      	mov	r3, r5
 8005906:	1891      	adds	r1, r2, r2
 8005908:	65b9      	str	r1, [r7, #88]	; 0x58
 800590a:	415b      	adcs	r3, r3
 800590c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800590e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005912:	4621      	mov	r1, r4
 8005914:	eb12 0801 	adds.w	r8, r2, r1
 8005918:	4629      	mov	r1, r5
 800591a:	eb43 0901 	adc.w	r9, r3, r1
 800591e:	f04f 0200 	mov.w	r2, #0
 8005922:	f04f 0300 	mov.w	r3, #0
 8005926:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800592a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800592e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005932:	4690      	mov	r8, r2
 8005934:	4699      	mov	r9, r3
 8005936:	4623      	mov	r3, r4
 8005938:	eb18 0303 	adds.w	r3, r8, r3
 800593c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005940:	462b      	mov	r3, r5
 8005942:	eb49 0303 	adc.w	r3, r9, r3
 8005946:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800594a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005956:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800595a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800595e:	460b      	mov	r3, r1
 8005960:	18db      	adds	r3, r3, r3
 8005962:	653b      	str	r3, [r7, #80]	; 0x50
 8005964:	4613      	mov	r3, r2
 8005966:	eb42 0303 	adc.w	r3, r2, r3
 800596a:	657b      	str	r3, [r7, #84]	; 0x54
 800596c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005970:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005974:	f7fb f990 	bl	8000c98 <__aeabi_uldivmod>
 8005978:	4602      	mov	r2, r0
 800597a:	460b      	mov	r3, r1
 800597c:	4b61      	ldr	r3, [pc, #388]	; (8005b04 <UART_SetConfig+0x2d4>)
 800597e:	fba3 2302 	umull	r2, r3, r3, r2
 8005982:	095b      	lsrs	r3, r3, #5
 8005984:	011c      	lsls	r4, r3, #4
 8005986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800598a:	2200      	movs	r2, #0
 800598c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005990:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005994:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005998:	4642      	mov	r2, r8
 800599a:	464b      	mov	r3, r9
 800599c:	1891      	adds	r1, r2, r2
 800599e:	64b9      	str	r1, [r7, #72]	; 0x48
 80059a0:	415b      	adcs	r3, r3
 80059a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80059a8:	4641      	mov	r1, r8
 80059aa:	eb12 0a01 	adds.w	sl, r2, r1
 80059ae:	4649      	mov	r1, r9
 80059b0:	eb43 0b01 	adc.w	fp, r3, r1
 80059b4:	f04f 0200 	mov.w	r2, #0
 80059b8:	f04f 0300 	mov.w	r3, #0
 80059bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059c8:	4692      	mov	sl, r2
 80059ca:	469b      	mov	fp, r3
 80059cc:	4643      	mov	r3, r8
 80059ce:	eb1a 0303 	adds.w	r3, sl, r3
 80059d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059d6:	464b      	mov	r3, r9
 80059d8:	eb4b 0303 	adc.w	r3, fp, r3
 80059dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80059e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059ec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80059f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80059f4:	460b      	mov	r3, r1
 80059f6:	18db      	adds	r3, r3, r3
 80059f8:	643b      	str	r3, [r7, #64]	; 0x40
 80059fa:	4613      	mov	r3, r2
 80059fc:	eb42 0303 	adc.w	r3, r2, r3
 8005a00:	647b      	str	r3, [r7, #68]	; 0x44
 8005a02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005a0a:	f7fb f945 	bl	8000c98 <__aeabi_uldivmod>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4611      	mov	r1, r2
 8005a14:	4b3b      	ldr	r3, [pc, #236]	; (8005b04 <UART_SetConfig+0x2d4>)
 8005a16:	fba3 2301 	umull	r2, r3, r3, r1
 8005a1a:	095b      	lsrs	r3, r3, #5
 8005a1c:	2264      	movs	r2, #100	; 0x64
 8005a1e:	fb02 f303 	mul.w	r3, r2, r3
 8005a22:	1acb      	subs	r3, r1, r3
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005a2a:	4b36      	ldr	r3, [pc, #216]	; (8005b04 <UART_SetConfig+0x2d4>)
 8005a2c:	fba3 2302 	umull	r2, r3, r3, r2
 8005a30:	095b      	lsrs	r3, r3, #5
 8005a32:	005b      	lsls	r3, r3, #1
 8005a34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a38:	441c      	add	r4, r3
 8005a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a44:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005a48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005a4c:	4642      	mov	r2, r8
 8005a4e:	464b      	mov	r3, r9
 8005a50:	1891      	adds	r1, r2, r2
 8005a52:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a54:	415b      	adcs	r3, r3
 8005a56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a5c:	4641      	mov	r1, r8
 8005a5e:	1851      	adds	r1, r2, r1
 8005a60:	6339      	str	r1, [r7, #48]	; 0x30
 8005a62:	4649      	mov	r1, r9
 8005a64:	414b      	adcs	r3, r1
 8005a66:	637b      	str	r3, [r7, #52]	; 0x34
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005a74:	4659      	mov	r1, fp
 8005a76:	00cb      	lsls	r3, r1, #3
 8005a78:	4651      	mov	r1, sl
 8005a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a7e:	4651      	mov	r1, sl
 8005a80:	00ca      	lsls	r2, r1, #3
 8005a82:	4610      	mov	r0, r2
 8005a84:	4619      	mov	r1, r3
 8005a86:	4603      	mov	r3, r0
 8005a88:	4642      	mov	r2, r8
 8005a8a:	189b      	adds	r3, r3, r2
 8005a8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a90:	464b      	mov	r3, r9
 8005a92:	460a      	mov	r2, r1
 8005a94:	eb42 0303 	adc.w	r3, r2, r3
 8005a98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005aa8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005aac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	18db      	adds	r3, r3, r3
 8005ab4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	eb42 0303 	adc.w	r3, r2, r3
 8005abc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005abe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ac2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ac6:	f7fb f8e7 	bl	8000c98 <__aeabi_uldivmod>
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	4b0d      	ldr	r3, [pc, #52]	; (8005b04 <UART_SetConfig+0x2d4>)
 8005ad0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ad4:	095b      	lsrs	r3, r3, #5
 8005ad6:	2164      	movs	r1, #100	; 0x64
 8005ad8:	fb01 f303 	mul.w	r3, r1, r3
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	00db      	lsls	r3, r3, #3
 8005ae0:	3332      	adds	r3, #50	; 0x32
 8005ae2:	4a08      	ldr	r2, [pc, #32]	; (8005b04 <UART_SetConfig+0x2d4>)
 8005ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae8:	095b      	lsrs	r3, r3, #5
 8005aea:	f003 0207 	and.w	r2, r3, #7
 8005aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4422      	add	r2, r4
 8005af6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005af8:	e106      	b.n	8005d08 <UART_SetConfig+0x4d8>
 8005afa:	bf00      	nop
 8005afc:	40011000 	.word	0x40011000
 8005b00:	40011400 	.word	0x40011400
 8005b04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005b1a:	4642      	mov	r2, r8
 8005b1c:	464b      	mov	r3, r9
 8005b1e:	1891      	adds	r1, r2, r2
 8005b20:	6239      	str	r1, [r7, #32]
 8005b22:	415b      	adcs	r3, r3
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24
 8005b26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b2a:	4641      	mov	r1, r8
 8005b2c:	1854      	adds	r4, r2, r1
 8005b2e:	4649      	mov	r1, r9
 8005b30:	eb43 0501 	adc.w	r5, r3, r1
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	00eb      	lsls	r3, r5, #3
 8005b3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b42:	00e2      	lsls	r2, r4, #3
 8005b44:	4614      	mov	r4, r2
 8005b46:	461d      	mov	r5, r3
 8005b48:	4643      	mov	r3, r8
 8005b4a:	18e3      	adds	r3, r4, r3
 8005b4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005b50:	464b      	mov	r3, r9
 8005b52:	eb45 0303 	adc.w	r3, r5, r3
 8005b56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005b66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005b6a:	f04f 0200 	mov.w	r2, #0
 8005b6e:	f04f 0300 	mov.w	r3, #0
 8005b72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005b76:	4629      	mov	r1, r5
 8005b78:	008b      	lsls	r3, r1, #2
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b80:	4621      	mov	r1, r4
 8005b82:	008a      	lsls	r2, r1, #2
 8005b84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b88:	f7fb f886 	bl	8000c98 <__aeabi_uldivmod>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4b60      	ldr	r3, [pc, #384]	; (8005d14 <UART_SetConfig+0x4e4>)
 8005b92:	fba3 2302 	umull	r2, r3, r3, r2
 8005b96:	095b      	lsrs	r3, r3, #5
 8005b98:	011c      	lsls	r4, r3, #4
 8005b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ba4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ba8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005bac:	4642      	mov	r2, r8
 8005bae:	464b      	mov	r3, r9
 8005bb0:	1891      	adds	r1, r2, r2
 8005bb2:	61b9      	str	r1, [r7, #24]
 8005bb4:	415b      	adcs	r3, r3
 8005bb6:	61fb      	str	r3, [r7, #28]
 8005bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bbc:	4641      	mov	r1, r8
 8005bbe:	1851      	adds	r1, r2, r1
 8005bc0:	6139      	str	r1, [r7, #16]
 8005bc2:	4649      	mov	r1, r9
 8005bc4:	414b      	adcs	r3, r1
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	f04f 0200 	mov.w	r2, #0
 8005bcc:	f04f 0300 	mov.w	r3, #0
 8005bd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bd4:	4659      	mov	r1, fp
 8005bd6:	00cb      	lsls	r3, r1, #3
 8005bd8:	4651      	mov	r1, sl
 8005bda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bde:	4651      	mov	r1, sl
 8005be0:	00ca      	lsls	r2, r1, #3
 8005be2:	4610      	mov	r0, r2
 8005be4:	4619      	mov	r1, r3
 8005be6:	4603      	mov	r3, r0
 8005be8:	4642      	mov	r2, r8
 8005bea:	189b      	adds	r3, r3, r2
 8005bec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005bf0:	464b      	mov	r3, r9
 8005bf2:	460a      	mov	r2, r1
 8005bf4:	eb42 0303 	adc.w	r3, r2, r3
 8005bf8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c06:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c08:	f04f 0200 	mov.w	r2, #0
 8005c0c:	f04f 0300 	mov.w	r3, #0
 8005c10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005c14:	4649      	mov	r1, r9
 8005c16:	008b      	lsls	r3, r1, #2
 8005c18:	4641      	mov	r1, r8
 8005c1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c1e:	4641      	mov	r1, r8
 8005c20:	008a      	lsls	r2, r1, #2
 8005c22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005c26:	f7fb f837 	bl	8000c98 <__aeabi_uldivmod>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4611      	mov	r1, r2
 8005c30:	4b38      	ldr	r3, [pc, #224]	; (8005d14 <UART_SetConfig+0x4e4>)
 8005c32:	fba3 2301 	umull	r2, r3, r3, r1
 8005c36:	095b      	lsrs	r3, r3, #5
 8005c38:	2264      	movs	r2, #100	; 0x64
 8005c3a:	fb02 f303 	mul.w	r3, r2, r3
 8005c3e:	1acb      	subs	r3, r1, r3
 8005c40:	011b      	lsls	r3, r3, #4
 8005c42:	3332      	adds	r3, #50	; 0x32
 8005c44:	4a33      	ldr	r2, [pc, #204]	; (8005d14 <UART_SetConfig+0x4e4>)
 8005c46:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4a:	095b      	lsrs	r3, r3, #5
 8005c4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c50:	441c      	add	r4, r3
 8005c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c56:	2200      	movs	r2, #0
 8005c58:	673b      	str	r3, [r7, #112]	; 0x70
 8005c5a:	677a      	str	r2, [r7, #116]	; 0x74
 8005c5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005c60:	4642      	mov	r2, r8
 8005c62:	464b      	mov	r3, r9
 8005c64:	1891      	adds	r1, r2, r2
 8005c66:	60b9      	str	r1, [r7, #8]
 8005c68:	415b      	adcs	r3, r3
 8005c6a:	60fb      	str	r3, [r7, #12]
 8005c6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c70:	4641      	mov	r1, r8
 8005c72:	1851      	adds	r1, r2, r1
 8005c74:	6039      	str	r1, [r7, #0]
 8005c76:	4649      	mov	r1, r9
 8005c78:	414b      	adcs	r3, r1
 8005c7a:	607b      	str	r3, [r7, #4]
 8005c7c:	f04f 0200 	mov.w	r2, #0
 8005c80:	f04f 0300 	mov.w	r3, #0
 8005c84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c88:	4659      	mov	r1, fp
 8005c8a:	00cb      	lsls	r3, r1, #3
 8005c8c:	4651      	mov	r1, sl
 8005c8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c92:	4651      	mov	r1, sl
 8005c94:	00ca      	lsls	r2, r1, #3
 8005c96:	4610      	mov	r0, r2
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	4642      	mov	r2, r8
 8005c9e:	189b      	adds	r3, r3, r2
 8005ca0:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ca2:	464b      	mov	r3, r9
 8005ca4:	460a      	mov	r2, r1
 8005ca6:	eb42 0303 	adc.w	r3, r2, r3
 8005caa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	663b      	str	r3, [r7, #96]	; 0x60
 8005cb6:	667a      	str	r2, [r7, #100]	; 0x64
 8005cb8:	f04f 0200 	mov.w	r2, #0
 8005cbc:	f04f 0300 	mov.w	r3, #0
 8005cc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005cc4:	4649      	mov	r1, r9
 8005cc6:	008b      	lsls	r3, r1, #2
 8005cc8:	4641      	mov	r1, r8
 8005cca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cce:	4641      	mov	r1, r8
 8005cd0:	008a      	lsls	r2, r1, #2
 8005cd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005cd6:	f7fa ffdf 	bl	8000c98 <__aeabi_uldivmod>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	4b0d      	ldr	r3, [pc, #52]	; (8005d14 <UART_SetConfig+0x4e4>)
 8005ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	2164      	movs	r1, #100	; 0x64
 8005ce8:	fb01 f303 	mul.w	r3, r1, r3
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	011b      	lsls	r3, r3, #4
 8005cf0:	3332      	adds	r3, #50	; 0x32
 8005cf2:	4a08      	ldr	r2, [pc, #32]	; (8005d14 <UART_SetConfig+0x4e4>)
 8005cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf8:	095b      	lsrs	r3, r3, #5
 8005cfa:	f003 020f 	and.w	r2, r3, #15
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4422      	add	r2, r4
 8005d06:	609a      	str	r2, [r3, #8]
}
 8005d08:	bf00      	nop
 8005d0a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d14:	51eb851f 	.word	0x51eb851f

08005d18 <__cvt>:
 8005d18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d1c:	ec55 4b10 	vmov	r4, r5, d0
 8005d20:	2d00      	cmp	r5, #0
 8005d22:	460e      	mov	r6, r1
 8005d24:	4619      	mov	r1, r3
 8005d26:	462b      	mov	r3, r5
 8005d28:	bfbb      	ittet	lt
 8005d2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d2e:	461d      	movlt	r5, r3
 8005d30:	2300      	movge	r3, #0
 8005d32:	232d      	movlt	r3, #45	; 0x2d
 8005d34:	700b      	strb	r3, [r1, #0]
 8005d36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d3c:	4691      	mov	r9, r2
 8005d3e:	f023 0820 	bic.w	r8, r3, #32
 8005d42:	bfbc      	itt	lt
 8005d44:	4622      	movlt	r2, r4
 8005d46:	4614      	movlt	r4, r2
 8005d48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d4c:	d005      	beq.n	8005d5a <__cvt+0x42>
 8005d4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d52:	d100      	bne.n	8005d56 <__cvt+0x3e>
 8005d54:	3601      	adds	r6, #1
 8005d56:	2102      	movs	r1, #2
 8005d58:	e000      	b.n	8005d5c <__cvt+0x44>
 8005d5a:	2103      	movs	r1, #3
 8005d5c:	ab03      	add	r3, sp, #12
 8005d5e:	9301      	str	r3, [sp, #4]
 8005d60:	ab02      	add	r3, sp, #8
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	ec45 4b10 	vmov	d0, r4, r5
 8005d68:	4653      	mov	r3, sl
 8005d6a:	4632      	mov	r2, r6
 8005d6c:	f001 f880 	bl	8006e70 <_dtoa_r>
 8005d70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d74:	4607      	mov	r7, r0
 8005d76:	d102      	bne.n	8005d7e <__cvt+0x66>
 8005d78:	f019 0f01 	tst.w	r9, #1
 8005d7c:	d022      	beq.n	8005dc4 <__cvt+0xac>
 8005d7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d82:	eb07 0906 	add.w	r9, r7, r6
 8005d86:	d110      	bne.n	8005daa <__cvt+0x92>
 8005d88:	783b      	ldrb	r3, [r7, #0]
 8005d8a:	2b30      	cmp	r3, #48	; 0x30
 8005d8c:	d10a      	bne.n	8005da4 <__cvt+0x8c>
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2300      	movs	r3, #0
 8005d92:	4620      	mov	r0, r4
 8005d94:	4629      	mov	r1, r5
 8005d96:	f7fa fe9f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d9a:	b918      	cbnz	r0, 8005da4 <__cvt+0x8c>
 8005d9c:	f1c6 0601 	rsb	r6, r6, #1
 8005da0:	f8ca 6000 	str.w	r6, [sl]
 8005da4:	f8da 3000 	ldr.w	r3, [sl]
 8005da8:	4499      	add	r9, r3
 8005daa:	2200      	movs	r2, #0
 8005dac:	2300      	movs	r3, #0
 8005dae:	4620      	mov	r0, r4
 8005db0:	4629      	mov	r1, r5
 8005db2:	f7fa fe91 	bl	8000ad8 <__aeabi_dcmpeq>
 8005db6:	b108      	cbz	r0, 8005dbc <__cvt+0xa4>
 8005db8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dbc:	2230      	movs	r2, #48	; 0x30
 8005dbe:	9b03      	ldr	r3, [sp, #12]
 8005dc0:	454b      	cmp	r3, r9
 8005dc2:	d307      	bcc.n	8005dd4 <__cvt+0xbc>
 8005dc4:	9b03      	ldr	r3, [sp, #12]
 8005dc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005dc8:	1bdb      	subs	r3, r3, r7
 8005dca:	4638      	mov	r0, r7
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	b004      	add	sp, #16
 8005dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd4:	1c59      	adds	r1, r3, #1
 8005dd6:	9103      	str	r1, [sp, #12]
 8005dd8:	701a      	strb	r2, [r3, #0]
 8005dda:	e7f0      	b.n	8005dbe <__cvt+0xa6>

08005ddc <__exponent>:
 8005ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dde:	4603      	mov	r3, r0
 8005de0:	2900      	cmp	r1, #0
 8005de2:	bfb8      	it	lt
 8005de4:	4249      	neglt	r1, r1
 8005de6:	f803 2b02 	strb.w	r2, [r3], #2
 8005dea:	bfb4      	ite	lt
 8005dec:	222d      	movlt	r2, #45	; 0x2d
 8005dee:	222b      	movge	r2, #43	; 0x2b
 8005df0:	2909      	cmp	r1, #9
 8005df2:	7042      	strb	r2, [r0, #1]
 8005df4:	dd2a      	ble.n	8005e4c <__exponent+0x70>
 8005df6:	f10d 0207 	add.w	r2, sp, #7
 8005dfa:	4617      	mov	r7, r2
 8005dfc:	260a      	movs	r6, #10
 8005dfe:	4694      	mov	ip, r2
 8005e00:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e04:	fb06 1415 	mls	r4, r6, r5, r1
 8005e08:	3430      	adds	r4, #48	; 0x30
 8005e0a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005e0e:	460c      	mov	r4, r1
 8005e10:	2c63      	cmp	r4, #99	; 0x63
 8005e12:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e16:	4629      	mov	r1, r5
 8005e18:	dcf1      	bgt.n	8005dfe <__exponent+0x22>
 8005e1a:	3130      	adds	r1, #48	; 0x30
 8005e1c:	f1ac 0402 	sub.w	r4, ip, #2
 8005e20:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e24:	1c41      	adds	r1, r0, #1
 8005e26:	4622      	mov	r2, r4
 8005e28:	42ba      	cmp	r2, r7
 8005e2a:	d30a      	bcc.n	8005e42 <__exponent+0x66>
 8005e2c:	f10d 0209 	add.w	r2, sp, #9
 8005e30:	eba2 020c 	sub.w	r2, r2, ip
 8005e34:	42bc      	cmp	r4, r7
 8005e36:	bf88      	it	hi
 8005e38:	2200      	movhi	r2, #0
 8005e3a:	4413      	add	r3, r2
 8005e3c:	1a18      	subs	r0, r3, r0
 8005e3e:	b003      	add	sp, #12
 8005e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e42:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005e46:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005e4a:	e7ed      	b.n	8005e28 <__exponent+0x4c>
 8005e4c:	2330      	movs	r3, #48	; 0x30
 8005e4e:	3130      	adds	r1, #48	; 0x30
 8005e50:	7083      	strb	r3, [r0, #2]
 8005e52:	70c1      	strb	r1, [r0, #3]
 8005e54:	1d03      	adds	r3, r0, #4
 8005e56:	e7f1      	b.n	8005e3c <__exponent+0x60>

08005e58 <_printf_float>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	ed2d 8b02 	vpush	{d8}
 8005e60:	b08d      	sub	sp, #52	; 0x34
 8005e62:	460c      	mov	r4, r1
 8005e64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e68:	4616      	mov	r6, r2
 8005e6a:	461f      	mov	r7, r3
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	f000 fef7 	bl	8006c60 <_localeconv_r>
 8005e72:	f8d0 a000 	ldr.w	sl, [r0]
 8005e76:	4650      	mov	r0, sl
 8005e78:	f7fa fa02 	bl	8000280 <strlen>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	9305      	str	r3, [sp, #20]
 8005e84:	f8d8 3000 	ldr.w	r3, [r8]
 8005e88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e8c:	3307      	adds	r3, #7
 8005e8e:	f023 0307 	bic.w	r3, r3, #7
 8005e92:	f103 0208 	add.w	r2, r3, #8
 8005e96:	f8c8 2000 	str.w	r2, [r8]
 8005e9a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ea2:	9307      	str	r3, [sp, #28]
 8005ea4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ea8:	ee08 0a10 	vmov	s16, r0
 8005eac:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005eb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eb4:	4b9e      	ldr	r3, [pc, #632]	; (8006130 <_printf_float+0x2d8>)
 8005eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eba:	f7fa fe3f 	bl	8000b3c <__aeabi_dcmpun>
 8005ebe:	bb88      	cbnz	r0, 8005f24 <_printf_float+0xcc>
 8005ec0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ec4:	4b9a      	ldr	r3, [pc, #616]	; (8006130 <_printf_float+0x2d8>)
 8005ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eca:	f7fa fe19 	bl	8000b00 <__aeabi_dcmple>
 8005ece:	bb48      	cbnz	r0, 8005f24 <_printf_float+0xcc>
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	4640      	mov	r0, r8
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	f7fa fe08 	bl	8000aec <__aeabi_dcmplt>
 8005edc:	b110      	cbz	r0, 8005ee4 <_printf_float+0x8c>
 8005ede:	232d      	movs	r3, #45	; 0x2d
 8005ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ee4:	4a93      	ldr	r2, [pc, #588]	; (8006134 <_printf_float+0x2dc>)
 8005ee6:	4b94      	ldr	r3, [pc, #592]	; (8006138 <_printf_float+0x2e0>)
 8005ee8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005eec:	bf94      	ite	ls
 8005eee:	4690      	movls	r8, r2
 8005ef0:	4698      	movhi	r8, r3
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	6123      	str	r3, [r4, #16]
 8005ef6:	9b05      	ldr	r3, [sp, #20]
 8005ef8:	f023 0304 	bic.w	r3, r3, #4
 8005efc:	6023      	str	r3, [r4, #0]
 8005efe:	f04f 0900 	mov.w	r9, #0
 8005f02:	9700      	str	r7, [sp, #0]
 8005f04:	4633      	mov	r3, r6
 8005f06:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f08:	4621      	mov	r1, r4
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	f000 f9da 	bl	80062c4 <_printf_common>
 8005f10:	3001      	adds	r0, #1
 8005f12:	f040 8090 	bne.w	8006036 <_printf_float+0x1de>
 8005f16:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1a:	b00d      	add	sp, #52	; 0x34
 8005f1c:	ecbd 8b02 	vpop	{d8}
 8005f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f24:	4642      	mov	r2, r8
 8005f26:	464b      	mov	r3, r9
 8005f28:	4640      	mov	r0, r8
 8005f2a:	4649      	mov	r1, r9
 8005f2c:	f7fa fe06 	bl	8000b3c <__aeabi_dcmpun>
 8005f30:	b140      	cbz	r0, 8005f44 <_printf_float+0xec>
 8005f32:	464b      	mov	r3, r9
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	bfbc      	itt	lt
 8005f38:	232d      	movlt	r3, #45	; 0x2d
 8005f3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f3e:	4a7f      	ldr	r2, [pc, #508]	; (800613c <_printf_float+0x2e4>)
 8005f40:	4b7f      	ldr	r3, [pc, #508]	; (8006140 <_printf_float+0x2e8>)
 8005f42:	e7d1      	b.n	8005ee8 <_printf_float+0x90>
 8005f44:	6863      	ldr	r3, [r4, #4]
 8005f46:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f4a:	9206      	str	r2, [sp, #24]
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	d13f      	bne.n	8005fd0 <_printf_float+0x178>
 8005f50:	2306      	movs	r3, #6
 8005f52:	6063      	str	r3, [r4, #4]
 8005f54:	9b05      	ldr	r3, [sp, #20]
 8005f56:	6861      	ldr	r1, [r4, #4]
 8005f58:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	9303      	str	r3, [sp, #12]
 8005f60:	ab0a      	add	r3, sp, #40	; 0x28
 8005f62:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f66:	ab09      	add	r3, sp, #36	; 0x24
 8005f68:	ec49 8b10 	vmov	d0, r8, r9
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	6022      	str	r2, [r4, #0]
 8005f70:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f74:	4628      	mov	r0, r5
 8005f76:	f7ff fecf 	bl	8005d18 <__cvt>
 8005f7a:	9b06      	ldr	r3, [sp, #24]
 8005f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f7e:	2b47      	cmp	r3, #71	; 0x47
 8005f80:	4680      	mov	r8, r0
 8005f82:	d108      	bne.n	8005f96 <_printf_float+0x13e>
 8005f84:	1cc8      	adds	r0, r1, #3
 8005f86:	db02      	blt.n	8005f8e <_printf_float+0x136>
 8005f88:	6863      	ldr	r3, [r4, #4]
 8005f8a:	4299      	cmp	r1, r3
 8005f8c:	dd41      	ble.n	8006012 <_printf_float+0x1ba>
 8005f8e:	f1ab 0302 	sub.w	r3, fp, #2
 8005f92:	fa5f fb83 	uxtb.w	fp, r3
 8005f96:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f9a:	d820      	bhi.n	8005fde <_printf_float+0x186>
 8005f9c:	3901      	subs	r1, #1
 8005f9e:	465a      	mov	r2, fp
 8005fa0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fa4:	9109      	str	r1, [sp, #36]	; 0x24
 8005fa6:	f7ff ff19 	bl	8005ddc <__exponent>
 8005faa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fac:	1813      	adds	r3, r2, r0
 8005fae:	2a01      	cmp	r2, #1
 8005fb0:	4681      	mov	r9, r0
 8005fb2:	6123      	str	r3, [r4, #16]
 8005fb4:	dc02      	bgt.n	8005fbc <_printf_float+0x164>
 8005fb6:	6822      	ldr	r2, [r4, #0]
 8005fb8:	07d2      	lsls	r2, r2, #31
 8005fba:	d501      	bpl.n	8005fc0 <_printf_float+0x168>
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	6123      	str	r3, [r4, #16]
 8005fc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d09c      	beq.n	8005f02 <_printf_float+0xaa>
 8005fc8:	232d      	movs	r3, #45	; 0x2d
 8005fca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fce:	e798      	b.n	8005f02 <_printf_float+0xaa>
 8005fd0:	9a06      	ldr	r2, [sp, #24]
 8005fd2:	2a47      	cmp	r2, #71	; 0x47
 8005fd4:	d1be      	bne.n	8005f54 <_printf_float+0xfc>
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d1bc      	bne.n	8005f54 <_printf_float+0xfc>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e7b9      	b.n	8005f52 <_printf_float+0xfa>
 8005fde:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005fe2:	d118      	bne.n	8006016 <_printf_float+0x1be>
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	6863      	ldr	r3, [r4, #4]
 8005fe8:	dd0b      	ble.n	8006002 <_printf_float+0x1aa>
 8005fea:	6121      	str	r1, [r4, #16]
 8005fec:	b913      	cbnz	r3, 8005ff4 <_printf_float+0x19c>
 8005fee:	6822      	ldr	r2, [r4, #0]
 8005ff0:	07d0      	lsls	r0, r2, #31
 8005ff2:	d502      	bpl.n	8005ffa <_printf_float+0x1a2>
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	440b      	add	r3, r1
 8005ff8:	6123      	str	r3, [r4, #16]
 8005ffa:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ffc:	f04f 0900 	mov.w	r9, #0
 8006000:	e7de      	b.n	8005fc0 <_printf_float+0x168>
 8006002:	b913      	cbnz	r3, 800600a <_printf_float+0x1b2>
 8006004:	6822      	ldr	r2, [r4, #0]
 8006006:	07d2      	lsls	r2, r2, #31
 8006008:	d501      	bpl.n	800600e <_printf_float+0x1b6>
 800600a:	3302      	adds	r3, #2
 800600c:	e7f4      	b.n	8005ff8 <_printf_float+0x1a0>
 800600e:	2301      	movs	r3, #1
 8006010:	e7f2      	b.n	8005ff8 <_printf_float+0x1a0>
 8006012:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006018:	4299      	cmp	r1, r3
 800601a:	db05      	blt.n	8006028 <_printf_float+0x1d0>
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	6121      	str	r1, [r4, #16]
 8006020:	07d8      	lsls	r0, r3, #31
 8006022:	d5ea      	bpl.n	8005ffa <_printf_float+0x1a2>
 8006024:	1c4b      	adds	r3, r1, #1
 8006026:	e7e7      	b.n	8005ff8 <_printf_float+0x1a0>
 8006028:	2900      	cmp	r1, #0
 800602a:	bfd4      	ite	le
 800602c:	f1c1 0202 	rsble	r2, r1, #2
 8006030:	2201      	movgt	r2, #1
 8006032:	4413      	add	r3, r2
 8006034:	e7e0      	b.n	8005ff8 <_printf_float+0x1a0>
 8006036:	6823      	ldr	r3, [r4, #0]
 8006038:	055a      	lsls	r2, r3, #21
 800603a:	d407      	bmi.n	800604c <_printf_float+0x1f4>
 800603c:	6923      	ldr	r3, [r4, #16]
 800603e:	4642      	mov	r2, r8
 8006040:	4631      	mov	r1, r6
 8006042:	4628      	mov	r0, r5
 8006044:	47b8      	blx	r7
 8006046:	3001      	adds	r0, #1
 8006048:	d12c      	bne.n	80060a4 <_printf_float+0x24c>
 800604a:	e764      	b.n	8005f16 <_printf_float+0xbe>
 800604c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006050:	f240 80e0 	bls.w	8006214 <_printf_float+0x3bc>
 8006054:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006058:	2200      	movs	r2, #0
 800605a:	2300      	movs	r3, #0
 800605c:	f7fa fd3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006060:	2800      	cmp	r0, #0
 8006062:	d034      	beq.n	80060ce <_printf_float+0x276>
 8006064:	4a37      	ldr	r2, [pc, #220]	; (8006144 <_printf_float+0x2ec>)
 8006066:	2301      	movs	r3, #1
 8006068:	4631      	mov	r1, r6
 800606a:	4628      	mov	r0, r5
 800606c:	47b8      	blx	r7
 800606e:	3001      	adds	r0, #1
 8006070:	f43f af51 	beq.w	8005f16 <_printf_float+0xbe>
 8006074:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006078:	429a      	cmp	r2, r3
 800607a:	db02      	blt.n	8006082 <_printf_float+0x22a>
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	07d8      	lsls	r0, r3, #31
 8006080:	d510      	bpl.n	80060a4 <_printf_float+0x24c>
 8006082:	ee18 3a10 	vmov	r3, s16
 8006086:	4652      	mov	r2, sl
 8006088:	4631      	mov	r1, r6
 800608a:	4628      	mov	r0, r5
 800608c:	47b8      	blx	r7
 800608e:	3001      	adds	r0, #1
 8006090:	f43f af41 	beq.w	8005f16 <_printf_float+0xbe>
 8006094:	f04f 0800 	mov.w	r8, #0
 8006098:	f104 091a 	add.w	r9, r4, #26
 800609c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800609e:	3b01      	subs	r3, #1
 80060a0:	4543      	cmp	r3, r8
 80060a2:	dc09      	bgt.n	80060b8 <_printf_float+0x260>
 80060a4:	6823      	ldr	r3, [r4, #0]
 80060a6:	079b      	lsls	r3, r3, #30
 80060a8:	f100 8107 	bmi.w	80062ba <_printf_float+0x462>
 80060ac:	68e0      	ldr	r0, [r4, #12]
 80060ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b0:	4298      	cmp	r0, r3
 80060b2:	bfb8      	it	lt
 80060b4:	4618      	movlt	r0, r3
 80060b6:	e730      	b.n	8005f1a <_printf_float+0xc2>
 80060b8:	2301      	movs	r3, #1
 80060ba:	464a      	mov	r2, r9
 80060bc:	4631      	mov	r1, r6
 80060be:	4628      	mov	r0, r5
 80060c0:	47b8      	blx	r7
 80060c2:	3001      	adds	r0, #1
 80060c4:	f43f af27 	beq.w	8005f16 <_printf_float+0xbe>
 80060c8:	f108 0801 	add.w	r8, r8, #1
 80060cc:	e7e6      	b.n	800609c <_printf_float+0x244>
 80060ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	dc39      	bgt.n	8006148 <_printf_float+0x2f0>
 80060d4:	4a1b      	ldr	r2, [pc, #108]	; (8006144 <_printf_float+0x2ec>)
 80060d6:	2301      	movs	r3, #1
 80060d8:	4631      	mov	r1, r6
 80060da:	4628      	mov	r0, r5
 80060dc:	47b8      	blx	r7
 80060de:	3001      	adds	r0, #1
 80060e0:	f43f af19 	beq.w	8005f16 <_printf_float+0xbe>
 80060e4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80060e8:	4313      	orrs	r3, r2
 80060ea:	d102      	bne.n	80060f2 <_printf_float+0x29a>
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	07d9      	lsls	r1, r3, #31
 80060f0:	d5d8      	bpl.n	80060a4 <_printf_float+0x24c>
 80060f2:	ee18 3a10 	vmov	r3, s16
 80060f6:	4652      	mov	r2, sl
 80060f8:	4631      	mov	r1, r6
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	f43f af09 	beq.w	8005f16 <_printf_float+0xbe>
 8006104:	f04f 0900 	mov.w	r9, #0
 8006108:	f104 0a1a 	add.w	sl, r4, #26
 800610c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800610e:	425b      	negs	r3, r3
 8006110:	454b      	cmp	r3, r9
 8006112:	dc01      	bgt.n	8006118 <_printf_float+0x2c0>
 8006114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006116:	e792      	b.n	800603e <_printf_float+0x1e6>
 8006118:	2301      	movs	r3, #1
 800611a:	4652      	mov	r2, sl
 800611c:	4631      	mov	r1, r6
 800611e:	4628      	mov	r0, r5
 8006120:	47b8      	blx	r7
 8006122:	3001      	adds	r0, #1
 8006124:	f43f aef7 	beq.w	8005f16 <_printf_float+0xbe>
 8006128:	f109 0901 	add.w	r9, r9, #1
 800612c:	e7ee      	b.n	800610c <_printf_float+0x2b4>
 800612e:	bf00      	nop
 8006130:	7fefffff 	.word	0x7fefffff
 8006134:	0800a52c 	.word	0x0800a52c
 8006138:	0800a530 	.word	0x0800a530
 800613c:	0800a534 	.word	0x0800a534
 8006140:	0800a538 	.word	0x0800a538
 8006144:	0800a53c 	.word	0x0800a53c
 8006148:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800614a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800614c:	429a      	cmp	r2, r3
 800614e:	bfa8      	it	ge
 8006150:	461a      	movge	r2, r3
 8006152:	2a00      	cmp	r2, #0
 8006154:	4691      	mov	r9, r2
 8006156:	dc37      	bgt.n	80061c8 <_printf_float+0x370>
 8006158:	f04f 0b00 	mov.w	fp, #0
 800615c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006160:	f104 021a 	add.w	r2, r4, #26
 8006164:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006166:	9305      	str	r3, [sp, #20]
 8006168:	eba3 0309 	sub.w	r3, r3, r9
 800616c:	455b      	cmp	r3, fp
 800616e:	dc33      	bgt.n	80061d8 <_printf_float+0x380>
 8006170:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006174:	429a      	cmp	r2, r3
 8006176:	db3b      	blt.n	80061f0 <_printf_float+0x398>
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	07da      	lsls	r2, r3, #31
 800617c:	d438      	bmi.n	80061f0 <_printf_float+0x398>
 800617e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006182:	eba2 0903 	sub.w	r9, r2, r3
 8006186:	9b05      	ldr	r3, [sp, #20]
 8006188:	1ad2      	subs	r2, r2, r3
 800618a:	4591      	cmp	r9, r2
 800618c:	bfa8      	it	ge
 800618e:	4691      	movge	r9, r2
 8006190:	f1b9 0f00 	cmp.w	r9, #0
 8006194:	dc35      	bgt.n	8006202 <_printf_float+0x3aa>
 8006196:	f04f 0800 	mov.w	r8, #0
 800619a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800619e:	f104 0a1a 	add.w	sl, r4, #26
 80061a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	eba3 0309 	sub.w	r3, r3, r9
 80061ac:	4543      	cmp	r3, r8
 80061ae:	f77f af79 	ble.w	80060a4 <_printf_float+0x24c>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4652      	mov	r2, sl
 80061b6:	4631      	mov	r1, r6
 80061b8:	4628      	mov	r0, r5
 80061ba:	47b8      	blx	r7
 80061bc:	3001      	adds	r0, #1
 80061be:	f43f aeaa 	beq.w	8005f16 <_printf_float+0xbe>
 80061c2:	f108 0801 	add.w	r8, r8, #1
 80061c6:	e7ec      	b.n	80061a2 <_printf_float+0x34a>
 80061c8:	4613      	mov	r3, r2
 80061ca:	4631      	mov	r1, r6
 80061cc:	4642      	mov	r2, r8
 80061ce:	4628      	mov	r0, r5
 80061d0:	47b8      	blx	r7
 80061d2:	3001      	adds	r0, #1
 80061d4:	d1c0      	bne.n	8006158 <_printf_float+0x300>
 80061d6:	e69e      	b.n	8005f16 <_printf_float+0xbe>
 80061d8:	2301      	movs	r3, #1
 80061da:	4631      	mov	r1, r6
 80061dc:	4628      	mov	r0, r5
 80061de:	9205      	str	r2, [sp, #20]
 80061e0:	47b8      	blx	r7
 80061e2:	3001      	adds	r0, #1
 80061e4:	f43f ae97 	beq.w	8005f16 <_printf_float+0xbe>
 80061e8:	9a05      	ldr	r2, [sp, #20]
 80061ea:	f10b 0b01 	add.w	fp, fp, #1
 80061ee:	e7b9      	b.n	8006164 <_printf_float+0x30c>
 80061f0:	ee18 3a10 	vmov	r3, s16
 80061f4:	4652      	mov	r2, sl
 80061f6:	4631      	mov	r1, r6
 80061f8:	4628      	mov	r0, r5
 80061fa:	47b8      	blx	r7
 80061fc:	3001      	adds	r0, #1
 80061fe:	d1be      	bne.n	800617e <_printf_float+0x326>
 8006200:	e689      	b.n	8005f16 <_printf_float+0xbe>
 8006202:	9a05      	ldr	r2, [sp, #20]
 8006204:	464b      	mov	r3, r9
 8006206:	4442      	add	r2, r8
 8006208:	4631      	mov	r1, r6
 800620a:	4628      	mov	r0, r5
 800620c:	47b8      	blx	r7
 800620e:	3001      	adds	r0, #1
 8006210:	d1c1      	bne.n	8006196 <_printf_float+0x33e>
 8006212:	e680      	b.n	8005f16 <_printf_float+0xbe>
 8006214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006216:	2a01      	cmp	r2, #1
 8006218:	dc01      	bgt.n	800621e <_printf_float+0x3c6>
 800621a:	07db      	lsls	r3, r3, #31
 800621c:	d53a      	bpl.n	8006294 <_printf_float+0x43c>
 800621e:	2301      	movs	r3, #1
 8006220:	4642      	mov	r2, r8
 8006222:	4631      	mov	r1, r6
 8006224:	4628      	mov	r0, r5
 8006226:	47b8      	blx	r7
 8006228:	3001      	adds	r0, #1
 800622a:	f43f ae74 	beq.w	8005f16 <_printf_float+0xbe>
 800622e:	ee18 3a10 	vmov	r3, s16
 8006232:	4652      	mov	r2, sl
 8006234:	4631      	mov	r1, r6
 8006236:	4628      	mov	r0, r5
 8006238:	47b8      	blx	r7
 800623a:	3001      	adds	r0, #1
 800623c:	f43f ae6b 	beq.w	8005f16 <_printf_float+0xbe>
 8006240:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006244:	2200      	movs	r2, #0
 8006246:	2300      	movs	r3, #0
 8006248:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800624c:	f7fa fc44 	bl	8000ad8 <__aeabi_dcmpeq>
 8006250:	b9d8      	cbnz	r0, 800628a <_printf_float+0x432>
 8006252:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006256:	f108 0201 	add.w	r2, r8, #1
 800625a:	4631      	mov	r1, r6
 800625c:	4628      	mov	r0, r5
 800625e:	47b8      	blx	r7
 8006260:	3001      	adds	r0, #1
 8006262:	d10e      	bne.n	8006282 <_printf_float+0x42a>
 8006264:	e657      	b.n	8005f16 <_printf_float+0xbe>
 8006266:	2301      	movs	r3, #1
 8006268:	4652      	mov	r2, sl
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	f43f ae50 	beq.w	8005f16 <_printf_float+0xbe>
 8006276:	f108 0801 	add.w	r8, r8, #1
 800627a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800627c:	3b01      	subs	r3, #1
 800627e:	4543      	cmp	r3, r8
 8006280:	dcf1      	bgt.n	8006266 <_printf_float+0x40e>
 8006282:	464b      	mov	r3, r9
 8006284:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006288:	e6da      	b.n	8006040 <_printf_float+0x1e8>
 800628a:	f04f 0800 	mov.w	r8, #0
 800628e:	f104 0a1a 	add.w	sl, r4, #26
 8006292:	e7f2      	b.n	800627a <_printf_float+0x422>
 8006294:	2301      	movs	r3, #1
 8006296:	4642      	mov	r2, r8
 8006298:	e7df      	b.n	800625a <_printf_float+0x402>
 800629a:	2301      	movs	r3, #1
 800629c:	464a      	mov	r2, r9
 800629e:	4631      	mov	r1, r6
 80062a0:	4628      	mov	r0, r5
 80062a2:	47b8      	blx	r7
 80062a4:	3001      	adds	r0, #1
 80062a6:	f43f ae36 	beq.w	8005f16 <_printf_float+0xbe>
 80062aa:	f108 0801 	add.w	r8, r8, #1
 80062ae:	68e3      	ldr	r3, [r4, #12]
 80062b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062b2:	1a5b      	subs	r3, r3, r1
 80062b4:	4543      	cmp	r3, r8
 80062b6:	dcf0      	bgt.n	800629a <_printf_float+0x442>
 80062b8:	e6f8      	b.n	80060ac <_printf_float+0x254>
 80062ba:	f04f 0800 	mov.w	r8, #0
 80062be:	f104 0919 	add.w	r9, r4, #25
 80062c2:	e7f4      	b.n	80062ae <_printf_float+0x456>

080062c4 <_printf_common>:
 80062c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c8:	4616      	mov	r6, r2
 80062ca:	4699      	mov	r9, r3
 80062cc:	688a      	ldr	r2, [r1, #8]
 80062ce:	690b      	ldr	r3, [r1, #16]
 80062d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062d4:	4293      	cmp	r3, r2
 80062d6:	bfb8      	it	lt
 80062d8:	4613      	movlt	r3, r2
 80062da:	6033      	str	r3, [r6, #0]
 80062dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062e0:	4607      	mov	r7, r0
 80062e2:	460c      	mov	r4, r1
 80062e4:	b10a      	cbz	r2, 80062ea <_printf_common+0x26>
 80062e6:	3301      	adds	r3, #1
 80062e8:	6033      	str	r3, [r6, #0]
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	0699      	lsls	r1, r3, #26
 80062ee:	bf42      	ittt	mi
 80062f0:	6833      	ldrmi	r3, [r6, #0]
 80062f2:	3302      	addmi	r3, #2
 80062f4:	6033      	strmi	r3, [r6, #0]
 80062f6:	6825      	ldr	r5, [r4, #0]
 80062f8:	f015 0506 	ands.w	r5, r5, #6
 80062fc:	d106      	bne.n	800630c <_printf_common+0x48>
 80062fe:	f104 0a19 	add.w	sl, r4, #25
 8006302:	68e3      	ldr	r3, [r4, #12]
 8006304:	6832      	ldr	r2, [r6, #0]
 8006306:	1a9b      	subs	r3, r3, r2
 8006308:	42ab      	cmp	r3, r5
 800630a:	dc26      	bgt.n	800635a <_printf_common+0x96>
 800630c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006310:	1e13      	subs	r3, r2, #0
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	bf18      	it	ne
 8006316:	2301      	movne	r3, #1
 8006318:	0692      	lsls	r2, r2, #26
 800631a:	d42b      	bmi.n	8006374 <_printf_common+0xb0>
 800631c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006320:	4649      	mov	r1, r9
 8006322:	4638      	mov	r0, r7
 8006324:	47c0      	blx	r8
 8006326:	3001      	adds	r0, #1
 8006328:	d01e      	beq.n	8006368 <_printf_common+0xa4>
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	6922      	ldr	r2, [r4, #16]
 800632e:	f003 0306 	and.w	r3, r3, #6
 8006332:	2b04      	cmp	r3, #4
 8006334:	bf02      	ittt	eq
 8006336:	68e5      	ldreq	r5, [r4, #12]
 8006338:	6833      	ldreq	r3, [r6, #0]
 800633a:	1aed      	subeq	r5, r5, r3
 800633c:	68a3      	ldr	r3, [r4, #8]
 800633e:	bf0c      	ite	eq
 8006340:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006344:	2500      	movne	r5, #0
 8006346:	4293      	cmp	r3, r2
 8006348:	bfc4      	itt	gt
 800634a:	1a9b      	subgt	r3, r3, r2
 800634c:	18ed      	addgt	r5, r5, r3
 800634e:	2600      	movs	r6, #0
 8006350:	341a      	adds	r4, #26
 8006352:	42b5      	cmp	r5, r6
 8006354:	d11a      	bne.n	800638c <_printf_common+0xc8>
 8006356:	2000      	movs	r0, #0
 8006358:	e008      	b.n	800636c <_printf_common+0xa8>
 800635a:	2301      	movs	r3, #1
 800635c:	4652      	mov	r2, sl
 800635e:	4649      	mov	r1, r9
 8006360:	4638      	mov	r0, r7
 8006362:	47c0      	blx	r8
 8006364:	3001      	adds	r0, #1
 8006366:	d103      	bne.n	8006370 <_printf_common+0xac>
 8006368:	f04f 30ff 	mov.w	r0, #4294967295
 800636c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006370:	3501      	adds	r5, #1
 8006372:	e7c6      	b.n	8006302 <_printf_common+0x3e>
 8006374:	18e1      	adds	r1, r4, r3
 8006376:	1c5a      	adds	r2, r3, #1
 8006378:	2030      	movs	r0, #48	; 0x30
 800637a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800637e:	4422      	add	r2, r4
 8006380:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006384:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006388:	3302      	adds	r3, #2
 800638a:	e7c7      	b.n	800631c <_printf_common+0x58>
 800638c:	2301      	movs	r3, #1
 800638e:	4622      	mov	r2, r4
 8006390:	4649      	mov	r1, r9
 8006392:	4638      	mov	r0, r7
 8006394:	47c0      	blx	r8
 8006396:	3001      	adds	r0, #1
 8006398:	d0e6      	beq.n	8006368 <_printf_common+0xa4>
 800639a:	3601      	adds	r6, #1
 800639c:	e7d9      	b.n	8006352 <_printf_common+0x8e>
	...

080063a0 <_printf_i>:
 80063a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063a4:	7e0f      	ldrb	r7, [r1, #24]
 80063a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063a8:	2f78      	cmp	r7, #120	; 0x78
 80063aa:	4691      	mov	r9, r2
 80063ac:	4680      	mov	r8, r0
 80063ae:	460c      	mov	r4, r1
 80063b0:	469a      	mov	sl, r3
 80063b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063b6:	d807      	bhi.n	80063c8 <_printf_i+0x28>
 80063b8:	2f62      	cmp	r7, #98	; 0x62
 80063ba:	d80a      	bhi.n	80063d2 <_printf_i+0x32>
 80063bc:	2f00      	cmp	r7, #0
 80063be:	f000 80d4 	beq.w	800656a <_printf_i+0x1ca>
 80063c2:	2f58      	cmp	r7, #88	; 0x58
 80063c4:	f000 80c0 	beq.w	8006548 <_printf_i+0x1a8>
 80063c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063d0:	e03a      	b.n	8006448 <_printf_i+0xa8>
 80063d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063d6:	2b15      	cmp	r3, #21
 80063d8:	d8f6      	bhi.n	80063c8 <_printf_i+0x28>
 80063da:	a101      	add	r1, pc, #4	; (adr r1, 80063e0 <_printf_i+0x40>)
 80063dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063e0:	08006439 	.word	0x08006439
 80063e4:	0800644d 	.word	0x0800644d
 80063e8:	080063c9 	.word	0x080063c9
 80063ec:	080063c9 	.word	0x080063c9
 80063f0:	080063c9 	.word	0x080063c9
 80063f4:	080063c9 	.word	0x080063c9
 80063f8:	0800644d 	.word	0x0800644d
 80063fc:	080063c9 	.word	0x080063c9
 8006400:	080063c9 	.word	0x080063c9
 8006404:	080063c9 	.word	0x080063c9
 8006408:	080063c9 	.word	0x080063c9
 800640c:	08006551 	.word	0x08006551
 8006410:	08006479 	.word	0x08006479
 8006414:	0800650b 	.word	0x0800650b
 8006418:	080063c9 	.word	0x080063c9
 800641c:	080063c9 	.word	0x080063c9
 8006420:	08006573 	.word	0x08006573
 8006424:	080063c9 	.word	0x080063c9
 8006428:	08006479 	.word	0x08006479
 800642c:	080063c9 	.word	0x080063c9
 8006430:	080063c9 	.word	0x080063c9
 8006434:	08006513 	.word	0x08006513
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	1d1a      	adds	r2, r3, #4
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	602a      	str	r2, [r5, #0]
 8006440:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006444:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006448:	2301      	movs	r3, #1
 800644a:	e09f      	b.n	800658c <_printf_i+0x1ec>
 800644c:	6820      	ldr	r0, [r4, #0]
 800644e:	682b      	ldr	r3, [r5, #0]
 8006450:	0607      	lsls	r7, r0, #24
 8006452:	f103 0104 	add.w	r1, r3, #4
 8006456:	6029      	str	r1, [r5, #0]
 8006458:	d501      	bpl.n	800645e <_printf_i+0xbe>
 800645a:	681e      	ldr	r6, [r3, #0]
 800645c:	e003      	b.n	8006466 <_printf_i+0xc6>
 800645e:	0646      	lsls	r6, r0, #25
 8006460:	d5fb      	bpl.n	800645a <_printf_i+0xba>
 8006462:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006466:	2e00      	cmp	r6, #0
 8006468:	da03      	bge.n	8006472 <_printf_i+0xd2>
 800646a:	232d      	movs	r3, #45	; 0x2d
 800646c:	4276      	negs	r6, r6
 800646e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006472:	485a      	ldr	r0, [pc, #360]	; (80065dc <_printf_i+0x23c>)
 8006474:	230a      	movs	r3, #10
 8006476:	e012      	b.n	800649e <_printf_i+0xfe>
 8006478:	682b      	ldr	r3, [r5, #0]
 800647a:	6820      	ldr	r0, [r4, #0]
 800647c:	1d19      	adds	r1, r3, #4
 800647e:	6029      	str	r1, [r5, #0]
 8006480:	0605      	lsls	r5, r0, #24
 8006482:	d501      	bpl.n	8006488 <_printf_i+0xe8>
 8006484:	681e      	ldr	r6, [r3, #0]
 8006486:	e002      	b.n	800648e <_printf_i+0xee>
 8006488:	0641      	lsls	r1, r0, #25
 800648a:	d5fb      	bpl.n	8006484 <_printf_i+0xe4>
 800648c:	881e      	ldrh	r6, [r3, #0]
 800648e:	4853      	ldr	r0, [pc, #332]	; (80065dc <_printf_i+0x23c>)
 8006490:	2f6f      	cmp	r7, #111	; 0x6f
 8006492:	bf0c      	ite	eq
 8006494:	2308      	moveq	r3, #8
 8006496:	230a      	movne	r3, #10
 8006498:	2100      	movs	r1, #0
 800649a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800649e:	6865      	ldr	r5, [r4, #4]
 80064a0:	60a5      	str	r5, [r4, #8]
 80064a2:	2d00      	cmp	r5, #0
 80064a4:	bfa2      	ittt	ge
 80064a6:	6821      	ldrge	r1, [r4, #0]
 80064a8:	f021 0104 	bicge.w	r1, r1, #4
 80064ac:	6021      	strge	r1, [r4, #0]
 80064ae:	b90e      	cbnz	r6, 80064b4 <_printf_i+0x114>
 80064b0:	2d00      	cmp	r5, #0
 80064b2:	d04b      	beq.n	800654c <_printf_i+0x1ac>
 80064b4:	4615      	mov	r5, r2
 80064b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80064ba:	fb03 6711 	mls	r7, r3, r1, r6
 80064be:	5dc7      	ldrb	r7, [r0, r7]
 80064c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064c4:	4637      	mov	r7, r6
 80064c6:	42bb      	cmp	r3, r7
 80064c8:	460e      	mov	r6, r1
 80064ca:	d9f4      	bls.n	80064b6 <_printf_i+0x116>
 80064cc:	2b08      	cmp	r3, #8
 80064ce:	d10b      	bne.n	80064e8 <_printf_i+0x148>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	07de      	lsls	r6, r3, #31
 80064d4:	d508      	bpl.n	80064e8 <_printf_i+0x148>
 80064d6:	6923      	ldr	r3, [r4, #16]
 80064d8:	6861      	ldr	r1, [r4, #4]
 80064da:	4299      	cmp	r1, r3
 80064dc:	bfde      	ittt	le
 80064de:	2330      	movle	r3, #48	; 0x30
 80064e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064e8:	1b52      	subs	r2, r2, r5
 80064ea:	6122      	str	r2, [r4, #16]
 80064ec:	f8cd a000 	str.w	sl, [sp]
 80064f0:	464b      	mov	r3, r9
 80064f2:	aa03      	add	r2, sp, #12
 80064f4:	4621      	mov	r1, r4
 80064f6:	4640      	mov	r0, r8
 80064f8:	f7ff fee4 	bl	80062c4 <_printf_common>
 80064fc:	3001      	adds	r0, #1
 80064fe:	d14a      	bne.n	8006596 <_printf_i+0x1f6>
 8006500:	f04f 30ff 	mov.w	r0, #4294967295
 8006504:	b004      	add	sp, #16
 8006506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	f043 0320 	orr.w	r3, r3, #32
 8006510:	6023      	str	r3, [r4, #0]
 8006512:	4833      	ldr	r0, [pc, #204]	; (80065e0 <_printf_i+0x240>)
 8006514:	2778      	movs	r7, #120	; 0x78
 8006516:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	6829      	ldr	r1, [r5, #0]
 800651e:	061f      	lsls	r7, r3, #24
 8006520:	f851 6b04 	ldr.w	r6, [r1], #4
 8006524:	d402      	bmi.n	800652c <_printf_i+0x18c>
 8006526:	065f      	lsls	r7, r3, #25
 8006528:	bf48      	it	mi
 800652a:	b2b6      	uxthmi	r6, r6
 800652c:	07df      	lsls	r7, r3, #31
 800652e:	bf48      	it	mi
 8006530:	f043 0320 	orrmi.w	r3, r3, #32
 8006534:	6029      	str	r1, [r5, #0]
 8006536:	bf48      	it	mi
 8006538:	6023      	strmi	r3, [r4, #0]
 800653a:	b91e      	cbnz	r6, 8006544 <_printf_i+0x1a4>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	f023 0320 	bic.w	r3, r3, #32
 8006542:	6023      	str	r3, [r4, #0]
 8006544:	2310      	movs	r3, #16
 8006546:	e7a7      	b.n	8006498 <_printf_i+0xf8>
 8006548:	4824      	ldr	r0, [pc, #144]	; (80065dc <_printf_i+0x23c>)
 800654a:	e7e4      	b.n	8006516 <_printf_i+0x176>
 800654c:	4615      	mov	r5, r2
 800654e:	e7bd      	b.n	80064cc <_printf_i+0x12c>
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	6826      	ldr	r6, [r4, #0]
 8006554:	6961      	ldr	r1, [r4, #20]
 8006556:	1d18      	adds	r0, r3, #4
 8006558:	6028      	str	r0, [r5, #0]
 800655a:	0635      	lsls	r5, r6, #24
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	d501      	bpl.n	8006564 <_printf_i+0x1c4>
 8006560:	6019      	str	r1, [r3, #0]
 8006562:	e002      	b.n	800656a <_printf_i+0x1ca>
 8006564:	0670      	lsls	r0, r6, #25
 8006566:	d5fb      	bpl.n	8006560 <_printf_i+0x1c0>
 8006568:	8019      	strh	r1, [r3, #0]
 800656a:	2300      	movs	r3, #0
 800656c:	6123      	str	r3, [r4, #16]
 800656e:	4615      	mov	r5, r2
 8006570:	e7bc      	b.n	80064ec <_printf_i+0x14c>
 8006572:	682b      	ldr	r3, [r5, #0]
 8006574:	1d1a      	adds	r2, r3, #4
 8006576:	602a      	str	r2, [r5, #0]
 8006578:	681d      	ldr	r5, [r3, #0]
 800657a:	6862      	ldr	r2, [r4, #4]
 800657c:	2100      	movs	r1, #0
 800657e:	4628      	mov	r0, r5
 8006580:	f7f9 fe2e 	bl	80001e0 <memchr>
 8006584:	b108      	cbz	r0, 800658a <_printf_i+0x1ea>
 8006586:	1b40      	subs	r0, r0, r5
 8006588:	6060      	str	r0, [r4, #4]
 800658a:	6863      	ldr	r3, [r4, #4]
 800658c:	6123      	str	r3, [r4, #16]
 800658e:	2300      	movs	r3, #0
 8006590:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006594:	e7aa      	b.n	80064ec <_printf_i+0x14c>
 8006596:	6923      	ldr	r3, [r4, #16]
 8006598:	462a      	mov	r2, r5
 800659a:	4649      	mov	r1, r9
 800659c:	4640      	mov	r0, r8
 800659e:	47d0      	blx	sl
 80065a0:	3001      	adds	r0, #1
 80065a2:	d0ad      	beq.n	8006500 <_printf_i+0x160>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	079b      	lsls	r3, r3, #30
 80065a8:	d413      	bmi.n	80065d2 <_printf_i+0x232>
 80065aa:	68e0      	ldr	r0, [r4, #12]
 80065ac:	9b03      	ldr	r3, [sp, #12]
 80065ae:	4298      	cmp	r0, r3
 80065b0:	bfb8      	it	lt
 80065b2:	4618      	movlt	r0, r3
 80065b4:	e7a6      	b.n	8006504 <_printf_i+0x164>
 80065b6:	2301      	movs	r3, #1
 80065b8:	4632      	mov	r2, r6
 80065ba:	4649      	mov	r1, r9
 80065bc:	4640      	mov	r0, r8
 80065be:	47d0      	blx	sl
 80065c0:	3001      	adds	r0, #1
 80065c2:	d09d      	beq.n	8006500 <_printf_i+0x160>
 80065c4:	3501      	adds	r5, #1
 80065c6:	68e3      	ldr	r3, [r4, #12]
 80065c8:	9903      	ldr	r1, [sp, #12]
 80065ca:	1a5b      	subs	r3, r3, r1
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	dcf2      	bgt.n	80065b6 <_printf_i+0x216>
 80065d0:	e7eb      	b.n	80065aa <_printf_i+0x20a>
 80065d2:	2500      	movs	r5, #0
 80065d4:	f104 0619 	add.w	r6, r4, #25
 80065d8:	e7f5      	b.n	80065c6 <_printf_i+0x226>
 80065da:	bf00      	nop
 80065dc:	0800a53e 	.word	0x0800a53e
 80065e0:	0800a54f 	.word	0x0800a54f

080065e4 <_scanf_float>:
 80065e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e8:	b087      	sub	sp, #28
 80065ea:	4617      	mov	r7, r2
 80065ec:	9303      	str	r3, [sp, #12]
 80065ee:	688b      	ldr	r3, [r1, #8]
 80065f0:	1e5a      	subs	r2, r3, #1
 80065f2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80065f6:	bf83      	ittte	hi
 80065f8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80065fc:	195b      	addhi	r3, r3, r5
 80065fe:	9302      	strhi	r3, [sp, #8]
 8006600:	2300      	movls	r3, #0
 8006602:	bf86      	itte	hi
 8006604:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006608:	608b      	strhi	r3, [r1, #8]
 800660a:	9302      	strls	r3, [sp, #8]
 800660c:	680b      	ldr	r3, [r1, #0]
 800660e:	468b      	mov	fp, r1
 8006610:	2500      	movs	r5, #0
 8006612:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006616:	f84b 3b1c 	str.w	r3, [fp], #28
 800661a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800661e:	4680      	mov	r8, r0
 8006620:	460c      	mov	r4, r1
 8006622:	465e      	mov	r6, fp
 8006624:	46aa      	mov	sl, r5
 8006626:	46a9      	mov	r9, r5
 8006628:	9501      	str	r5, [sp, #4]
 800662a:	68a2      	ldr	r2, [r4, #8]
 800662c:	b152      	cbz	r2, 8006644 <_scanf_float+0x60>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	2b4e      	cmp	r3, #78	; 0x4e
 8006634:	d864      	bhi.n	8006700 <_scanf_float+0x11c>
 8006636:	2b40      	cmp	r3, #64	; 0x40
 8006638:	d83c      	bhi.n	80066b4 <_scanf_float+0xd0>
 800663a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800663e:	b2c8      	uxtb	r0, r1
 8006640:	280e      	cmp	r0, #14
 8006642:	d93a      	bls.n	80066ba <_scanf_float+0xd6>
 8006644:	f1b9 0f00 	cmp.w	r9, #0
 8006648:	d003      	beq.n	8006652 <_scanf_float+0x6e>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006656:	f1ba 0f01 	cmp.w	sl, #1
 800665a:	f200 8113 	bhi.w	8006884 <_scanf_float+0x2a0>
 800665e:	455e      	cmp	r6, fp
 8006660:	f200 8105 	bhi.w	800686e <_scanf_float+0x28a>
 8006664:	2501      	movs	r5, #1
 8006666:	4628      	mov	r0, r5
 8006668:	b007      	add	sp, #28
 800666a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800666e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006672:	2a0d      	cmp	r2, #13
 8006674:	d8e6      	bhi.n	8006644 <_scanf_float+0x60>
 8006676:	a101      	add	r1, pc, #4	; (adr r1, 800667c <_scanf_float+0x98>)
 8006678:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800667c:	080067bb 	.word	0x080067bb
 8006680:	08006645 	.word	0x08006645
 8006684:	08006645 	.word	0x08006645
 8006688:	08006645 	.word	0x08006645
 800668c:	0800681b 	.word	0x0800681b
 8006690:	080067f3 	.word	0x080067f3
 8006694:	08006645 	.word	0x08006645
 8006698:	08006645 	.word	0x08006645
 800669c:	080067c9 	.word	0x080067c9
 80066a0:	08006645 	.word	0x08006645
 80066a4:	08006645 	.word	0x08006645
 80066a8:	08006645 	.word	0x08006645
 80066ac:	08006645 	.word	0x08006645
 80066b0:	08006781 	.word	0x08006781
 80066b4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80066b8:	e7db      	b.n	8006672 <_scanf_float+0x8e>
 80066ba:	290e      	cmp	r1, #14
 80066bc:	d8c2      	bhi.n	8006644 <_scanf_float+0x60>
 80066be:	a001      	add	r0, pc, #4	; (adr r0, 80066c4 <_scanf_float+0xe0>)
 80066c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80066c4:	08006773 	.word	0x08006773
 80066c8:	08006645 	.word	0x08006645
 80066cc:	08006773 	.word	0x08006773
 80066d0:	08006807 	.word	0x08006807
 80066d4:	08006645 	.word	0x08006645
 80066d8:	08006721 	.word	0x08006721
 80066dc:	0800675d 	.word	0x0800675d
 80066e0:	0800675d 	.word	0x0800675d
 80066e4:	0800675d 	.word	0x0800675d
 80066e8:	0800675d 	.word	0x0800675d
 80066ec:	0800675d 	.word	0x0800675d
 80066f0:	0800675d 	.word	0x0800675d
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	0800675d 	.word	0x0800675d
 8006700:	2b6e      	cmp	r3, #110	; 0x6e
 8006702:	d809      	bhi.n	8006718 <_scanf_float+0x134>
 8006704:	2b60      	cmp	r3, #96	; 0x60
 8006706:	d8b2      	bhi.n	800666e <_scanf_float+0x8a>
 8006708:	2b54      	cmp	r3, #84	; 0x54
 800670a:	d077      	beq.n	80067fc <_scanf_float+0x218>
 800670c:	2b59      	cmp	r3, #89	; 0x59
 800670e:	d199      	bne.n	8006644 <_scanf_float+0x60>
 8006710:	2d07      	cmp	r5, #7
 8006712:	d197      	bne.n	8006644 <_scanf_float+0x60>
 8006714:	2508      	movs	r5, #8
 8006716:	e029      	b.n	800676c <_scanf_float+0x188>
 8006718:	2b74      	cmp	r3, #116	; 0x74
 800671a:	d06f      	beq.n	80067fc <_scanf_float+0x218>
 800671c:	2b79      	cmp	r3, #121	; 0x79
 800671e:	e7f6      	b.n	800670e <_scanf_float+0x12a>
 8006720:	6821      	ldr	r1, [r4, #0]
 8006722:	05c8      	lsls	r0, r1, #23
 8006724:	d51a      	bpl.n	800675c <_scanf_float+0x178>
 8006726:	9b02      	ldr	r3, [sp, #8]
 8006728:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800672c:	6021      	str	r1, [r4, #0]
 800672e:	f109 0901 	add.w	r9, r9, #1
 8006732:	b11b      	cbz	r3, 800673c <_scanf_float+0x158>
 8006734:	3b01      	subs	r3, #1
 8006736:	3201      	adds	r2, #1
 8006738:	9302      	str	r3, [sp, #8]
 800673a:	60a2      	str	r2, [r4, #8]
 800673c:	68a3      	ldr	r3, [r4, #8]
 800673e:	3b01      	subs	r3, #1
 8006740:	60a3      	str	r3, [r4, #8]
 8006742:	6923      	ldr	r3, [r4, #16]
 8006744:	3301      	adds	r3, #1
 8006746:	6123      	str	r3, [r4, #16]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	3b01      	subs	r3, #1
 800674c:	2b00      	cmp	r3, #0
 800674e:	607b      	str	r3, [r7, #4]
 8006750:	f340 8084 	ble.w	800685c <_scanf_float+0x278>
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	3301      	adds	r3, #1
 8006758:	603b      	str	r3, [r7, #0]
 800675a:	e766      	b.n	800662a <_scanf_float+0x46>
 800675c:	eb1a 0f05 	cmn.w	sl, r5
 8006760:	f47f af70 	bne.w	8006644 <_scanf_float+0x60>
 8006764:	6822      	ldr	r2, [r4, #0]
 8006766:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800676a:	6022      	str	r2, [r4, #0]
 800676c:	f806 3b01 	strb.w	r3, [r6], #1
 8006770:	e7e4      	b.n	800673c <_scanf_float+0x158>
 8006772:	6822      	ldr	r2, [r4, #0]
 8006774:	0610      	lsls	r0, r2, #24
 8006776:	f57f af65 	bpl.w	8006644 <_scanf_float+0x60>
 800677a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800677e:	e7f4      	b.n	800676a <_scanf_float+0x186>
 8006780:	f1ba 0f00 	cmp.w	sl, #0
 8006784:	d10e      	bne.n	80067a4 <_scanf_float+0x1c0>
 8006786:	f1b9 0f00 	cmp.w	r9, #0
 800678a:	d10e      	bne.n	80067aa <_scanf_float+0x1c6>
 800678c:	6822      	ldr	r2, [r4, #0]
 800678e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006792:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006796:	d108      	bne.n	80067aa <_scanf_float+0x1c6>
 8006798:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800679c:	6022      	str	r2, [r4, #0]
 800679e:	f04f 0a01 	mov.w	sl, #1
 80067a2:	e7e3      	b.n	800676c <_scanf_float+0x188>
 80067a4:	f1ba 0f02 	cmp.w	sl, #2
 80067a8:	d055      	beq.n	8006856 <_scanf_float+0x272>
 80067aa:	2d01      	cmp	r5, #1
 80067ac:	d002      	beq.n	80067b4 <_scanf_float+0x1d0>
 80067ae:	2d04      	cmp	r5, #4
 80067b0:	f47f af48 	bne.w	8006644 <_scanf_float+0x60>
 80067b4:	3501      	adds	r5, #1
 80067b6:	b2ed      	uxtb	r5, r5
 80067b8:	e7d8      	b.n	800676c <_scanf_float+0x188>
 80067ba:	f1ba 0f01 	cmp.w	sl, #1
 80067be:	f47f af41 	bne.w	8006644 <_scanf_float+0x60>
 80067c2:	f04f 0a02 	mov.w	sl, #2
 80067c6:	e7d1      	b.n	800676c <_scanf_float+0x188>
 80067c8:	b97d      	cbnz	r5, 80067ea <_scanf_float+0x206>
 80067ca:	f1b9 0f00 	cmp.w	r9, #0
 80067ce:	f47f af3c 	bne.w	800664a <_scanf_float+0x66>
 80067d2:	6822      	ldr	r2, [r4, #0]
 80067d4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067d8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80067dc:	f47f af39 	bne.w	8006652 <_scanf_float+0x6e>
 80067e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067e4:	6022      	str	r2, [r4, #0]
 80067e6:	2501      	movs	r5, #1
 80067e8:	e7c0      	b.n	800676c <_scanf_float+0x188>
 80067ea:	2d03      	cmp	r5, #3
 80067ec:	d0e2      	beq.n	80067b4 <_scanf_float+0x1d0>
 80067ee:	2d05      	cmp	r5, #5
 80067f0:	e7de      	b.n	80067b0 <_scanf_float+0x1cc>
 80067f2:	2d02      	cmp	r5, #2
 80067f4:	f47f af26 	bne.w	8006644 <_scanf_float+0x60>
 80067f8:	2503      	movs	r5, #3
 80067fa:	e7b7      	b.n	800676c <_scanf_float+0x188>
 80067fc:	2d06      	cmp	r5, #6
 80067fe:	f47f af21 	bne.w	8006644 <_scanf_float+0x60>
 8006802:	2507      	movs	r5, #7
 8006804:	e7b2      	b.n	800676c <_scanf_float+0x188>
 8006806:	6822      	ldr	r2, [r4, #0]
 8006808:	0591      	lsls	r1, r2, #22
 800680a:	f57f af1b 	bpl.w	8006644 <_scanf_float+0x60>
 800680e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006812:	6022      	str	r2, [r4, #0]
 8006814:	f8cd 9004 	str.w	r9, [sp, #4]
 8006818:	e7a8      	b.n	800676c <_scanf_float+0x188>
 800681a:	6822      	ldr	r2, [r4, #0]
 800681c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006820:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006824:	d006      	beq.n	8006834 <_scanf_float+0x250>
 8006826:	0550      	lsls	r0, r2, #21
 8006828:	f57f af0c 	bpl.w	8006644 <_scanf_float+0x60>
 800682c:	f1b9 0f00 	cmp.w	r9, #0
 8006830:	f43f af0f 	beq.w	8006652 <_scanf_float+0x6e>
 8006834:	0591      	lsls	r1, r2, #22
 8006836:	bf58      	it	pl
 8006838:	9901      	ldrpl	r1, [sp, #4]
 800683a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800683e:	bf58      	it	pl
 8006840:	eba9 0101 	subpl.w	r1, r9, r1
 8006844:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006848:	bf58      	it	pl
 800684a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800684e:	6022      	str	r2, [r4, #0]
 8006850:	f04f 0900 	mov.w	r9, #0
 8006854:	e78a      	b.n	800676c <_scanf_float+0x188>
 8006856:	f04f 0a03 	mov.w	sl, #3
 800685a:	e787      	b.n	800676c <_scanf_float+0x188>
 800685c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006860:	4639      	mov	r1, r7
 8006862:	4640      	mov	r0, r8
 8006864:	4798      	blx	r3
 8006866:	2800      	cmp	r0, #0
 8006868:	f43f aedf 	beq.w	800662a <_scanf_float+0x46>
 800686c:	e6ea      	b.n	8006644 <_scanf_float+0x60>
 800686e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006872:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006876:	463a      	mov	r2, r7
 8006878:	4640      	mov	r0, r8
 800687a:	4798      	blx	r3
 800687c:	6923      	ldr	r3, [r4, #16]
 800687e:	3b01      	subs	r3, #1
 8006880:	6123      	str	r3, [r4, #16]
 8006882:	e6ec      	b.n	800665e <_scanf_float+0x7a>
 8006884:	1e6b      	subs	r3, r5, #1
 8006886:	2b06      	cmp	r3, #6
 8006888:	d825      	bhi.n	80068d6 <_scanf_float+0x2f2>
 800688a:	2d02      	cmp	r5, #2
 800688c:	d836      	bhi.n	80068fc <_scanf_float+0x318>
 800688e:	455e      	cmp	r6, fp
 8006890:	f67f aee8 	bls.w	8006664 <_scanf_float+0x80>
 8006894:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006898:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800689c:	463a      	mov	r2, r7
 800689e:	4640      	mov	r0, r8
 80068a0:	4798      	blx	r3
 80068a2:	6923      	ldr	r3, [r4, #16]
 80068a4:	3b01      	subs	r3, #1
 80068a6:	6123      	str	r3, [r4, #16]
 80068a8:	e7f1      	b.n	800688e <_scanf_float+0x2aa>
 80068aa:	9802      	ldr	r0, [sp, #8]
 80068ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068b0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80068b4:	9002      	str	r0, [sp, #8]
 80068b6:	463a      	mov	r2, r7
 80068b8:	4640      	mov	r0, r8
 80068ba:	4798      	blx	r3
 80068bc:	6923      	ldr	r3, [r4, #16]
 80068be:	3b01      	subs	r3, #1
 80068c0:	6123      	str	r3, [r4, #16]
 80068c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068c6:	fa5f fa8a 	uxtb.w	sl, sl
 80068ca:	f1ba 0f02 	cmp.w	sl, #2
 80068ce:	d1ec      	bne.n	80068aa <_scanf_float+0x2c6>
 80068d0:	3d03      	subs	r5, #3
 80068d2:	b2ed      	uxtb	r5, r5
 80068d4:	1b76      	subs	r6, r6, r5
 80068d6:	6823      	ldr	r3, [r4, #0]
 80068d8:	05da      	lsls	r2, r3, #23
 80068da:	d52f      	bpl.n	800693c <_scanf_float+0x358>
 80068dc:	055b      	lsls	r3, r3, #21
 80068de:	d510      	bpl.n	8006902 <_scanf_float+0x31e>
 80068e0:	455e      	cmp	r6, fp
 80068e2:	f67f aebf 	bls.w	8006664 <_scanf_float+0x80>
 80068e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068ee:	463a      	mov	r2, r7
 80068f0:	4640      	mov	r0, r8
 80068f2:	4798      	blx	r3
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	3b01      	subs	r3, #1
 80068f8:	6123      	str	r3, [r4, #16]
 80068fa:	e7f1      	b.n	80068e0 <_scanf_float+0x2fc>
 80068fc:	46aa      	mov	sl, r5
 80068fe:	9602      	str	r6, [sp, #8]
 8006900:	e7df      	b.n	80068c2 <_scanf_float+0x2de>
 8006902:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006906:	6923      	ldr	r3, [r4, #16]
 8006908:	2965      	cmp	r1, #101	; 0x65
 800690a:	f103 33ff 	add.w	r3, r3, #4294967295
 800690e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006912:	6123      	str	r3, [r4, #16]
 8006914:	d00c      	beq.n	8006930 <_scanf_float+0x34c>
 8006916:	2945      	cmp	r1, #69	; 0x45
 8006918:	d00a      	beq.n	8006930 <_scanf_float+0x34c>
 800691a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800691e:	463a      	mov	r2, r7
 8006920:	4640      	mov	r0, r8
 8006922:	4798      	blx	r3
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800692a:	3b01      	subs	r3, #1
 800692c:	1eb5      	subs	r5, r6, #2
 800692e:	6123      	str	r3, [r4, #16]
 8006930:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006934:	463a      	mov	r2, r7
 8006936:	4640      	mov	r0, r8
 8006938:	4798      	blx	r3
 800693a:	462e      	mov	r6, r5
 800693c:	6825      	ldr	r5, [r4, #0]
 800693e:	f015 0510 	ands.w	r5, r5, #16
 8006942:	d158      	bne.n	80069f6 <_scanf_float+0x412>
 8006944:	7035      	strb	r5, [r6, #0]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800694c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006950:	d11c      	bne.n	800698c <_scanf_float+0x3a8>
 8006952:	9b01      	ldr	r3, [sp, #4]
 8006954:	454b      	cmp	r3, r9
 8006956:	eba3 0209 	sub.w	r2, r3, r9
 800695a:	d124      	bne.n	80069a6 <_scanf_float+0x3c2>
 800695c:	2200      	movs	r2, #0
 800695e:	4659      	mov	r1, fp
 8006960:	4640      	mov	r0, r8
 8006962:	f002 fc31 	bl	80091c8 <_strtod_r>
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	6821      	ldr	r1, [r4, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f011 0f02 	tst.w	r1, #2
 8006970:	ec57 6b10 	vmov	r6, r7, d0
 8006974:	f103 0204 	add.w	r2, r3, #4
 8006978:	d020      	beq.n	80069bc <_scanf_float+0x3d8>
 800697a:	9903      	ldr	r1, [sp, #12]
 800697c:	600a      	str	r2, [r1, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	e9c3 6700 	strd	r6, r7, [r3]
 8006984:	68e3      	ldr	r3, [r4, #12]
 8006986:	3301      	adds	r3, #1
 8006988:	60e3      	str	r3, [r4, #12]
 800698a:	e66c      	b.n	8006666 <_scanf_float+0x82>
 800698c:	9b04      	ldr	r3, [sp, #16]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d0e4      	beq.n	800695c <_scanf_float+0x378>
 8006992:	9905      	ldr	r1, [sp, #20]
 8006994:	230a      	movs	r3, #10
 8006996:	462a      	mov	r2, r5
 8006998:	3101      	adds	r1, #1
 800699a:	4640      	mov	r0, r8
 800699c:	f002 fc9c 	bl	80092d8 <_strtol_r>
 80069a0:	9b04      	ldr	r3, [sp, #16]
 80069a2:	9e05      	ldr	r6, [sp, #20]
 80069a4:	1ac2      	subs	r2, r0, r3
 80069a6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80069aa:	429e      	cmp	r6, r3
 80069ac:	bf28      	it	cs
 80069ae:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80069b2:	4912      	ldr	r1, [pc, #72]	; (80069fc <_scanf_float+0x418>)
 80069b4:	4630      	mov	r0, r6
 80069b6:	f000 f8e7 	bl	8006b88 <siprintf>
 80069ba:	e7cf      	b.n	800695c <_scanf_float+0x378>
 80069bc:	f011 0f04 	tst.w	r1, #4
 80069c0:	9903      	ldr	r1, [sp, #12]
 80069c2:	600a      	str	r2, [r1, #0]
 80069c4:	d1db      	bne.n	800697e <_scanf_float+0x39a>
 80069c6:	f8d3 8000 	ldr.w	r8, [r3]
 80069ca:	ee10 2a10 	vmov	r2, s0
 80069ce:	ee10 0a10 	vmov	r0, s0
 80069d2:	463b      	mov	r3, r7
 80069d4:	4639      	mov	r1, r7
 80069d6:	f7fa f8b1 	bl	8000b3c <__aeabi_dcmpun>
 80069da:	b128      	cbz	r0, 80069e8 <_scanf_float+0x404>
 80069dc:	4808      	ldr	r0, [pc, #32]	; (8006a00 <_scanf_float+0x41c>)
 80069de:	f000 f9b7 	bl	8006d50 <nanf>
 80069e2:	ed88 0a00 	vstr	s0, [r8]
 80069e6:	e7cd      	b.n	8006984 <_scanf_float+0x3a0>
 80069e8:	4630      	mov	r0, r6
 80069ea:	4639      	mov	r1, r7
 80069ec:	f7fa f904 	bl	8000bf8 <__aeabi_d2f>
 80069f0:	f8c8 0000 	str.w	r0, [r8]
 80069f4:	e7c6      	b.n	8006984 <_scanf_float+0x3a0>
 80069f6:	2500      	movs	r5, #0
 80069f8:	e635      	b.n	8006666 <_scanf_float+0x82>
 80069fa:	bf00      	nop
 80069fc:	0800a560 	.word	0x0800a560
 8006a00:	0800a8f5 	.word	0x0800a8f5

08006a04 <std>:
 8006a04:	2300      	movs	r3, #0
 8006a06:	b510      	push	{r4, lr}
 8006a08:	4604      	mov	r4, r0
 8006a0a:	e9c0 3300 	strd	r3, r3, [r0]
 8006a0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a12:	6083      	str	r3, [r0, #8]
 8006a14:	8181      	strh	r1, [r0, #12]
 8006a16:	6643      	str	r3, [r0, #100]	; 0x64
 8006a18:	81c2      	strh	r2, [r0, #14]
 8006a1a:	6183      	str	r3, [r0, #24]
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	2208      	movs	r2, #8
 8006a20:	305c      	adds	r0, #92	; 0x5c
 8006a22:	f000 f914 	bl	8006c4e <memset>
 8006a26:	4b0d      	ldr	r3, [pc, #52]	; (8006a5c <std+0x58>)
 8006a28:	6263      	str	r3, [r4, #36]	; 0x24
 8006a2a:	4b0d      	ldr	r3, [pc, #52]	; (8006a60 <std+0x5c>)
 8006a2c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a2e:	4b0d      	ldr	r3, [pc, #52]	; (8006a64 <std+0x60>)
 8006a30:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a32:	4b0d      	ldr	r3, [pc, #52]	; (8006a68 <std+0x64>)
 8006a34:	6323      	str	r3, [r4, #48]	; 0x30
 8006a36:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <std+0x68>)
 8006a38:	6224      	str	r4, [r4, #32]
 8006a3a:	429c      	cmp	r4, r3
 8006a3c:	d006      	beq.n	8006a4c <std+0x48>
 8006a3e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006a42:	4294      	cmp	r4, r2
 8006a44:	d002      	beq.n	8006a4c <std+0x48>
 8006a46:	33d0      	adds	r3, #208	; 0xd0
 8006a48:	429c      	cmp	r4, r3
 8006a4a:	d105      	bne.n	8006a58 <std+0x54>
 8006a4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a54:	f000 b978 	b.w	8006d48 <__retarget_lock_init_recursive>
 8006a58:	bd10      	pop	{r4, pc}
 8006a5a:	bf00      	nop
 8006a5c:	08006bc9 	.word	0x08006bc9
 8006a60:	08006beb 	.word	0x08006beb
 8006a64:	08006c23 	.word	0x08006c23
 8006a68:	08006c47 	.word	0x08006c47
 8006a6c:	200004b0 	.word	0x200004b0

08006a70 <stdio_exit_handler>:
 8006a70:	4a02      	ldr	r2, [pc, #8]	; (8006a7c <stdio_exit_handler+0xc>)
 8006a72:	4903      	ldr	r1, [pc, #12]	; (8006a80 <stdio_exit_handler+0x10>)
 8006a74:	4803      	ldr	r0, [pc, #12]	; (8006a84 <stdio_exit_handler+0x14>)
 8006a76:	f000 b869 	b.w	8006b4c <_fwalk_sglue>
 8006a7a:	bf00      	nop
 8006a7c:	20000020 	.word	0x20000020
 8006a80:	08009699 	.word	0x08009699
 8006a84:	2000002c 	.word	0x2000002c

08006a88 <cleanup_stdio>:
 8006a88:	6841      	ldr	r1, [r0, #4]
 8006a8a:	4b0c      	ldr	r3, [pc, #48]	; (8006abc <cleanup_stdio+0x34>)
 8006a8c:	4299      	cmp	r1, r3
 8006a8e:	b510      	push	{r4, lr}
 8006a90:	4604      	mov	r4, r0
 8006a92:	d001      	beq.n	8006a98 <cleanup_stdio+0x10>
 8006a94:	f002 fe00 	bl	8009698 <_fflush_r>
 8006a98:	68a1      	ldr	r1, [r4, #8]
 8006a9a:	4b09      	ldr	r3, [pc, #36]	; (8006ac0 <cleanup_stdio+0x38>)
 8006a9c:	4299      	cmp	r1, r3
 8006a9e:	d002      	beq.n	8006aa6 <cleanup_stdio+0x1e>
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f002 fdf9 	bl	8009698 <_fflush_r>
 8006aa6:	68e1      	ldr	r1, [r4, #12]
 8006aa8:	4b06      	ldr	r3, [pc, #24]	; (8006ac4 <cleanup_stdio+0x3c>)
 8006aaa:	4299      	cmp	r1, r3
 8006aac:	d004      	beq.n	8006ab8 <cleanup_stdio+0x30>
 8006aae:	4620      	mov	r0, r4
 8006ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab4:	f002 bdf0 	b.w	8009698 <_fflush_r>
 8006ab8:	bd10      	pop	{r4, pc}
 8006aba:	bf00      	nop
 8006abc:	200004b0 	.word	0x200004b0
 8006ac0:	20000518 	.word	0x20000518
 8006ac4:	20000580 	.word	0x20000580

08006ac8 <global_stdio_init.part.0>:
 8006ac8:	b510      	push	{r4, lr}
 8006aca:	4b0b      	ldr	r3, [pc, #44]	; (8006af8 <global_stdio_init.part.0+0x30>)
 8006acc:	4c0b      	ldr	r4, [pc, #44]	; (8006afc <global_stdio_init.part.0+0x34>)
 8006ace:	4a0c      	ldr	r2, [pc, #48]	; (8006b00 <global_stdio_init.part.0+0x38>)
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2104      	movs	r1, #4
 8006ad8:	f7ff ff94 	bl	8006a04 <std>
 8006adc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	2109      	movs	r1, #9
 8006ae4:	f7ff ff8e 	bl	8006a04 <std>
 8006ae8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006aec:	2202      	movs	r2, #2
 8006aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006af2:	2112      	movs	r1, #18
 8006af4:	f7ff bf86 	b.w	8006a04 <std>
 8006af8:	200005e8 	.word	0x200005e8
 8006afc:	200004b0 	.word	0x200004b0
 8006b00:	08006a71 	.word	0x08006a71

08006b04 <__sfp_lock_acquire>:
 8006b04:	4801      	ldr	r0, [pc, #4]	; (8006b0c <__sfp_lock_acquire+0x8>)
 8006b06:	f000 b920 	b.w	8006d4a <__retarget_lock_acquire_recursive>
 8006b0a:	bf00      	nop
 8006b0c:	200005f1 	.word	0x200005f1

08006b10 <__sfp_lock_release>:
 8006b10:	4801      	ldr	r0, [pc, #4]	; (8006b18 <__sfp_lock_release+0x8>)
 8006b12:	f000 b91b 	b.w	8006d4c <__retarget_lock_release_recursive>
 8006b16:	bf00      	nop
 8006b18:	200005f1 	.word	0x200005f1

08006b1c <__sinit>:
 8006b1c:	b510      	push	{r4, lr}
 8006b1e:	4604      	mov	r4, r0
 8006b20:	f7ff fff0 	bl	8006b04 <__sfp_lock_acquire>
 8006b24:	6a23      	ldr	r3, [r4, #32]
 8006b26:	b11b      	cbz	r3, 8006b30 <__sinit+0x14>
 8006b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b2c:	f7ff bff0 	b.w	8006b10 <__sfp_lock_release>
 8006b30:	4b04      	ldr	r3, [pc, #16]	; (8006b44 <__sinit+0x28>)
 8006b32:	6223      	str	r3, [r4, #32]
 8006b34:	4b04      	ldr	r3, [pc, #16]	; (8006b48 <__sinit+0x2c>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1f5      	bne.n	8006b28 <__sinit+0xc>
 8006b3c:	f7ff ffc4 	bl	8006ac8 <global_stdio_init.part.0>
 8006b40:	e7f2      	b.n	8006b28 <__sinit+0xc>
 8006b42:	bf00      	nop
 8006b44:	08006a89 	.word	0x08006a89
 8006b48:	200005e8 	.word	0x200005e8

08006b4c <_fwalk_sglue>:
 8006b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b50:	4607      	mov	r7, r0
 8006b52:	4688      	mov	r8, r1
 8006b54:	4614      	mov	r4, r2
 8006b56:	2600      	movs	r6, #0
 8006b58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b5c:	f1b9 0901 	subs.w	r9, r9, #1
 8006b60:	d505      	bpl.n	8006b6e <_fwalk_sglue+0x22>
 8006b62:	6824      	ldr	r4, [r4, #0]
 8006b64:	2c00      	cmp	r4, #0
 8006b66:	d1f7      	bne.n	8006b58 <_fwalk_sglue+0xc>
 8006b68:	4630      	mov	r0, r6
 8006b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b6e:	89ab      	ldrh	r3, [r5, #12]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d907      	bls.n	8006b84 <_fwalk_sglue+0x38>
 8006b74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	d003      	beq.n	8006b84 <_fwalk_sglue+0x38>
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	4638      	mov	r0, r7
 8006b80:	47c0      	blx	r8
 8006b82:	4306      	orrs	r6, r0
 8006b84:	3568      	adds	r5, #104	; 0x68
 8006b86:	e7e9      	b.n	8006b5c <_fwalk_sglue+0x10>

08006b88 <siprintf>:
 8006b88:	b40e      	push	{r1, r2, r3}
 8006b8a:	b500      	push	{lr}
 8006b8c:	b09c      	sub	sp, #112	; 0x70
 8006b8e:	ab1d      	add	r3, sp, #116	; 0x74
 8006b90:	9002      	str	r0, [sp, #8]
 8006b92:	9006      	str	r0, [sp, #24]
 8006b94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b98:	4809      	ldr	r0, [pc, #36]	; (8006bc0 <siprintf+0x38>)
 8006b9a:	9107      	str	r1, [sp, #28]
 8006b9c:	9104      	str	r1, [sp, #16]
 8006b9e:	4909      	ldr	r1, [pc, #36]	; (8006bc4 <siprintf+0x3c>)
 8006ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ba4:	9105      	str	r1, [sp, #20]
 8006ba6:	6800      	ldr	r0, [r0, #0]
 8006ba8:	9301      	str	r3, [sp, #4]
 8006baa:	a902      	add	r1, sp, #8
 8006bac:	f002 fbf0 	bl	8009390 <_svfiprintf_r>
 8006bb0:	9b02      	ldr	r3, [sp, #8]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	701a      	strb	r2, [r3, #0]
 8006bb6:	b01c      	add	sp, #112	; 0x70
 8006bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bbc:	b003      	add	sp, #12
 8006bbe:	4770      	bx	lr
 8006bc0:	20000078 	.word	0x20000078
 8006bc4:	ffff0208 	.word	0xffff0208

08006bc8 <__sread>:
 8006bc8:	b510      	push	{r4, lr}
 8006bca:	460c      	mov	r4, r1
 8006bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bd0:	f000 f86c 	bl	8006cac <_read_r>
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	bfab      	itete	ge
 8006bd8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006bda:	89a3      	ldrhlt	r3, [r4, #12]
 8006bdc:	181b      	addge	r3, r3, r0
 8006bde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006be2:	bfac      	ite	ge
 8006be4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006be6:	81a3      	strhlt	r3, [r4, #12]
 8006be8:	bd10      	pop	{r4, pc}

08006bea <__swrite>:
 8006bea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bee:	461f      	mov	r7, r3
 8006bf0:	898b      	ldrh	r3, [r1, #12]
 8006bf2:	05db      	lsls	r3, r3, #23
 8006bf4:	4605      	mov	r5, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	4616      	mov	r6, r2
 8006bfa:	d505      	bpl.n	8006c08 <__swrite+0x1e>
 8006bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c00:	2302      	movs	r3, #2
 8006c02:	2200      	movs	r2, #0
 8006c04:	f000 f840 	bl	8006c88 <_lseek_r>
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c12:	81a3      	strh	r3, [r4, #12]
 8006c14:	4632      	mov	r2, r6
 8006c16:	463b      	mov	r3, r7
 8006c18:	4628      	mov	r0, r5
 8006c1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c1e:	f000 b857 	b.w	8006cd0 <_write_r>

08006c22 <__sseek>:
 8006c22:	b510      	push	{r4, lr}
 8006c24:	460c      	mov	r4, r1
 8006c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c2a:	f000 f82d 	bl	8006c88 <_lseek_r>
 8006c2e:	1c43      	adds	r3, r0, #1
 8006c30:	89a3      	ldrh	r3, [r4, #12]
 8006c32:	bf15      	itete	ne
 8006c34:	6560      	strne	r0, [r4, #84]	; 0x54
 8006c36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006c3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006c3e:	81a3      	strheq	r3, [r4, #12]
 8006c40:	bf18      	it	ne
 8006c42:	81a3      	strhne	r3, [r4, #12]
 8006c44:	bd10      	pop	{r4, pc}

08006c46 <__sclose>:
 8006c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c4a:	f000 b80d 	b.w	8006c68 <_close_r>

08006c4e <memset>:
 8006c4e:	4402      	add	r2, r0
 8006c50:	4603      	mov	r3, r0
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d100      	bne.n	8006c58 <memset+0xa>
 8006c56:	4770      	bx	lr
 8006c58:	f803 1b01 	strb.w	r1, [r3], #1
 8006c5c:	e7f9      	b.n	8006c52 <memset+0x4>
	...

08006c60 <_localeconv_r>:
 8006c60:	4800      	ldr	r0, [pc, #0]	; (8006c64 <_localeconv_r+0x4>)
 8006c62:	4770      	bx	lr
 8006c64:	2000016c 	.word	0x2000016c

08006c68 <_close_r>:
 8006c68:	b538      	push	{r3, r4, r5, lr}
 8006c6a:	4d06      	ldr	r5, [pc, #24]	; (8006c84 <_close_r+0x1c>)
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4604      	mov	r4, r0
 8006c70:	4608      	mov	r0, r1
 8006c72:	602b      	str	r3, [r5, #0]
 8006c74:	f7fb fb3b 	bl	80022ee <_close>
 8006c78:	1c43      	adds	r3, r0, #1
 8006c7a:	d102      	bne.n	8006c82 <_close_r+0x1a>
 8006c7c:	682b      	ldr	r3, [r5, #0]
 8006c7e:	b103      	cbz	r3, 8006c82 <_close_r+0x1a>
 8006c80:	6023      	str	r3, [r4, #0]
 8006c82:	bd38      	pop	{r3, r4, r5, pc}
 8006c84:	200005ec 	.word	0x200005ec

08006c88 <_lseek_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	4d07      	ldr	r5, [pc, #28]	; (8006ca8 <_lseek_r+0x20>)
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	4608      	mov	r0, r1
 8006c90:	4611      	mov	r1, r2
 8006c92:	2200      	movs	r2, #0
 8006c94:	602a      	str	r2, [r5, #0]
 8006c96:	461a      	mov	r2, r3
 8006c98:	f7fb fb50 	bl	800233c <_lseek>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d102      	bne.n	8006ca6 <_lseek_r+0x1e>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	b103      	cbz	r3, 8006ca6 <_lseek_r+0x1e>
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	200005ec 	.word	0x200005ec

08006cac <_read_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4d07      	ldr	r5, [pc, #28]	; (8006ccc <_read_r+0x20>)
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	4608      	mov	r0, r1
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	602a      	str	r2, [r5, #0]
 8006cba:	461a      	mov	r2, r3
 8006cbc:	f7fb fade 	bl	800227c <_read>
 8006cc0:	1c43      	adds	r3, r0, #1
 8006cc2:	d102      	bne.n	8006cca <_read_r+0x1e>
 8006cc4:	682b      	ldr	r3, [r5, #0]
 8006cc6:	b103      	cbz	r3, 8006cca <_read_r+0x1e>
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	bd38      	pop	{r3, r4, r5, pc}
 8006ccc:	200005ec 	.word	0x200005ec

08006cd0 <_write_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4d07      	ldr	r5, [pc, #28]	; (8006cf0 <_write_r+0x20>)
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	4608      	mov	r0, r1
 8006cd8:	4611      	mov	r1, r2
 8006cda:	2200      	movs	r2, #0
 8006cdc:	602a      	str	r2, [r5, #0]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f7fb fae9 	bl	80022b6 <_write>
 8006ce4:	1c43      	adds	r3, r0, #1
 8006ce6:	d102      	bne.n	8006cee <_write_r+0x1e>
 8006ce8:	682b      	ldr	r3, [r5, #0]
 8006cea:	b103      	cbz	r3, 8006cee <_write_r+0x1e>
 8006cec:	6023      	str	r3, [r4, #0]
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	200005ec 	.word	0x200005ec

08006cf4 <__errno>:
 8006cf4:	4b01      	ldr	r3, [pc, #4]	; (8006cfc <__errno+0x8>)
 8006cf6:	6818      	ldr	r0, [r3, #0]
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	20000078 	.word	0x20000078

08006d00 <__libc_init_array>:
 8006d00:	b570      	push	{r4, r5, r6, lr}
 8006d02:	4d0d      	ldr	r5, [pc, #52]	; (8006d38 <__libc_init_array+0x38>)
 8006d04:	4c0d      	ldr	r4, [pc, #52]	; (8006d3c <__libc_init_array+0x3c>)
 8006d06:	1b64      	subs	r4, r4, r5
 8006d08:	10a4      	asrs	r4, r4, #2
 8006d0a:	2600      	movs	r6, #0
 8006d0c:	42a6      	cmp	r6, r4
 8006d0e:	d109      	bne.n	8006d24 <__libc_init_array+0x24>
 8006d10:	4d0b      	ldr	r5, [pc, #44]	; (8006d40 <__libc_init_array+0x40>)
 8006d12:	4c0c      	ldr	r4, [pc, #48]	; (8006d44 <__libc_init_array+0x44>)
 8006d14:	f003 fbd8 	bl	800a4c8 <_init>
 8006d18:	1b64      	subs	r4, r4, r5
 8006d1a:	10a4      	asrs	r4, r4, #2
 8006d1c:	2600      	movs	r6, #0
 8006d1e:	42a6      	cmp	r6, r4
 8006d20:	d105      	bne.n	8006d2e <__libc_init_array+0x2e>
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d28:	4798      	blx	r3
 8006d2a:	3601      	adds	r6, #1
 8006d2c:	e7ee      	b.n	8006d0c <__libc_init_array+0xc>
 8006d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d32:	4798      	blx	r3
 8006d34:	3601      	adds	r6, #1
 8006d36:	e7f2      	b.n	8006d1e <__libc_init_array+0x1e>
 8006d38:	0800a960 	.word	0x0800a960
 8006d3c:	0800a960 	.word	0x0800a960
 8006d40:	0800a960 	.word	0x0800a960
 8006d44:	0800a964 	.word	0x0800a964

08006d48 <__retarget_lock_init_recursive>:
 8006d48:	4770      	bx	lr

08006d4a <__retarget_lock_acquire_recursive>:
 8006d4a:	4770      	bx	lr

08006d4c <__retarget_lock_release_recursive>:
 8006d4c:	4770      	bx	lr
	...

08006d50 <nanf>:
 8006d50:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006d58 <nanf+0x8>
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	7fc00000 	.word	0x7fc00000

08006d5c <quorem>:
 8006d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d60:	6903      	ldr	r3, [r0, #16]
 8006d62:	690c      	ldr	r4, [r1, #16]
 8006d64:	42a3      	cmp	r3, r4
 8006d66:	4607      	mov	r7, r0
 8006d68:	db7e      	blt.n	8006e68 <quorem+0x10c>
 8006d6a:	3c01      	subs	r4, #1
 8006d6c:	f101 0814 	add.w	r8, r1, #20
 8006d70:	f100 0514 	add.w	r5, r0, #20
 8006d74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d78:	9301      	str	r3, [sp, #4]
 8006d7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d82:	3301      	adds	r3, #1
 8006d84:	429a      	cmp	r2, r3
 8006d86:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d8e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d92:	d331      	bcc.n	8006df8 <quorem+0x9c>
 8006d94:	f04f 0e00 	mov.w	lr, #0
 8006d98:	4640      	mov	r0, r8
 8006d9a:	46ac      	mov	ip, r5
 8006d9c:	46f2      	mov	sl, lr
 8006d9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006da2:	b293      	uxth	r3, r2
 8006da4:	fb06 e303 	mla	r3, r6, r3, lr
 8006da8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006dac:	0c1a      	lsrs	r2, r3, #16
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	ebaa 0303 	sub.w	r3, sl, r3
 8006db4:	f8dc a000 	ldr.w	sl, [ip]
 8006db8:	fa13 f38a 	uxtah	r3, r3, sl
 8006dbc:	fb06 220e 	mla	r2, r6, lr, r2
 8006dc0:	9300      	str	r3, [sp, #0]
 8006dc2:	9b00      	ldr	r3, [sp, #0]
 8006dc4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006dc8:	b292      	uxth	r2, r2
 8006dca:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006dce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dd2:	f8bd 3000 	ldrh.w	r3, [sp]
 8006dd6:	4581      	cmp	r9, r0
 8006dd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ddc:	f84c 3b04 	str.w	r3, [ip], #4
 8006de0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006de4:	d2db      	bcs.n	8006d9e <quorem+0x42>
 8006de6:	f855 300b 	ldr.w	r3, [r5, fp]
 8006dea:	b92b      	cbnz	r3, 8006df8 <quorem+0x9c>
 8006dec:	9b01      	ldr	r3, [sp, #4]
 8006dee:	3b04      	subs	r3, #4
 8006df0:	429d      	cmp	r5, r3
 8006df2:	461a      	mov	r2, r3
 8006df4:	d32c      	bcc.n	8006e50 <quorem+0xf4>
 8006df6:	613c      	str	r4, [r7, #16]
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f001 f9f1 	bl	80081e0 <__mcmp>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	db22      	blt.n	8006e48 <quorem+0xec>
 8006e02:	3601      	adds	r6, #1
 8006e04:	4629      	mov	r1, r5
 8006e06:	2000      	movs	r0, #0
 8006e08:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e0c:	f8d1 c000 	ldr.w	ip, [r1]
 8006e10:	b293      	uxth	r3, r2
 8006e12:	1ac3      	subs	r3, r0, r3
 8006e14:	0c12      	lsrs	r2, r2, #16
 8006e16:	fa13 f38c 	uxtah	r3, r3, ip
 8006e1a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006e1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e28:	45c1      	cmp	r9, r8
 8006e2a:	f841 3b04 	str.w	r3, [r1], #4
 8006e2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e32:	d2e9      	bcs.n	8006e08 <quorem+0xac>
 8006e34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e3c:	b922      	cbnz	r2, 8006e48 <quorem+0xec>
 8006e3e:	3b04      	subs	r3, #4
 8006e40:	429d      	cmp	r5, r3
 8006e42:	461a      	mov	r2, r3
 8006e44:	d30a      	bcc.n	8006e5c <quorem+0x100>
 8006e46:	613c      	str	r4, [r7, #16]
 8006e48:	4630      	mov	r0, r6
 8006e4a:	b003      	add	sp, #12
 8006e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e50:	6812      	ldr	r2, [r2, #0]
 8006e52:	3b04      	subs	r3, #4
 8006e54:	2a00      	cmp	r2, #0
 8006e56:	d1ce      	bne.n	8006df6 <quorem+0x9a>
 8006e58:	3c01      	subs	r4, #1
 8006e5a:	e7c9      	b.n	8006df0 <quorem+0x94>
 8006e5c:	6812      	ldr	r2, [r2, #0]
 8006e5e:	3b04      	subs	r3, #4
 8006e60:	2a00      	cmp	r2, #0
 8006e62:	d1f0      	bne.n	8006e46 <quorem+0xea>
 8006e64:	3c01      	subs	r4, #1
 8006e66:	e7eb      	b.n	8006e40 <quorem+0xe4>
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e7ee      	b.n	8006e4a <quorem+0xee>
 8006e6c:	0000      	movs	r0, r0
	...

08006e70 <_dtoa_r>:
 8006e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e74:	ed2d 8b04 	vpush	{d8-d9}
 8006e78:	69c5      	ldr	r5, [r0, #28]
 8006e7a:	b093      	sub	sp, #76	; 0x4c
 8006e7c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006e80:	ec57 6b10 	vmov	r6, r7, d0
 8006e84:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006e88:	9107      	str	r1, [sp, #28]
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	920a      	str	r2, [sp, #40]	; 0x28
 8006e8e:	930d      	str	r3, [sp, #52]	; 0x34
 8006e90:	b975      	cbnz	r5, 8006eb0 <_dtoa_r+0x40>
 8006e92:	2010      	movs	r0, #16
 8006e94:	f000 fe2a 	bl	8007aec <malloc>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	61e0      	str	r0, [r4, #28]
 8006e9c:	b920      	cbnz	r0, 8006ea8 <_dtoa_r+0x38>
 8006e9e:	4bae      	ldr	r3, [pc, #696]	; (8007158 <_dtoa_r+0x2e8>)
 8006ea0:	21ef      	movs	r1, #239	; 0xef
 8006ea2:	48ae      	ldr	r0, [pc, #696]	; (800715c <_dtoa_r+0x2ec>)
 8006ea4:	f002 fc74 	bl	8009790 <__assert_func>
 8006ea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006eac:	6005      	str	r5, [r0, #0]
 8006eae:	60c5      	str	r5, [r0, #12]
 8006eb0:	69e3      	ldr	r3, [r4, #28]
 8006eb2:	6819      	ldr	r1, [r3, #0]
 8006eb4:	b151      	cbz	r1, 8006ecc <_dtoa_r+0x5c>
 8006eb6:	685a      	ldr	r2, [r3, #4]
 8006eb8:	604a      	str	r2, [r1, #4]
 8006eba:	2301      	movs	r3, #1
 8006ebc:	4093      	lsls	r3, r2
 8006ebe:	608b      	str	r3, [r1, #8]
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f000 ff07 	bl	8007cd4 <_Bfree>
 8006ec6:	69e3      	ldr	r3, [r4, #28]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	601a      	str	r2, [r3, #0]
 8006ecc:	1e3b      	subs	r3, r7, #0
 8006ece:	bfbb      	ittet	lt
 8006ed0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006ed4:	9303      	strlt	r3, [sp, #12]
 8006ed6:	2300      	movge	r3, #0
 8006ed8:	2201      	movlt	r2, #1
 8006eda:	bfac      	ite	ge
 8006edc:	f8c8 3000 	strge.w	r3, [r8]
 8006ee0:	f8c8 2000 	strlt.w	r2, [r8]
 8006ee4:	4b9e      	ldr	r3, [pc, #632]	; (8007160 <_dtoa_r+0x2f0>)
 8006ee6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006eea:	ea33 0308 	bics.w	r3, r3, r8
 8006eee:	d11b      	bne.n	8006f28 <_dtoa_r+0xb8>
 8006ef0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ef2:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ef6:	6013      	str	r3, [r2, #0]
 8006ef8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006efc:	4333      	orrs	r3, r6
 8006efe:	f000 8593 	beq.w	8007a28 <_dtoa_r+0xbb8>
 8006f02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f04:	b963      	cbnz	r3, 8006f20 <_dtoa_r+0xb0>
 8006f06:	4b97      	ldr	r3, [pc, #604]	; (8007164 <_dtoa_r+0x2f4>)
 8006f08:	e027      	b.n	8006f5a <_dtoa_r+0xea>
 8006f0a:	4b97      	ldr	r3, [pc, #604]	; (8007168 <_dtoa_r+0x2f8>)
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f12:	6013      	str	r3, [r2, #0]
 8006f14:	9800      	ldr	r0, [sp, #0]
 8006f16:	b013      	add	sp, #76	; 0x4c
 8006f18:	ecbd 8b04 	vpop	{d8-d9}
 8006f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f20:	4b90      	ldr	r3, [pc, #576]	; (8007164 <_dtoa_r+0x2f4>)
 8006f22:	9300      	str	r3, [sp, #0]
 8006f24:	3303      	adds	r3, #3
 8006f26:	e7f3      	b.n	8006f10 <_dtoa_r+0xa0>
 8006f28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	ec51 0b17 	vmov	r0, r1, d7
 8006f32:	eeb0 8a47 	vmov.f32	s16, s14
 8006f36:	eef0 8a67 	vmov.f32	s17, s15
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	f7f9 fdcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f40:	4681      	mov	r9, r0
 8006f42:	b160      	cbz	r0, 8006f5e <_dtoa_r+0xee>
 8006f44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f46:	2301      	movs	r3, #1
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 8568 	beq.w	8007a22 <_dtoa_r+0xbb2>
 8006f52:	4b86      	ldr	r3, [pc, #536]	; (800716c <_dtoa_r+0x2fc>)
 8006f54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	e7da      	b.n	8006f14 <_dtoa_r+0xa4>
 8006f5e:	aa10      	add	r2, sp, #64	; 0x40
 8006f60:	a911      	add	r1, sp, #68	; 0x44
 8006f62:	4620      	mov	r0, r4
 8006f64:	eeb0 0a48 	vmov.f32	s0, s16
 8006f68:	eef0 0a68 	vmov.f32	s1, s17
 8006f6c:	f001 fa4e 	bl	800840c <__d2b>
 8006f70:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006f74:	4682      	mov	sl, r0
 8006f76:	2d00      	cmp	r5, #0
 8006f78:	d07f      	beq.n	800707a <_dtoa_r+0x20a>
 8006f7a:	ee18 3a90 	vmov	r3, s17
 8006f7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f82:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006f86:	ec51 0b18 	vmov	r0, r1, d8
 8006f8a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006f8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006f92:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006f96:	4619      	mov	r1, r3
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4b75      	ldr	r3, [pc, #468]	; (8007170 <_dtoa_r+0x300>)
 8006f9c:	f7f9 f97c 	bl	8000298 <__aeabi_dsub>
 8006fa0:	a367      	add	r3, pc, #412	; (adr r3, 8007140 <_dtoa_r+0x2d0>)
 8006fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa6:	f7f9 fb2f 	bl	8000608 <__aeabi_dmul>
 8006faa:	a367      	add	r3, pc, #412	; (adr r3, 8007148 <_dtoa_r+0x2d8>)
 8006fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb0:	f7f9 f974 	bl	800029c <__adddf3>
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	460f      	mov	r7, r1
 8006fba:	f7f9 fabb 	bl	8000534 <__aeabi_i2d>
 8006fbe:	a364      	add	r3, pc, #400	; (adr r3, 8007150 <_dtoa_r+0x2e0>)
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	f7f9 fb20 	bl	8000608 <__aeabi_dmul>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4630      	mov	r0, r6
 8006fce:	4639      	mov	r1, r7
 8006fd0:	f7f9 f964 	bl	800029c <__adddf3>
 8006fd4:	4606      	mov	r6, r0
 8006fd6:	460f      	mov	r7, r1
 8006fd8:	f7f9 fdc6 	bl	8000b68 <__aeabi_d2iz>
 8006fdc:	2200      	movs	r2, #0
 8006fde:	4683      	mov	fp, r0
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	4639      	mov	r1, r7
 8006fe6:	f7f9 fd81 	bl	8000aec <__aeabi_dcmplt>
 8006fea:	b148      	cbz	r0, 8007000 <_dtoa_r+0x190>
 8006fec:	4658      	mov	r0, fp
 8006fee:	f7f9 faa1 	bl	8000534 <__aeabi_i2d>
 8006ff2:	4632      	mov	r2, r6
 8006ff4:	463b      	mov	r3, r7
 8006ff6:	f7f9 fd6f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ffa:	b908      	cbnz	r0, 8007000 <_dtoa_r+0x190>
 8006ffc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007000:	f1bb 0f16 	cmp.w	fp, #22
 8007004:	d857      	bhi.n	80070b6 <_dtoa_r+0x246>
 8007006:	4b5b      	ldr	r3, [pc, #364]	; (8007174 <_dtoa_r+0x304>)
 8007008:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800700c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007010:	ec51 0b18 	vmov	r0, r1, d8
 8007014:	f7f9 fd6a 	bl	8000aec <__aeabi_dcmplt>
 8007018:	2800      	cmp	r0, #0
 800701a:	d04e      	beq.n	80070ba <_dtoa_r+0x24a>
 800701c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007020:	2300      	movs	r3, #0
 8007022:	930c      	str	r3, [sp, #48]	; 0x30
 8007024:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007026:	1b5b      	subs	r3, r3, r5
 8007028:	1e5a      	subs	r2, r3, #1
 800702a:	bf45      	ittet	mi
 800702c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007030:	9305      	strmi	r3, [sp, #20]
 8007032:	2300      	movpl	r3, #0
 8007034:	2300      	movmi	r3, #0
 8007036:	9206      	str	r2, [sp, #24]
 8007038:	bf54      	ite	pl
 800703a:	9305      	strpl	r3, [sp, #20]
 800703c:	9306      	strmi	r3, [sp, #24]
 800703e:	f1bb 0f00 	cmp.w	fp, #0
 8007042:	db3c      	blt.n	80070be <_dtoa_r+0x24e>
 8007044:	9b06      	ldr	r3, [sp, #24]
 8007046:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800704a:	445b      	add	r3, fp
 800704c:	9306      	str	r3, [sp, #24]
 800704e:	2300      	movs	r3, #0
 8007050:	9308      	str	r3, [sp, #32]
 8007052:	9b07      	ldr	r3, [sp, #28]
 8007054:	2b09      	cmp	r3, #9
 8007056:	d868      	bhi.n	800712a <_dtoa_r+0x2ba>
 8007058:	2b05      	cmp	r3, #5
 800705a:	bfc4      	itt	gt
 800705c:	3b04      	subgt	r3, #4
 800705e:	9307      	strgt	r3, [sp, #28]
 8007060:	9b07      	ldr	r3, [sp, #28]
 8007062:	f1a3 0302 	sub.w	r3, r3, #2
 8007066:	bfcc      	ite	gt
 8007068:	2500      	movgt	r5, #0
 800706a:	2501      	movle	r5, #1
 800706c:	2b03      	cmp	r3, #3
 800706e:	f200 8085 	bhi.w	800717c <_dtoa_r+0x30c>
 8007072:	e8df f003 	tbb	[pc, r3]
 8007076:	3b2e      	.short	0x3b2e
 8007078:	5839      	.short	0x5839
 800707a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800707e:	441d      	add	r5, r3
 8007080:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007084:	2b20      	cmp	r3, #32
 8007086:	bfc1      	itttt	gt
 8007088:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800708c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007090:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007094:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007098:	bfd6      	itet	le
 800709a:	f1c3 0320 	rsble	r3, r3, #32
 800709e:	ea48 0003 	orrgt.w	r0, r8, r3
 80070a2:	fa06 f003 	lslle.w	r0, r6, r3
 80070a6:	f7f9 fa35 	bl	8000514 <__aeabi_ui2d>
 80070aa:	2201      	movs	r2, #1
 80070ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80070b0:	3d01      	subs	r5, #1
 80070b2:	920e      	str	r2, [sp, #56]	; 0x38
 80070b4:	e76f      	b.n	8006f96 <_dtoa_r+0x126>
 80070b6:	2301      	movs	r3, #1
 80070b8:	e7b3      	b.n	8007022 <_dtoa_r+0x1b2>
 80070ba:	900c      	str	r0, [sp, #48]	; 0x30
 80070bc:	e7b2      	b.n	8007024 <_dtoa_r+0x1b4>
 80070be:	9b05      	ldr	r3, [sp, #20]
 80070c0:	eba3 030b 	sub.w	r3, r3, fp
 80070c4:	9305      	str	r3, [sp, #20]
 80070c6:	f1cb 0300 	rsb	r3, fp, #0
 80070ca:	9308      	str	r3, [sp, #32]
 80070cc:	2300      	movs	r3, #0
 80070ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80070d0:	e7bf      	b.n	8007052 <_dtoa_r+0x1e2>
 80070d2:	2300      	movs	r3, #0
 80070d4:	9309      	str	r3, [sp, #36]	; 0x24
 80070d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070d8:	2b00      	cmp	r3, #0
 80070da:	dc52      	bgt.n	8007182 <_dtoa_r+0x312>
 80070dc:	2301      	movs	r3, #1
 80070de:	9301      	str	r3, [sp, #4]
 80070e0:	9304      	str	r3, [sp, #16]
 80070e2:	461a      	mov	r2, r3
 80070e4:	920a      	str	r2, [sp, #40]	; 0x28
 80070e6:	e00b      	b.n	8007100 <_dtoa_r+0x290>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e7f3      	b.n	80070d4 <_dtoa_r+0x264>
 80070ec:	2300      	movs	r3, #0
 80070ee:	9309      	str	r3, [sp, #36]	; 0x24
 80070f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f2:	445b      	add	r3, fp
 80070f4:	9301      	str	r3, [sp, #4]
 80070f6:	3301      	adds	r3, #1
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	9304      	str	r3, [sp, #16]
 80070fc:	bfb8      	it	lt
 80070fe:	2301      	movlt	r3, #1
 8007100:	69e0      	ldr	r0, [r4, #28]
 8007102:	2100      	movs	r1, #0
 8007104:	2204      	movs	r2, #4
 8007106:	f102 0614 	add.w	r6, r2, #20
 800710a:	429e      	cmp	r6, r3
 800710c:	d93d      	bls.n	800718a <_dtoa_r+0x31a>
 800710e:	6041      	str	r1, [r0, #4]
 8007110:	4620      	mov	r0, r4
 8007112:	f000 fd9f 	bl	8007c54 <_Balloc>
 8007116:	9000      	str	r0, [sp, #0]
 8007118:	2800      	cmp	r0, #0
 800711a:	d139      	bne.n	8007190 <_dtoa_r+0x320>
 800711c:	4b16      	ldr	r3, [pc, #88]	; (8007178 <_dtoa_r+0x308>)
 800711e:	4602      	mov	r2, r0
 8007120:	f240 11af 	movw	r1, #431	; 0x1af
 8007124:	e6bd      	b.n	8006ea2 <_dtoa_r+0x32>
 8007126:	2301      	movs	r3, #1
 8007128:	e7e1      	b.n	80070ee <_dtoa_r+0x27e>
 800712a:	2501      	movs	r5, #1
 800712c:	2300      	movs	r3, #0
 800712e:	9307      	str	r3, [sp, #28]
 8007130:	9509      	str	r5, [sp, #36]	; 0x24
 8007132:	f04f 33ff 	mov.w	r3, #4294967295
 8007136:	9301      	str	r3, [sp, #4]
 8007138:	9304      	str	r3, [sp, #16]
 800713a:	2200      	movs	r2, #0
 800713c:	2312      	movs	r3, #18
 800713e:	e7d1      	b.n	80070e4 <_dtoa_r+0x274>
 8007140:	636f4361 	.word	0x636f4361
 8007144:	3fd287a7 	.word	0x3fd287a7
 8007148:	8b60c8b3 	.word	0x8b60c8b3
 800714c:	3fc68a28 	.word	0x3fc68a28
 8007150:	509f79fb 	.word	0x509f79fb
 8007154:	3fd34413 	.word	0x3fd34413
 8007158:	0800a572 	.word	0x0800a572
 800715c:	0800a589 	.word	0x0800a589
 8007160:	7ff00000 	.word	0x7ff00000
 8007164:	0800a56e 	.word	0x0800a56e
 8007168:	0800a565 	.word	0x0800a565
 800716c:	0800a53d 	.word	0x0800a53d
 8007170:	3ff80000 	.word	0x3ff80000
 8007174:	0800a678 	.word	0x0800a678
 8007178:	0800a5e1 	.word	0x0800a5e1
 800717c:	2301      	movs	r3, #1
 800717e:	9309      	str	r3, [sp, #36]	; 0x24
 8007180:	e7d7      	b.n	8007132 <_dtoa_r+0x2c2>
 8007182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	9304      	str	r3, [sp, #16]
 8007188:	e7ba      	b.n	8007100 <_dtoa_r+0x290>
 800718a:	3101      	adds	r1, #1
 800718c:	0052      	lsls	r2, r2, #1
 800718e:	e7ba      	b.n	8007106 <_dtoa_r+0x296>
 8007190:	69e3      	ldr	r3, [r4, #28]
 8007192:	9a00      	ldr	r2, [sp, #0]
 8007194:	601a      	str	r2, [r3, #0]
 8007196:	9b04      	ldr	r3, [sp, #16]
 8007198:	2b0e      	cmp	r3, #14
 800719a:	f200 80a8 	bhi.w	80072ee <_dtoa_r+0x47e>
 800719e:	2d00      	cmp	r5, #0
 80071a0:	f000 80a5 	beq.w	80072ee <_dtoa_r+0x47e>
 80071a4:	f1bb 0f00 	cmp.w	fp, #0
 80071a8:	dd38      	ble.n	800721c <_dtoa_r+0x3ac>
 80071aa:	4bc0      	ldr	r3, [pc, #768]	; (80074ac <_dtoa_r+0x63c>)
 80071ac:	f00b 020f 	and.w	r2, fp, #15
 80071b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80071b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80071bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80071c0:	d019      	beq.n	80071f6 <_dtoa_r+0x386>
 80071c2:	4bbb      	ldr	r3, [pc, #748]	; (80074b0 <_dtoa_r+0x640>)
 80071c4:	ec51 0b18 	vmov	r0, r1, d8
 80071c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071cc:	f7f9 fb46 	bl	800085c <__aeabi_ddiv>
 80071d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071d4:	f008 080f 	and.w	r8, r8, #15
 80071d8:	2503      	movs	r5, #3
 80071da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80074b0 <_dtoa_r+0x640>
 80071de:	f1b8 0f00 	cmp.w	r8, #0
 80071e2:	d10a      	bne.n	80071fa <_dtoa_r+0x38a>
 80071e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071e8:	4632      	mov	r2, r6
 80071ea:	463b      	mov	r3, r7
 80071ec:	f7f9 fb36 	bl	800085c <__aeabi_ddiv>
 80071f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071f4:	e02b      	b.n	800724e <_dtoa_r+0x3de>
 80071f6:	2502      	movs	r5, #2
 80071f8:	e7ef      	b.n	80071da <_dtoa_r+0x36a>
 80071fa:	f018 0f01 	tst.w	r8, #1
 80071fe:	d008      	beq.n	8007212 <_dtoa_r+0x3a2>
 8007200:	4630      	mov	r0, r6
 8007202:	4639      	mov	r1, r7
 8007204:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007208:	f7f9 f9fe 	bl	8000608 <__aeabi_dmul>
 800720c:	3501      	adds	r5, #1
 800720e:	4606      	mov	r6, r0
 8007210:	460f      	mov	r7, r1
 8007212:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007216:	f109 0908 	add.w	r9, r9, #8
 800721a:	e7e0      	b.n	80071de <_dtoa_r+0x36e>
 800721c:	f000 809f 	beq.w	800735e <_dtoa_r+0x4ee>
 8007220:	f1cb 0600 	rsb	r6, fp, #0
 8007224:	4ba1      	ldr	r3, [pc, #644]	; (80074ac <_dtoa_r+0x63c>)
 8007226:	4fa2      	ldr	r7, [pc, #648]	; (80074b0 <_dtoa_r+0x640>)
 8007228:	f006 020f 	and.w	r2, r6, #15
 800722c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007234:	ec51 0b18 	vmov	r0, r1, d8
 8007238:	f7f9 f9e6 	bl	8000608 <__aeabi_dmul>
 800723c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007240:	1136      	asrs	r6, r6, #4
 8007242:	2300      	movs	r3, #0
 8007244:	2502      	movs	r5, #2
 8007246:	2e00      	cmp	r6, #0
 8007248:	d17e      	bne.n	8007348 <_dtoa_r+0x4d8>
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1d0      	bne.n	80071f0 <_dtoa_r+0x380>
 800724e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007250:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 8084 	beq.w	8007362 <_dtoa_r+0x4f2>
 800725a:	4b96      	ldr	r3, [pc, #600]	; (80074b4 <_dtoa_r+0x644>)
 800725c:	2200      	movs	r2, #0
 800725e:	4640      	mov	r0, r8
 8007260:	4649      	mov	r1, r9
 8007262:	f7f9 fc43 	bl	8000aec <__aeabi_dcmplt>
 8007266:	2800      	cmp	r0, #0
 8007268:	d07b      	beq.n	8007362 <_dtoa_r+0x4f2>
 800726a:	9b04      	ldr	r3, [sp, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d078      	beq.n	8007362 <_dtoa_r+0x4f2>
 8007270:	9b01      	ldr	r3, [sp, #4]
 8007272:	2b00      	cmp	r3, #0
 8007274:	dd39      	ble.n	80072ea <_dtoa_r+0x47a>
 8007276:	4b90      	ldr	r3, [pc, #576]	; (80074b8 <_dtoa_r+0x648>)
 8007278:	2200      	movs	r2, #0
 800727a:	4640      	mov	r0, r8
 800727c:	4649      	mov	r1, r9
 800727e:	f7f9 f9c3 	bl	8000608 <__aeabi_dmul>
 8007282:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007286:	9e01      	ldr	r6, [sp, #4]
 8007288:	f10b 37ff 	add.w	r7, fp, #4294967295
 800728c:	3501      	adds	r5, #1
 800728e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007292:	4628      	mov	r0, r5
 8007294:	f7f9 f94e 	bl	8000534 <__aeabi_i2d>
 8007298:	4642      	mov	r2, r8
 800729a:	464b      	mov	r3, r9
 800729c:	f7f9 f9b4 	bl	8000608 <__aeabi_dmul>
 80072a0:	4b86      	ldr	r3, [pc, #536]	; (80074bc <_dtoa_r+0x64c>)
 80072a2:	2200      	movs	r2, #0
 80072a4:	f7f8 fffa 	bl	800029c <__adddf3>
 80072a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80072ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072b0:	9303      	str	r3, [sp, #12]
 80072b2:	2e00      	cmp	r6, #0
 80072b4:	d158      	bne.n	8007368 <_dtoa_r+0x4f8>
 80072b6:	4b82      	ldr	r3, [pc, #520]	; (80074c0 <_dtoa_r+0x650>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	4640      	mov	r0, r8
 80072bc:	4649      	mov	r1, r9
 80072be:	f7f8 ffeb 	bl	8000298 <__aeabi_dsub>
 80072c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072c6:	4680      	mov	r8, r0
 80072c8:	4689      	mov	r9, r1
 80072ca:	f7f9 fc2d 	bl	8000b28 <__aeabi_dcmpgt>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	f040 8296 	bne.w	8007800 <_dtoa_r+0x990>
 80072d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80072d8:	4640      	mov	r0, r8
 80072da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072de:	4649      	mov	r1, r9
 80072e0:	f7f9 fc04 	bl	8000aec <__aeabi_dcmplt>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	f040 8289 	bne.w	80077fc <_dtoa_r+0x98c>
 80072ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80072ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f2c0 814e 	blt.w	8007592 <_dtoa_r+0x722>
 80072f6:	f1bb 0f0e 	cmp.w	fp, #14
 80072fa:	f300 814a 	bgt.w	8007592 <_dtoa_r+0x722>
 80072fe:	4b6b      	ldr	r3, [pc, #428]	; (80074ac <_dtoa_r+0x63c>)
 8007300:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007304:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800730a:	2b00      	cmp	r3, #0
 800730c:	f280 80dc 	bge.w	80074c8 <_dtoa_r+0x658>
 8007310:	9b04      	ldr	r3, [sp, #16]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f300 80d8 	bgt.w	80074c8 <_dtoa_r+0x658>
 8007318:	f040 826f 	bne.w	80077fa <_dtoa_r+0x98a>
 800731c:	4b68      	ldr	r3, [pc, #416]	; (80074c0 <_dtoa_r+0x650>)
 800731e:	2200      	movs	r2, #0
 8007320:	4640      	mov	r0, r8
 8007322:	4649      	mov	r1, r9
 8007324:	f7f9 f970 	bl	8000608 <__aeabi_dmul>
 8007328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800732c:	f7f9 fbf2 	bl	8000b14 <__aeabi_dcmpge>
 8007330:	9e04      	ldr	r6, [sp, #16]
 8007332:	4637      	mov	r7, r6
 8007334:	2800      	cmp	r0, #0
 8007336:	f040 8245 	bne.w	80077c4 <_dtoa_r+0x954>
 800733a:	9d00      	ldr	r5, [sp, #0]
 800733c:	2331      	movs	r3, #49	; 0x31
 800733e:	f805 3b01 	strb.w	r3, [r5], #1
 8007342:	f10b 0b01 	add.w	fp, fp, #1
 8007346:	e241      	b.n	80077cc <_dtoa_r+0x95c>
 8007348:	07f2      	lsls	r2, r6, #31
 800734a:	d505      	bpl.n	8007358 <_dtoa_r+0x4e8>
 800734c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007350:	f7f9 f95a 	bl	8000608 <__aeabi_dmul>
 8007354:	3501      	adds	r5, #1
 8007356:	2301      	movs	r3, #1
 8007358:	1076      	asrs	r6, r6, #1
 800735a:	3708      	adds	r7, #8
 800735c:	e773      	b.n	8007246 <_dtoa_r+0x3d6>
 800735e:	2502      	movs	r5, #2
 8007360:	e775      	b.n	800724e <_dtoa_r+0x3de>
 8007362:	9e04      	ldr	r6, [sp, #16]
 8007364:	465f      	mov	r7, fp
 8007366:	e792      	b.n	800728e <_dtoa_r+0x41e>
 8007368:	9900      	ldr	r1, [sp, #0]
 800736a:	4b50      	ldr	r3, [pc, #320]	; (80074ac <_dtoa_r+0x63c>)
 800736c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007370:	4431      	add	r1, r6
 8007372:	9102      	str	r1, [sp, #8]
 8007374:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007376:	eeb0 9a47 	vmov.f32	s18, s14
 800737a:	eef0 9a67 	vmov.f32	s19, s15
 800737e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007382:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007386:	2900      	cmp	r1, #0
 8007388:	d044      	beq.n	8007414 <_dtoa_r+0x5a4>
 800738a:	494e      	ldr	r1, [pc, #312]	; (80074c4 <_dtoa_r+0x654>)
 800738c:	2000      	movs	r0, #0
 800738e:	f7f9 fa65 	bl	800085c <__aeabi_ddiv>
 8007392:	ec53 2b19 	vmov	r2, r3, d9
 8007396:	f7f8 ff7f 	bl	8000298 <__aeabi_dsub>
 800739a:	9d00      	ldr	r5, [sp, #0]
 800739c:	ec41 0b19 	vmov	d9, r0, r1
 80073a0:	4649      	mov	r1, r9
 80073a2:	4640      	mov	r0, r8
 80073a4:	f7f9 fbe0 	bl	8000b68 <__aeabi_d2iz>
 80073a8:	4606      	mov	r6, r0
 80073aa:	f7f9 f8c3 	bl	8000534 <__aeabi_i2d>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4640      	mov	r0, r8
 80073b4:	4649      	mov	r1, r9
 80073b6:	f7f8 ff6f 	bl	8000298 <__aeabi_dsub>
 80073ba:	3630      	adds	r6, #48	; 0x30
 80073bc:	f805 6b01 	strb.w	r6, [r5], #1
 80073c0:	ec53 2b19 	vmov	r2, r3, d9
 80073c4:	4680      	mov	r8, r0
 80073c6:	4689      	mov	r9, r1
 80073c8:	f7f9 fb90 	bl	8000aec <__aeabi_dcmplt>
 80073cc:	2800      	cmp	r0, #0
 80073ce:	d164      	bne.n	800749a <_dtoa_r+0x62a>
 80073d0:	4642      	mov	r2, r8
 80073d2:	464b      	mov	r3, r9
 80073d4:	4937      	ldr	r1, [pc, #220]	; (80074b4 <_dtoa_r+0x644>)
 80073d6:	2000      	movs	r0, #0
 80073d8:	f7f8 ff5e 	bl	8000298 <__aeabi_dsub>
 80073dc:	ec53 2b19 	vmov	r2, r3, d9
 80073e0:	f7f9 fb84 	bl	8000aec <__aeabi_dcmplt>
 80073e4:	2800      	cmp	r0, #0
 80073e6:	f040 80b6 	bne.w	8007556 <_dtoa_r+0x6e6>
 80073ea:	9b02      	ldr	r3, [sp, #8]
 80073ec:	429d      	cmp	r5, r3
 80073ee:	f43f af7c 	beq.w	80072ea <_dtoa_r+0x47a>
 80073f2:	4b31      	ldr	r3, [pc, #196]	; (80074b8 <_dtoa_r+0x648>)
 80073f4:	ec51 0b19 	vmov	r0, r1, d9
 80073f8:	2200      	movs	r2, #0
 80073fa:	f7f9 f905 	bl	8000608 <__aeabi_dmul>
 80073fe:	4b2e      	ldr	r3, [pc, #184]	; (80074b8 <_dtoa_r+0x648>)
 8007400:	ec41 0b19 	vmov	d9, r0, r1
 8007404:	2200      	movs	r2, #0
 8007406:	4640      	mov	r0, r8
 8007408:	4649      	mov	r1, r9
 800740a:	f7f9 f8fd 	bl	8000608 <__aeabi_dmul>
 800740e:	4680      	mov	r8, r0
 8007410:	4689      	mov	r9, r1
 8007412:	e7c5      	b.n	80073a0 <_dtoa_r+0x530>
 8007414:	ec51 0b17 	vmov	r0, r1, d7
 8007418:	f7f9 f8f6 	bl	8000608 <__aeabi_dmul>
 800741c:	9b02      	ldr	r3, [sp, #8]
 800741e:	9d00      	ldr	r5, [sp, #0]
 8007420:	930f      	str	r3, [sp, #60]	; 0x3c
 8007422:	ec41 0b19 	vmov	d9, r0, r1
 8007426:	4649      	mov	r1, r9
 8007428:	4640      	mov	r0, r8
 800742a:	f7f9 fb9d 	bl	8000b68 <__aeabi_d2iz>
 800742e:	4606      	mov	r6, r0
 8007430:	f7f9 f880 	bl	8000534 <__aeabi_i2d>
 8007434:	3630      	adds	r6, #48	; 0x30
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	4640      	mov	r0, r8
 800743c:	4649      	mov	r1, r9
 800743e:	f7f8 ff2b 	bl	8000298 <__aeabi_dsub>
 8007442:	f805 6b01 	strb.w	r6, [r5], #1
 8007446:	9b02      	ldr	r3, [sp, #8]
 8007448:	429d      	cmp	r5, r3
 800744a:	4680      	mov	r8, r0
 800744c:	4689      	mov	r9, r1
 800744e:	f04f 0200 	mov.w	r2, #0
 8007452:	d124      	bne.n	800749e <_dtoa_r+0x62e>
 8007454:	4b1b      	ldr	r3, [pc, #108]	; (80074c4 <_dtoa_r+0x654>)
 8007456:	ec51 0b19 	vmov	r0, r1, d9
 800745a:	f7f8 ff1f 	bl	800029c <__adddf3>
 800745e:	4602      	mov	r2, r0
 8007460:	460b      	mov	r3, r1
 8007462:	4640      	mov	r0, r8
 8007464:	4649      	mov	r1, r9
 8007466:	f7f9 fb5f 	bl	8000b28 <__aeabi_dcmpgt>
 800746a:	2800      	cmp	r0, #0
 800746c:	d173      	bne.n	8007556 <_dtoa_r+0x6e6>
 800746e:	ec53 2b19 	vmov	r2, r3, d9
 8007472:	4914      	ldr	r1, [pc, #80]	; (80074c4 <_dtoa_r+0x654>)
 8007474:	2000      	movs	r0, #0
 8007476:	f7f8 ff0f 	bl	8000298 <__aeabi_dsub>
 800747a:	4602      	mov	r2, r0
 800747c:	460b      	mov	r3, r1
 800747e:	4640      	mov	r0, r8
 8007480:	4649      	mov	r1, r9
 8007482:	f7f9 fb33 	bl	8000aec <__aeabi_dcmplt>
 8007486:	2800      	cmp	r0, #0
 8007488:	f43f af2f 	beq.w	80072ea <_dtoa_r+0x47a>
 800748c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800748e:	1e6b      	subs	r3, r5, #1
 8007490:	930f      	str	r3, [sp, #60]	; 0x3c
 8007492:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007496:	2b30      	cmp	r3, #48	; 0x30
 8007498:	d0f8      	beq.n	800748c <_dtoa_r+0x61c>
 800749a:	46bb      	mov	fp, r7
 800749c:	e04a      	b.n	8007534 <_dtoa_r+0x6c4>
 800749e:	4b06      	ldr	r3, [pc, #24]	; (80074b8 <_dtoa_r+0x648>)
 80074a0:	f7f9 f8b2 	bl	8000608 <__aeabi_dmul>
 80074a4:	4680      	mov	r8, r0
 80074a6:	4689      	mov	r9, r1
 80074a8:	e7bd      	b.n	8007426 <_dtoa_r+0x5b6>
 80074aa:	bf00      	nop
 80074ac:	0800a678 	.word	0x0800a678
 80074b0:	0800a650 	.word	0x0800a650
 80074b4:	3ff00000 	.word	0x3ff00000
 80074b8:	40240000 	.word	0x40240000
 80074bc:	401c0000 	.word	0x401c0000
 80074c0:	40140000 	.word	0x40140000
 80074c4:	3fe00000 	.word	0x3fe00000
 80074c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80074cc:	9d00      	ldr	r5, [sp, #0]
 80074ce:	4642      	mov	r2, r8
 80074d0:	464b      	mov	r3, r9
 80074d2:	4630      	mov	r0, r6
 80074d4:	4639      	mov	r1, r7
 80074d6:	f7f9 f9c1 	bl	800085c <__aeabi_ddiv>
 80074da:	f7f9 fb45 	bl	8000b68 <__aeabi_d2iz>
 80074de:	9001      	str	r0, [sp, #4]
 80074e0:	f7f9 f828 	bl	8000534 <__aeabi_i2d>
 80074e4:	4642      	mov	r2, r8
 80074e6:	464b      	mov	r3, r9
 80074e8:	f7f9 f88e 	bl	8000608 <__aeabi_dmul>
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	4630      	mov	r0, r6
 80074f2:	4639      	mov	r1, r7
 80074f4:	f7f8 fed0 	bl	8000298 <__aeabi_dsub>
 80074f8:	9e01      	ldr	r6, [sp, #4]
 80074fa:	9f04      	ldr	r7, [sp, #16]
 80074fc:	3630      	adds	r6, #48	; 0x30
 80074fe:	f805 6b01 	strb.w	r6, [r5], #1
 8007502:	9e00      	ldr	r6, [sp, #0]
 8007504:	1bae      	subs	r6, r5, r6
 8007506:	42b7      	cmp	r7, r6
 8007508:	4602      	mov	r2, r0
 800750a:	460b      	mov	r3, r1
 800750c:	d134      	bne.n	8007578 <_dtoa_r+0x708>
 800750e:	f7f8 fec5 	bl	800029c <__adddf3>
 8007512:	4642      	mov	r2, r8
 8007514:	464b      	mov	r3, r9
 8007516:	4606      	mov	r6, r0
 8007518:	460f      	mov	r7, r1
 800751a:	f7f9 fb05 	bl	8000b28 <__aeabi_dcmpgt>
 800751e:	b9c8      	cbnz	r0, 8007554 <_dtoa_r+0x6e4>
 8007520:	4642      	mov	r2, r8
 8007522:	464b      	mov	r3, r9
 8007524:	4630      	mov	r0, r6
 8007526:	4639      	mov	r1, r7
 8007528:	f7f9 fad6 	bl	8000ad8 <__aeabi_dcmpeq>
 800752c:	b110      	cbz	r0, 8007534 <_dtoa_r+0x6c4>
 800752e:	9b01      	ldr	r3, [sp, #4]
 8007530:	07db      	lsls	r3, r3, #31
 8007532:	d40f      	bmi.n	8007554 <_dtoa_r+0x6e4>
 8007534:	4651      	mov	r1, sl
 8007536:	4620      	mov	r0, r4
 8007538:	f000 fbcc 	bl	8007cd4 <_Bfree>
 800753c:	2300      	movs	r3, #0
 800753e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007540:	702b      	strb	r3, [r5, #0]
 8007542:	f10b 0301 	add.w	r3, fp, #1
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800754a:	2b00      	cmp	r3, #0
 800754c:	f43f ace2 	beq.w	8006f14 <_dtoa_r+0xa4>
 8007550:	601d      	str	r5, [r3, #0]
 8007552:	e4df      	b.n	8006f14 <_dtoa_r+0xa4>
 8007554:	465f      	mov	r7, fp
 8007556:	462b      	mov	r3, r5
 8007558:	461d      	mov	r5, r3
 800755a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800755e:	2a39      	cmp	r2, #57	; 0x39
 8007560:	d106      	bne.n	8007570 <_dtoa_r+0x700>
 8007562:	9a00      	ldr	r2, [sp, #0]
 8007564:	429a      	cmp	r2, r3
 8007566:	d1f7      	bne.n	8007558 <_dtoa_r+0x6e8>
 8007568:	9900      	ldr	r1, [sp, #0]
 800756a:	2230      	movs	r2, #48	; 0x30
 800756c:	3701      	adds	r7, #1
 800756e:	700a      	strb	r2, [r1, #0]
 8007570:	781a      	ldrb	r2, [r3, #0]
 8007572:	3201      	adds	r2, #1
 8007574:	701a      	strb	r2, [r3, #0]
 8007576:	e790      	b.n	800749a <_dtoa_r+0x62a>
 8007578:	4ba3      	ldr	r3, [pc, #652]	; (8007808 <_dtoa_r+0x998>)
 800757a:	2200      	movs	r2, #0
 800757c:	f7f9 f844 	bl	8000608 <__aeabi_dmul>
 8007580:	2200      	movs	r2, #0
 8007582:	2300      	movs	r3, #0
 8007584:	4606      	mov	r6, r0
 8007586:	460f      	mov	r7, r1
 8007588:	f7f9 faa6 	bl	8000ad8 <__aeabi_dcmpeq>
 800758c:	2800      	cmp	r0, #0
 800758e:	d09e      	beq.n	80074ce <_dtoa_r+0x65e>
 8007590:	e7d0      	b.n	8007534 <_dtoa_r+0x6c4>
 8007592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007594:	2a00      	cmp	r2, #0
 8007596:	f000 80ca 	beq.w	800772e <_dtoa_r+0x8be>
 800759a:	9a07      	ldr	r2, [sp, #28]
 800759c:	2a01      	cmp	r2, #1
 800759e:	f300 80ad 	bgt.w	80076fc <_dtoa_r+0x88c>
 80075a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80075a4:	2a00      	cmp	r2, #0
 80075a6:	f000 80a5 	beq.w	80076f4 <_dtoa_r+0x884>
 80075aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80075ae:	9e08      	ldr	r6, [sp, #32]
 80075b0:	9d05      	ldr	r5, [sp, #20]
 80075b2:	9a05      	ldr	r2, [sp, #20]
 80075b4:	441a      	add	r2, r3
 80075b6:	9205      	str	r2, [sp, #20]
 80075b8:	9a06      	ldr	r2, [sp, #24]
 80075ba:	2101      	movs	r1, #1
 80075bc:	441a      	add	r2, r3
 80075be:	4620      	mov	r0, r4
 80075c0:	9206      	str	r2, [sp, #24]
 80075c2:	f000 fc87 	bl	8007ed4 <__i2b>
 80075c6:	4607      	mov	r7, r0
 80075c8:	b165      	cbz	r5, 80075e4 <_dtoa_r+0x774>
 80075ca:	9b06      	ldr	r3, [sp, #24]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dd09      	ble.n	80075e4 <_dtoa_r+0x774>
 80075d0:	42ab      	cmp	r3, r5
 80075d2:	9a05      	ldr	r2, [sp, #20]
 80075d4:	bfa8      	it	ge
 80075d6:	462b      	movge	r3, r5
 80075d8:	1ad2      	subs	r2, r2, r3
 80075da:	9205      	str	r2, [sp, #20]
 80075dc:	9a06      	ldr	r2, [sp, #24]
 80075de:	1aed      	subs	r5, r5, r3
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	9306      	str	r3, [sp, #24]
 80075e4:	9b08      	ldr	r3, [sp, #32]
 80075e6:	b1f3      	cbz	r3, 8007626 <_dtoa_r+0x7b6>
 80075e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	f000 80a3 	beq.w	8007736 <_dtoa_r+0x8c6>
 80075f0:	2e00      	cmp	r6, #0
 80075f2:	dd10      	ble.n	8007616 <_dtoa_r+0x7a6>
 80075f4:	4639      	mov	r1, r7
 80075f6:	4632      	mov	r2, r6
 80075f8:	4620      	mov	r0, r4
 80075fa:	f000 fd2b 	bl	8008054 <__pow5mult>
 80075fe:	4652      	mov	r2, sl
 8007600:	4601      	mov	r1, r0
 8007602:	4607      	mov	r7, r0
 8007604:	4620      	mov	r0, r4
 8007606:	f000 fc7b 	bl	8007f00 <__multiply>
 800760a:	4651      	mov	r1, sl
 800760c:	4680      	mov	r8, r0
 800760e:	4620      	mov	r0, r4
 8007610:	f000 fb60 	bl	8007cd4 <_Bfree>
 8007614:	46c2      	mov	sl, r8
 8007616:	9b08      	ldr	r3, [sp, #32]
 8007618:	1b9a      	subs	r2, r3, r6
 800761a:	d004      	beq.n	8007626 <_dtoa_r+0x7b6>
 800761c:	4651      	mov	r1, sl
 800761e:	4620      	mov	r0, r4
 8007620:	f000 fd18 	bl	8008054 <__pow5mult>
 8007624:	4682      	mov	sl, r0
 8007626:	2101      	movs	r1, #1
 8007628:	4620      	mov	r0, r4
 800762a:	f000 fc53 	bl	8007ed4 <__i2b>
 800762e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007630:	2b00      	cmp	r3, #0
 8007632:	4606      	mov	r6, r0
 8007634:	f340 8081 	ble.w	800773a <_dtoa_r+0x8ca>
 8007638:	461a      	mov	r2, r3
 800763a:	4601      	mov	r1, r0
 800763c:	4620      	mov	r0, r4
 800763e:	f000 fd09 	bl	8008054 <__pow5mult>
 8007642:	9b07      	ldr	r3, [sp, #28]
 8007644:	2b01      	cmp	r3, #1
 8007646:	4606      	mov	r6, r0
 8007648:	dd7a      	ble.n	8007740 <_dtoa_r+0x8d0>
 800764a:	f04f 0800 	mov.w	r8, #0
 800764e:	6933      	ldr	r3, [r6, #16]
 8007650:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007654:	6918      	ldr	r0, [r3, #16]
 8007656:	f000 fbef 	bl	8007e38 <__hi0bits>
 800765a:	f1c0 0020 	rsb	r0, r0, #32
 800765e:	9b06      	ldr	r3, [sp, #24]
 8007660:	4418      	add	r0, r3
 8007662:	f010 001f 	ands.w	r0, r0, #31
 8007666:	f000 8094 	beq.w	8007792 <_dtoa_r+0x922>
 800766a:	f1c0 0320 	rsb	r3, r0, #32
 800766e:	2b04      	cmp	r3, #4
 8007670:	f340 8085 	ble.w	800777e <_dtoa_r+0x90e>
 8007674:	9b05      	ldr	r3, [sp, #20]
 8007676:	f1c0 001c 	rsb	r0, r0, #28
 800767a:	4403      	add	r3, r0
 800767c:	9305      	str	r3, [sp, #20]
 800767e:	9b06      	ldr	r3, [sp, #24]
 8007680:	4403      	add	r3, r0
 8007682:	4405      	add	r5, r0
 8007684:	9306      	str	r3, [sp, #24]
 8007686:	9b05      	ldr	r3, [sp, #20]
 8007688:	2b00      	cmp	r3, #0
 800768a:	dd05      	ble.n	8007698 <_dtoa_r+0x828>
 800768c:	4651      	mov	r1, sl
 800768e:	461a      	mov	r2, r3
 8007690:	4620      	mov	r0, r4
 8007692:	f000 fd39 	bl	8008108 <__lshift>
 8007696:	4682      	mov	sl, r0
 8007698:	9b06      	ldr	r3, [sp, #24]
 800769a:	2b00      	cmp	r3, #0
 800769c:	dd05      	ble.n	80076aa <_dtoa_r+0x83a>
 800769e:	4631      	mov	r1, r6
 80076a0:	461a      	mov	r2, r3
 80076a2:	4620      	mov	r0, r4
 80076a4:	f000 fd30 	bl	8008108 <__lshift>
 80076a8:	4606      	mov	r6, r0
 80076aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d072      	beq.n	8007796 <_dtoa_r+0x926>
 80076b0:	4631      	mov	r1, r6
 80076b2:	4650      	mov	r0, sl
 80076b4:	f000 fd94 	bl	80081e0 <__mcmp>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	da6c      	bge.n	8007796 <_dtoa_r+0x926>
 80076bc:	2300      	movs	r3, #0
 80076be:	4651      	mov	r1, sl
 80076c0:	220a      	movs	r2, #10
 80076c2:	4620      	mov	r0, r4
 80076c4:	f000 fb28 	bl	8007d18 <__multadd>
 80076c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076ce:	4682      	mov	sl, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f000 81b0 	beq.w	8007a36 <_dtoa_r+0xbc6>
 80076d6:	2300      	movs	r3, #0
 80076d8:	4639      	mov	r1, r7
 80076da:	220a      	movs	r2, #10
 80076dc:	4620      	mov	r0, r4
 80076de:	f000 fb1b 	bl	8007d18 <__multadd>
 80076e2:	9b01      	ldr	r3, [sp, #4]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	4607      	mov	r7, r0
 80076e8:	f300 8096 	bgt.w	8007818 <_dtoa_r+0x9a8>
 80076ec:	9b07      	ldr	r3, [sp, #28]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	dc59      	bgt.n	80077a6 <_dtoa_r+0x936>
 80076f2:	e091      	b.n	8007818 <_dtoa_r+0x9a8>
 80076f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076fa:	e758      	b.n	80075ae <_dtoa_r+0x73e>
 80076fc:	9b04      	ldr	r3, [sp, #16]
 80076fe:	1e5e      	subs	r6, r3, #1
 8007700:	9b08      	ldr	r3, [sp, #32]
 8007702:	42b3      	cmp	r3, r6
 8007704:	bfbf      	itttt	lt
 8007706:	9b08      	ldrlt	r3, [sp, #32]
 8007708:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800770a:	9608      	strlt	r6, [sp, #32]
 800770c:	1af3      	sublt	r3, r6, r3
 800770e:	bfb4      	ite	lt
 8007710:	18d2      	addlt	r2, r2, r3
 8007712:	1b9e      	subge	r6, r3, r6
 8007714:	9b04      	ldr	r3, [sp, #16]
 8007716:	bfbc      	itt	lt
 8007718:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800771a:	2600      	movlt	r6, #0
 800771c:	2b00      	cmp	r3, #0
 800771e:	bfb7      	itett	lt
 8007720:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007724:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007728:	1a9d      	sublt	r5, r3, r2
 800772a:	2300      	movlt	r3, #0
 800772c:	e741      	b.n	80075b2 <_dtoa_r+0x742>
 800772e:	9e08      	ldr	r6, [sp, #32]
 8007730:	9d05      	ldr	r5, [sp, #20]
 8007732:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007734:	e748      	b.n	80075c8 <_dtoa_r+0x758>
 8007736:	9a08      	ldr	r2, [sp, #32]
 8007738:	e770      	b.n	800761c <_dtoa_r+0x7ac>
 800773a:	9b07      	ldr	r3, [sp, #28]
 800773c:	2b01      	cmp	r3, #1
 800773e:	dc19      	bgt.n	8007774 <_dtoa_r+0x904>
 8007740:	9b02      	ldr	r3, [sp, #8]
 8007742:	b9bb      	cbnz	r3, 8007774 <_dtoa_r+0x904>
 8007744:	9b03      	ldr	r3, [sp, #12]
 8007746:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800774a:	b99b      	cbnz	r3, 8007774 <_dtoa_r+0x904>
 800774c:	9b03      	ldr	r3, [sp, #12]
 800774e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007752:	0d1b      	lsrs	r3, r3, #20
 8007754:	051b      	lsls	r3, r3, #20
 8007756:	b183      	cbz	r3, 800777a <_dtoa_r+0x90a>
 8007758:	9b05      	ldr	r3, [sp, #20]
 800775a:	3301      	adds	r3, #1
 800775c:	9305      	str	r3, [sp, #20]
 800775e:	9b06      	ldr	r3, [sp, #24]
 8007760:	3301      	adds	r3, #1
 8007762:	9306      	str	r3, [sp, #24]
 8007764:	f04f 0801 	mov.w	r8, #1
 8007768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800776a:	2b00      	cmp	r3, #0
 800776c:	f47f af6f 	bne.w	800764e <_dtoa_r+0x7de>
 8007770:	2001      	movs	r0, #1
 8007772:	e774      	b.n	800765e <_dtoa_r+0x7ee>
 8007774:	f04f 0800 	mov.w	r8, #0
 8007778:	e7f6      	b.n	8007768 <_dtoa_r+0x8f8>
 800777a:	4698      	mov	r8, r3
 800777c:	e7f4      	b.n	8007768 <_dtoa_r+0x8f8>
 800777e:	d082      	beq.n	8007686 <_dtoa_r+0x816>
 8007780:	9a05      	ldr	r2, [sp, #20]
 8007782:	331c      	adds	r3, #28
 8007784:	441a      	add	r2, r3
 8007786:	9205      	str	r2, [sp, #20]
 8007788:	9a06      	ldr	r2, [sp, #24]
 800778a:	441a      	add	r2, r3
 800778c:	441d      	add	r5, r3
 800778e:	9206      	str	r2, [sp, #24]
 8007790:	e779      	b.n	8007686 <_dtoa_r+0x816>
 8007792:	4603      	mov	r3, r0
 8007794:	e7f4      	b.n	8007780 <_dtoa_r+0x910>
 8007796:	9b04      	ldr	r3, [sp, #16]
 8007798:	2b00      	cmp	r3, #0
 800779a:	dc37      	bgt.n	800780c <_dtoa_r+0x99c>
 800779c:	9b07      	ldr	r3, [sp, #28]
 800779e:	2b02      	cmp	r3, #2
 80077a0:	dd34      	ble.n	800780c <_dtoa_r+0x99c>
 80077a2:	9b04      	ldr	r3, [sp, #16]
 80077a4:	9301      	str	r3, [sp, #4]
 80077a6:	9b01      	ldr	r3, [sp, #4]
 80077a8:	b963      	cbnz	r3, 80077c4 <_dtoa_r+0x954>
 80077aa:	4631      	mov	r1, r6
 80077ac:	2205      	movs	r2, #5
 80077ae:	4620      	mov	r0, r4
 80077b0:	f000 fab2 	bl	8007d18 <__multadd>
 80077b4:	4601      	mov	r1, r0
 80077b6:	4606      	mov	r6, r0
 80077b8:	4650      	mov	r0, sl
 80077ba:	f000 fd11 	bl	80081e0 <__mcmp>
 80077be:	2800      	cmp	r0, #0
 80077c0:	f73f adbb 	bgt.w	800733a <_dtoa_r+0x4ca>
 80077c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077c6:	9d00      	ldr	r5, [sp, #0]
 80077c8:	ea6f 0b03 	mvn.w	fp, r3
 80077cc:	f04f 0800 	mov.w	r8, #0
 80077d0:	4631      	mov	r1, r6
 80077d2:	4620      	mov	r0, r4
 80077d4:	f000 fa7e 	bl	8007cd4 <_Bfree>
 80077d8:	2f00      	cmp	r7, #0
 80077da:	f43f aeab 	beq.w	8007534 <_dtoa_r+0x6c4>
 80077de:	f1b8 0f00 	cmp.w	r8, #0
 80077e2:	d005      	beq.n	80077f0 <_dtoa_r+0x980>
 80077e4:	45b8      	cmp	r8, r7
 80077e6:	d003      	beq.n	80077f0 <_dtoa_r+0x980>
 80077e8:	4641      	mov	r1, r8
 80077ea:	4620      	mov	r0, r4
 80077ec:	f000 fa72 	bl	8007cd4 <_Bfree>
 80077f0:	4639      	mov	r1, r7
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 fa6e 	bl	8007cd4 <_Bfree>
 80077f8:	e69c      	b.n	8007534 <_dtoa_r+0x6c4>
 80077fa:	2600      	movs	r6, #0
 80077fc:	4637      	mov	r7, r6
 80077fe:	e7e1      	b.n	80077c4 <_dtoa_r+0x954>
 8007800:	46bb      	mov	fp, r7
 8007802:	4637      	mov	r7, r6
 8007804:	e599      	b.n	800733a <_dtoa_r+0x4ca>
 8007806:	bf00      	nop
 8007808:	40240000 	.word	0x40240000
 800780c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780e:	2b00      	cmp	r3, #0
 8007810:	f000 80c8 	beq.w	80079a4 <_dtoa_r+0xb34>
 8007814:	9b04      	ldr	r3, [sp, #16]
 8007816:	9301      	str	r3, [sp, #4]
 8007818:	2d00      	cmp	r5, #0
 800781a:	dd05      	ble.n	8007828 <_dtoa_r+0x9b8>
 800781c:	4639      	mov	r1, r7
 800781e:	462a      	mov	r2, r5
 8007820:	4620      	mov	r0, r4
 8007822:	f000 fc71 	bl	8008108 <__lshift>
 8007826:	4607      	mov	r7, r0
 8007828:	f1b8 0f00 	cmp.w	r8, #0
 800782c:	d05b      	beq.n	80078e6 <_dtoa_r+0xa76>
 800782e:	6879      	ldr	r1, [r7, #4]
 8007830:	4620      	mov	r0, r4
 8007832:	f000 fa0f 	bl	8007c54 <_Balloc>
 8007836:	4605      	mov	r5, r0
 8007838:	b928      	cbnz	r0, 8007846 <_dtoa_r+0x9d6>
 800783a:	4b83      	ldr	r3, [pc, #524]	; (8007a48 <_dtoa_r+0xbd8>)
 800783c:	4602      	mov	r2, r0
 800783e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007842:	f7ff bb2e 	b.w	8006ea2 <_dtoa_r+0x32>
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	3202      	adds	r2, #2
 800784a:	0092      	lsls	r2, r2, #2
 800784c:	f107 010c 	add.w	r1, r7, #12
 8007850:	300c      	adds	r0, #12
 8007852:	f001 ff85 	bl	8009760 <memcpy>
 8007856:	2201      	movs	r2, #1
 8007858:	4629      	mov	r1, r5
 800785a:	4620      	mov	r0, r4
 800785c:	f000 fc54 	bl	8008108 <__lshift>
 8007860:	9b00      	ldr	r3, [sp, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	9304      	str	r3, [sp, #16]
 8007866:	e9dd 2300 	ldrd	r2, r3, [sp]
 800786a:	4413      	add	r3, r2
 800786c:	9308      	str	r3, [sp, #32]
 800786e:	9b02      	ldr	r3, [sp, #8]
 8007870:	f003 0301 	and.w	r3, r3, #1
 8007874:	46b8      	mov	r8, r7
 8007876:	9306      	str	r3, [sp, #24]
 8007878:	4607      	mov	r7, r0
 800787a:	9b04      	ldr	r3, [sp, #16]
 800787c:	4631      	mov	r1, r6
 800787e:	3b01      	subs	r3, #1
 8007880:	4650      	mov	r0, sl
 8007882:	9301      	str	r3, [sp, #4]
 8007884:	f7ff fa6a 	bl	8006d5c <quorem>
 8007888:	4641      	mov	r1, r8
 800788a:	9002      	str	r0, [sp, #8]
 800788c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007890:	4650      	mov	r0, sl
 8007892:	f000 fca5 	bl	80081e0 <__mcmp>
 8007896:	463a      	mov	r2, r7
 8007898:	9005      	str	r0, [sp, #20]
 800789a:	4631      	mov	r1, r6
 800789c:	4620      	mov	r0, r4
 800789e:	f000 fcbb 	bl	8008218 <__mdiff>
 80078a2:	68c2      	ldr	r2, [r0, #12]
 80078a4:	4605      	mov	r5, r0
 80078a6:	bb02      	cbnz	r2, 80078ea <_dtoa_r+0xa7a>
 80078a8:	4601      	mov	r1, r0
 80078aa:	4650      	mov	r0, sl
 80078ac:	f000 fc98 	bl	80081e0 <__mcmp>
 80078b0:	4602      	mov	r2, r0
 80078b2:	4629      	mov	r1, r5
 80078b4:	4620      	mov	r0, r4
 80078b6:	9209      	str	r2, [sp, #36]	; 0x24
 80078b8:	f000 fa0c 	bl	8007cd4 <_Bfree>
 80078bc:	9b07      	ldr	r3, [sp, #28]
 80078be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078c0:	9d04      	ldr	r5, [sp, #16]
 80078c2:	ea43 0102 	orr.w	r1, r3, r2
 80078c6:	9b06      	ldr	r3, [sp, #24]
 80078c8:	4319      	orrs	r1, r3
 80078ca:	d110      	bne.n	80078ee <_dtoa_r+0xa7e>
 80078cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80078d0:	d029      	beq.n	8007926 <_dtoa_r+0xab6>
 80078d2:	9b05      	ldr	r3, [sp, #20]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd02      	ble.n	80078de <_dtoa_r+0xa6e>
 80078d8:	9b02      	ldr	r3, [sp, #8]
 80078da:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80078de:	9b01      	ldr	r3, [sp, #4]
 80078e0:	f883 9000 	strb.w	r9, [r3]
 80078e4:	e774      	b.n	80077d0 <_dtoa_r+0x960>
 80078e6:	4638      	mov	r0, r7
 80078e8:	e7ba      	b.n	8007860 <_dtoa_r+0x9f0>
 80078ea:	2201      	movs	r2, #1
 80078ec:	e7e1      	b.n	80078b2 <_dtoa_r+0xa42>
 80078ee:	9b05      	ldr	r3, [sp, #20]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	db04      	blt.n	80078fe <_dtoa_r+0xa8e>
 80078f4:	9907      	ldr	r1, [sp, #28]
 80078f6:	430b      	orrs	r3, r1
 80078f8:	9906      	ldr	r1, [sp, #24]
 80078fa:	430b      	orrs	r3, r1
 80078fc:	d120      	bne.n	8007940 <_dtoa_r+0xad0>
 80078fe:	2a00      	cmp	r2, #0
 8007900:	dded      	ble.n	80078de <_dtoa_r+0xa6e>
 8007902:	4651      	mov	r1, sl
 8007904:	2201      	movs	r2, #1
 8007906:	4620      	mov	r0, r4
 8007908:	f000 fbfe 	bl	8008108 <__lshift>
 800790c:	4631      	mov	r1, r6
 800790e:	4682      	mov	sl, r0
 8007910:	f000 fc66 	bl	80081e0 <__mcmp>
 8007914:	2800      	cmp	r0, #0
 8007916:	dc03      	bgt.n	8007920 <_dtoa_r+0xab0>
 8007918:	d1e1      	bne.n	80078de <_dtoa_r+0xa6e>
 800791a:	f019 0f01 	tst.w	r9, #1
 800791e:	d0de      	beq.n	80078de <_dtoa_r+0xa6e>
 8007920:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007924:	d1d8      	bne.n	80078d8 <_dtoa_r+0xa68>
 8007926:	9a01      	ldr	r2, [sp, #4]
 8007928:	2339      	movs	r3, #57	; 0x39
 800792a:	7013      	strb	r3, [r2, #0]
 800792c:	462b      	mov	r3, r5
 800792e:	461d      	mov	r5, r3
 8007930:	3b01      	subs	r3, #1
 8007932:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007936:	2a39      	cmp	r2, #57	; 0x39
 8007938:	d06c      	beq.n	8007a14 <_dtoa_r+0xba4>
 800793a:	3201      	adds	r2, #1
 800793c:	701a      	strb	r2, [r3, #0]
 800793e:	e747      	b.n	80077d0 <_dtoa_r+0x960>
 8007940:	2a00      	cmp	r2, #0
 8007942:	dd07      	ble.n	8007954 <_dtoa_r+0xae4>
 8007944:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007948:	d0ed      	beq.n	8007926 <_dtoa_r+0xab6>
 800794a:	9a01      	ldr	r2, [sp, #4]
 800794c:	f109 0301 	add.w	r3, r9, #1
 8007950:	7013      	strb	r3, [r2, #0]
 8007952:	e73d      	b.n	80077d0 <_dtoa_r+0x960>
 8007954:	9b04      	ldr	r3, [sp, #16]
 8007956:	9a08      	ldr	r2, [sp, #32]
 8007958:	f803 9c01 	strb.w	r9, [r3, #-1]
 800795c:	4293      	cmp	r3, r2
 800795e:	d043      	beq.n	80079e8 <_dtoa_r+0xb78>
 8007960:	4651      	mov	r1, sl
 8007962:	2300      	movs	r3, #0
 8007964:	220a      	movs	r2, #10
 8007966:	4620      	mov	r0, r4
 8007968:	f000 f9d6 	bl	8007d18 <__multadd>
 800796c:	45b8      	cmp	r8, r7
 800796e:	4682      	mov	sl, r0
 8007970:	f04f 0300 	mov.w	r3, #0
 8007974:	f04f 020a 	mov.w	r2, #10
 8007978:	4641      	mov	r1, r8
 800797a:	4620      	mov	r0, r4
 800797c:	d107      	bne.n	800798e <_dtoa_r+0xb1e>
 800797e:	f000 f9cb 	bl	8007d18 <__multadd>
 8007982:	4680      	mov	r8, r0
 8007984:	4607      	mov	r7, r0
 8007986:	9b04      	ldr	r3, [sp, #16]
 8007988:	3301      	adds	r3, #1
 800798a:	9304      	str	r3, [sp, #16]
 800798c:	e775      	b.n	800787a <_dtoa_r+0xa0a>
 800798e:	f000 f9c3 	bl	8007d18 <__multadd>
 8007992:	4639      	mov	r1, r7
 8007994:	4680      	mov	r8, r0
 8007996:	2300      	movs	r3, #0
 8007998:	220a      	movs	r2, #10
 800799a:	4620      	mov	r0, r4
 800799c:	f000 f9bc 	bl	8007d18 <__multadd>
 80079a0:	4607      	mov	r7, r0
 80079a2:	e7f0      	b.n	8007986 <_dtoa_r+0xb16>
 80079a4:	9b04      	ldr	r3, [sp, #16]
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	9d00      	ldr	r5, [sp, #0]
 80079aa:	4631      	mov	r1, r6
 80079ac:	4650      	mov	r0, sl
 80079ae:	f7ff f9d5 	bl	8006d5c <quorem>
 80079b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079b6:	9b00      	ldr	r3, [sp, #0]
 80079b8:	f805 9b01 	strb.w	r9, [r5], #1
 80079bc:	1aea      	subs	r2, r5, r3
 80079be:	9b01      	ldr	r3, [sp, #4]
 80079c0:	4293      	cmp	r3, r2
 80079c2:	dd07      	ble.n	80079d4 <_dtoa_r+0xb64>
 80079c4:	4651      	mov	r1, sl
 80079c6:	2300      	movs	r3, #0
 80079c8:	220a      	movs	r2, #10
 80079ca:	4620      	mov	r0, r4
 80079cc:	f000 f9a4 	bl	8007d18 <__multadd>
 80079d0:	4682      	mov	sl, r0
 80079d2:	e7ea      	b.n	80079aa <_dtoa_r+0xb3a>
 80079d4:	9b01      	ldr	r3, [sp, #4]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	bfc8      	it	gt
 80079da:	461d      	movgt	r5, r3
 80079dc:	9b00      	ldr	r3, [sp, #0]
 80079de:	bfd8      	it	le
 80079e0:	2501      	movle	r5, #1
 80079e2:	441d      	add	r5, r3
 80079e4:	f04f 0800 	mov.w	r8, #0
 80079e8:	4651      	mov	r1, sl
 80079ea:	2201      	movs	r2, #1
 80079ec:	4620      	mov	r0, r4
 80079ee:	f000 fb8b 	bl	8008108 <__lshift>
 80079f2:	4631      	mov	r1, r6
 80079f4:	4682      	mov	sl, r0
 80079f6:	f000 fbf3 	bl	80081e0 <__mcmp>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	dc96      	bgt.n	800792c <_dtoa_r+0xabc>
 80079fe:	d102      	bne.n	8007a06 <_dtoa_r+0xb96>
 8007a00:	f019 0f01 	tst.w	r9, #1
 8007a04:	d192      	bne.n	800792c <_dtoa_r+0xabc>
 8007a06:	462b      	mov	r3, r5
 8007a08:	461d      	mov	r5, r3
 8007a0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a0e:	2a30      	cmp	r2, #48	; 0x30
 8007a10:	d0fa      	beq.n	8007a08 <_dtoa_r+0xb98>
 8007a12:	e6dd      	b.n	80077d0 <_dtoa_r+0x960>
 8007a14:	9a00      	ldr	r2, [sp, #0]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d189      	bne.n	800792e <_dtoa_r+0xabe>
 8007a1a:	f10b 0b01 	add.w	fp, fp, #1
 8007a1e:	2331      	movs	r3, #49	; 0x31
 8007a20:	e796      	b.n	8007950 <_dtoa_r+0xae0>
 8007a22:	4b0a      	ldr	r3, [pc, #40]	; (8007a4c <_dtoa_r+0xbdc>)
 8007a24:	f7ff ba99 	b.w	8006f5a <_dtoa_r+0xea>
 8007a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f47f aa6d 	bne.w	8006f0a <_dtoa_r+0x9a>
 8007a30:	4b07      	ldr	r3, [pc, #28]	; (8007a50 <_dtoa_r+0xbe0>)
 8007a32:	f7ff ba92 	b.w	8006f5a <_dtoa_r+0xea>
 8007a36:	9b01      	ldr	r3, [sp, #4]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	dcb5      	bgt.n	80079a8 <_dtoa_r+0xb38>
 8007a3c:	9b07      	ldr	r3, [sp, #28]
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	f73f aeb1 	bgt.w	80077a6 <_dtoa_r+0x936>
 8007a44:	e7b0      	b.n	80079a8 <_dtoa_r+0xb38>
 8007a46:	bf00      	nop
 8007a48:	0800a5e1 	.word	0x0800a5e1
 8007a4c:	0800a53c 	.word	0x0800a53c
 8007a50:	0800a565 	.word	0x0800a565

08007a54 <_free_r>:
 8007a54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a56:	2900      	cmp	r1, #0
 8007a58:	d044      	beq.n	8007ae4 <_free_r+0x90>
 8007a5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a5e:	9001      	str	r0, [sp, #4]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f1a1 0404 	sub.w	r4, r1, #4
 8007a66:	bfb8      	it	lt
 8007a68:	18e4      	addlt	r4, r4, r3
 8007a6a:	f000 f8e7 	bl	8007c3c <__malloc_lock>
 8007a6e:	4a1e      	ldr	r2, [pc, #120]	; (8007ae8 <_free_r+0x94>)
 8007a70:	9801      	ldr	r0, [sp, #4]
 8007a72:	6813      	ldr	r3, [r2, #0]
 8007a74:	b933      	cbnz	r3, 8007a84 <_free_r+0x30>
 8007a76:	6063      	str	r3, [r4, #4]
 8007a78:	6014      	str	r4, [r2, #0]
 8007a7a:	b003      	add	sp, #12
 8007a7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a80:	f000 b8e2 	b.w	8007c48 <__malloc_unlock>
 8007a84:	42a3      	cmp	r3, r4
 8007a86:	d908      	bls.n	8007a9a <_free_r+0x46>
 8007a88:	6825      	ldr	r5, [r4, #0]
 8007a8a:	1961      	adds	r1, r4, r5
 8007a8c:	428b      	cmp	r3, r1
 8007a8e:	bf01      	itttt	eq
 8007a90:	6819      	ldreq	r1, [r3, #0]
 8007a92:	685b      	ldreq	r3, [r3, #4]
 8007a94:	1949      	addeq	r1, r1, r5
 8007a96:	6021      	streq	r1, [r4, #0]
 8007a98:	e7ed      	b.n	8007a76 <_free_r+0x22>
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	b10b      	cbz	r3, 8007aa4 <_free_r+0x50>
 8007aa0:	42a3      	cmp	r3, r4
 8007aa2:	d9fa      	bls.n	8007a9a <_free_r+0x46>
 8007aa4:	6811      	ldr	r1, [r2, #0]
 8007aa6:	1855      	adds	r5, r2, r1
 8007aa8:	42a5      	cmp	r5, r4
 8007aaa:	d10b      	bne.n	8007ac4 <_free_r+0x70>
 8007aac:	6824      	ldr	r4, [r4, #0]
 8007aae:	4421      	add	r1, r4
 8007ab0:	1854      	adds	r4, r2, r1
 8007ab2:	42a3      	cmp	r3, r4
 8007ab4:	6011      	str	r1, [r2, #0]
 8007ab6:	d1e0      	bne.n	8007a7a <_free_r+0x26>
 8007ab8:	681c      	ldr	r4, [r3, #0]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	6053      	str	r3, [r2, #4]
 8007abe:	440c      	add	r4, r1
 8007ac0:	6014      	str	r4, [r2, #0]
 8007ac2:	e7da      	b.n	8007a7a <_free_r+0x26>
 8007ac4:	d902      	bls.n	8007acc <_free_r+0x78>
 8007ac6:	230c      	movs	r3, #12
 8007ac8:	6003      	str	r3, [r0, #0]
 8007aca:	e7d6      	b.n	8007a7a <_free_r+0x26>
 8007acc:	6825      	ldr	r5, [r4, #0]
 8007ace:	1961      	adds	r1, r4, r5
 8007ad0:	428b      	cmp	r3, r1
 8007ad2:	bf04      	itt	eq
 8007ad4:	6819      	ldreq	r1, [r3, #0]
 8007ad6:	685b      	ldreq	r3, [r3, #4]
 8007ad8:	6063      	str	r3, [r4, #4]
 8007ada:	bf04      	itt	eq
 8007adc:	1949      	addeq	r1, r1, r5
 8007ade:	6021      	streq	r1, [r4, #0]
 8007ae0:	6054      	str	r4, [r2, #4]
 8007ae2:	e7ca      	b.n	8007a7a <_free_r+0x26>
 8007ae4:	b003      	add	sp, #12
 8007ae6:	bd30      	pop	{r4, r5, pc}
 8007ae8:	200005f4 	.word	0x200005f4

08007aec <malloc>:
 8007aec:	4b02      	ldr	r3, [pc, #8]	; (8007af8 <malloc+0xc>)
 8007aee:	4601      	mov	r1, r0
 8007af0:	6818      	ldr	r0, [r3, #0]
 8007af2:	f000 b823 	b.w	8007b3c <_malloc_r>
 8007af6:	bf00      	nop
 8007af8:	20000078 	.word	0x20000078

08007afc <sbrk_aligned>:
 8007afc:	b570      	push	{r4, r5, r6, lr}
 8007afe:	4e0e      	ldr	r6, [pc, #56]	; (8007b38 <sbrk_aligned+0x3c>)
 8007b00:	460c      	mov	r4, r1
 8007b02:	6831      	ldr	r1, [r6, #0]
 8007b04:	4605      	mov	r5, r0
 8007b06:	b911      	cbnz	r1, 8007b0e <sbrk_aligned+0x12>
 8007b08:	f001 fe1a 	bl	8009740 <_sbrk_r>
 8007b0c:	6030      	str	r0, [r6, #0]
 8007b0e:	4621      	mov	r1, r4
 8007b10:	4628      	mov	r0, r5
 8007b12:	f001 fe15 	bl	8009740 <_sbrk_r>
 8007b16:	1c43      	adds	r3, r0, #1
 8007b18:	d00a      	beq.n	8007b30 <sbrk_aligned+0x34>
 8007b1a:	1cc4      	adds	r4, r0, #3
 8007b1c:	f024 0403 	bic.w	r4, r4, #3
 8007b20:	42a0      	cmp	r0, r4
 8007b22:	d007      	beq.n	8007b34 <sbrk_aligned+0x38>
 8007b24:	1a21      	subs	r1, r4, r0
 8007b26:	4628      	mov	r0, r5
 8007b28:	f001 fe0a 	bl	8009740 <_sbrk_r>
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	d101      	bne.n	8007b34 <sbrk_aligned+0x38>
 8007b30:	f04f 34ff 	mov.w	r4, #4294967295
 8007b34:	4620      	mov	r0, r4
 8007b36:	bd70      	pop	{r4, r5, r6, pc}
 8007b38:	200005f8 	.word	0x200005f8

08007b3c <_malloc_r>:
 8007b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b40:	1ccd      	adds	r5, r1, #3
 8007b42:	f025 0503 	bic.w	r5, r5, #3
 8007b46:	3508      	adds	r5, #8
 8007b48:	2d0c      	cmp	r5, #12
 8007b4a:	bf38      	it	cc
 8007b4c:	250c      	movcc	r5, #12
 8007b4e:	2d00      	cmp	r5, #0
 8007b50:	4607      	mov	r7, r0
 8007b52:	db01      	blt.n	8007b58 <_malloc_r+0x1c>
 8007b54:	42a9      	cmp	r1, r5
 8007b56:	d905      	bls.n	8007b64 <_malloc_r+0x28>
 8007b58:	230c      	movs	r3, #12
 8007b5a:	603b      	str	r3, [r7, #0]
 8007b5c:	2600      	movs	r6, #0
 8007b5e:	4630      	mov	r0, r6
 8007b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c38 <_malloc_r+0xfc>
 8007b68:	f000 f868 	bl	8007c3c <__malloc_lock>
 8007b6c:	f8d8 3000 	ldr.w	r3, [r8]
 8007b70:	461c      	mov	r4, r3
 8007b72:	bb5c      	cbnz	r4, 8007bcc <_malloc_r+0x90>
 8007b74:	4629      	mov	r1, r5
 8007b76:	4638      	mov	r0, r7
 8007b78:	f7ff ffc0 	bl	8007afc <sbrk_aligned>
 8007b7c:	1c43      	adds	r3, r0, #1
 8007b7e:	4604      	mov	r4, r0
 8007b80:	d155      	bne.n	8007c2e <_malloc_r+0xf2>
 8007b82:	f8d8 4000 	ldr.w	r4, [r8]
 8007b86:	4626      	mov	r6, r4
 8007b88:	2e00      	cmp	r6, #0
 8007b8a:	d145      	bne.n	8007c18 <_malloc_r+0xdc>
 8007b8c:	2c00      	cmp	r4, #0
 8007b8e:	d048      	beq.n	8007c22 <_malloc_r+0xe6>
 8007b90:	6823      	ldr	r3, [r4, #0]
 8007b92:	4631      	mov	r1, r6
 8007b94:	4638      	mov	r0, r7
 8007b96:	eb04 0903 	add.w	r9, r4, r3
 8007b9a:	f001 fdd1 	bl	8009740 <_sbrk_r>
 8007b9e:	4581      	cmp	r9, r0
 8007ba0:	d13f      	bne.n	8007c22 <_malloc_r+0xe6>
 8007ba2:	6821      	ldr	r1, [r4, #0]
 8007ba4:	1a6d      	subs	r5, r5, r1
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	4638      	mov	r0, r7
 8007baa:	f7ff ffa7 	bl	8007afc <sbrk_aligned>
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d037      	beq.n	8007c22 <_malloc_r+0xe6>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	442b      	add	r3, r5
 8007bb6:	6023      	str	r3, [r4, #0]
 8007bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d038      	beq.n	8007c32 <_malloc_r+0xf6>
 8007bc0:	685a      	ldr	r2, [r3, #4]
 8007bc2:	42a2      	cmp	r2, r4
 8007bc4:	d12b      	bne.n	8007c1e <_malloc_r+0xe2>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	605a      	str	r2, [r3, #4]
 8007bca:	e00f      	b.n	8007bec <_malloc_r+0xb0>
 8007bcc:	6822      	ldr	r2, [r4, #0]
 8007bce:	1b52      	subs	r2, r2, r5
 8007bd0:	d41f      	bmi.n	8007c12 <_malloc_r+0xd6>
 8007bd2:	2a0b      	cmp	r2, #11
 8007bd4:	d917      	bls.n	8007c06 <_malloc_r+0xca>
 8007bd6:	1961      	adds	r1, r4, r5
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	6025      	str	r5, [r4, #0]
 8007bdc:	bf18      	it	ne
 8007bde:	6059      	strne	r1, [r3, #4]
 8007be0:	6863      	ldr	r3, [r4, #4]
 8007be2:	bf08      	it	eq
 8007be4:	f8c8 1000 	streq.w	r1, [r8]
 8007be8:	5162      	str	r2, [r4, r5]
 8007bea:	604b      	str	r3, [r1, #4]
 8007bec:	4638      	mov	r0, r7
 8007bee:	f104 060b 	add.w	r6, r4, #11
 8007bf2:	f000 f829 	bl	8007c48 <__malloc_unlock>
 8007bf6:	f026 0607 	bic.w	r6, r6, #7
 8007bfa:	1d23      	adds	r3, r4, #4
 8007bfc:	1af2      	subs	r2, r6, r3
 8007bfe:	d0ae      	beq.n	8007b5e <_malloc_r+0x22>
 8007c00:	1b9b      	subs	r3, r3, r6
 8007c02:	50a3      	str	r3, [r4, r2]
 8007c04:	e7ab      	b.n	8007b5e <_malloc_r+0x22>
 8007c06:	42a3      	cmp	r3, r4
 8007c08:	6862      	ldr	r2, [r4, #4]
 8007c0a:	d1dd      	bne.n	8007bc8 <_malloc_r+0x8c>
 8007c0c:	f8c8 2000 	str.w	r2, [r8]
 8007c10:	e7ec      	b.n	8007bec <_malloc_r+0xb0>
 8007c12:	4623      	mov	r3, r4
 8007c14:	6864      	ldr	r4, [r4, #4]
 8007c16:	e7ac      	b.n	8007b72 <_malloc_r+0x36>
 8007c18:	4634      	mov	r4, r6
 8007c1a:	6876      	ldr	r6, [r6, #4]
 8007c1c:	e7b4      	b.n	8007b88 <_malloc_r+0x4c>
 8007c1e:	4613      	mov	r3, r2
 8007c20:	e7cc      	b.n	8007bbc <_malloc_r+0x80>
 8007c22:	230c      	movs	r3, #12
 8007c24:	603b      	str	r3, [r7, #0]
 8007c26:	4638      	mov	r0, r7
 8007c28:	f000 f80e 	bl	8007c48 <__malloc_unlock>
 8007c2c:	e797      	b.n	8007b5e <_malloc_r+0x22>
 8007c2e:	6025      	str	r5, [r4, #0]
 8007c30:	e7dc      	b.n	8007bec <_malloc_r+0xb0>
 8007c32:	605b      	str	r3, [r3, #4]
 8007c34:	deff      	udf	#255	; 0xff
 8007c36:	bf00      	nop
 8007c38:	200005f4 	.word	0x200005f4

08007c3c <__malloc_lock>:
 8007c3c:	4801      	ldr	r0, [pc, #4]	; (8007c44 <__malloc_lock+0x8>)
 8007c3e:	f7ff b884 	b.w	8006d4a <__retarget_lock_acquire_recursive>
 8007c42:	bf00      	nop
 8007c44:	200005f0 	.word	0x200005f0

08007c48 <__malloc_unlock>:
 8007c48:	4801      	ldr	r0, [pc, #4]	; (8007c50 <__malloc_unlock+0x8>)
 8007c4a:	f7ff b87f 	b.w	8006d4c <__retarget_lock_release_recursive>
 8007c4e:	bf00      	nop
 8007c50:	200005f0 	.word	0x200005f0

08007c54 <_Balloc>:
 8007c54:	b570      	push	{r4, r5, r6, lr}
 8007c56:	69c6      	ldr	r6, [r0, #28]
 8007c58:	4604      	mov	r4, r0
 8007c5a:	460d      	mov	r5, r1
 8007c5c:	b976      	cbnz	r6, 8007c7c <_Balloc+0x28>
 8007c5e:	2010      	movs	r0, #16
 8007c60:	f7ff ff44 	bl	8007aec <malloc>
 8007c64:	4602      	mov	r2, r0
 8007c66:	61e0      	str	r0, [r4, #28]
 8007c68:	b920      	cbnz	r0, 8007c74 <_Balloc+0x20>
 8007c6a:	4b18      	ldr	r3, [pc, #96]	; (8007ccc <_Balloc+0x78>)
 8007c6c:	4818      	ldr	r0, [pc, #96]	; (8007cd0 <_Balloc+0x7c>)
 8007c6e:	216b      	movs	r1, #107	; 0x6b
 8007c70:	f001 fd8e 	bl	8009790 <__assert_func>
 8007c74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c78:	6006      	str	r6, [r0, #0]
 8007c7a:	60c6      	str	r6, [r0, #12]
 8007c7c:	69e6      	ldr	r6, [r4, #28]
 8007c7e:	68f3      	ldr	r3, [r6, #12]
 8007c80:	b183      	cbz	r3, 8007ca4 <_Balloc+0x50>
 8007c82:	69e3      	ldr	r3, [r4, #28]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c8a:	b9b8      	cbnz	r0, 8007cbc <_Balloc+0x68>
 8007c8c:	2101      	movs	r1, #1
 8007c8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007c92:	1d72      	adds	r2, r6, #5
 8007c94:	0092      	lsls	r2, r2, #2
 8007c96:	4620      	mov	r0, r4
 8007c98:	f001 fd98 	bl	80097cc <_calloc_r>
 8007c9c:	b160      	cbz	r0, 8007cb8 <_Balloc+0x64>
 8007c9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ca2:	e00e      	b.n	8007cc2 <_Balloc+0x6e>
 8007ca4:	2221      	movs	r2, #33	; 0x21
 8007ca6:	2104      	movs	r1, #4
 8007ca8:	4620      	mov	r0, r4
 8007caa:	f001 fd8f 	bl	80097cc <_calloc_r>
 8007cae:	69e3      	ldr	r3, [r4, #28]
 8007cb0:	60f0      	str	r0, [r6, #12]
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d1e4      	bne.n	8007c82 <_Balloc+0x2e>
 8007cb8:	2000      	movs	r0, #0
 8007cba:	bd70      	pop	{r4, r5, r6, pc}
 8007cbc:	6802      	ldr	r2, [r0, #0]
 8007cbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cc8:	e7f7      	b.n	8007cba <_Balloc+0x66>
 8007cca:	bf00      	nop
 8007ccc:	0800a572 	.word	0x0800a572
 8007cd0:	0800a5f2 	.word	0x0800a5f2

08007cd4 <_Bfree>:
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	69c6      	ldr	r6, [r0, #28]
 8007cd8:	4605      	mov	r5, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	b976      	cbnz	r6, 8007cfc <_Bfree+0x28>
 8007cde:	2010      	movs	r0, #16
 8007ce0:	f7ff ff04 	bl	8007aec <malloc>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	61e8      	str	r0, [r5, #28]
 8007ce8:	b920      	cbnz	r0, 8007cf4 <_Bfree+0x20>
 8007cea:	4b09      	ldr	r3, [pc, #36]	; (8007d10 <_Bfree+0x3c>)
 8007cec:	4809      	ldr	r0, [pc, #36]	; (8007d14 <_Bfree+0x40>)
 8007cee:	218f      	movs	r1, #143	; 0x8f
 8007cf0:	f001 fd4e 	bl	8009790 <__assert_func>
 8007cf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cf8:	6006      	str	r6, [r0, #0]
 8007cfa:	60c6      	str	r6, [r0, #12]
 8007cfc:	b13c      	cbz	r4, 8007d0e <_Bfree+0x3a>
 8007cfe:	69eb      	ldr	r3, [r5, #28]
 8007d00:	6862      	ldr	r2, [r4, #4]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d08:	6021      	str	r1, [r4, #0]
 8007d0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}
 8007d10:	0800a572 	.word	0x0800a572
 8007d14:	0800a5f2 	.word	0x0800a5f2

08007d18 <__multadd>:
 8007d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d1c:	690d      	ldr	r5, [r1, #16]
 8007d1e:	4607      	mov	r7, r0
 8007d20:	460c      	mov	r4, r1
 8007d22:	461e      	mov	r6, r3
 8007d24:	f101 0c14 	add.w	ip, r1, #20
 8007d28:	2000      	movs	r0, #0
 8007d2a:	f8dc 3000 	ldr.w	r3, [ip]
 8007d2e:	b299      	uxth	r1, r3
 8007d30:	fb02 6101 	mla	r1, r2, r1, r6
 8007d34:	0c1e      	lsrs	r6, r3, #16
 8007d36:	0c0b      	lsrs	r3, r1, #16
 8007d38:	fb02 3306 	mla	r3, r2, r6, r3
 8007d3c:	b289      	uxth	r1, r1
 8007d3e:	3001      	adds	r0, #1
 8007d40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d44:	4285      	cmp	r5, r0
 8007d46:	f84c 1b04 	str.w	r1, [ip], #4
 8007d4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d4e:	dcec      	bgt.n	8007d2a <__multadd+0x12>
 8007d50:	b30e      	cbz	r6, 8007d96 <__multadd+0x7e>
 8007d52:	68a3      	ldr	r3, [r4, #8]
 8007d54:	42ab      	cmp	r3, r5
 8007d56:	dc19      	bgt.n	8007d8c <__multadd+0x74>
 8007d58:	6861      	ldr	r1, [r4, #4]
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	3101      	adds	r1, #1
 8007d5e:	f7ff ff79 	bl	8007c54 <_Balloc>
 8007d62:	4680      	mov	r8, r0
 8007d64:	b928      	cbnz	r0, 8007d72 <__multadd+0x5a>
 8007d66:	4602      	mov	r2, r0
 8007d68:	4b0c      	ldr	r3, [pc, #48]	; (8007d9c <__multadd+0x84>)
 8007d6a:	480d      	ldr	r0, [pc, #52]	; (8007da0 <__multadd+0x88>)
 8007d6c:	21ba      	movs	r1, #186	; 0xba
 8007d6e:	f001 fd0f 	bl	8009790 <__assert_func>
 8007d72:	6922      	ldr	r2, [r4, #16]
 8007d74:	3202      	adds	r2, #2
 8007d76:	f104 010c 	add.w	r1, r4, #12
 8007d7a:	0092      	lsls	r2, r2, #2
 8007d7c:	300c      	adds	r0, #12
 8007d7e:	f001 fcef 	bl	8009760 <memcpy>
 8007d82:	4621      	mov	r1, r4
 8007d84:	4638      	mov	r0, r7
 8007d86:	f7ff ffa5 	bl	8007cd4 <_Bfree>
 8007d8a:	4644      	mov	r4, r8
 8007d8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d90:	3501      	adds	r5, #1
 8007d92:	615e      	str	r6, [r3, #20]
 8007d94:	6125      	str	r5, [r4, #16]
 8007d96:	4620      	mov	r0, r4
 8007d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d9c:	0800a5e1 	.word	0x0800a5e1
 8007da0:	0800a5f2 	.word	0x0800a5f2

08007da4 <__s2b>:
 8007da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007da8:	460c      	mov	r4, r1
 8007daa:	4615      	mov	r5, r2
 8007dac:	461f      	mov	r7, r3
 8007dae:	2209      	movs	r2, #9
 8007db0:	3308      	adds	r3, #8
 8007db2:	4606      	mov	r6, r0
 8007db4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007db8:	2100      	movs	r1, #0
 8007dba:	2201      	movs	r2, #1
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	db09      	blt.n	8007dd4 <__s2b+0x30>
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	f7ff ff47 	bl	8007c54 <_Balloc>
 8007dc6:	b940      	cbnz	r0, 8007dda <__s2b+0x36>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	4b19      	ldr	r3, [pc, #100]	; (8007e30 <__s2b+0x8c>)
 8007dcc:	4819      	ldr	r0, [pc, #100]	; (8007e34 <__s2b+0x90>)
 8007dce:	21d3      	movs	r1, #211	; 0xd3
 8007dd0:	f001 fcde 	bl	8009790 <__assert_func>
 8007dd4:	0052      	lsls	r2, r2, #1
 8007dd6:	3101      	adds	r1, #1
 8007dd8:	e7f0      	b.n	8007dbc <__s2b+0x18>
 8007dda:	9b08      	ldr	r3, [sp, #32]
 8007ddc:	6143      	str	r3, [r0, #20]
 8007dde:	2d09      	cmp	r5, #9
 8007de0:	f04f 0301 	mov.w	r3, #1
 8007de4:	6103      	str	r3, [r0, #16]
 8007de6:	dd16      	ble.n	8007e16 <__s2b+0x72>
 8007de8:	f104 0909 	add.w	r9, r4, #9
 8007dec:	46c8      	mov	r8, r9
 8007dee:	442c      	add	r4, r5
 8007df0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007df4:	4601      	mov	r1, r0
 8007df6:	3b30      	subs	r3, #48	; 0x30
 8007df8:	220a      	movs	r2, #10
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	f7ff ff8c 	bl	8007d18 <__multadd>
 8007e00:	45a0      	cmp	r8, r4
 8007e02:	d1f5      	bne.n	8007df0 <__s2b+0x4c>
 8007e04:	f1a5 0408 	sub.w	r4, r5, #8
 8007e08:	444c      	add	r4, r9
 8007e0a:	1b2d      	subs	r5, r5, r4
 8007e0c:	1963      	adds	r3, r4, r5
 8007e0e:	42bb      	cmp	r3, r7
 8007e10:	db04      	blt.n	8007e1c <__s2b+0x78>
 8007e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e16:	340a      	adds	r4, #10
 8007e18:	2509      	movs	r5, #9
 8007e1a:	e7f6      	b.n	8007e0a <__s2b+0x66>
 8007e1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e20:	4601      	mov	r1, r0
 8007e22:	3b30      	subs	r3, #48	; 0x30
 8007e24:	220a      	movs	r2, #10
 8007e26:	4630      	mov	r0, r6
 8007e28:	f7ff ff76 	bl	8007d18 <__multadd>
 8007e2c:	e7ee      	b.n	8007e0c <__s2b+0x68>
 8007e2e:	bf00      	nop
 8007e30:	0800a5e1 	.word	0x0800a5e1
 8007e34:	0800a5f2 	.word	0x0800a5f2

08007e38 <__hi0bits>:
 8007e38:	0c03      	lsrs	r3, r0, #16
 8007e3a:	041b      	lsls	r3, r3, #16
 8007e3c:	b9d3      	cbnz	r3, 8007e74 <__hi0bits+0x3c>
 8007e3e:	0400      	lsls	r0, r0, #16
 8007e40:	2310      	movs	r3, #16
 8007e42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e46:	bf04      	itt	eq
 8007e48:	0200      	lsleq	r0, r0, #8
 8007e4a:	3308      	addeq	r3, #8
 8007e4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e50:	bf04      	itt	eq
 8007e52:	0100      	lsleq	r0, r0, #4
 8007e54:	3304      	addeq	r3, #4
 8007e56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e5a:	bf04      	itt	eq
 8007e5c:	0080      	lsleq	r0, r0, #2
 8007e5e:	3302      	addeq	r3, #2
 8007e60:	2800      	cmp	r0, #0
 8007e62:	db05      	blt.n	8007e70 <__hi0bits+0x38>
 8007e64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e68:	f103 0301 	add.w	r3, r3, #1
 8007e6c:	bf08      	it	eq
 8007e6e:	2320      	moveq	r3, #32
 8007e70:	4618      	mov	r0, r3
 8007e72:	4770      	bx	lr
 8007e74:	2300      	movs	r3, #0
 8007e76:	e7e4      	b.n	8007e42 <__hi0bits+0xa>

08007e78 <__lo0bits>:
 8007e78:	6803      	ldr	r3, [r0, #0]
 8007e7a:	f013 0207 	ands.w	r2, r3, #7
 8007e7e:	d00c      	beq.n	8007e9a <__lo0bits+0x22>
 8007e80:	07d9      	lsls	r1, r3, #31
 8007e82:	d422      	bmi.n	8007eca <__lo0bits+0x52>
 8007e84:	079a      	lsls	r2, r3, #30
 8007e86:	bf49      	itett	mi
 8007e88:	085b      	lsrmi	r3, r3, #1
 8007e8a:	089b      	lsrpl	r3, r3, #2
 8007e8c:	6003      	strmi	r3, [r0, #0]
 8007e8e:	2201      	movmi	r2, #1
 8007e90:	bf5c      	itt	pl
 8007e92:	6003      	strpl	r3, [r0, #0]
 8007e94:	2202      	movpl	r2, #2
 8007e96:	4610      	mov	r0, r2
 8007e98:	4770      	bx	lr
 8007e9a:	b299      	uxth	r1, r3
 8007e9c:	b909      	cbnz	r1, 8007ea2 <__lo0bits+0x2a>
 8007e9e:	0c1b      	lsrs	r3, r3, #16
 8007ea0:	2210      	movs	r2, #16
 8007ea2:	b2d9      	uxtb	r1, r3
 8007ea4:	b909      	cbnz	r1, 8007eaa <__lo0bits+0x32>
 8007ea6:	3208      	adds	r2, #8
 8007ea8:	0a1b      	lsrs	r3, r3, #8
 8007eaa:	0719      	lsls	r1, r3, #28
 8007eac:	bf04      	itt	eq
 8007eae:	091b      	lsreq	r3, r3, #4
 8007eb0:	3204      	addeq	r2, #4
 8007eb2:	0799      	lsls	r1, r3, #30
 8007eb4:	bf04      	itt	eq
 8007eb6:	089b      	lsreq	r3, r3, #2
 8007eb8:	3202      	addeq	r2, #2
 8007eba:	07d9      	lsls	r1, r3, #31
 8007ebc:	d403      	bmi.n	8007ec6 <__lo0bits+0x4e>
 8007ebe:	085b      	lsrs	r3, r3, #1
 8007ec0:	f102 0201 	add.w	r2, r2, #1
 8007ec4:	d003      	beq.n	8007ece <__lo0bits+0x56>
 8007ec6:	6003      	str	r3, [r0, #0]
 8007ec8:	e7e5      	b.n	8007e96 <__lo0bits+0x1e>
 8007eca:	2200      	movs	r2, #0
 8007ecc:	e7e3      	b.n	8007e96 <__lo0bits+0x1e>
 8007ece:	2220      	movs	r2, #32
 8007ed0:	e7e1      	b.n	8007e96 <__lo0bits+0x1e>
	...

08007ed4 <__i2b>:
 8007ed4:	b510      	push	{r4, lr}
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	2101      	movs	r1, #1
 8007eda:	f7ff febb 	bl	8007c54 <_Balloc>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	b928      	cbnz	r0, 8007eee <__i2b+0x1a>
 8007ee2:	4b05      	ldr	r3, [pc, #20]	; (8007ef8 <__i2b+0x24>)
 8007ee4:	4805      	ldr	r0, [pc, #20]	; (8007efc <__i2b+0x28>)
 8007ee6:	f240 1145 	movw	r1, #325	; 0x145
 8007eea:	f001 fc51 	bl	8009790 <__assert_func>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	6144      	str	r4, [r0, #20]
 8007ef2:	6103      	str	r3, [r0, #16]
 8007ef4:	bd10      	pop	{r4, pc}
 8007ef6:	bf00      	nop
 8007ef8:	0800a5e1 	.word	0x0800a5e1
 8007efc:	0800a5f2 	.word	0x0800a5f2

08007f00 <__multiply>:
 8007f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f04:	4691      	mov	r9, r2
 8007f06:	690a      	ldr	r2, [r1, #16]
 8007f08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	bfb8      	it	lt
 8007f10:	460b      	movlt	r3, r1
 8007f12:	460c      	mov	r4, r1
 8007f14:	bfbc      	itt	lt
 8007f16:	464c      	movlt	r4, r9
 8007f18:	4699      	movlt	r9, r3
 8007f1a:	6927      	ldr	r7, [r4, #16]
 8007f1c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f20:	68a3      	ldr	r3, [r4, #8]
 8007f22:	6861      	ldr	r1, [r4, #4]
 8007f24:	eb07 060a 	add.w	r6, r7, sl
 8007f28:	42b3      	cmp	r3, r6
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	bfb8      	it	lt
 8007f2e:	3101      	addlt	r1, #1
 8007f30:	f7ff fe90 	bl	8007c54 <_Balloc>
 8007f34:	b930      	cbnz	r0, 8007f44 <__multiply+0x44>
 8007f36:	4602      	mov	r2, r0
 8007f38:	4b44      	ldr	r3, [pc, #272]	; (800804c <__multiply+0x14c>)
 8007f3a:	4845      	ldr	r0, [pc, #276]	; (8008050 <__multiply+0x150>)
 8007f3c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f40:	f001 fc26 	bl	8009790 <__assert_func>
 8007f44:	f100 0514 	add.w	r5, r0, #20
 8007f48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f4c:	462b      	mov	r3, r5
 8007f4e:	2200      	movs	r2, #0
 8007f50:	4543      	cmp	r3, r8
 8007f52:	d321      	bcc.n	8007f98 <__multiply+0x98>
 8007f54:	f104 0314 	add.w	r3, r4, #20
 8007f58:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f5c:	f109 0314 	add.w	r3, r9, #20
 8007f60:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f64:	9202      	str	r2, [sp, #8]
 8007f66:	1b3a      	subs	r2, r7, r4
 8007f68:	3a15      	subs	r2, #21
 8007f6a:	f022 0203 	bic.w	r2, r2, #3
 8007f6e:	3204      	adds	r2, #4
 8007f70:	f104 0115 	add.w	r1, r4, #21
 8007f74:	428f      	cmp	r7, r1
 8007f76:	bf38      	it	cc
 8007f78:	2204      	movcc	r2, #4
 8007f7a:	9201      	str	r2, [sp, #4]
 8007f7c:	9a02      	ldr	r2, [sp, #8]
 8007f7e:	9303      	str	r3, [sp, #12]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d80c      	bhi.n	8007f9e <__multiply+0x9e>
 8007f84:	2e00      	cmp	r6, #0
 8007f86:	dd03      	ble.n	8007f90 <__multiply+0x90>
 8007f88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d05b      	beq.n	8008048 <__multiply+0x148>
 8007f90:	6106      	str	r6, [r0, #16]
 8007f92:	b005      	add	sp, #20
 8007f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f98:	f843 2b04 	str.w	r2, [r3], #4
 8007f9c:	e7d8      	b.n	8007f50 <__multiply+0x50>
 8007f9e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007fa2:	f1ba 0f00 	cmp.w	sl, #0
 8007fa6:	d024      	beq.n	8007ff2 <__multiply+0xf2>
 8007fa8:	f104 0e14 	add.w	lr, r4, #20
 8007fac:	46a9      	mov	r9, r5
 8007fae:	f04f 0c00 	mov.w	ip, #0
 8007fb2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007fb6:	f8d9 1000 	ldr.w	r1, [r9]
 8007fba:	fa1f fb82 	uxth.w	fp, r2
 8007fbe:	b289      	uxth	r1, r1
 8007fc0:	fb0a 110b 	mla	r1, sl, fp, r1
 8007fc4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007fc8:	f8d9 2000 	ldr.w	r2, [r9]
 8007fcc:	4461      	add	r1, ip
 8007fce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fd2:	fb0a c20b 	mla	r2, sl, fp, ip
 8007fd6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007fda:	b289      	uxth	r1, r1
 8007fdc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fe0:	4577      	cmp	r7, lr
 8007fe2:	f849 1b04 	str.w	r1, [r9], #4
 8007fe6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fea:	d8e2      	bhi.n	8007fb2 <__multiply+0xb2>
 8007fec:	9a01      	ldr	r2, [sp, #4]
 8007fee:	f845 c002 	str.w	ip, [r5, r2]
 8007ff2:	9a03      	ldr	r2, [sp, #12]
 8007ff4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ff8:	3304      	adds	r3, #4
 8007ffa:	f1b9 0f00 	cmp.w	r9, #0
 8007ffe:	d021      	beq.n	8008044 <__multiply+0x144>
 8008000:	6829      	ldr	r1, [r5, #0]
 8008002:	f104 0c14 	add.w	ip, r4, #20
 8008006:	46ae      	mov	lr, r5
 8008008:	f04f 0a00 	mov.w	sl, #0
 800800c:	f8bc b000 	ldrh.w	fp, [ip]
 8008010:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008014:	fb09 220b 	mla	r2, r9, fp, r2
 8008018:	4452      	add	r2, sl
 800801a:	b289      	uxth	r1, r1
 800801c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008020:	f84e 1b04 	str.w	r1, [lr], #4
 8008024:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008028:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800802c:	f8be 1000 	ldrh.w	r1, [lr]
 8008030:	fb09 110a 	mla	r1, r9, sl, r1
 8008034:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008038:	4567      	cmp	r7, ip
 800803a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800803e:	d8e5      	bhi.n	800800c <__multiply+0x10c>
 8008040:	9a01      	ldr	r2, [sp, #4]
 8008042:	50a9      	str	r1, [r5, r2]
 8008044:	3504      	adds	r5, #4
 8008046:	e799      	b.n	8007f7c <__multiply+0x7c>
 8008048:	3e01      	subs	r6, #1
 800804a:	e79b      	b.n	8007f84 <__multiply+0x84>
 800804c:	0800a5e1 	.word	0x0800a5e1
 8008050:	0800a5f2 	.word	0x0800a5f2

08008054 <__pow5mult>:
 8008054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008058:	4615      	mov	r5, r2
 800805a:	f012 0203 	ands.w	r2, r2, #3
 800805e:	4606      	mov	r6, r0
 8008060:	460f      	mov	r7, r1
 8008062:	d007      	beq.n	8008074 <__pow5mult+0x20>
 8008064:	4c25      	ldr	r4, [pc, #148]	; (80080fc <__pow5mult+0xa8>)
 8008066:	3a01      	subs	r2, #1
 8008068:	2300      	movs	r3, #0
 800806a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800806e:	f7ff fe53 	bl	8007d18 <__multadd>
 8008072:	4607      	mov	r7, r0
 8008074:	10ad      	asrs	r5, r5, #2
 8008076:	d03d      	beq.n	80080f4 <__pow5mult+0xa0>
 8008078:	69f4      	ldr	r4, [r6, #28]
 800807a:	b97c      	cbnz	r4, 800809c <__pow5mult+0x48>
 800807c:	2010      	movs	r0, #16
 800807e:	f7ff fd35 	bl	8007aec <malloc>
 8008082:	4602      	mov	r2, r0
 8008084:	61f0      	str	r0, [r6, #28]
 8008086:	b928      	cbnz	r0, 8008094 <__pow5mult+0x40>
 8008088:	4b1d      	ldr	r3, [pc, #116]	; (8008100 <__pow5mult+0xac>)
 800808a:	481e      	ldr	r0, [pc, #120]	; (8008104 <__pow5mult+0xb0>)
 800808c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008090:	f001 fb7e 	bl	8009790 <__assert_func>
 8008094:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008098:	6004      	str	r4, [r0, #0]
 800809a:	60c4      	str	r4, [r0, #12]
 800809c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80080a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080a4:	b94c      	cbnz	r4, 80080ba <__pow5mult+0x66>
 80080a6:	f240 2171 	movw	r1, #625	; 0x271
 80080aa:	4630      	mov	r0, r6
 80080ac:	f7ff ff12 	bl	8007ed4 <__i2b>
 80080b0:	2300      	movs	r3, #0
 80080b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80080b6:	4604      	mov	r4, r0
 80080b8:	6003      	str	r3, [r0, #0]
 80080ba:	f04f 0900 	mov.w	r9, #0
 80080be:	07eb      	lsls	r3, r5, #31
 80080c0:	d50a      	bpl.n	80080d8 <__pow5mult+0x84>
 80080c2:	4639      	mov	r1, r7
 80080c4:	4622      	mov	r2, r4
 80080c6:	4630      	mov	r0, r6
 80080c8:	f7ff ff1a 	bl	8007f00 <__multiply>
 80080cc:	4639      	mov	r1, r7
 80080ce:	4680      	mov	r8, r0
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff fdff 	bl	8007cd4 <_Bfree>
 80080d6:	4647      	mov	r7, r8
 80080d8:	106d      	asrs	r5, r5, #1
 80080da:	d00b      	beq.n	80080f4 <__pow5mult+0xa0>
 80080dc:	6820      	ldr	r0, [r4, #0]
 80080de:	b938      	cbnz	r0, 80080f0 <__pow5mult+0x9c>
 80080e0:	4622      	mov	r2, r4
 80080e2:	4621      	mov	r1, r4
 80080e4:	4630      	mov	r0, r6
 80080e6:	f7ff ff0b 	bl	8007f00 <__multiply>
 80080ea:	6020      	str	r0, [r4, #0]
 80080ec:	f8c0 9000 	str.w	r9, [r0]
 80080f0:	4604      	mov	r4, r0
 80080f2:	e7e4      	b.n	80080be <__pow5mult+0x6a>
 80080f4:	4638      	mov	r0, r7
 80080f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080fa:	bf00      	nop
 80080fc:	0800a740 	.word	0x0800a740
 8008100:	0800a572 	.word	0x0800a572
 8008104:	0800a5f2 	.word	0x0800a5f2

08008108 <__lshift>:
 8008108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800810c:	460c      	mov	r4, r1
 800810e:	6849      	ldr	r1, [r1, #4]
 8008110:	6923      	ldr	r3, [r4, #16]
 8008112:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008116:	68a3      	ldr	r3, [r4, #8]
 8008118:	4607      	mov	r7, r0
 800811a:	4691      	mov	r9, r2
 800811c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008120:	f108 0601 	add.w	r6, r8, #1
 8008124:	42b3      	cmp	r3, r6
 8008126:	db0b      	blt.n	8008140 <__lshift+0x38>
 8008128:	4638      	mov	r0, r7
 800812a:	f7ff fd93 	bl	8007c54 <_Balloc>
 800812e:	4605      	mov	r5, r0
 8008130:	b948      	cbnz	r0, 8008146 <__lshift+0x3e>
 8008132:	4602      	mov	r2, r0
 8008134:	4b28      	ldr	r3, [pc, #160]	; (80081d8 <__lshift+0xd0>)
 8008136:	4829      	ldr	r0, [pc, #164]	; (80081dc <__lshift+0xd4>)
 8008138:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800813c:	f001 fb28 	bl	8009790 <__assert_func>
 8008140:	3101      	adds	r1, #1
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	e7ee      	b.n	8008124 <__lshift+0x1c>
 8008146:	2300      	movs	r3, #0
 8008148:	f100 0114 	add.w	r1, r0, #20
 800814c:	f100 0210 	add.w	r2, r0, #16
 8008150:	4618      	mov	r0, r3
 8008152:	4553      	cmp	r3, sl
 8008154:	db33      	blt.n	80081be <__lshift+0xb6>
 8008156:	6920      	ldr	r0, [r4, #16]
 8008158:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800815c:	f104 0314 	add.w	r3, r4, #20
 8008160:	f019 091f 	ands.w	r9, r9, #31
 8008164:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008168:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800816c:	d02b      	beq.n	80081c6 <__lshift+0xbe>
 800816e:	f1c9 0e20 	rsb	lr, r9, #32
 8008172:	468a      	mov	sl, r1
 8008174:	2200      	movs	r2, #0
 8008176:	6818      	ldr	r0, [r3, #0]
 8008178:	fa00 f009 	lsl.w	r0, r0, r9
 800817c:	4310      	orrs	r0, r2
 800817e:	f84a 0b04 	str.w	r0, [sl], #4
 8008182:	f853 2b04 	ldr.w	r2, [r3], #4
 8008186:	459c      	cmp	ip, r3
 8008188:	fa22 f20e 	lsr.w	r2, r2, lr
 800818c:	d8f3      	bhi.n	8008176 <__lshift+0x6e>
 800818e:	ebac 0304 	sub.w	r3, ip, r4
 8008192:	3b15      	subs	r3, #21
 8008194:	f023 0303 	bic.w	r3, r3, #3
 8008198:	3304      	adds	r3, #4
 800819a:	f104 0015 	add.w	r0, r4, #21
 800819e:	4584      	cmp	ip, r0
 80081a0:	bf38      	it	cc
 80081a2:	2304      	movcc	r3, #4
 80081a4:	50ca      	str	r2, [r1, r3]
 80081a6:	b10a      	cbz	r2, 80081ac <__lshift+0xa4>
 80081a8:	f108 0602 	add.w	r6, r8, #2
 80081ac:	3e01      	subs	r6, #1
 80081ae:	4638      	mov	r0, r7
 80081b0:	612e      	str	r6, [r5, #16]
 80081b2:	4621      	mov	r1, r4
 80081b4:	f7ff fd8e 	bl	8007cd4 <_Bfree>
 80081b8:	4628      	mov	r0, r5
 80081ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081be:	f842 0f04 	str.w	r0, [r2, #4]!
 80081c2:	3301      	adds	r3, #1
 80081c4:	e7c5      	b.n	8008152 <__lshift+0x4a>
 80081c6:	3904      	subs	r1, #4
 80081c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80081cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80081d0:	459c      	cmp	ip, r3
 80081d2:	d8f9      	bhi.n	80081c8 <__lshift+0xc0>
 80081d4:	e7ea      	b.n	80081ac <__lshift+0xa4>
 80081d6:	bf00      	nop
 80081d8:	0800a5e1 	.word	0x0800a5e1
 80081dc:	0800a5f2 	.word	0x0800a5f2

080081e0 <__mcmp>:
 80081e0:	b530      	push	{r4, r5, lr}
 80081e2:	6902      	ldr	r2, [r0, #16]
 80081e4:	690c      	ldr	r4, [r1, #16]
 80081e6:	1b12      	subs	r2, r2, r4
 80081e8:	d10e      	bne.n	8008208 <__mcmp+0x28>
 80081ea:	f100 0314 	add.w	r3, r0, #20
 80081ee:	3114      	adds	r1, #20
 80081f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80081f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80081f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80081fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008200:	42a5      	cmp	r5, r4
 8008202:	d003      	beq.n	800820c <__mcmp+0x2c>
 8008204:	d305      	bcc.n	8008212 <__mcmp+0x32>
 8008206:	2201      	movs	r2, #1
 8008208:	4610      	mov	r0, r2
 800820a:	bd30      	pop	{r4, r5, pc}
 800820c:	4283      	cmp	r3, r0
 800820e:	d3f3      	bcc.n	80081f8 <__mcmp+0x18>
 8008210:	e7fa      	b.n	8008208 <__mcmp+0x28>
 8008212:	f04f 32ff 	mov.w	r2, #4294967295
 8008216:	e7f7      	b.n	8008208 <__mcmp+0x28>

08008218 <__mdiff>:
 8008218:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800821c:	460c      	mov	r4, r1
 800821e:	4606      	mov	r6, r0
 8008220:	4611      	mov	r1, r2
 8008222:	4620      	mov	r0, r4
 8008224:	4690      	mov	r8, r2
 8008226:	f7ff ffdb 	bl	80081e0 <__mcmp>
 800822a:	1e05      	subs	r5, r0, #0
 800822c:	d110      	bne.n	8008250 <__mdiff+0x38>
 800822e:	4629      	mov	r1, r5
 8008230:	4630      	mov	r0, r6
 8008232:	f7ff fd0f 	bl	8007c54 <_Balloc>
 8008236:	b930      	cbnz	r0, 8008246 <__mdiff+0x2e>
 8008238:	4b3a      	ldr	r3, [pc, #232]	; (8008324 <__mdiff+0x10c>)
 800823a:	4602      	mov	r2, r0
 800823c:	f240 2137 	movw	r1, #567	; 0x237
 8008240:	4839      	ldr	r0, [pc, #228]	; (8008328 <__mdiff+0x110>)
 8008242:	f001 faa5 	bl	8009790 <__assert_func>
 8008246:	2301      	movs	r3, #1
 8008248:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800824c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008250:	bfa4      	itt	ge
 8008252:	4643      	movge	r3, r8
 8008254:	46a0      	movge	r8, r4
 8008256:	4630      	mov	r0, r6
 8008258:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800825c:	bfa6      	itte	ge
 800825e:	461c      	movge	r4, r3
 8008260:	2500      	movge	r5, #0
 8008262:	2501      	movlt	r5, #1
 8008264:	f7ff fcf6 	bl	8007c54 <_Balloc>
 8008268:	b920      	cbnz	r0, 8008274 <__mdiff+0x5c>
 800826a:	4b2e      	ldr	r3, [pc, #184]	; (8008324 <__mdiff+0x10c>)
 800826c:	4602      	mov	r2, r0
 800826e:	f240 2145 	movw	r1, #581	; 0x245
 8008272:	e7e5      	b.n	8008240 <__mdiff+0x28>
 8008274:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008278:	6926      	ldr	r6, [r4, #16]
 800827a:	60c5      	str	r5, [r0, #12]
 800827c:	f104 0914 	add.w	r9, r4, #20
 8008280:	f108 0514 	add.w	r5, r8, #20
 8008284:	f100 0e14 	add.w	lr, r0, #20
 8008288:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800828c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008290:	f108 0210 	add.w	r2, r8, #16
 8008294:	46f2      	mov	sl, lr
 8008296:	2100      	movs	r1, #0
 8008298:	f859 3b04 	ldr.w	r3, [r9], #4
 800829c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80082a0:	fa11 f88b 	uxtah	r8, r1, fp
 80082a4:	b299      	uxth	r1, r3
 80082a6:	0c1b      	lsrs	r3, r3, #16
 80082a8:	eba8 0801 	sub.w	r8, r8, r1
 80082ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80082b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80082b4:	fa1f f888 	uxth.w	r8, r8
 80082b8:	1419      	asrs	r1, r3, #16
 80082ba:	454e      	cmp	r6, r9
 80082bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80082c0:	f84a 3b04 	str.w	r3, [sl], #4
 80082c4:	d8e8      	bhi.n	8008298 <__mdiff+0x80>
 80082c6:	1b33      	subs	r3, r6, r4
 80082c8:	3b15      	subs	r3, #21
 80082ca:	f023 0303 	bic.w	r3, r3, #3
 80082ce:	3304      	adds	r3, #4
 80082d0:	3415      	adds	r4, #21
 80082d2:	42a6      	cmp	r6, r4
 80082d4:	bf38      	it	cc
 80082d6:	2304      	movcc	r3, #4
 80082d8:	441d      	add	r5, r3
 80082da:	4473      	add	r3, lr
 80082dc:	469e      	mov	lr, r3
 80082de:	462e      	mov	r6, r5
 80082e0:	4566      	cmp	r6, ip
 80082e2:	d30e      	bcc.n	8008302 <__mdiff+0xea>
 80082e4:	f10c 0203 	add.w	r2, ip, #3
 80082e8:	1b52      	subs	r2, r2, r5
 80082ea:	f022 0203 	bic.w	r2, r2, #3
 80082ee:	3d03      	subs	r5, #3
 80082f0:	45ac      	cmp	ip, r5
 80082f2:	bf38      	it	cc
 80082f4:	2200      	movcc	r2, #0
 80082f6:	4413      	add	r3, r2
 80082f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80082fc:	b17a      	cbz	r2, 800831e <__mdiff+0x106>
 80082fe:	6107      	str	r7, [r0, #16]
 8008300:	e7a4      	b.n	800824c <__mdiff+0x34>
 8008302:	f856 8b04 	ldr.w	r8, [r6], #4
 8008306:	fa11 f288 	uxtah	r2, r1, r8
 800830a:	1414      	asrs	r4, r2, #16
 800830c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008310:	b292      	uxth	r2, r2
 8008312:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008316:	f84e 2b04 	str.w	r2, [lr], #4
 800831a:	1421      	asrs	r1, r4, #16
 800831c:	e7e0      	b.n	80082e0 <__mdiff+0xc8>
 800831e:	3f01      	subs	r7, #1
 8008320:	e7ea      	b.n	80082f8 <__mdiff+0xe0>
 8008322:	bf00      	nop
 8008324:	0800a5e1 	.word	0x0800a5e1
 8008328:	0800a5f2 	.word	0x0800a5f2

0800832c <__ulp>:
 800832c:	b082      	sub	sp, #8
 800832e:	ed8d 0b00 	vstr	d0, [sp]
 8008332:	9a01      	ldr	r2, [sp, #4]
 8008334:	4b0f      	ldr	r3, [pc, #60]	; (8008374 <__ulp+0x48>)
 8008336:	4013      	ands	r3, r2
 8008338:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800833c:	2b00      	cmp	r3, #0
 800833e:	dc08      	bgt.n	8008352 <__ulp+0x26>
 8008340:	425b      	negs	r3, r3
 8008342:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008346:	ea4f 5223 	mov.w	r2, r3, asr #20
 800834a:	da04      	bge.n	8008356 <__ulp+0x2a>
 800834c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008350:	4113      	asrs	r3, r2
 8008352:	2200      	movs	r2, #0
 8008354:	e008      	b.n	8008368 <__ulp+0x3c>
 8008356:	f1a2 0314 	sub.w	r3, r2, #20
 800835a:	2b1e      	cmp	r3, #30
 800835c:	bfda      	itte	le
 800835e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008362:	40da      	lsrle	r2, r3
 8008364:	2201      	movgt	r2, #1
 8008366:	2300      	movs	r3, #0
 8008368:	4619      	mov	r1, r3
 800836a:	4610      	mov	r0, r2
 800836c:	ec41 0b10 	vmov	d0, r0, r1
 8008370:	b002      	add	sp, #8
 8008372:	4770      	bx	lr
 8008374:	7ff00000 	.word	0x7ff00000

08008378 <__b2d>:
 8008378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800837c:	6906      	ldr	r6, [r0, #16]
 800837e:	f100 0814 	add.w	r8, r0, #20
 8008382:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008386:	1f37      	subs	r7, r6, #4
 8008388:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800838c:	4610      	mov	r0, r2
 800838e:	f7ff fd53 	bl	8007e38 <__hi0bits>
 8008392:	f1c0 0320 	rsb	r3, r0, #32
 8008396:	280a      	cmp	r0, #10
 8008398:	600b      	str	r3, [r1, #0]
 800839a:	491b      	ldr	r1, [pc, #108]	; (8008408 <__b2d+0x90>)
 800839c:	dc15      	bgt.n	80083ca <__b2d+0x52>
 800839e:	f1c0 0c0b 	rsb	ip, r0, #11
 80083a2:	fa22 f30c 	lsr.w	r3, r2, ip
 80083a6:	45b8      	cmp	r8, r7
 80083a8:	ea43 0501 	orr.w	r5, r3, r1
 80083ac:	bf34      	ite	cc
 80083ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083b2:	2300      	movcs	r3, #0
 80083b4:	3015      	adds	r0, #21
 80083b6:	fa02 f000 	lsl.w	r0, r2, r0
 80083ba:	fa23 f30c 	lsr.w	r3, r3, ip
 80083be:	4303      	orrs	r3, r0
 80083c0:	461c      	mov	r4, r3
 80083c2:	ec45 4b10 	vmov	d0, r4, r5
 80083c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083ca:	45b8      	cmp	r8, r7
 80083cc:	bf3a      	itte	cc
 80083ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083d2:	f1a6 0708 	subcc.w	r7, r6, #8
 80083d6:	2300      	movcs	r3, #0
 80083d8:	380b      	subs	r0, #11
 80083da:	d012      	beq.n	8008402 <__b2d+0x8a>
 80083dc:	f1c0 0120 	rsb	r1, r0, #32
 80083e0:	fa23 f401 	lsr.w	r4, r3, r1
 80083e4:	4082      	lsls	r2, r0
 80083e6:	4322      	orrs	r2, r4
 80083e8:	4547      	cmp	r7, r8
 80083ea:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80083ee:	bf8c      	ite	hi
 80083f0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80083f4:	2200      	movls	r2, #0
 80083f6:	4083      	lsls	r3, r0
 80083f8:	40ca      	lsrs	r2, r1
 80083fa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80083fe:	4313      	orrs	r3, r2
 8008400:	e7de      	b.n	80083c0 <__b2d+0x48>
 8008402:	ea42 0501 	orr.w	r5, r2, r1
 8008406:	e7db      	b.n	80083c0 <__b2d+0x48>
 8008408:	3ff00000 	.word	0x3ff00000

0800840c <__d2b>:
 800840c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008410:	460f      	mov	r7, r1
 8008412:	2101      	movs	r1, #1
 8008414:	ec59 8b10 	vmov	r8, r9, d0
 8008418:	4616      	mov	r6, r2
 800841a:	f7ff fc1b 	bl	8007c54 <_Balloc>
 800841e:	4604      	mov	r4, r0
 8008420:	b930      	cbnz	r0, 8008430 <__d2b+0x24>
 8008422:	4602      	mov	r2, r0
 8008424:	4b24      	ldr	r3, [pc, #144]	; (80084b8 <__d2b+0xac>)
 8008426:	4825      	ldr	r0, [pc, #148]	; (80084bc <__d2b+0xb0>)
 8008428:	f240 310f 	movw	r1, #783	; 0x30f
 800842c:	f001 f9b0 	bl	8009790 <__assert_func>
 8008430:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008434:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008438:	bb2d      	cbnz	r5, 8008486 <__d2b+0x7a>
 800843a:	9301      	str	r3, [sp, #4]
 800843c:	f1b8 0300 	subs.w	r3, r8, #0
 8008440:	d026      	beq.n	8008490 <__d2b+0x84>
 8008442:	4668      	mov	r0, sp
 8008444:	9300      	str	r3, [sp, #0]
 8008446:	f7ff fd17 	bl	8007e78 <__lo0bits>
 800844a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800844e:	b1e8      	cbz	r0, 800848c <__d2b+0x80>
 8008450:	f1c0 0320 	rsb	r3, r0, #32
 8008454:	fa02 f303 	lsl.w	r3, r2, r3
 8008458:	430b      	orrs	r3, r1
 800845a:	40c2      	lsrs	r2, r0
 800845c:	6163      	str	r3, [r4, #20]
 800845e:	9201      	str	r2, [sp, #4]
 8008460:	9b01      	ldr	r3, [sp, #4]
 8008462:	61a3      	str	r3, [r4, #24]
 8008464:	2b00      	cmp	r3, #0
 8008466:	bf14      	ite	ne
 8008468:	2202      	movne	r2, #2
 800846a:	2201      	moveq	r2, #1
 800846c:	6122      	str	r2, [r4, #16]
 800846e:	b1bd      	cbz	r5, 80084a0 <__d2b+0x94>
 8008470:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008474:	4405      	add	r5, r0
 8008476:	603d      	str	r5, [r7, #0]
 8008478:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800847c:	6030      	str	r0, [r6, #0]
 800847e:	4620      	mov	r0, r4
 8008480:	b003      	add	sp, #12
 8008482:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008486:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800848a:	e7d6      	b.n	800843a <__d2b+0x2e>
 800848c:	6161      	str	r1, [r4, #20]
 800848e:	e7e7      	b.n	8008460 <__d2b+0x54>
 8008490:	a801      	add	r0, sp, #4
 8008492:	f7ff fcf1 	bl	8007e78 <__lo0bits>
 8008496:	9b01      	ldr	r3, [sp, #4]
 8008498:	6163      	str	r3, [r4, #20]
 800849a:	3020      	adds	r0, #32
 800849c:	2201      	movs	r2, #1
 800849e:	e7e5      	b.n	800846c <__d2b+0x60>
 80084a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80084a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084a8:	6038      	str	r0, [r7, #0]
 80084aa:	6918      	ldr	r0, [r3, #16]
 80084ac:	f7ff fcc4 	bl	8007e38 <__hi0bits>
 80084b0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084b4:	e7e2      	b.n	800847c <__d2b+0x70>
 80084b6:	bf00      	nop
 80084b8:	0800a5e1 	.word	0x0800a5e1
 80084bc:	0800a5f2 	.word	0x0800a5f2

080084c0 <__ratio>:
 80084c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c4:	4688      	mov	r8, r1
 80084c6:	4669      	mov	r1, sp
 80084c8:	4681      	mov	r9, r0
 80084ca:	f7ff ff55 	bl	8008378 <__b2d>
 80084ce:	a901      	add	r1, sp, #4
 80084d0:	4640      	mov	r0, r8
 80084d2:	ec55 4b10 	vmov	r4, r5, d0
 80084d6:	f7ff ff4f 	bl	8008378 <__b2d>
 80084da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084de:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80084e2:	eba3 0c02 	sub.w	ip, r3, r2
 80084e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80084ea:	1a9b      	subs	r3, r3, r2
 80084ec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80084f0:	ec51 0b10 	vmov	r0, r1, d0
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	bfd6      	itet	le
 80084f8:	460a      	movle	r2, r1
 80084fa:	462a      	movgt	r2, r5
 80084fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008500:	468b      	mov	fp, r1
 8008502:	462f      	mov	r7, r5
 8008504:	bfd4      	ite	le
 8008506:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800850a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800850e:	4620      	mov	r0, r4
 8008510:	ee10 2a10 	vmov	r2, s0
 8008514:	465b      	mov	r3, fp
 8008516:	4639      	mov	r1, r7
 8008518:	f7f8 f9a0 	bl	800085c <__aeabi_ddiv>
 800851c:	ec41 0b10 	vmov	d0, r0, r1
 8008520:	b003      	add	sp, #12
 8008522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008526 <__copybits>:
 8008526:	3901      	subs	r1, #1
 8008528:	b570      	push	{r4, r5, r6, lr}
 800852a:	1149      	asrs	r1, r1, #5
 800852c:	6914      	ldr	r4, [r2, #16]
 800852e:	3101      	adds	r1, #1
 8008530:	f102 0314 	add.w	r3, r2, #20
 8008534:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008538:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800853c:	1f05      	subs	r5, r0, #4
 800853e:	42a3      	cmp	r3, r4
 8008540:	d30c      	bcc.n	800855c <__copybits+0x36>
 8008542:	1aa3      	subs	r3, r4, r2
 8008544:	3b11      	subs	r3, #17
 8008546:	f023 0303 	bic.w	r3, r3, #3
 800854a:	3211      	adds	r2, #17
 800854c:	42a2      	cmp	r2, r4
 800854e:	bf88      	it	hi
 8008550:	2300      	movhi	r3, #0
 8008552:	4418      	add	r0, r3
 8008554:	2300      	movs	r3, #0
 8008556:	4288      	cmp	r0, r1
 8008558:	d305      	bcc.n	8008566 <__copybits+0x40>
 800855a:	bd70      	pop	{r4, r5, r6, pc}
 800855c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008560:	f845 6f04 	str.w	r6, [r5, #4]!
 8008564:	e7eb      	b.n	800853e <__copybits+0x18>
 8008566:	f840 3b04 	str.w	r3, [r0], #4
 800856a:	e7f4      	b.n	8008556 <__copybits+0x30>

0800856c <__any_on>:
 800856c:	f100 0214 	add.w	r2, r0, #20
 8008570:	6900      	ldr	r0, [r0, #16]
 8008572:	114b      	asrs	r3, r1, #5
 8008574:	4298      	cmp	r0, r3
 8008576:	b510      	push	{r4, lr}
 8008578:	db11      	blt.n	800859e <__any_on+0x32>
 800857a:	dd0a      	ble.n	8008592 <__any_on+0x26>
 800857c:	f011 011f 	ands.w	r1, r1, #31
 8008580:	d007      	beq.n	8008592 <__any_on+0x26>
 8008582:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008586:	fa24 f001 	lsr.w	r0, r4, r1
 800858a:	fa00 f101 	lsl.w	r1, r0, r1
 800858e:	428c      	cmp	r4, r1
 8008590:	d10b      	bne.n	80085aa <__any_on+0x3e>
 8008592:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008596:	4293      	cmp	r3, r2
 8008598:	d803      	bhi.n	80085a2 <__any_on+0x36>
 800859a:	2000      	movs	r0, #0
 800859c:	bd10      	pop	{r4, pc}
 800859e:	4603      	mov	r3, r0
 80085a0:	e7f7      	b.n	8008592 <__any_on+0x26>
 80085a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085a6:	2900      	cmp	r1, #0
 80085a8:	d0f5      	beq.n	8008596 <__any_on+0x2a>
 80085aa:	2001      	movs	r0, #1
 80085ac:	e7f6      	b.n	800859c <__any_on+0x30>

080085ae <sulp>:
 80085ae:	b570      	push	{r4, r5, r6, lr}
 80085b0:	4604      	mov	r4, r0
 80085b2:	460d      	mov	r5, r1
 80085b4:	ec45 4b10 	vmov	d0, r4, r5
 80085b8:	4616      	mov	r6, r2
 80085ba:	f7ff feb7 	bl	800832c <__ulp>
 80085be:	ec51 0b10 	vmov	r0, r1, d0
 80085c2:	b17e      	cbz	r6, 80085e4 <sulp+0x36>
 80085c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80085c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	dd09      	ble.n	80085e4 <sulp+0x36>
 80085d0:	051b      	lsls	r3, r3, #20
 80085d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80085d6:	2400      	movs	r4, #0
 80085d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80085dc:	4622      	mov	r2, r4
 80085de:	462b      	mov	r3, r5
 80085e0:	f7f8 f812 	bl	8000608 <__aeabi_dmul>
 80085e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080085e8 <_strtod_l>:
 80085e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ec:	ed2d 8b02 	vpush	{d8}
 80085f0:	b09b      	sub	sp, #108	; 0x6c
 80085f2:	4604      	mov	r4, r0
 80085f4:	9213      	str	r2, [sp, #76]	; 0x4c
 80085f6:	2200      	movs	r2, #0
 80085f8:	9216      	str	r2, [sp, #88]	; 0x58
 80085fa:	460d      	mov	r5, r1
 80085fc:	f04f 0800 	mov.w	r8, #0
 8008600:	f04f 0900 	mov.w	r9, #0
 8008604:	460a      	mov	r2, r1
 8008606:	9215      	str	r2, [sp, #84]	; 0x54
 8008608:	7811      	ldrb	r1, [r2, #0]
 800860a:	292b      	cmp	r1, #43	; 0x2b
 800860c:	d04c      	beq.n	80086a8 <_strtod_l+0xc0>
 800860e:	d83a      	bhi.n	8008686 <_strtod_l+0x9e>
 8008610:	290d      	cmp	r1, #13
 8008612:	d834      	bhi.n	800867e <_strtod_l+0x96>
 8008614:	2908      	cmp	r1, #8
 8008616:	d834      	bhi.n	8008682 <_strtod_l+0x9a>
 8008618:	2900      	cmp	r1, #0
 800861a:	d03d      	beq.n	8008698 <_strtod_l+0xb0>
 800861c:	2200      	movs	r2, #0
 800861e:	920a      	str	r2, [sp, #40]	; 0x28
 8008620:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008622:	7832      	ldrb	r2, [r6, #0]
 8008624:	2a30      	cmp	r2, #48	; 0x30
 8008626:	f040 80b4 	bne.w	8008792 <_strtod_l+0x1aa>
 800862a:	7872      	ldrb	r2, [r6, #1]
 800862c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008630:	2a58      	cmp	r2, #88	; 0x58
 8008632:	d170      	bne.n	8008716 <_strtod_l+0x12e>
 8008634:	9302      	str	r3, [sp, #8]
 8008636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008638:	9301      	str	r3, [sp, #4]
 800863a:	ab16      	add	r3, sp, #88	; 0x58
 800863c:	9300      	str	r3, [sp, #0]
 800863e:	4a8e      	ldr	r2, [pc, #568]	; (8008878 <_strtod_l+0x290>)
 8008640:	ab17      	add	r3, sp, #92	; 0x5c
 8008642:	a915      	add	r1, sp, #84	; 0x54
 8008644:	4620      	mov	r0, r4
 8008646:	f001 f93f 	bl	80098c8 <__gethex>
 800864a:	f010 070f 	ands.w	r7, r0, #15
 800864e:	4605      	mov	r5, r0
 8008650:	d005      	beq.n	800865e <_strtod_l+0x76>
 8008652:	2f06      	cmp	r7, #6
 8008654:	d12a      	bne.n	80086ac <_strtod_l+0xc4>
 8008656:	3601      	adds	r6, #1
 8008658:	2300      	movs	r3, #0
 800865a:	9615      	str	r6, [sp, #84]	; 0x54
 800865c:	930a      	str	r3, [sp, #40]	; 0x28
 800865e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008660:	2b00      	cmp	r3, #0
 8008662:	f040 857f 	bne.w	8009164 <_strtod_l+0xb7c>
 8008666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008668:	b1db      	cbz	r3, 80086a2 <_strtod_l+0xba>
 800866a:	4642      	mov	r2, r8
 800866c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008670:	ec43 2b10 	vmov	d0, r2, r3
 8008674:	b01b      	add	sp, #108	; 0x6c
 8008676:	ecbd 8b02 	vpop	{d8}
 800867a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800867e:	2920      	cmp	r1, #32
 8008680:	d1cc      	bne.n	800861c <_strtod_l+0x34>
 8008682:	3201      	adds	r2, #1
 8008684:	e7bf      	b.n	8008606 <_strtod_l+0x1e>
 8008686:	292d      	cmp	r1, #45	; 0x2d
 8008688:	d1c8      	bne.n	800861c <_strtod_l+0x34>
 800868a:	2101      	movs	r1, #1
 800868c:	910a      	str	r1, [sp, #40]	; 0x28
 800868e:	1c51      	adds	r1, r2, #1
 8008690:	9115      	str	r1, [sp, #84]	; 0x54
 8008692:	7852      	ldrb	r2, [r2, #1]
 8008694:	2a00      	cmp	r2, #0
 8008696:	d1c3      	bne.n	8008620 <_strtod_l+0x38>
 8008698:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800869a:	9515      	str	r5, [sp, #84]	; 0x54
 800869c:	2b00      	cmp	r3, #0
 800869e:	f040 855f 	bne.w	8009160 <_strtod_l+0xb78>
 80086a2:	4642      	mov	r2, r8
 80086a4:	464b      	mov	r3, r9
 80086a6:	e7e3      	b.n	8008670 <_strtod_l+0x88>
 80086a8:	2100      	movs	r1, #0
 80086aa:	e7ef      	b.n	800868c <_strtod_l+0xa4>
 80086ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80086ae:	b13a      	cbz	r2, 80086c0 <_strtod_l+0xd8>
 80086b0:	2135      	movs	r1, #53	; 0x35
 80086b2:	a818      	add	r0, sp, #96	; 0x60
 80086b4:	f7ff ff37 	bl	8008526 <__copybits>
 80086b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80086ba:	4620      	mov	r0, r4
 80086bc:	f7ff fb0a 	bl	8007cd4 <_Bfree>
 80086c0:	3f01      	subs	r7, #1
 80086c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80086c4:	2f04      	cmp	r7, #4
 80086c6:	d806      	bhi.n	80086d6 <_strtod_l+0xee>
 80086c8:	e8df f007 	tbb	[pc, r7]
 80086cc:	201d0314 	.word	0x201d0314
 80086d0:	14          	.byte	0x14
 80086d1:	00          	.byte	0x00
 80086d2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80086d6:	05e9      	lsls	r1, r5, #23
 80086d8:	bf48      	it	mi
 80086da:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80086de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80086e2:	0d1b      	lsrs	r3, r3, #20
 80086e4:	051b      	lsls	r3, r3, #20
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d1b9      	bne.n	800865e <_strtod_l+0x76>
 80086ea:	f7fe fb03 	bl	8006cf4 <__errno>
 80086ee:	2322      	movs	r3, #34	; 0x22
 80086f0:	6003      	str	r3, [r0, #0]
 80086f2:	e7b4      	b.n	800865e <_strtod_l+0x76>
 80086f4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80086f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80086fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008700:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008704:	e7e7      	b.n	80086d6 <_strtod_l+0xee>
 8008706:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008880 <_strtod_l+0x298>
 800870a:	e7e4      	b.n	80086d6 <_strtod_l+0xee>
 800870c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008710:	f04f 38ff 	mov.w	r8, #4294967295
 8008714:	e7df      	b.n	80086d6 <_strtod_l+0xee>
 8008716:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008718:	1c5a      	adds	r2, r3, #1
 800871a:	9215      	str	r2, [sp, #84]	; 0x54
 800871c:	785b      	ldrb	r3, [r3, #1]
 800871e:	2b30      	cmp	r3, #48	; 0x30
 8008720:	d0f9      	beq.n	8008716 <_strtod_l+0x12e>
 8008722:	2b00      	cmp	r3, #0
 8008724:	d09b      	beq.n	800865e <_strtod_l+0x76>
 8008726:	2301      	movs	r3, #1
 8008728:	f04f 0a00 	mov.w	sl, #0
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008730:	930b      	str	r3, [sp, #44]	; 0x2c
 8008732:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008736:	46d3      	mov	fp, sl
 8008738:	220a      	movs	r2, #10
 800873a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800873c:	7806      	ldrb	r6, [r0, #0]
 800873e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008742:	b2d9      	uxtb	r1, r3
 8008744:	2909      	cmp	r1, #9
 8008746:	d926      	bls.n	8008796 <_strtod_l+0x1ae>
 8008748:	494c      	ldr	r1, [pc, #304]	; (800887c <_strtod_l+0x294>)
 800874a:	2201      	movs	r2, #1
 800874c:	f000 ffe6 	bl	800971c <strncmp>
 8008750:	2800      	cmp	r0, #0
 8008752:	d030      	beq.n	80087b6 <_strtod_l+0x1ce>
 8008754:	2000      	movs	r0, #0
 8008756:	4632      	mov	r2, r6
 8008758:	9005      	str	r0, [sp, #20]
 800875a:	465e      	mov	r6, fp
 800875c:	4603      	mov	r3, r0
 800875e:	2a65      	cmp	r2, #101	; 0x65
 8008760:	d001      	beq.n	8008766 <_strtod_l+0x17e>
 8008762:	2a45      	cmp	r2, #69	; 0x45
 8008764:	d113      	bne.n	800878e <_strtod_l+0x1a6>
 8008766:	b91e      	cbnz	r6, 8008770 <_strtod_l+0x188>
 8008768:	9a04      	ldr	r2, [sp, #16]
 800876a:	4302      	orrs	r2, r0
 800876c:	d094      	beq.n	8008698 <_strtod_l+0xb0>
 800876e:	2600      	movs	r6, #0
 8008770:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008772:	1c6a      	adds	r2, r5, #1
 8008774:	9215      	str	r2, [sp, #84]	; 0x54
 8008776:	786a      	ldrb	r2, [r5, #1]
 8008778:	2a2b      	cmp	r2, #43	; 0x2b
 800877a:	d074      	beq.n	8008866 <_strtod_l+0x27e>
 800877c:	2a2d      	cmp	r2, #45	; 0x2d
 800877e:	d078      	beq.n	8008872 <_strtod_l+0x28a>
 8008780:	f04f 0c00 	mov.w	ip, #0
 8008784:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008788:	2909      	cmp	r1, #9
 800878a:	d97f      	bls.n	800888c <_strtod_l+0x2a4>
 800878c:	9515      	str	r5, [sp, #84]	; 0x54
 800878e:	2700      	movs	r7, #0
 8008790:	e09e      	b.n	80088d0 <_strtod_l+0x2e8>
 8008792:	2300      	movs	r3, #0
 8008794:	e7c8      	b.n	8008728 <_strtod_l+0x140>
 8008796:	f1bb 0f08 	cmp.w	fp, #8
 800879a:	bfd8      	it	le
 800879c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800879e:	f100 0001 	add.w	r0, r0, #1
 80087a2:	bfda      	itte	le
 80087a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80087a8:	9309      	strle	r3, [sp, #36]	; 0x24
 80087aa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80087ae:	f10b 0b01 	add.w	fp, fp, #1
 80087b2:	9015      	str	r0, [sp, #84]	; 0x54
 80087b4:	e7c1      	b.n	800873a <_strtod_l+0x152>
 80087b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087b8:	1c5a      	adds	r2, r3, #1
 80087ba:	9215      	str	r2, [sp, #84]	; 0x54
 80087bc:	785a      	ldrb	r2, [r3, #1]
 80087be:	f1bb 0f00 	cmp.w	fp, #0
 80087c2:	d037      	beq.n	8008834 <_strtod_l+0x24c>
 80087c4:	9005      	str	r0, [sp, #20]
 80087c6:	465e      	mov	r6, fp
 80087c8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80087cc:	2b09      	cmp	r3, #9
 80087ce:	d912      	bls.n	80087f6 <_strtod_l+0x20e>
 80087d0:	2301      	movs	r3, #1
 80087d2:	e7c4      	b.n	800875e <_strtod_l+0x176>
 80087d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087d6:	1c5a      	adds	r2, r3, #1
 80087d8:	9215      	str	r2, [sp, #84]	; 0x54
 80087da:	785a      	ldrb	r2, [r3, #1]
 80087dc:	3001      	adds	r0, #1
 80087de:	2a30      	cmp	r2, #48	; 0x30
 80087e0:	d0f8      	beq.n	80087d4 <_strtod_l+0x1ec>
 80087e2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80087e6:	2b08      	cmp	r3, #8
 80087e8:	f200 84c1 	bhi.w	800916e <_strtod_l+0xb86>
 80087ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087ee:	9005      	str	r0, [sp, #20]
 80087f0:	2000      	movs	r0, #0
 80087f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80087f4:	4606      	mov	r6, r0
 80087f6:	3a30      	subs	r2, #48	; 0x30
 80087f8:	f100 0301 	add.w	r3, r0, #1
 80087fc:	d014      	beq.n	8008828 <_strtod_l+0x240>
 80087fe:	9905      	ldr	r1, [sp, #20]
 8008800:	4419      	add	r1, r3
 8008802:	9105      	str	r1, [sp, #20]
 8008804:	4633      	mov	r3, r6
 8008806:	eb00 0c06 	add.w	ip, r0, r6
 800880a:	210a      	movs	r1, #10
 800880c:	4563      	cmp	r3, ip
 800880e:	d113      	bne.n	8008838 <_strtod_l+0x250>
 8008810:	1833      	adds	r3, r6, r0
 8008812:	2b08      	cmp	r3, #8
 8008814:	f106 0601 	add.w	r6, r6, #1
 8008818:	4406      	add	r6, r0
 800881a:	dc1a      	bgt.n	8008852 <_strtod_l+0x26a>
 800881c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800881e:	230a      	movs	r3, #10
 8008820:	fb03 2301 	mla	r3, r3, r1, r2
 8008824:	9309      	str	r3, [sp, #36]	; 0x24
 8008826:	2300      	movs	r3, #0
 8008828:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800882a:	1c51      	adds	r1, r2, #1
 800882c:	9115      	str	r1, [sp, #84]	; 0x54
 800882e:	7852      	ldrb	r2, [r2, #1]
 8008830:	4618      	mov	r0, r3
 8008832:	e7c9      	b.n	80087c8 <_strtod_l+0x1e0>
 8008834:	4658      	mov	r0, fp
 8008836:	e7d2      	b.n	80087de <_strtod_l+0x1f6>
 8008838:	2b08      	cmp	r3, #8
 800883a:	f103 0301 	add.w	r3, r3, #1
 800883e:	dc03      	bgt.n	8008848 <_strtod_l+0x260>
 8008840:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008842:	434f      	muls	r7, r1
 8008844:	9709      	str	r7, [sp, #36]	; 0x24
 8008846:	e7e1      	b.n	800880c <_strtod_l+0x224>
 8008848:	2b10      	cmp	r3, #16
 800884a:	bfd8      	it	le
 800884c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008850:	e7dc      	b.n	800880c <_strtod_l+0x224>
 8008852:	2e10      	cmp	r6, #16
 8008854:	bfdc      	itt	le
 8008856:	230a      	movle	r3, #10
 8008858:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800885c:	e7e3      	b.n	8008826 <_strtod_l+0x23e>
 800885e:	2300      	movs	r3, #0
 8008860:	9305      	str	r3, [sp, #20]
 8008862:	2301      	movs	r3, #1
 8008864:	e780      	b.n	8008768 <_strtod_l+0x180>
 8008866:	f04f 0c00 	mov.w	ip, #0
 800886a:	1caa      	adds	r2, r5, #2
 800886c:	9215      	str	r2, [sp, #84]	; 0x54
 800886e:	78aa      	ldrb	r2, [r5, #2]
 8008870:	e788      	b.n	8008784 <_strtod_l+0x19c>
 8008872:	f04f 0c01 	mov.w	ip, #1
 8008876:	e7f8      	b.n	800886a <_strtod_l+0x282>
 8008878:	0800a750 	.word	0x0800a750
 800887c:	0800a74c 	.word	0x0800a74c
 8008880:	7ff00000 	.word	0x7ff00000
 8008884:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008886:	1c51      	adds	r1, r2, #1
 8008888:	9115      	str	r1, [sp, #84]	; 0x54
 800888a:	7852      	ldrb	r2, [r2, #1]
 800888c:	2a30      	cmp	r2, #48	; 0x30
 800888e:	d0f9      	beq.n	8008884 <_strtod_l+0x29c>
 8008890:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008894:	2908      	cmp	r1, #8
 8008896:	f63f af7a 	bhi.w	800878e <_strtod_l+0x1a6>
 800889a:	3a30      	subs	r2, #48	; 0x30
 800889c:	9208      	str	r2, [sp, #32]
 800889e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80088a0:	920c      	str	r2, [sp, #48]	; 0x30
 80088a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80088a4:	1c57      	adds	r7, r2, #1
 80088a6:	9715      	str	r7, [sp, #84]	; 0x54
 80088a8:	7852      	ldrb	r2, [r2, #1]
 80088aa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80088ae:	f1be 0f09 	cmp.w	lr, #9
 80088b2:	d938      	bls.n	8008926 <_strtod_l+0x33e>
 80088b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088b6:	1a7f      	subs	r7, r7, r1
 80088b8:	2f08      	cmp	r7, #8
 80088ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80088be:	dc03      	bgt.n	80088c8 <_strtod_l+0x2e0>
 80088c0:	9908      	ldr	r1, [sp, #32]
 80088c2:	428f      	cmp	r7, r1
 80088c4:	bfa8      	it	ge
 80088c6:	460f      	movge	r7, r1
 80088c8:	f1bc 0f00 	cmp.w	ip, #0
 80088cc:	d000      	beq.n	80088d0 <_strtod_l+0x2e8>
 80088ce:	427f      	negs	r7, r7
 80088d0:	2e00      	cmp	r6, #0
 80088d2:	d14f      	bne.n	8008974 <_strtod_l+0x38c>
 80088d4:	9904      	ldr	r1, [sp, #16]
 80088d6:	4301      	orrs	r1, r0
 80088d8:	f47f aec1 	bne.w	800865e <_strtod_l+0x76>
 80088dc:	2b00      	cmp	r3, #0
 80088de:	f47f aedb 	bne.w	8008698 <_strtod_l+0xb0>
 80088e2:	2a69      	cmp	r2, #105	; 0x69
 80088e4:	d029      	beq.n	800893a <_strtod_l+0x352>
 80088e6:	dc26      	bgt.n	8008936 <_strtod_l+0x34e>
 80088e8:	2a49      	cmp	r2, #73	; 0x49
 80088ea:	d026      	beq.n	800893a <_strtod_l+0x352>
 80088ec:	2a4e      	cmp	r2, #78	; 0x4e
 80088ee:	f47f aed3 	bne.w	8008698 <_strtod_l+0xb0>
 80088f2:	499b      	ldr	r1, [pc, #620]	; (8008b60 <_strtod_l+0x578>)
 80088f4:	a815      	add	r0, sp, #84	; 0x54
 80088f6:	f001 fa27 	bl	8009d48 <__match>
 80088fa:	2800      	cmp	r0, #0
 80088fc:	f43f aecc 	beq.w	8008698 <_strtod_l+0xb0>
 8008900:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2b28      	cmp	r3, #40	; 0x28
 8008906:	d12f      	bne.n	8008968 <_strtod_l+0x380>
 8008908:	4996      	ldr	r1, [pc, #600]	; (8008b64 <_strtod_l+0x57c>)
 800890a:	aa18      	add	r2, sp, #96	; 0x60
 800890c:	a815      	add	r0, sp, #84	; 0x54
 800890e:	f001 fa2f 	bl	8009d70 <__hexnan>
 8008912:	2805      	cmp	r0, #5
 8008914:	d128      	bne.n	8008968 <_strtod_l+0x380>
 8008916:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008918:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800891c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008920:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008924:	e69b      	b.n	800865e <_strtod_l+0x76>
 8008926:	9f08      	ldr	r7, [sp, #32]
 8008928:	210a      	movs	r1, #10
 800892a:	fb01 2107 	mla	r1, r1, r7, r2
 800892e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008932:	9208      	str	r2, [sp, #32]
 8008934:	e7b5      	b.n	80088a2 <_strtod_l+0x2ba>
 8008936:	2a6e      	cmp	r2, #110	; 0x6e
 8008938:	e7d9      	b.n	80088ee <_strtod_l+0x306>
 800893a:	498b      	ldr	r1, [pc, #556]	; (8008b68 <_strtod_l+0x580>)
 800893c:	a815      	add	r0, sp, #84	; 0x54
 800893e:	f001 fa03 	bl	8009d48 <__match>
 8008942:	2800      	cmp	r0, #0
 8008944:	f43f aea8 	beq.w	8008698 <_strtod_l+0xb0>
 8008948:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800894a:	4988      	ldr	r1, [pc, #544]	; (8008b6c <_strtod_l+0x584>)
 800894c:	3b01      	subs	r3, #1
 800894e:	a815      	add	r0, sp, #84	; 0x54
 8008950:	9315      	str	r3, [sp, #84]	; 0x54
 8008952:	f001 f9f9 	bl	8009d48 <__match>
 8008956:	b910      	cbnz	r0, 800895e <_strtod_l+0x376>
 8008958:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800895a:	3301      	adds	r3, #1
 800895c:	9315      	str	r3, [sp, #84]	; 0x54
 800895e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008b7c <_strtod_l+0x594>
 8008962:	f04f 0800 	mov.w	r8, #0
 8008966:	e67a      	b.n	800865e <_strtod_l+0x76>
 8008968:	4881      	ldr	r0, [pc, #516]	; (8008b70 <_strtod_l+0x588>)
 800896a:	f000 ff09 	bl	8009780 <nan>
 800896e:	ec59 8b10 	vmov	r8, r9, d0
 8008972:	e674      	b.n	800865e <_strtod_l+0x76>
 8008974:	9b05      	ldr	r3, [sp, #20]
 8008976:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008978:	1afb      	subs	r3, r7, r3
 800897a:	f1bb 0f00 	cmp.w	fp, #0
 800897e:	bf08      	it	eq
 8008980:	46b3      	moveq	fp, r6
 8008982:	2e10      	cmp	r6, #16
 8008984:	9308      	str	r3, [sp, #32]
 8008986:	4635      	mov	r5, r6
 8008988:	bfa8      	it	ge
 800898a:	2510      	movge	r5, #16
 800898c:	f7f7 fdc2 	bl	8000514 <__aeabi_ui2d>
 8008990:	2e09      	cmp	r6, #9
 8008992:	4680      	mov	r8, r0
 8008994:	4689      	mov	r9, r1
 8008996:	dd13      	ble.n	80089c0 <_strtod_l+0x3d8>
 8008998:	4b76      	ldr	r3, [pc, #472]	; (8008b74 <_strtod_l+0x58c>)
 800899a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800899e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80089a2:	f7f7 fe31 	bl	8000608 <__aeabi_dmul>
 80089a6:	4680      	mov	r8, r0
 80089a8:	4650      	mov	r0, sl
 80089aa:	4689      	mov	r9, r1
 80089ac:	f7f7 fdb2 	bl	8000514 <__aeabi_ui2d>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4640      	mov	r0, r8
 80089b6:	4649      	mov	r1, r9
 80089b8:	f7f7 fc70 	bl	800029c <__adddf3>
 80089bc:	4680      	mov	r8, r0
 80089be:	4689      	mov	r9, r1
 80089c0:	2e0f      	cmp	r6, #15
 80089c2:	dc38      	bgt.n	8008a36 <_strtod_l+0x44e>
 80089c4:	9b08      	ldr	r3, [sp, #32]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f43f ae49 	beq.w	800865e <_strtod_l+0x76>
 80089cc:	dd24      	ble.n	8008a18 <_strtod_l+0x430>
 80089ce:	2b16      	cmp	r3, #22
 80089d0:	dc0b      	bgt.n	80089ea <_strtod_l+0x402>
 80089d2:	4968      	ldr	r1, [pc, #416]	; (8008b74 <_strtod_l+0x58c>)
 80089d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089dc:	4642      	mov	r2, r8
 80089de:	464b      	mov	r3, r9
 80089e0:	f7f7 fe12 	bl	8000608 <__aeabi_dmul>
 80089e4:	4680      	mov	r8, r0
 80089e6:	4689      	mov	r9, r1
 80089e8:	e639      	b.n	800865e <_strtod_l+0x76>
 80089ea:	9a08      	ldr	r2, [sp, #32]
 80089ec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80089f0:	4293      	cmp	r3, r2
 80089f2:	db20      	blt.n	8008a36 <_strtod_l+0x44e>
 80089f4:	4c5f      	ldr	r4, [pc, #380]	; (8008b74 <_strtod_l+0x58c>)
 80089f6:	f1c6 060f 	rsb	r6, r6, #15
 80089fa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80089fe:	4642      	mov	r2, r8
 8008a00:	464b      	mov	r3, r9
 8008a02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a06:	f7f7 fdff 	bl	8000608 <__aeabi_dmul>
 8008a0a:	9b08      	ldr	r3, [sp, #32]
 8008a0c:	1b9e      	subs	r6, r3, r6
 8008a0e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008a12:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a16:	e7e3      	b.n	80089e0 <_strtod_l+0x3f8>
 8008a18:	9b08      	ldr	r3, [sp, #32]
 8008a1a:	3316      	adds	r3, #22
 8008a1c:	db0b      	blt.n	8008a36 <_strtod_l+0x44e>
 8008a1e:	9b05      	ldr	r3, [sp, #20]
 8008a20:	1bdf      	subs	r7, r3, r7
 8008a22:	4b54      	ldr	r3, [pc, #336]	; (8008b74 <_strtod_l+0x58c>)
 8008a24:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a2c:	4640      	mov	r0, r8
 8008a2e:	4649      	mov	r1, r9
 8008a30:	f7f7 ff14 	bl	800085c <__aeabi_ddiv>
 8008a34:	e7d6      	b.n	80089e4 <_strtod_l+0x3fc>
 8008a36:	9b08      	ldr	r3, [sp, #32]
 8008a38:	1b75      	subs	r5, r6, r5
 8008a3a:	441d      	add	r5, r3
 8008a3c:	2d00      	cmp	r5, #0
 8008a3e:	dd70      	ble.n	8008b22 <_strtod_l+0x53a>
 8008a40:	f015 030f 	ands.w	r3, r5, #15
 8008a44:	d00a      	beq.n	8008a5c <_strtod_l+0x474>
 8008a46:	494b      	ldr	r1, [pc, #300]	; (8008b74 <_strtod_l+0x58c>)
 8008a48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a4c:	4642      	mov	r2, r8
 8008a4e:	464b      	mov	r3, r9
 8008a50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a54:	f7f7 fdd8 	bl	8000608 <__aeabi_dmul>
 8008a58:	4680      	mov	r8, r0
 8008a5a:	4689      	mov	r9, r1
 8008a5c:	f035 050f 	bics.w	r5, r5, #15
 8008a60:	d04d      	beq.n	8008afe <_strtod_l+0x516>
 8008a62:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008a66:	dd22      	ble.n	8008aae <_strtod_l+0x4c6>
 8008a68:	2500      	movs	r5, #0
 8008a6a:	46ab      	mov	fp, r5
 8008a6c:	9509      	str	r5, [sp, #36]	; 0x24
 8008a6e:	9505      	str	r5, [sp, #20]
 8008a70:	2322      	movs	r3, #34	; 0x22
 8008a72:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008b7c <_strtod_l+0x594>
 8008a76:	6023      	str	r3, [r4, #0]
 8008a78:	f04f 0800 	mov.w	r8, #0
 8008a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	f43f aded 	beq.w	800865e <_strtod_l+0x76>
 8008a84:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008a86:	4620      	mov	r0, r4
 8008a88:	f7ff f924 	bl	8007cd4 <_Bfree>
 8008a8c:	9905      	ldr	r1, [sp, #20]
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f7ff f920 	bl	8007cd4 <_Bfree>
 8008a94:	4659      	mov	r1, fp
 8008a96:	4620      	mov	r0, r4
 8008a98:	f7ff f91c 	bl	8007cd4 <_Bfree>
 8008a9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f7ff f918 	bl	8007cd4 <_Bfree>
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f7ff f914 	bl	8007cd4 <_Bfree>
 8008aac:	e5d7      	b.n	800865e <_strtod_l+0x76>
 8008aae:	4b32      	ldr	r3, [pc, #200]	; (8008b78 <_strtod_l+0x590>)
 8008ab0:	9304      	str	r3, [sp, #16]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	112d      	asrs	r5, r5, #4
 8008ab6:	4640      	mov	r0, r8
 8008ab8:	4649      	mov	r1, r9
 8008aba:	469a      	mov	sl, r3
 8008abc:	2d01      	cmp	r5, #1
 8008abe:	dc21      	bgt.n	8008b04 <_strtod_l+0x51c>
 8008ac0:	b10b      	cbz	r3, 8008ac6 <_strtod_l+0x4de>
 8008ac2:	4680      	mov	r8, r0
 8008ac4:	4689      	mov	r9, r1
 8008ac6:	492c      	ldr	r1, [pc, #176]	; (8008b78 <_strtod_l+0x590>)
 8008ac8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008acc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008ad0:	4642      	mov	r2, r8
 8008ad2:	464b      	mov	r3, r9
 8008ad4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ad8:	f7f7 fd96 	bl	8000608 <__aeabi_dmul>
 8008adc:	4b27      	ldr	r3, [pc, #156]	; (8008b7c <_strtod_l+0x594>)
 8008ade:	460a      	mov	r2, r1
 8008ae0:	400b      	ands	r3, r1
 8008ae2:	4927      	ldr	r1, [pc, #156]	; (8008b80 <_strtod_l+0x598>)
 8008ae4:	428b      	cmp	r3, r1
 8008ae6:	4680      	mov	r8, r0
 8008ae8:	d8be      	bhi.n	8008a68 <_strtod_l+0x480>
 8008aea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008aee:	428b      	cmp	r3, r1
 8008af0:	bf86      	itte	hi
 8008af2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008b84 <_strtod_l+0x59c>
 8008af6:	f04f 38ff 	movhi.w	r8, #4294967295
 8008afa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008afe:	2300      	movs	r3, #0
 8008b00:	9304      	str	r3, [sp, #16]
 8008b02:	e07b      	b.n	8008bfc <_strtod_l+0x614>
 8008b04:	07ea      	lsls	r2, r5, #31
 8008b06:	d505      	bpl.n	8008b14 <_strtod_l+0x52c>
 8008b08:	9b04      	ldr	r3, [sp, #16]
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	f7f7 fd7b 	bl	8000608 <__aeabi_dmul>
 8008b12:	2301      	movs	r3, #1
 8008b14:	9a04      	ldr	r2, [sp, #16]
 8008b16:	3208      	adds	r2, #8
 8008b18:	f10a 0a01 	add.w	sl, sl, #1
 8008b1c:	106d      	asrs	r5, r5, #1
 8008b1e:	9204      	str	r2, [sp, #16]
 8008b20:	e7cc      	b.n	8008abc <_strtod_l+0x4d4>
 8008b22:	d0ec      	beq.n	8008afe <_strtod_l+0x516>
 8008b24:	426d      	negs	r5, r5
 8008b26:	f015 020f 	ands.w	r2, r5, #15
 8008b2a:	d00a      	beq.n	8008b42 <_strtod_l+0x55a>
 8008b2c:	4b11      	ldr	r3, [pc, #68]	; (8008b74 <_strtod_l+0x58c>)
 8008b2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b32:	4640      	mov	r0, r8
 8008b34:	4649      	mov	r1, r9
 8008b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3a:	f7f7 fe8f 	bl	800085c <__aeabi_ddiv>
 8008b3e:	4680      	mov	r8, r0
 8008b40:	4689      	mov	r9, r1
 8008b42:	112d      	asrs	r5, r5, #4
 8008b44:	d0db      	beq.n	8008afe <_strtod_l+0x516>
 8008b46:	2d1f      	cmp	r5, #31
 8008b48:	dd1e      	ble.n	8008b88 <_strtod_l+0x5a0>
 8008b4a:	2500      	movs	r5, #0
 8008b4c:	46ab      	mov	fp, r5
 8008b4e:	9509      	str	r5, [sp, #36]	; 0x24
 8008b50:	9505      	str	r5, [sp, #20]
 8008b52:	2322      	movs	r3, #34	; 0x22
 8008b54:	f04f 0800 	mov.w	r8, #0
 8008b58:	f04f 0900 	mov.w	r9, #0
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	e78d      	b.n	8008a7c <_strtod_l+0x494>
 8008b60:	0800a539 	.word	0x0800a539
 8008b64:	0800a764 	.word	0x0800a764
 8008b68:	0800a531 	.word	0x0800a531
 8008b6c:	0800a568 	.word	0x0800a568
 8008b70:	0800a8f5 	.word	0x0800a8f5
 8008b74:	0800a678 	.word	0x0800a678
 8008b78:	0800a650 	.word	0x0800a650
 8008b7c:	7ff00000 	.word	0x7ff00000
 8008b80:	7ca00000 	.word	0x7ca00000
 8008b84:	7fefffff 	.word	0x7fefffff
 8008b88:	f015 0310 	ands.w	r3, r5, #16
 8008b8c:	bf18      	it	ne
 8008b8e:	236a      	movne	r3, #106	; 0x6a
 8008b90:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008f34 <_strtod_l+0x94c>
 8008b94:	9304      	str	r3, [sp, #16]
 8008b96:	4640      	mov	r0, r8
 8008b98:	4649      	mov	r1, r9
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	07ea      	lsls	r2, r5, #31
 8008b9e:	d504      	bpl.n	8008baa <_strtod_l+0x5c2>
 8008ba0:	e9da 2300 	ldrd	r2, r3, [sl]
 8008ba4:	f7f7 fd30 	bl	8000608 <__aeabi_dmul>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	106d      	asrs	r5, r5, #1
 8008bac:	f10a 0a08 	add.w	sl, sl, #8
 8008bb0:	d1f4      	bne.n	8008b9c <_strtod_l+0x5b4>
 8008bb2:	b10b      	cbz	r3, 8008bb8 <_strtod_l+0x5d0>
 8008bb4:	4680      	mov	r8, r0
 8008bb6:	4689      	mov	r9, r1
 8008bb8:	9b04      	ldr	r3, [sp, #16]
 8008bba:	b1bb      	cbz	r3, 8008bec <_strtod_l+0x604>
 8008bbc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008bc0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	4649      	mov	r1, r9
 8008bc8:	dd10      	ble.n	8008bec <_strtod_l+0x604>
 8008bca:	2b1f      	cmp	r3, #31
 8008bcc:	f340 811e 	ble.w	8008e0c <_strtod_l+0x824>
 8008bd0:	2b34      	cmp	r3, #52	; 0x34
 8008bd2:	bfde      	ittt	le
 8008bd4:	f04f 33ff 	movle.w	r3, #4294967295
 8008bd8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008bdc:	4093      	lslle	r3, r2
 8008bde:	f04f 0800 	mov.w	r8, #0
 8008be2:	bfcc      	ite	gt
 8008be4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008be8:	ea03 0901 	andle.w	r9, r3, r1
 8008bec:	2200      	movs	r2, #0
 8008bee:	2300      	movs	r3, #0
 8008bf0:	4640      	mov	r0, r8
 8008bf2:	4649      	mov	r1, r9
 8008bf4:	f7f7 ff70 	bl	8000ad8 <__aeabi_dcmpeq>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	d1a6      	bne.n	8008b4a <_strtod_l+0x562>
 8008bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bfe:	9300      	str	r3, [sp, #0]
 8008c00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c02:	4633      	mov	r3, r6
 8008c04:	465a      	mov	r2, fp
 8008c06:	4620      	mov	r0, r4
 8008c08:	f7ff f8cc 	bl	8007da4 <__s2b>
 8008c0c:	9009      	str	r0, [sp, #36]	; 0x24
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	f43f af2a 	beq.w	8008a68 <_strtod_l+0x480>
 8008c14:	9a08      	ldr	r2, [sp, #32]
 8008c16:	9b05      	ldr	r3, [sp, #20]
 8008c18:	2a00      	cmp	r2, #0
 8008c1a:	eba3 0307 	sub.w	r3, r3, r7
 8008c1e:	bfa8      	it	ge
 8008c20:	2300      	movge	r3, #0
 8008c22:	930c      	str	r3, [sp, #48]	; 0x30
 8008c24:	2500      	movs	r5, #0
 8008c26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008c2a:	9312      	str	r3, [sp, #72]	; 0x48
 8008c2c:	46ab      	mov	fp, r5
 8008c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c30:	4620      	mov	r0, r4
 8008c32:	6859      	ldr	r1, [r3, #4]
 8008c34:	f7ff f80e 	bl	8007c54 <_Balloc>
 8008c38:	9005      	str	r0, [sp, #20]
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	f43f af18 	beq.w	8008a70 <_strtod_l+0x488>
 8008c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c42:	691a      	ldr	r2, [r3, #16]
 8008c44:	3202      	adds	r2, #2
 8008c46:	f103 010c 	add.w	r1, r3, #12
 8008c4a:	0092      	lsls	r2, r2, #2
 8008c4c:	300c      	adds	r0, #12
 8008c4e:	f000 fd87 	bl	8009760 <memcpy>
 8008c52:	ec49 8b10 	vmov	d0, r8, r9
 8008c56:	aa18      	add	r2, sp, #96	; 0x60
 8008c58:	a917      	add	r1, sp, #92	; 0x5c
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	f7ff fbd6 	bl	800840c <__d2b>
 8008c60:	ec49 8b18 	vmov	d8, r8, r9
 8008c64:	9016      	str	r0, [sp, #88]	; 0x58
 8008c66:	2800      	cmp	r0, #0
 8008c68:	f43f af02 	beq.w	8008a70 <_strtod_l+0x488>
 8008c6c:	2101      	movs	r1, #1
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f7ff f930 	bl	8007ed4 <__i2b>
 8008c74:	4683      	mov	fp, r0
 8008c76:	2800      	cmp	r0, #0
 8008c78:	f43f aefa 	beq.w	8008a70 <_strtod_l+0x488>
 8008c7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008c7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c80:	2e00      	cmp	r6, #0
 8008c82:	bfab      	itete	ge
 8008c84:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008c86:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008c88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008c8a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008c8e:	bfac      	ite	ge
 8008c90:	eb06 0a03 	addge.w	sl, r6, r3
 8008c94:	1b9f      	sublt	r7, r3, r6
 8008c96:	9b04      	ldr	r3, [sp, #16]
 8008c98:	1af6      	subs	r6, r6, r3
 8008c9a:	4416      	add	r6, r2
 8008c9c:	4ba0      	ldr	r3, [pc, #640]	; (8008f20 <_strtod_l+0x938>)
 8008c9e:	3e01      	subs	r6, #1
 8008ca0:	429e      	cmp	r6, r3
 8008ca2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008ca6:	f280 80c4 	bge.w	8008e32 <_strtod_l+0x84a>
 8008caa:	1b9b      	subs	r3, r3, r6
 8008cac:	2b1f      	cmp	r3, #31
 8008cae:	eba2 0203 	sub.w	r2, r2, r3
 8008cb2:	f04f 0101 	mov.w	r1, #1
 8008cb6:	f300 80b0 	bgt.w	8008e1a <_strtod_l+0x832>
 8008cba:	fa01 f303 	lsl.w	r3, r1, r3
 8008cbe:	930e      	str	r3, [sp, #56]	; 0x38
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	930d      	str	r3, [sp, #52]	; 0x34
 8008cc4:	eb0a 0602 	add.w	r6, sl, r2
 8008cc8:	9b04      	ldr	r3, [sp, #16]
 8008cca:	45b2      	cmp	sl, r6
 8008ccc:	4417      	add	r7, r2
 8008cce:	441f      	add	r7, r3
 8008cd0:	4653      	mov	r3, sl
 8008cd2:	bfa8      	it	ge
 8008cd4:	4633      	movge	r3, r6
 8008cd6:	42bb      	cmp	r3, r7
 8008cd8:	bfa8      	it	ge
 8008cda:	463b      	movge	r3, r7
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	bfc2      	ittt	gt
 8008ce0:	1af6      	subgt	r6, r6, r3
 8008ce2:	1aff      	subgt	r7, r7, r3
 8008ce4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008ce8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	dd17      	ble.n	8008d1e <_strtod_l+0x736>
 8008cee:	4659      	mov	r1, fp
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	f7ff f9ae 	bl	8008054 <__pow5mult>
 8008cf8:	4683      	mov	fp, r0
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	f43f aeb8 	beq.w	8008a70 <_strtod_l+0x488>
 8008d00:	4601      	mov	r1, r0
 8008d02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008d04:	4620      	mov	r0, r4
 8008d06:	f7ff f8fb 	bl	8007f00 <__multiply>
 8008d0a:	900b      	str	r0, [sp, #44]	; 0x2c
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	f43f aeaf 	beq.w	8008a70 <_strtod_l+0x488>
 8008d12:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d14:	4620      	mov	r0, r4
 8008d16:	f7fe ffdd 	bl	8007cd4 <_Bfree>
 8008d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d1c:	9316      	str	r3, [sp, #88]	; 0x58
 8008d1e:	2e00      	cmp	r6, #0
 8008d20:	f300 808c 	bgt.w	8008e3c <_strtod_l+0x854>
 8008d24:	9b08      	ldr	r3, [sp, #32]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	dd08      	ble.n	8008d3c <_strtod_l+0x754>
 8008d2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d2c:	9905      	ldr	r1, [sp, #20]
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f7ff f990 	bl	8008054 <__pow5mult>
 8008d34:	9005      	str	r0, [sp, #20]
 8008d36:	2800      	cmp	r0, #0
 8008d38:	f43f ae9a 	beq.w	8008a70 <_strtod_l+0x488>
 8008d3c:	2f00      	cmp	r7, #0
 8008d3e:	dd08      	ble.n	8008d52 <_strtod_l+0x76a>
 8008d40:	9905      	ldr	r1, [sp, #20]
 8008d42:	463a      	mov	r2, r7
 8008d44:	4620      	mov	r0, r4
 8008d46:	f7ff f9df 	bl	8008108 <__lshift>
 8008d4a:	9005      	str	r0, [sp, #20]
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	f43f ae8f 	beq.w	8008a70 <_strtod_l+0x488>
 8008d52:	f1ba 0f00 	cmp.w	sl, #0
 8008d56:	dd08      	ble.n	8008d6a <_strtod_l+0x782>
 8008d58:	4659      	mov	r1, fp
 8008d5a:	4652      	mov	r2, sl
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	f7ff f9d3 	bl	8008108 <__lshift>
 8008d62:	4683      	mov	fp, r0
 8008d64:	2800      	cmp	r0, #0
 8008d66:	f43f ae83 	beq.w	8008a70 <_strtod_l+0x488>
 8008d6a:	9a05      	ldr	r2, [sp, #20]
 8008d6c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d6e:	4620      	mov	r0, r4
 8008d70:	f7ff fa52 	bl	8008218 <__mdiff>
 8008d74:	4605      	mov	r5, r0
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f43f ae7a 	beq.w	8008a70 <_strtod_l+0x488>
 8008d7c:	68c3      	ldr	r3, [r0, #12]
 8008d7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d80:	2300      	movs	r3, #0
 8008d82:	60c3      	str	r3, [r0, #12]
 8008d84:	4659      	mov	r1, fp
 8008d86:	f7ff fa2b 	bl	80081e0 <__mcmp>
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	da60      	bge.n	8008e50 <_strtod_l+0x868>
 8008d8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d90:	ea53 0308 	orrs.w	r3, r3, r8
 8008d94:	f040 8084 	bne.w	8008ea0 <_strtod_l+0x8b8>
 8008d98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d17f      	bne.n	8008ea0 <_strtod_l+0x8b8>
 8008da0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008da4:	0d1b      	lsrs	r3, r3, #20
 8008da6:	051b      	lsls	r3, r3, #20
 8008da8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008dac:	d978      	bls.n	8008ea0 <_strtod_l+0x8b8>
 8008dae:	696b      	ldr	r3, [r5, #20]
 8008db0:	b913      	cbnz	r3, 8008db8 <_strtod_l+0x7d0>
 8008db2:	692b      	ldr	r3, [r5, #16]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	dd73      	ble.n	8008ea0 <_strtod_l+0x8b8>
 8008db8:	4629      	mov	r1, r5
 8008dba:	2201      	movs	r2, #1
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f7ff f9a3 	bl	8008108 <__lshift>
 8008dc2:	4659      	mov	r1, fp
 8008dc4:	4605      	mov	r5, r0
 8008dc6:	f7ff fa0b 	bl	80081e0 <__mcmp>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	dd68      	ble.n	8008ea0 <_strtod_l+0x8b8>
 8008dce:	9904      	ldr	r1, [sp, #16]
 8008dd0:	4a54      	ldr	r2, [pc, #336]	; (8008f24 <_strtod_l+0x93c>)
 8008dd2:	464b      	mov	r3, r9
 8008dd4:	2900      	cmp	r1, #0
 8008dd6:	f000 8084 	beq.w	8008ee2 <_strtod_l+0x8fa>
 8008dda:	ea02 0109 	and.w	r1, r2, r9
 8008dde:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008de2:	dc7e      	bgt.n	8008ee2 <_strtod_l+0x8fa>
 8008de4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008de8:	f77f aeb3 	ble.w	8008b52 <_strtod_l+0x56a>
 8008dec:	4b4e      	ldr	r3, [pc, #312]	; (8008f28 <_strtod_l+0x940>)
 8008dee:	4640      	mov	r0, r8
 8008df0:	4649      	mov	r1, r9
 8008df2:	2200      	movs	r2, #0
 8008df4:	f7f7 fc08 	bl	8000608 <__aeabi_dmul>
 8008df8:	4b4a      	ldr	r3, [pc, #296]	; (8008f24 <_strtod_l+0x93c>)
 8008dfa:	400b      	ands	r3, r1
 8008dfc:	4680      	mov	r8, r0
 8008dfe:	4689      	mov	r9, r1
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f47f ae3f 	bne.w	8008a84 <_strtod_l+0x49c>
 8008e06:	2322      	movs	r3, #34	; 0x22
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	e63b      	b.n	8008a84 <_strtod_l+0x49c>
 8008e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e10:	fa02 f303 	lsl.w	r3, r2, r3
 8008e14:	ea03 0808 	and.w	r8, r3, r8
 8008e18:	e6e8      	b.n	8008bec <_strtod_l+0x604>
 8008e1a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008e1e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008e22:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008e26:	36e2      	adds	r6, #226	; 0xe2
 8008e28:	fa01 f306 	lsl.w	r3, r1, r6
 8008e2c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008e30:	e748      	b.n	8008cc4 <_strtod_l+0x6dc>
 8008e32:	2100      	movs	r1, #0
 8008e34:	2301      	movs	r3, #1
 8008e36:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008e3a:	e743      	b.n	8008cc4 <_strtod_l+0x6dc>
 8008e3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008e3e:	4632      	mov	r2, r6
 8008e40:	4620      	mov	r0, r4
 8008e42:	f7ff f961 	bl	8008108 <__lshift>
 8008e46:	9016      	str	r0, [sp, #88]	; 0x58
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	f47f af6b 	bne.w	8008d24 <_strtod_l+0x73c>
 8008e4e:	e60f      	b.n	8008a70 <_strtod_l+0x488>
 8008e50:	46ca      	mov	sl, r9
 8008e52:	d171      	bne.n	8008f38 <_strtod_l+0x950>
 8008e54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e56:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e5a:	b352      	cbz	r2, 8008eb2 <_strtod_l+0x8ca>
 8008e5c:	4a33      	ldr	r2, [pc, #204]	; (8008f2c <_strtod_l+0x944>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d12a      	bne.n	8008eb8 <_strtod_l+0x8d0>
 8008e62:	9b04      	ldr	r3, [sp, #16]
 8008e64:	4641      	mov	r1, r8
 8008e66:	b1fb      	cbz	r3, 8008ea8 <_strtod_l+0x8c0>
 8008e68:	4b2e      	ldr	r3, [pc, #184]	; (8008f24 <_strtod_l+0x93c>)
 8008e6a:	ea09 0303 	and.w	r3, r9, r3
 8008e6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008e72:	f04f 32ff 	mov.w	r2, #4294967295
 8008e76:	d81a      	bhi.n	8008eae <_strtod_l+0x8c6>
 8008e78:	0d1b      	lsrs	r3, r3, #20
 8008e7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e82:	4299      	cmp	r1, r3
 8008e84:	d118      	bne.n	8008eb8 <_strtod_l+0x8d0>
 8008e86:	4b2a      	ldr	r3, [pc, #168]	; (8008f30 <_strtod_l+0x948>)
 8008e88:	459a      	cmp	sl, r3
 8008e8a:	d102      	bne.n	8008e92 <_strtod_l+0x8aa>
 8008e8c:	3101      	adds	r1, #1
 8008e8e:	f43f adef 	beq.w	8008a70 <_strtod_l+0x488>
 8008e92:	4b24      	ldr	r3, [pc, #144]	; (8008f24 <_strtod_l+0x93c>)
 8008e94:	ea0a 0303 	and.w	r3, sl, r3
 8008e98:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008e9c:	f04f 0800 	mov.w	r8, #0
 8008ea0:	9b04      	ldr	r3, [sp, #16]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1a2      	bne.n	8008dec <_strtod_l+0x804>
 8008ea6:	e5ed      	b.n	8008a84 <_strtod_l+0x49c>
 8008ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8008eac:	e7e9      	b.n	8008e82 <_strtod_l+0x89a>
 8008eae:	4613      	mov	r3, r2
 8008eb0:	e7e7      	b.n	8008e82 <_strtod_l+0x89a>
 8008eb2:	ea53 0308 	orrs.w	r3, r3, r8
 8008eb6:	d08a      	beq.n	8008dce <_strtod_l+0x7e6>
 8008eb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eba:	b1e3      	cbz	r3, 8008ef6 <_strtod_l+0x90e>
 8008ebc:	ea13 0f0a 	tst.w	r3, sl
 8008ec0:	d0ee      	beq.n	8008ea0 <_strtod_l+0x8b8>
 8008ec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ec4:	9a04      	ldr	r2, [sp, #16]
 8008ec6:	4640      	mov	r0, r8
 8008ec8:	4649      	mov	r1, r9
 8008eca:	b1c3      	cbz	r3, 8008efe <_strtod_l+0x916>
 8008ecc:	f7ff fb6f 	bl	80085ae <sulp>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	ec51 0b18 	vmov	r0, r1, d8
 8008ed8:	f7f7 f9e0 	bl	800029c <__adddf3>
 8008edc:	4680      	mov	r8, r0
 8008ede:	4689      	mov	r9, r1
 8008ee0:	e7de      	b.n	8008ea0 <_strtod_l+0x8b8>
 8008ee2:	4013      	ands	r3, r2
 8008ee4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ee8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008eec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008ef0:	f04f 38ff 	mov.w	r8, #4294967295
 8008ef4:	e7d4      	b.n	8008ea0 <_strtod_l+0x8b8>
 8008ef6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ef8:	ea13 0f08 	tst.w	r3, r8
 8008efc:	e7e0      	b.n	8008ec0 <_strtod_l+0x8d8>
 8008efe:	f7ff fb56 	bl	80085ae <sulp>
 8008f02:	4602      	mov	r2, r0
 8008f04:	460b      	mov	r3, r1
 8008f06:	ec51 0b18 	vmov	r0, r1, d8
 8008f0a:	f7f7 f9c5 	bl	8000298 <__aeabi_dsub>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	2300      	movs	r3, #0
 8008f12:	4680      	mov	r8, r0
 8008f14:	4689      	mov	r9, r1
 8008f16:	f7f7 fddf 	bl	8000ad8 <__aeabi_dcmpeq>
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	d0c0      	beq.n	8008ea0 <_strtod_l+0x8b8>
 8008f1e:	e618      	b.n	8008b52 <_strtod_l+0x56a>
 8008f20:	fffffc02 	.word	0xfffffc02
 8008f24:	7ff00000 	.word	0x7ff00000
 8008f28:	39500000 	.word	0x39500000
 8008f2c:	000fffff 	.word	0x000fffff
 8008f30:	7fefffff 	.word	0x7fefffff
 8008f34:	0800a778 	.word	0x0800a778
 8008f38:	4659      	mov	r1, fp
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	f7ff fac0 	bl	80084c0 <__ratio>
 8008f40:	ec57 6b10 	vmov	r6, r7, d0
 8008f44:	ee10 0a10 	vmov	r0, s0
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f4e:	4639      	mov	r1, r7
 8008f50:	f7f7 fdd6 	bl	8000b00 <__aeabi_dcmple>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	d071      	beq.n	800903c <_strtod_l+0xa54>
 8008f58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d17c      	bne.n	8009058 <_strtod_l+0xa70>
 8008f5e:	f1b8 0f00 	cmp.w	r8, #0
 8008f62:	d15a      	bne.n	800901a <_strtod_l+0xa32>
 8008f64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d15d      	bne.n	8009028 <_strtod_l+0xa40>
 8008f6c:	4b90      	ldr	r3, [pc, #576]	; (80091b0 <_strtod_l+0xbc8>)
 8008f6e:	2200      	movs	r2, #0
 8008f70:	4630      	mov	r0, r6
 8008f72:	4639      	mov	r1, r7
 8008f74:	f7f7 fdba 	bl	8000aec <__aeabi_dcmplt>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	d15c      	bne.n	8009036 <_strtod_l+0xa4e>
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	4639      	mov	r1, r7
 8008f80:	4b8c      	ldr	r3, [pc, #560]	; (80091b4 <_strtod_l+0xbcc>)
 8008f82:	2200      	movs	r2, #0
 8008f84:	f7f7 fb40 	bl	8000608 <__aeabi_dmul>
 8008f88:	4606      	mov	r6, r0
 8008f8a:	460f      	mov	r7, r1
 8008f8c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008f90:	9606      	str	r6, [sp, #24]
 8008f92:	9307      	str	r3, [sp, #28]
 8008f94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008f9c:	4b86      	ldr	r3, [pc, #536]	; (80091b8 <_strtod_l+0xbd0>)
 8008f9e:	ea0a 0303 	and.w	r3, sl, r3
 8008fa2:	930d      	str	r3, [sp, #52]	; 0x34
 8008fa4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fa6:	4b85      	ldr	r3, [pc, #532]	; (80091bc <_strtod_l+0xbd4>)
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	f040 8090 	bne.w	80090ce <_strtod_l+0xae6>
 8008fae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008fb2:	ec49 8b10 	vmov	d0, r8, r9
 8008fb6:	f7ff f9b9 	bl	800832c <__ulp>
 8008fba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008fbe:	ec51 0b10 	vmov	r0, r1, d0
 8008fc2:	f7f7 fb21 	bl	8000608 <__aeabi_dmul>
 8008fc6:	4642      	mov	r2, r8
 8008fc8:	464b      	mov	r3, r9
 8008fca:	f7f7 f967 	bl	800029c <__adddf3>
 8008fce:	460b      	mov	r3, r1
 8008fd0:	4979      	ldr	r1, [pc, #484]	; (80091b8 <_strtod_l+0xbd0>)
 8008fd2:	4a7b      	ldr	r2, [pc, #492]	; (80091c0 <_strtod_l+0xbd8>)
 8008fd4:	4019      	ands	r1, r3
 8008fd6:	4291      	cmp	r1, r2
 8008fd8:	4680      	mov	r8, r0
 8008fda:	d944      	bls.n	8009066 <_strtod_l+0xa7e>
 8008fdc:	ee18 2a90 	vmov	r2, s17
 8008fe0:	4b78      	ldr	r3, [pc, #480]	; (80091c4 <_strtod_l+0xbdc>)
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d104      	bne.n	8008ff0 <_strtod_l+0xa08>
 8008fe6:	ee18 3a10 	vmov	r3, s16
 8008fea:	3301      	adds	r3, #1
 8008fec:	f43f ad40 	beq.w	8008a70 <_strtod_l+0x488>
 8008ff0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80091c4 <_strtod_l+0xbdc>
 8008ff4:	f04f 38ff 	mov.w	r8, #4294967295
 8008ff8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	f7fe fe6a 	bl	8007cd4 <_Bfree>
 8009000:	9905      	ldr	r1, [sp, #20]
 8009002:	4620      	mov	r0, r4
 8009004:	f7fe fe66 	bl	8007cd4 <_Bfree>
 8009008:	4659      	mov	r1, fp
 800900a:	4620      	mov	r0, r4
 800900c:	f7fe fe62 	bl	8007cd4 <_Bfree>
 8009010:	4629      	mov	r1, r5
 8009012:	4620      	mov	r0, r4
 8009014:	f7fe fe5e 	bl	8007cd4 <_Bfree>
 8009018:	e609      	b.n	8008c2e <_strtod_l+0x646>
 800901a:	f1b8 0f01 	cmp.w	r8, #1
 800901e:	d103      	bne.n	8009028 <_strtod_l+0xa40>
 8009020:	f1b9 0f00 	cmp.w	r9, #0
 8009024:	f43f ad95 	beq.w	8008b52 <_strtod_l+0x56a>
 8009028:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009180 <_strtod_l+0xb98>
 800902c:	4f60      	ldr	r7, [pc, #384]	; (80091b0 <_strtod_l+0xbc8>)
 800902e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009032:	2600      	movs	r6, #0
 8009034:	e7ae      	b.n	8008f94 <_strtod_l+0x9ac>
 8009036:	4f5f      	ldr	r7, [pc, #380]	; (80091b4 <_strtod_l+0xbcc>)
 8009038:	2600      	movs	r6, #0
 800903a:	e7a7      	b.n	8008f8c <_strtod_l+0x9a4>
 800903c:	4b5d      	ldr	r3, [pc, #372]	; (80091b4 <_strtod_l+0xbcc>)
 800903e:	4630      	mov	r0, r6
 8009040:	4639      	mov	r1, r7
 8009042:	2200      	movs	r2, #0
 8009044:	f7f7 fae0 	bl	8000608 <__aeabi_dmul>
 8009048:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800904a:	4606      	mov	r6, r0
 800904c:	460f      	mov	r7, r1
 800904e:	2b00      	cmp	r3, #0
 8009050:	d09c      	beq.n	8008f8c <_strtod_l+0x9a4>
 8009052:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009056:	e79d      	b.n	8008f94 <_strtod_l+0x9ac>
 8009058:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009188 <_strtod_l+0xba0>
 800905c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009060:	ec57 6b17 	vmov	r6, r7, d7
 8009064:	e796      	b.n	8008f94 <_strtod_l+0x9ac>
 8009066:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800906a:	9b04      	ldr	r3, [sp, #16]
 800906c:	46ca      	mov	sl, r9
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1c2      	bne.n	8008ff8 <_strtod_l+0xa10>
 8009072:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009076:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009078:	0d1b      	lsrs	r3, r3, #20
 800907a:	051b      	lsls	r3, r3, #20
 800907c:	429a      	cmp	r2, r3
 800907e:	d1bb      	bne.n	8008ff8 <_strtod_l+0xa10>
 8009080:	4630      	mov	r0, r6
 8009082:	4639      	mov	r1, r7
 8009084:	f7f7 fe20 	bl	8000cc8 <__aeabi_d2lz>
 8009088:	f7f7 fa90 	bl	80005ac <__aeabi_l2d>
 800908c:	4602      	mov	r2, r0
 800908e:	460b      	mov	r3, r1
 8009090:	4630      	mov	r0, r6
 8009092:	4639      	mov	r1, r7
 8009094:	f7f7 f900 	bl	8000298 <__aeabi_dsub>
 8009098:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800909a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800909e:	ea43 0308 	orr.w	r3, r3, r8
 80090a2:	4313      	orrs	r3, r2
 80090a4:	4606      	mov	r6, r0
 80090a6:	460f      	mov	r7, r1
 80090a8:	d054      	beq.n	8009154 <_strtod_l+0xb6c>
 80090aa:	a339      	add	r3, pc, #228	; (adr r3, 8009190 <_strtod_l+0xba8>)
 80090ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b0:	f7f7 fd1c 	bl	8000aec <__aeabi_dcmplt>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	f47f ace5 	bne.w	8008a84 <_strtod_l+0x49c>
 80090ba:	a337      	add	r3, pc, #220	; (adr r3, 8009198 <_strtod_l+0xbb0>)
 80090bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c0:	4630      	mov	r0, r6
 80090c2:	4639      	mov	r1, r7
 80090c4:	f7f7 fd30 	bl	8000b28 <__aeabi_dcmpgt>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	d095      	beq.n	8008ff8 <_strtod_l+0xa10>
 80090cc:	e4da      	b.n	8008a84 <_strtod_l+0x49c>
 80090ce:	9b04      	ldr	r3, [sp, #16]
 80090d0:	b333      	cbz	r3, 8009120 <_strtod_l+0xb38>
 80090d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090d4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80090d8:	d822      	bhi.n	8009120 <_strtod_l+0xb38>
 80090da:	a331      	add	r3, pc, #196	; (adr r3, 80091a0 <_strtod_l+0xbb8>)
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	4630      	mov	r0, r6
 80090e2:	4639      	mov	r1, r7
 80090e4:	f7f7 fd0c 	bl	8000b00 <__aeabi_dcmple>
 80090e8:	b1a0      	cbz	r0, 8009114 <_strtod_l+0xb2c>
 80090ea:	4639      	mov	r1, r7
 80090ec:	4630      	mov	r0, r6
 80090ee:	f7f7 fd63 	bl	8000bb8 <__aeabi_d2uiz>
 80090f2:	2801      	cmp	r0, #1
 80090f4:	bf38      	it	cc
 80090f6:	2001      	movcc	r0, #1
 80090f8:	f7f7 fa0c 	bl	8000514 <__aeabi_ui2d>
 80090fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090fe:	4606      	mov	r6, r0
 8009100:	460f      	mov	r7, r1
 8009102:	bb23      	cbnz	r3, 800914e <_strtod_l+0xb66>
 8009104:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009108:	9010      	str	r0, [sp, #64]	; 0x40
 800910a:	9311      	str	r3, [sp, #68]	; 0x44
 800910c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009110:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009116:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009118:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800911c:	1a9b      	subs	r3, r3, r2
 800911e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009120:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009124:	eeb0 0a48 	vmov.f32	s0, s16
 8009128:	eef0 0a68 	vmov.f32	s1, s17
 800912c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009130:	f7ff f8fc 	bl	800832c <__ulp>
 8009134:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009138:	ec53 2b10 	vmov	r2, r3, d0
 800913c:	f7f7 fa64 	bl	8000608 <__aeabi_dmul>
 8009140:	ec53 2b18 	vmov	r2, r3, d8
 8009144:	f7f7 f8aa 	bl	800029c <__adddf3>
 8009148:	4680      	mov	r8, r0
 800914a:	4689      	mov	r9, r1
 800914c:	e78d      	b.n	800906a <_strtod_l+0xa82>
 800914e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009152:	e7db      	b.n	800910c <_strtod_l+0xb24>
 8009154:	a314      	add	r3, pc, #80	; (adr r3, 80091a8 <_strtod_l+0xbc0>)
 8009156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915a:	f7f7 fcc7 	bl	8000aec <__aeabi_dcmplt>
 800915e:	e7b3      	b.n	80090c8 <_strtod_l+0xae0>
 8009160:	2300      	movs	r3, #0
 8009162:	930a      	str	r3, [sp, #40]	; 0x28
 8009164:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009166:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009168:	6013      	str	r3, [r2, #0]
 800916a:	f7ff ba7c 	b.w	8008666 <_strtod_l+0x7e>
 800916e:	2a65      	cmp	r2, #101	; 0x65
 8009170:	f43f ab75 	beq.w	800885e <_strtod_l+0x276>
 8009174:	2a45      	cmp	r2, #69	; 0x45
 8009176:	f43f ab72 	beq.w	800885e <_strtod_l+0x276>
 800917a:	2301      	movs	r3, #1
 800917c:	f7ff bbaa 	b.w	80088d4 <_strtod_l+0x2ec>
 8009180:	00000000 	.word	0x00000000
 8009184:	bff00000 	.word	0xbff00000
 8009188:	00000000 	.word	0x00000000
 800918c:	3ff00000 	.word	0x3ff00000
 8009190:	94a03595 	.word	0x94a03595
 8009194:	3fdfffff 	.word	0x3fdfffff
 8009198:	35afe535 	.word	0x35afe535
 800919c:	3fe00000 	.word	0x3fe00000
 80091a0:	ffc00000 	.word	0xffc00000
 80091a4:	41dfffff 	.word	0x41dfffff
 80091a8:	94a03595 	.word	0x94a03595
 80091ac:	3fcfffff 	.word	0x3fcfffff
 80091b0:	3ff00000 	.word	0x3ff00000
 80091b4:	3fe00000 	.word	0x3fe00000
 80091b8:	7ff00000 	.word	0x7ff00000
 80091bc:	7fe00000 	.word	0x7fe00000
 80091c0:	7c9fffff 	.word	0x7c9fffff
 80091c4:	7fefffff 	.word	0x7fefffff

080091c8 <_strtod_r>:
 80091c8:	4b01      	ldr	r3, [pc, #4]	; (80091d0 <_strtod_r+0x8>)
 80091ca:	f7ff ba0d 	b.w	80085e8 <_strtod_l>
 80091ce:	bf00      	nop
 80091d0:	2000007c 	.word	0x2000007c

080091d4 <_strtol_l.constprop.0>:
 80091d4:	2b01      	cmp	r3, #1
 80091d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091da:	d001      	beq.n	80091e0 <_strtol_l.constprop.0+0xc>
 80091dc:	2b24      	cmp	r3, #36	; 0x24
 80091de:	d906      	bls.n	80091ee <_strtol_l.constprop.0+0x1a>
 80091e0:	f7fd fd88 	bl	8006cf4 <__errno>
 80091e4:	2316      	movs	r3, #22
 80091e6:	6003      	str	r3, [r0, #0]
 80091e8:	2000      	movs	r0, #0
 80091ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80092d4 <_strtol_l.constprop.0+0x100>
 80091f2:	460d      	mov	r5, r1
 80091f4:	462e      	mov	r6, r5
 80091f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091fa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80091fe:	f017 0708 	ands.w	r7, r7, #8
 8009202:	d1f7      	bne.n	80091f4 <_strtol_l.constprop.0+0x20>
 8009204:	2c2d      	cmp	r4, #45	; 0x2d
 8009206:	d132      	bne.n	800926e <_strtol_l.constprop.0+0x9a>
 8009208:	782c      	ldrb	r4, [r5, #0]
 800920a:	2701      	movs	r7, #1
 800920c:	1cb5      	adds	r5, r6, #2
 800920e:	2b00      	cmp	r3, #0
 8009210:	d05b      	beq.n	80092ca <_strtol_l.constprop.0+0xf6>
 8009212:	2b10      	cmp	r3, #16
 8009214:	d109      	bne.n	800922a <_strtol_l.constprop.0+0x56>
 8009216:	2c30      	cmp	r4, #48	; 0x30
 8009218:	d107      	bne.n	800922a <_strtol_l.constprop.0+0x56>
 800921a:	782c      	ldrb	r4, [r5, #0]
 800921c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009220:	2c58      	cmp	r4, #88	; 0x58
 8009222:	d14d      	bne.n	80092c0 <_strtol_l.constprop.0+0xec>
 8009224:	786c      	ldrb	r4, [r5, #1]
 8009226:	2310      	movs	r3, #16
 8009228:	3502      	adds	r5, #2
 800922a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800922e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009232:	f04f 0e00 	mov.w	lr, #0
 8009236:	fbb8 f9f3 	udiv	r9, r8, r3
 800923a:	4676      	mov	r6, lr
 800923c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009240:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009244:	f1bc 0f09 	cmp.w	ip, #9
 8009248:	d816      	bhi.n	8009278 <_strtol_l.constprop.0+0xa4>
 800924a:	4664      	mov	r4, ip
 800924c:	42a3      	cmp	r3, r4
 800924e:	dd24      	ble.n	800929a <_strtol_l.constprop.0+0xc6>
 8009250:	f1be 3fff 	cmp.w	lr, #4294967295
 8009254:	d008      	beq.n	8009268 <_strtol_l.constprop.0+0x94>
 8009256:	45b1      	cmp	r9, r6
 8009258:	d31c      	bcc.n	8009294 <_strtol_l.constprop.0+0xc0>
 800925a:	d101      	bne.n	8009260 <_strtol_l.constprop.0+0x8c>
 800925c:	45a2      	cmp	sl, r4
 800925e:	db19      	blt.n	8009294 <_strtol_l.constprop.0+0xc0>
 8009260:	fb06 4603 	mla	r6, r6, r3, r4
 8009264:	f04f 0e01 	mov.w	lr, #1
 8009268:	f815 4b01 	ldrb.w	r4, [r5], #1
 800926c:	e7e8      	b.n	8009240 <_strtol_l.constprop.0+0x6c>
 800926e:	2c2b      	cmp	r4, #43	; 0x2b
 8009270:	bf04      	itt	eq
 8009272:	782c      	ldrbeq	r4, [r5, #0]
 8009274:	1cb5      	addeq	r5, r6, #2
 8009276:	e7ca      	b.n	800920e <_strtol_l.constprop.0+0x3a>
 8009278:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800927c:	f1bc 0f19 	cmp.w	ip, #25
 8009280:	d801      	bhi.n	8009286 <_strtol_l.constprop.0+0xb2>
 8009282:	3c37      	subs	r4, #55	; 0x37
 8009284:	e7e2      	b.n	800924c <_strtol_l.constprop.0+0x78>
 8009286:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800928a:	f1bc 0f19 	cmp.w	ip, #25
 800928e:	d804      	bhi.n	800929a <_strtol_l.constprop.0+0xc6>
 8009290:	3c57      	subs	r4, #87	; 0x57
 8009292:	e7db      	b.n	800924c <_strtol_l.constprop.0+0x78>
 8009294:	f04f 3eff 	mov.w	lr, #4294967295
 8009298:	e7e6      	b.n	8009268 <_strtol_l.constprop.0+0x94>
 800929a:	f1be 3fff 	cmp.w	lr, #4294967295
 800929e:	d105      	bne.n	80092ac <_strtol_l.constprop.0+0xd8>
 80092a0:	2322      	movs	r3, #34	; 0x22
 80092a2:	6003      	str	r3, [r0, #0]
 80092a4:	4646      	mov	r6, r8
 80092a6:	b942      	cbnz	r2, 80092ba <_strtol_l.constprop.0+0xe6>
 80092a8:	4630      	mov	r0, r6
 80092aa:	e79e      	b.n	80091ea <_strtol_l.constprop.0+0x16>
 80092ac:	b107      	cbz	r7, 80092b0 <_strtol_l.constprop.0+0xdc>
 80092ae:	4276      	negs	r6, r6
 80092b0:	2a00      	cmp	r2, #0
 80092b2:	d0f9      	beq.n	80092a8 <_strtol_l.constprop.0+0xd4>
 80092b4:	f1be 0f00 	cmp.w	lr, #0
 80092b8:	d000      	beq.n	80092bc <_strtol_l.constprop.0+0xe8>
 80092ba:	1e69      	subs	r1, r5, #1
 80092bc:	6011      	str	r1, [r2, #0]
 80092be:	e7f3      	b.n	80092a8 <_strtol_l.constprop.0+0xd4>
 80092c0:	2430      	movs	r4, #48	; 0x30
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d1b1      	bne.n	800922a <_strtol_l.constprop.0+0x56>
 80092c6:	2308      	movs	r3, #8
 80092c8:	e7af      	b.n	800922a <_strtol_l.constprop.0+0x56>
 80092ca:	2c30      	cmp	r4, #48	; 0x30
 80092cc:	d0a5      	beq.n	800921a <_strtol_l.constprop.0+0x46>
 80092ce:	230a      	movs	r3, #10
 80092d0:	e7ab      	b.n	800922a <_strtol_l.constprop.0+0x56>
 80092d2:	bf00      	nop
 80092d4:	0800a7a1 	.word	0x0800a7a1

080092d8 <_strtol_r>:
 80092d8:	f7ff bf7c 	b.w	80091d4 <_strtol_l.constprop.0>

080092dc <__ssputs_r>:
 80092dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e0:	688e      	ldr	r6, [r1, #8]
 80092e2:	461f      	mov	r7, r3
 80092e4:	42be      	cmp	r6, r7
 80092e6:	680b      	ldr	r3, [r1, #0]
 80092e8:	4682      	mov	sl, r0
 80092ea:	460c      	mov	r4, r1
 80092ec:	4690      	mov	r8, r2
 80092ee:	d82c      	bhi.n	800934a <__ssputs_r+0x6e>
 80092f0:	898a      	ldrh	r2, [r1, #12]
 80092f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092f6:	d026      	beq.n	8009346 <__ssputs_r+0x6a>
 80092f8:	6965      	ldr	r5, [r4, #20]
 80092fa:	6909      	ldr	r1, [r1, #16]
 80092fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009300:	eba3 0901 	sub.w	r9, r3, r1
 8009304:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009308:	1c7b      	adds	r3, r7, #1
 800930a:	444b      	add	r3, r9
 800930c:	106d      	asrs	r5, r5, #1
 800930e:	429d      	cmp	r5, r3
 8009310:	bf38      	it	cc
 8009312:	461d      	movcc	r5, r3
 8009314:	0553      	lsls	r3, r2, #21
 8009316:	d527      	bpl.n	8009368 <__ssputs_r+0x8c>
 8009318:	4629      	mov	r1, r5
 800931a:	f7fe fc0f 	bl	8007b3c <_malloc_r>
 800931e:	4606      	mov	r6, r0
 8009320:	b360      	cbz	r0, 800937c <__ssputs_r+0xa0>
 8009322:	6921      	ldr	r1, [r4, #16]
 8009324:	464a      	mov	r2, r9
 8009326:	f000 fa1b 	bl	8009760 <memcpy>
 800932a:	89a3      	ldrh	r3, [r4, #12]
 800932c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	6126      	str	r6, [r4, #16]
 8009338:	6165      	str	r5, [r4, #20]
 800933a:	444e      	add	r6, r9
 800933c:	eba5 0509 	sub.w	r5, r5, r9
 8009340:	6026      	str	r6, [r4, #0]
 8009342:	60a5      	str	r5, [r4, #8]
 8009344:	463e      	mov	r6, r7
 8009346:	42be      	cmp	r6, r7
 8009348:	d900      	bls.n	800934c <__ssputs_r+0x70>
 800934a:	463e      	mov	r6, r7
 800934c:	6820      	ldr	r0, [r4, #0]
 800934e:	4632      	mov	r2, r6
 8009350:	4641      	mov	r1, r8
 8009352:	f000 f9c9 	bl	80096e8 <memmove>
 8009356:	68a3      	ldr	r3, [r4, #8]
 8009358:	1b9b      	subs	r3, r3, r6
 800935a:	60a3      	str	r3, [r4, #8]
 800935c:	6823      	ldr	r3, [r4, #0]
 800935e:	4433      	add	r3, r6
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	2000      	movs	r0, #0
 8009364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009368:	462a      	mov	r2, r5
 800936a:	f000 fdae 	bl	8009eca <_realloc_r>
 800936e:	4606      	mov	r6, r0
 8009370:	2800      	cmp	r0, #0
 8009372:	d1e0      	bne.n	8009336 <__ssputs_r+0x5a>
 8009374:	6921      	ldr	r1, [r4, #16]
 8009376:	4650      	mov	r0, sl
 8009378:	f7fe fb6c 	bl	8007a54 <_free_r>
 800937c:	230c      	movs	r3, #12
 800937e:	f8ca 3000 	str.w	r3, [sl]
 8009382:	89a3      	ldrh	r3, [r4, #12]
 8009384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009388:	81a3      	strh	r3, [r4, #12]
 800938a:	f04f 30ff 	mov.w	r0, #4294967295
 800938e:	e7e9      	b.n	8009364 <__ssputs_r+0x88>

08009390 <_svfiprintf_r>:
 8009390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009394:	4698      	mov	r8, r3
 8009396:	898b      	ldrh	r3, [r1, #12]
 8009398:	061b      	lsls	r3, r3, #24
 800939a:	b09d      	sub	sp, #116	; 0x74
 800939c:	4607      	mov	r7, r0
 800939e:	460d      	mov	r5, r1
 80093a0:	4614      	mov	r4, r2
 80093a2:	d50e      	bpl.n	80093c2 <_svfiprintf_r+0x32>
 80093a4:	690b      	ldr	r3, [r1, #16]
 80093a6:	b963      	cbnz	r3, 80093c2 <_svfiprintf_r+0x32>
 80093a8:	2140      	movs	r1, #64	; 0x40
 80093aa:	f7fe fbc7 	bl	8007b3c <_malloc_r>
 80093ae:	6028      	str	r0, [r5, #0]
 80093b0:	6128      	str	r0, [r5, #16]
 80093b2:	b920      	cbnz	r0, 80093be <_svfiprintf_r+0x2e>
 80093b4:	230c      	movs	r3, #12
 80093b6:	603b      	str	r3, [r7, #0]
 80093b8:	f04f 30ff 	mov.w	r0, #4294967295
 80093bc:	e0d0      	b.n	8009560 <_svfiprintf_r+0x1d0>
 80093be:	2340      	movs	r3, #64	; 0x40
 80093c0:	616b      	str	r3, [r5, #20]
 80093c2:	2300      	movs	r3, #0
 80093c4:	9309      	str	r3, [sp, #36]	; 0x24
 80093c6:	2320      	movs	r3, #32
 80093c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80093d0:	2330      	movs	r3, #48	; 0x30
 80093d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009578 <_svfiprintf_r+0x1e8>
 80093d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093da:	f04f 0901 	mov.w	r9, #1
 80093de:	4623      	mov	r3, r4
 80093e0:	469a      	mov	sl, r3
 80093e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093e6:	b10a      	cbz	r2, 80093ec <_svfiprintf_r+0x5c>
 80093e8:	2a25      	cmp	r2, #37	; 0x25
 80093ea:	d1f9      	bne.n	80093e0 <_svfiprintf_r+0x50>
 80093ec:	ebba 0b04 	subs.w	fp, sl, r4
 80093f0:	d00b      	beq.n	800940a <_svfiprintf_r+0x7a>
 80093f2:	465b      	mov	r3, fp
 80093f4:	4622      	mov	r2, r4
 80093f6:	4629      	mov	r1, r5
 80093f8:	4638      	mov	r0, r7
 80093fa:	f7ff ff6f 	bl	80092dc <__ssputs_r>
 80093fe:	3001      	adds	r0, #1
 8009400:	f000 80a9 	beq.w	8009556 <_svfiprintf_r+0x1c6>
 8009404:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009406:	445a      	add	r2, fp
 8009408:	9209      	str	r2, [sp, #36]	; 0x24
 800940a:	f89a 3000 	ldrb.w	r3, [sl]
 800940e:	2b00      	cmp	r3, #0
 8009410:	f000 80a1 	beq.w	8009556 <_svfiprintf_r+0x1c6>
 8009414:	2300      	movs	r3, #0
 8009416:	f04f 32ff 	mov.w	r2, #4294967295
 800941a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800941e:	f10a 0a01 	add.w	sl, sl, #1
 8009422:	9304      	str	r3, [sp, #16]
 8009424:	9307      	str	r3, [sp, #28]
 8009426:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800942a:	931a      	str	r3, [sp, #104]	; 0x68
 800942c:	4654      	mov	r4, sl
 800942e:	2205      	movs	r2, #5
 8009430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009434:	4850      	ldr	r0, [pc, #320]	; (8009578 <_svfiprintf_r+0x1e8>)
 8009436:	f7f6 fed3 	bl	80001e0 <memchr>
 800943a:	9a04      	ldr	r2, [sp, #16]
 800943c:	b9d8      	cbnz	r0, 8009476 <_svfiprintf_r+0xe6>
 800943e:	06d0      	lsls	r0, r2, #27
 8009440:	bf44      	itt	mi
 8009442:	2320      	movmi	r3, #32
 8009444:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009448:	0711      	lsls	r1, r2, #28
 800944a:	bf44      	itt	mi
 800944c:	232b      	movmi	r3, #43	; 0x2b
 800944e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009452:	f89a 3000 	ldrb.w	r3, [sl]
 8009456:	2b2a      	cmp	r3, #42	; 0x2a
 8009458:	d015      	beq.n	8009486 <_svfiprintf_r+0xf6>
 800945a:	9a07      	ldr	r2, [sp, #28]
 800945c:	4654      	mov	r4, sl
 800945e:	2000      	movs	r0, #0
 8009460:	f04f 0c0a 	mov.w	ip, #10
 8009464:	4621      	mov	r1, r4
 8009466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800946a:	3b30      	subs	r3, #48	; 0x30
 800946c:	2b09      	cmp	r3, #9
 800946e:	d94d      	bls.n	800950c <_svfiprintf_r+0x17c>
 8009470:	b1b0      	cbz	r0, 80094a0 <_svfiprintf_r+0x110>
 8009472:	9207      	str	r2, [sp, #28]
 8009474:	e014      	b.n	80094a0 <_svfiprintf_r+0x110>
 8009476:	eba0 0308 	sub.w	r3, r0, r8
 800947a:	fa09 f303 	lsl.w	r3, r9, r3
 800947e:	4313      	orrs	r3, r2
 8009480:	9304      	str	r3, [sp, #16]
 8009482:	46a2      	mov	sl, r4
 8009484:	e7d2      	b.n	800942c <_svfiprintf_r+0x9c>
 8009486:	9b03      	ldr	r3, [sp, #12]
 8009488:	1d19      	adds	r1, r3, #4
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	9103      	str	r1, [sp, #12]
 800948e:	2b00      	cmp	r3, #0
 8009490:	bfbb      	ittet	lt
 8009492:	425b      	neglt	r3, r3
 8009494:	f042 0202 	orrlt.w	r2, r2, #2
 8009498:	9307      	strge	r3, [sp, #28]
 800949a:	9307      	strlt	r3, [sp, #28]
 800949c:	bfb8      	it	lt
 800949e:	9204      	strlt	r2, [sp, #16]
 80094a0:	7823      	ldrb	r3, [r4, #0]
 80094a2:	2b2e      	cmp	r3, #46	; 0x2e
 80094a4:	d10c      	bne.n	80094c0 <_svfiprintf_r+0x130>
 80094a6:	7863      	ldrb	r3, [r4, #1]
 80094a8:	2b2a      	cmp	r3, #42	; 0x2a
 80094aa:	d134      	bne.n	8009516 <_svfiprintf_r+0x186>
 80094ac:	9b03      	ldr	r3, [sp, #12]
 80094ae:	1d1a      	adds	r2, r3, #4
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	9203      	str	r2, [sp, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	bfb8      	it	lt
 80094b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80094bc:	3402      	adds	r4, #2
 80094be:	9305      	str	r3, [sp, #20]
 80094c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009588 <_svfiprintf_r+0x1f8>
 80094c4:	7821      	ldrb	r1, [r4, #0]
 80094c6:	2203      	movs	r2, #3
 80094c8:	4650      	mov	r0, sl
 80094ca:	f7f6 fe89 	bl	80001e0 <memchr>
 80094ce:	b138      	cbz	r0, 80094e0 <_svfiprintf_r+0x150>
 80094d0:	9b04      	ldr	r3, [sp, #16]
 80094d2:	eba0 000a 	sub.w	r0, r0, sl
 80094d6:	2240      	movs	r2, #64	; 0x40
 80094d8:	4082      	lsls	r2, r0
 80094da:	4313      	orrs	r3, r2
 80094dc:	3401      	adds	r4, #1
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e4:	4825      	ldr	r0, [pc, #148]	; (800957c <_svfiprintf_r+0x1ec>)
 80094e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094ea:	2206      	movs	r2, #6
 80094ec:	f7f6 fe78 	bl	80001e0 <memchr>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d038      	beq.n	8009566 <_svfiprintf_r+0x1d6>
 80094f4:	4b22      	ldr	r3, [pc, #136]	; (8009580 <_svfiprintf_r+0x1f0>)
 80094f6:	bb1b      	cbnz	r3, 8009540 <_svfiprintf_r+0x1b0>
 80094f8:	9b03      	ldr	r3, [sp, #12]
 80094fa:	3307      	adds	r3, #7
 80094fc:	f023 0307 	bic.w	r3, r3, #7
 8009500:	3308      	adds	r3, #8
 8009502:	9303      	str	r3, [sp, #12]
 8009504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009506:	4433      	add	r3, r6
 8009508:	9309      	str	r3, [sp, #36]	; 0x24
 800950a:	e768      	b.n	80093de <_svfiprintf_r+0x4e>
 800950c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009510:	460c      	mov	r4, r1
 8009512:	2001      	movs	r0, #1
 8009514:	e7a6      	b.n	8009464 <_svfiprintf_r+0xd4>
 8009516:	2300      	movs	r3, #0
 8009518:	3401      	adds	r4, #1
 800951a:	9305      	str	r3, [sp, #20]
 800951c:	4619      	mov	r1, r3
 800951e:	f04f 0c0a 	mov.w	ip, #10
 8009522:	4620      	mov	r0, r4
 8009524:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009528:	3a30      	subs	r2, #48	; 0x30
 800952a:	2a09      	cmp	r2, #9
 800952c:	d903      	bls.n	8009536 <_svfiprintf_r+0x1a6>
 800952e:	2b00      	cmp	r3, #0
 8009530:	d0c6      	beq.n	80094c0 <_svfiprintf_r+0x130>
 8009532:	9105      	str	r1, [sp, #20]
 8009534:	e7c4      	b.n	80094c0 <_svfiprintf_r+0x130>
 8009536:	fb0c 2101 	mla	r1, ip, r1, r2
 800953a:	4604      	mov	r4, r0
 800953c:	2301      	movs	r3, #1
 800953e:	e7f0      	b.n	8009522 <_svfiprintf_r+0x192>
 8009540:	ab03      	add	r3, sp, #12
 8009542:	9300      	str	r3, [sp, #0]
 8009544:	462a      	mov	r2, r5
 8009546:	4b0f      	ldr	r3, [pc, #60]	; (8009584 <_svfiprintf_r+0x1f4>)
 8009548:	a904      	add	r1, sp, #16
 800954a:	4638      	mov	r0, r7
 800954c:	f7fc fc84 	bl	8005e58 <_printf_float>
 8009550:	1c42      	adds	r2, r0, #1
 8009552:	4606      	mov	r6, r0
 8009554:	d1d6      	bne.n	8009504 <_svfiprintf_r+0x174>
 8009556:	89ab      	ldrh	r3, [r5, #12]
 8009558:	065b      	lsls	r3, r3, #25
 800955a:	f53f af2d 	bmi.w	80093b8 <_svfiprintf_r+0x28>
 800955e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009560:	b01d      	add	sp, #116	; 0x74
 8009562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009566:	ab03      	add	r3, sp, #12
 8009568:	9300      	str	r3, [sp, #0]
 800956a:	462a      	mov	r2, r5
 800956c:	4b05      	ldr	r3, [pc, #20]	; (8009584 <_svfiprintf_r+0x1f4>)
 800956e:	a904      	add	r1, sp, #16
 8009570:	4638      	mov	r0, r7
 8009572:	f7fc ff15 	bl	80063a0 <_printf_i>
 8009576:	e7eb      	b.n	8009550 <_svfiprintf_r+0x1c0>
 8009578:	0800a8a1 	.word	0x0800a8a1
 800957c:	0800a8ab 	.word	0x0800a8ab
 8009580:	08005e59 	.word	0x08005e59
 8009584:	080092dd 	.word	0x080092dd
 8009588:	0800a8a7 	.word	0x0800a8a7

0800958c <__sflush_r>:
 800958c:	898a      	ldrh	r2, [r1, #12]
 800958e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009592:	4605      	mov	r5, r0
 8009594:	0710      	lsls	r0, r2, #28
 8009596:	460c      	mov	r4, r1
 8009598:	d458      	bmi.n	800964c <__sflush_r+0xc0>
 800959a:	684b      	ldr	r3, [r1, #4]
 800959c:	2b00      	cmp	r3, #0
 800959e:	dc05      	bgt.n	80095ac <__sflush_r+0x20>
 80095a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	dc02      	bgt.n	80095ac <__sflush_r+0x20>
 80095a6:	2000      	movs	r0, #0
 80095a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095ae:	2e00      	cmp	r6, #0
 80095b0:	d0f9      	beq.n	80095a6 <__sflush_r+0x1a>
 80095b2:	2300      	movs	r3, #0
 80095b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095b8:	682f      	ldr	r7, [r5, #0]
 80095ba:	6a21      	ldr	r1, [r4, #32]
 80095bc:	602b      	str	r3, [r5, #0]
 80095be:	d032      	beq.n	8009626 <__sflush_r+0x9a>
 80095c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095c2:	89a3      	ldrh	r3, [r4, #12]
 80095c4:	075a      	lsls	r2, r3, #29
 80095c6:	d505      	bpl.n	80095d4 <__sflush_r+0x48>
 80095c8:	6863      	ldr	r3, [r4, #4]
 80095ca:	1ac0      	subs	r0, r0, r3
 80095cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095ce:	b10b      	cbz	r3, 80095d4 <__sflush_r+0x48>
 80095d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095d2:	1ac0      	subs	r0, r0, r3
 80095d4:	2300      	movs	r3, #0
 80095d6:	4602      	mov	r2, r0
 80095d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095da:	6a21      	ldr	r1, [r4, #32]
 80095dc:	4628      	mov	r0, r5
 80095de:	47b0      	blx	r6
 80095e0:	1c43      	adds	r3, r0, #1
 80095e2:	89a3      	ldrh	r3, [r4, #12]
 80095e4:	d106      	bne.n	80095f4 <__sflush_r+0x68>
 80095e6:	6829      	ldr	r1, [r5, #0]
 80095e8:	291d      	cmp	r1, #29
 80095ea:	d82b      	bhi.n	8009644 <__sflush_r+0xb8>
 80095ec:	4a29      	ldr	r2, [pc, #164]	; (8009694 <__sflush_r+0x108>)
 80095ee:	410a      	asrs	r2, r1
 80095f0:	07d6      	lsls	r6, r2, #31
 80095f2:	d427      	bmi.n	8009644 <__sflush_r+0xb8>
 80095f4:	2200      	movs	r2, #0
 80095f6:	6062      	str	r2, [r4, #4]
 80095f8:	04d9      	lsls	r1, r3, #19
 80095fa:	6922      	ldr	r2, [r4, #16]
 80095fc:	6022      	str	r2, [r4, #0]
 80095fe:	d504      	bpl.n	800960a <__sflush_r+0x7e>
 8009600:	1c42      	adds	r2, r0, #1
 8009602:	d101      	bne.n	8009608 <__sflush_r+0x7c>
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	b903      	cbnz	r3, 800960a <__sflush_r+0x7e>
 8009608:	6560      	str	r0, [r4, #84]	; 0x54
 800960a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800960c:	602f      	str	r7, [r5, #0]
 800960e:	2900      	cmp	r1, #0
 8009610:	d0c9      	beq.n	80095a6 <__sflush_r+0x1a>
 8009612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009616:	4299      	cmp	r1, r3
 8009618:	d002      	beq.n	8009620 <__sflush_r+0x94>
 800961a:	4628      	mov	r0, r5
 800961c:	f7fe fa1a 	bl	8007a54 <_free_r>
 8009620:	2000      	movs	r0, #0
 8009622:	6360      	str	r0, [r4, #52]	; 0x34
 8009624:	e7c0      	b.n	80095a8 <__sflush_r+0x1c>
 8009626:	2301      	movs	r3, #1
 8009628:	4628      	mov	r0, r5
 800962a:	47b0      	blx	r6
 800962c:	1c41      	adds	r1, r0, #1
 800962e:	d1c8      	bne.n	80095c2 <__sflush_r+0x36>
 8009630:	682b      	ldr	r3, [r5, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d0c5      	beq.n	80095c2 <__sflush_r+0x36>
 8009636:	2b1d      	cmp	r3, #29
 8009638:	d001      	beq.n	800963e <__sflush_r+0xb2>
 800963a:	2b16      	cmp	r3, #22
 800963c:	d101      	bne.n	8009642 <__sflush_r+0xb6>
 800963e:	602f      	str	r7, [r5, #0]
 8009640:	e7b1      	b.n	80095a6 <__sflush_r+0x1a>
 8009642:	89a3      	ldrh	r3, [r4, #12]
 8009644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009648:	81a3      	strh	r3, [r4, #12]
 800964a:	e7ad      	b.n	80095a8 <__sflush_r+0x1c>
 800964c:	690f      	ldr	r7, [r1, #16]
 800964e:	2f00      	cmp	r7, #0
 8009650:	d0a9      	beq.n	80095a6 <__sflush_r+0x1a>
 8009652:	0793      	lsls	r3, r2, #30
 8009654:	680e      	ldr	r6, [r1, #0]
 8009656:	bf08      	it	eq
 8009658:	694b      	ldreq	r3, [r1, #20]
 800965a:	600f      	str	r7, [r1, #0]
 800965c:	bf18      	it	ne
 800965e:	2300      	movne	r3, #0
 8009660:	eba6 0807 	sub.w	r8, r6, r7
 8009664:	608b      	str	r3, [r1, #8]
 8009666:	f1b8 0f00 	cmp.w	r8, #0
 800966a:	dd9c      	ble.n	80095a6 <__sflush_r+0x1a>
 800966c:	6a21      	ldr	r1, [r4, #32]
 800966e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009670:	4643      	mov	r3, r8
 8009672:	463a      	mov	r2, r7
 8009674:	4628      	mov	r0, r5
 8009676:	47b0      	blx	r6
 8009678:	2800      	cmp	r0, #0
 800967a:	dc06      	bgt.n	800968a <__sflush_r+0xfe>
 800967c:	89a3      	ldrh	r3, [r4, #12]
 800967e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009682:	81a3      	strh	r3, [r4, #12]
 8009684:	f04f 30ff 	mov.w	r0, #4294967295
 8009688:	e78e      	b.n	80095a8 <__sflush_r+0x1c>
 800968a:	4407      	add	r7, r0
 800968c:	eba8 0800 	sub.w	r8, r8, r0
 8009690:	e7e9      	b.n	8009666 <__sflush_r+0xda>
 8009692:	bf00      	nop
 8009694:	dfbffffe 	.word	0xdfbffffe

08009698 <_fflush_r>:
 8009698:	b538      	push	{r3, r4, r5, lr}
 800969a:	690b      	ldr	r3, [r1, #16]
 800969c:	4605      	mov	r5, r0
 800969e:	460c      	mov	r4, r1
 80096a0:	b913      	cbnz	r3, 80096a8 <_fflush_r+0x10>
 80096a2:	2500      	movs	r5, #0
 80096a4:	4628      	mov	r0, r5
 80096a6:	bd38      	pop	{r3, r4, r5, pc}
 80096a8:	b118      	cbz	r0, 80096b2 <_fflush_r+0x1a>
 80096aa:	6a03      	ldr	r3, [r0, #32]
 80096ac:	b90b      	cbnz	r3, 80096b2 <_fflush_r+0x1a>
 80096ae:	f7fd fa35 	bl	8006b1c <__sinit>
 80096b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d0f3      	beq.n	80096a2 <_fflush_r+0xa>
 80096ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096bc:	07d0      	lsls	r0, r2, #31
 80096be:	d404      	bmi.n	80096ca <_fflush_r+0x32>
 80096c0:	0599      	lsls	r1, r3, #22
 80096c2:	d402      	bmi.n	80096ca <_fflush_r+0x32>
 80096c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096c6:	f7fd fb40 	bl	8006d4a <__retarget_lock_acquire_recursive>
 80096ca:	4628      	mov	r0, r5
 80096cc:	4621      	mov	r1, r4
 80096ce:	f7ff ff5d 	bl	800958c <__sflush_r>
 80096d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096d4:	07da      	lsls	r2, r3, #31
 80096d6:	4605      	mov	r5, r0
 80096d8:	d4e4      	bmi.n	80096a4 <_fflush_r+0xc>
 80096da:	89a3      	ldrh	r3, [r4, #12]
 80096dc:	059b      	lsls	r3, r3, #22
 80096de:	d4e1      	bmi.n	80096a4 <_fflush_r+0xc>
 80096e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096e2:	f7fd fb33 	bl	8006d4c <__retarget_lock_release_recursive>
 80096e6:	e7dd      	b.n	80096a4 <_fflush_r+0xc>

080096e8 <memmove>:
 80096e8:	4288      	cmp	r0, r1
 80096ea:	b510      	push	{r4, lr}
 80096ec:	eb01 0402 	add.w	r4, r1, r2
 80096f0:	d902      	bls.n	80096f8 <memmove+0x10>
 80096f2:	4284      	cmp	r4, r0
 80096f4:	4623      	mov	r3, r4
 80096f6:	d807      	bhi.n	8009708 <memmove+0x20>
 80096f8:	1e43      	subs	r3, r0, #1
 80096fa:	42a1      	cmp	r1, r4
 80096fc:	d008      	beq.n	8009710 <memmove+0x28>
 80096fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009702:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009706:	e7f8      	b.n	80096fa <memmove+0x12>
 8009708:	4402      	add	r2, r0
 800970a:	4601      	mov	r1, r0
 800970c:	428a      	cmp	r2, r1
 800970e:	d100      	bne.n	8009712 <memmove+0x2a>
 8009710:	bd10      	pop	{r4, pc}
 8009712:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009716:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800971a:	e7f7      	b.n	800970c <memmove+0x24>

0800971c <strncmp>:
 800971c:	b510      	push	{r4, lr}
 800971e:	b16a      	cbz	r2, 800973c <strncmp+0x20>
 8009720:	3901      	subs	r1, #1
 8009722:	1884      	adds	r4, r0, r2
 8009724:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009728:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800972c:	429a      	cmp	r2, r3
 800972e:	d103      	bne.n	8009738 <strncmp+0x1c>
 8009730:	42a0      	cmp	r0, r4
 8009732:	d001      	beq.n	8009738 <strncmp+0x1c>
 8009734:	2a00      	cmp	r2, #0
 8009736:	d1f5      	bne.n	8009724 <strncmp+0x8>
 8009738:	1ad0      	subs	r0, r2, r3
 800973a:	bd10      	pop	{r4, pc}
 800973c:	4610      	mov	r0, r2
 800973e:	e7fc      	b.n	800973a <strncmp+0x1e>

08009740 <_sbrk_r>:
 8009740:	b538      	push	{r3, r4, r5, lr}
 8009742:	4d06      	ldr	r5, [pc, #24]	; (800975c <_sbrk_r+0x1c>)
 8009744:	2300      	movs	r3, #0
 8009746:	4604      	mov	r4, r0
 8009748:	4608      	mov	r0, r1
 800974a:	602b      	str	r3, [r5, #0]
 800974c:	f7f8 fe04 	bl	8002358 <_sbrk>
 8009750:	1c43      	adds	r3, r0, #1
 8009752:	d102      	bne.n	800975a <_sbrk_r+0x1a>
 8009754:	682b      	ldr	r3, [r5, #0]
 8009756:	b103      	cbz	r3, 800975a <_sbrk_r+0x1a>
 8009758:	6023      	str	r3, [r4, #0]
 800975a:	bd38      	pop	{r3, r4, r5, pc}
 800975c:	200005ec 	.word	0x200005ec

08009760 <memcpy>:
 8009760:	440a      	add	r2, r1
 8009762:	4291      	cmp	r1, r2
 8009764:	f100 33ff 	add.w	r3, r0, #4294967295
 8009768:	d100      	bne.n	800976c <memcpy+0xc>
 800976a:	4770      	bx	lr
 800976c:	b510      	push	{r4, lr}
 800976e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009772:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009776:	4291      	cmp	r1, r2
 8009778:	d1f9      	bne.n	800976e <memcpy+0xe>
 800977a:	bd10      	pop	{r4, pc}
 800977c:	0000      	movs	r0, r0
	...

08009780 <nan>:
 8009780:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009788 <nan+0x8>
 8009784:	4770      	bx	lr
 8009786:	bf00      	nop
 8009788:	00000000 	.word	0x00000000
 800978c:	7ff80000 	.word	0x7ff80000

08009790 <__assert_func>:
 8009790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009792:	4614      	mov	r4, r2
 8009794:	461a      	mov	r2, r3
 8009796:	4b09      	ldr	r3, [pc, #36]	; (80097bc <__assert_func+0x2c>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4605      	mov	r5, r0
 800979c:	68d8      	ldr	r0, [r3, #12]
 800979e:	b14c      	cbz	r4, 80097b4 <__assert_func+0x24>
 80097a0:	4b07      	ldr	r3, [pc, #28]	; (80097c0 <__assert_func+0x30>)
 80097a2:	9100      	str	r1, [sp, #0]
 80097a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097a8:	4906      	ldr	r1, [pc, #24]	; (80097c4 <__assert_func+0x34>)
 80097aa:	462b      	mov	r3, r5
 80097ac:	f000 fbca 	bl	8009f44 <fiprintf>
 80097b0:	f000 fbda 	bl	8009f68 <abort>
 80097b4:	4b04      	ldr	r3, [pc, #16]	; (80097c8 <__assert_func+0x38>)
 80097b6:	461c      	mov	r4, r3
 80097b8:	e7f3      	b.n	80097a2 <__assert_func+0x12>
 80097ba:	bf00      	nop
 80097bc:	20000078 	.word	0x20000078
 80097c0:	0800a8ba 	.word	0x0800a8ba
 80097c4:	0800a8c7 	.word	0x0800a8c7
 80097c8:	0800a8f5 	.word	0x0800a8f5

080097cc <_calloc_r>:
 80097cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097ce:	fba1 2402 	umull	r2, r4, r1, r2
 80097d2:	b94c      	cbnz	r4, 80097e8 <_calloc_r+0x1c>
 80097d4:	4611      	mov	r1, r2
 80097d6:	9201      	str	r2, [sp, #4]
 80097d8:	f7fe f9b0 	bl	8007b3c <_malloc_r>
 80097dc:	9a01      	ldr	r2, [sp, #4]
 80097de:	4605      	mov	r5, r0
 80097e0:	b930      	cbnz	r0, 80097f0 <_calloc_r+0x24>
 80097e2:	4628      	mov	r0, r5
 80097e4:	b003      	add	sp, #12
 80097e6:	bd30      	pop	{r4, r5, pc}
 80097e8:	220c      	movs	r2, #12
 80097ea:	6002      	str	r2, [r0, #0]
 80097ec:	2500      	movs	r5, #0
 80097ee:	e7f8      	b.n	80097e2 <_calloc_r+0x16>
 80097f0:	4621      	mov	r1, r4
 80097f2:	f7fd fa2c 	bl	8006c4e <memset>
 80097f6:	e7f4      	b.n	80097e2 <_calloc_r+0x16>

080097f8 <rshift>:
 80097f8:	6903      	ldr	r3, [r0, #16]
 80097fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80097fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009802:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009806:	f100 0414 	add.w	r4, r0, #20
 800980a:	dd45      	ble.n	8009898 <rshift+0xa0>
 800980c:	f011 011f 	ands.w	r1, r1, #31
 8009810:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009814:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009818:	d10c      	bne.n	8009834 <rshift+0x3c>
 800981a:	f100 0710 	add.w	r7, r0, #16
 800981e:	4629      	mov	r1, r5
 8009820:	42b1      	cmp	r1, r6
 8009822:	d334      	bcc.n	800988e <rshift+0x96>
 8009824:	1a9b      	subs	r3, r3, r2
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	1eea      	subs	r2, r5, #3
 800982a:	4296      	cmp	r6, r2
 800982c:	bf38      	it	cc
 800982e:	2300      	movcc	r3, #0
 8009830:	4423      	add	r3, r4
 8009832:	e015      	b.n	8009860 <rshift+0x68>
 8009834:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009838:	f1c1 0820 	rsb	r8, r1, #32
 800983c:	40cf      	lsrs	r7, r1
 800983e:	f105 0e04 	add.w	lr, r5, #4
 8009842:	46a1      	mov	r9, r4
 8009844:	4576      	cmp	r6, lr
 8009846:	46f4      	mov	ip, lr
 8009848:	d815      	bhi.n	8009876 <rshift+0x7e>
 800984a:	1a9a      	subs	r2, r3, r2
 800984c:	0092      	lsls	r2, r2, #2
 800984e:	3a04      	subs	r2, #4
 8009850:	3501      	adds	r5, #1
 8009852:	42ae      	cmp	r6, r5
 8009854:	bf38      	it	cc
 8009856:	2200      	movcc	r2, #0
 8009858:	18a3      	adds	r3, r4, r2
 800985a:	50a7      	str	r7, [r4, r2]
 800985c:	b107      	cbz	r7, 8009860 <rshift+0x68>
 800985e:	3304      	adds	r3, #4
 8009860:	1b1a      	subs	r2, r3, r4
 8009862:	42a3      	cmp	r3, r4
 8009864:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009868:	bf08      	it	eq
 800986a:	2300      	moveq	r3, #0
 800986c:	6102      	str	r2, [r0, #16]
 800986e:	bf08      	it	eq
 8009870:	6143      	streq	r3, [r0, #20]
 8009872:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009876:	f8dc c000 	ldr.w	ip, [ip]
 800987a:	fa0c fc08 	lsl.w	ip, ip, r8
 800987e:	ea4c 0707 	orr.w	r7, ip, r7
 8009882:	f849 7b04 	str.w	r7, [r9], #4
 8009886:	f85e 7b04 	ldr.w	r7, [lr], #4
 800988a:	40cf      	lsrs	r7, r1
 800988c:	e7da      	b.n	8009844 <rshift+0x4c>
 800988e:	f851 cb04 	ldr.w	ip, [r1], #4
 8009892:	f847 cf04 	str.w	ip, [r7, #4]!
 8009896:	e7c3      	b.n	8009820 <rshift+0x28>
 8009898:	4623      	mov	r3, r4
 800989a:	e7e1      	b.n	8009860 <rshift+0x68>

0800989c <__hexdig_fun>:
 800989c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80098a0:	2b09      	cmp	r3, #9
 80098a2:	d802      	bhi.n	80098aa <__hexdig_fun+0xe>
 80098a4:	3820      	subs	r0, #32
 80098a6:	b2c0      	uxtb	r0, r0
 80098a8:	4770      	bx	lr
 80098aa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80098ae:	2b05      	cmp	r3, #5
 80098b0:	d801      	bhi.n	80098b6 <__hexdig_fun+0x1a>
 80098b2:	3847      	subs	r0, #71	; 0x47
 80098b4:	e7f7      	b.n	80098a6 <__hexdig_fun+0xa>
 80098b6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80098ba:	2b05      	cmp	r3, #5
 80098bc:	d801      	bhi.n	80098c2 <__hexdig_fun+0x26>
 80098be:	3827      	subs	r0, #39	; 0x27
 80098c0:	e7f1      	b.n	80098a6 <__hexdig_fun+0xa>
 80098c2:	2000      	movs	r0, #0
 80098c4:	4770      	bx	lr
	...

080098c8 <__gethex>:
 80098c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098cc:	4617      	mov	r7, r2
 80098ce:	680a      	ldr	r2, [r1, #0]
 80098d0:	b085      	sub	sp, #20
 80098d2:	f102 0b02 	add.w	fp, r2, #2
 80098d6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80098da:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80098de:	4681      	mov	r9, r0
 80098e0:	468a      	mov	sl, r1
 80098e2:	9302      	str	r3, [sp, #8]
 80098e4:	32fe      	adds	r2, #254	; 0xfe
 80098e6:	eb02 030b 	add.w	r3, r2, fp
 80098ea:	46d8      	mov	r8, fp
 80098ec:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80098f0:	9301      	str	r3, [sp, #4]
 80098f2:	2830      	cmp	r0, #48	; 0x30
 80098f4:	d0f7      	beq.n	80098e6 <__gethex+0x1e>
 80098f6:	f7ff ffd1 	bl	800989c <__hexdig_fun>
 80098fa:	4604      	mov	r4, r0
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d138      	bne.n	8009972 <__gethex+0xaa>
 8009900:	49a7      	ldr	r1, [pc, #668]	; (8009ba0 <__gethex+0x2d8>)
 8009902:	2201      	movs	r2, #1
 8009904:	4640      	mov	r0, r8
 8009906:	f7ff ff09 	bl	800971c <strncmp>
 800990a:	4606      	mov	r6, r0
 800990c:	2800      	cmp	r0, #0
 800990e:	d169      	bne.n	80099e4 <__gethex+0x11c>
 8009910:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009914:	465d      	mov	r5, fp
 8009916:	f7ff ffc1 	bl	800989c <__hexdig_fun>
 800991a:	2800      	cmp	r0, #0
 800991c:	d064      	beq.n	80099e8 <__gethex+0x120>
 800991e:	465a      	mov	r2, fp
 8009920:	7810      	ldrb	r0, [r2, #0]
 8009922:	2830      	cmp	r0, #48	; 0x30
 8009924:	4690      	mov	r8, r2
 8009926:	f102 0201 	add.w	r2, r2, #1
 800992a:	d0f9      	beq.n	8009920 <__gethex+0x58>
 800992c:	f7ff ffb6 	bl	800989c <__hexdig_fun>
 8009930:	2301      	movs	r3, #1
 8009932:	fab0 f480 	clz	r4, r0
 8009936:	0964      	lsrs	r4, r4, #5
 8009938:	465e      	mov	r6, fp
 800993a:	9301      	str	r3, [sp, #4]
 800993c:	4642      	mov	r2, r8
 800993e:	4615      	mov	r5, r2
 8009940:	3201      	adds	r2, #1
 8009942:	7828      	ldrb	r0, [r5, #0]
 8009944:	f7ff ffaa 	bl	800989c <__hexdig_fun>
 8009948:	2800      	cmp	r0, #0
 800994a:	d1f8      	bne.n	800993e <__gethex+0x76>
 800994c:	4994      	ldr	r1, [pc, #592]	; (8009ba0 <__gethex+0x2d8>)
 800994e:	2201      	movs	r2, #1
 8009950:	4628      	mov	r0, r5
 8009952:	f7ff fee3 	bl	800971c <strncmp>
 8009956:	b978      	cbnz	r0, 8009978 <__gethex+0xb0>
 8009958:	b946      	cbnz	r6, 800996c <__gethex+0xa4>
 800995a:	1c6e      	adds	r6, r5, #1
 800995c:	4632      	mov	r2, r6
 800995e:	4615      	mov	r5, r2
 8009960:	3201      	adds	r2, #1
 8009962:	7828      	ldrb	r0, [r5, #0]
 8009964:	f7ff ff9a 	bl	800989c <__hexdig_fun>
 8009968:	2800      	cmp	r0, #0
 800996a:	d1f8      	bne.n	800995e <__gethex+0x96>
 800996c:	1b73      	subs	r3, r6, r5
 800996e:	009e      	lsls	r6, r3, #2
 8009970:	e004      	b.n	800997c <__gethex+0xb4>
 8009972:	2400      	movs	r4, #0
 8009974:	4626      	mov	r6, r4
 8009976:	e7e1      	b.n	800993c <__gethex+0x74>
 8009978:	2e00      	cmp	r6, #0
 800997a:	d1f7      	bne.n	800996c <__gethex+0xa4>
 800997c:	782b      	ldrb	r3, [r5, #0]
 800997e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009982:	2b50      	cmp	r3, #80	; 0x50
 8009984:	d13d      	bne.n	8009a02 <__gethex+0x13a>
 8009986:	786b      	ldrb	r3, [r5, #1]
 8009988:	2b2b      	cmp	r3, #43	; 0x2b
 800998a:	d02f      	beq.n	80099ec <__gethex+0x124>
 800998c:	2b2d      	cmp	r3, #45	; 0x2d
 800998e:	d031      	beq.n	80099f4 <__gethex+0x12c>
 8009990:	1c69      	adds	r1, r5, #1
 8009992:	f04f 0b00 	mov.w	fp, #0
 8009996:	7808      	ldrb	r0, [r1, #0]
 8009998:	f7ff ff80 	bl	800989c <__hexdig_fun>
 800999c:	1e42      	subs	r2, r0, #1
 800999e:	b2d2      	uxtb	r2, r2
 80099a0:	2a18      	cmp	r2, #24
 80099a2:	d82e      	bhi.n	8009a02 <__gethex+0x13a>
 80099a4:	f1a0 0210 	sub.w	r2, r0, #16
 80099a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80099ac:	f7ff ff76 	bl	800989c <__hexdig_fun>
 80099b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80099b4:	fa5f fc8c 	uxtb.w	ip, ip
 80099b8:	f1bc 0f18 	cmp.w	ip, #24
 80099bc:	d91d      	bls.n	80099fa <__gethex+0x132>
 80099be:	f1bb 0f00 	cmp.w	fp, #0
 80099c2:	d000      	beq.n	80099c6 <__gethex+0xfe>
 80099c4:	4252      	negs	r2, r2
 80099c6:	4416      	add	r6, r2
 80099c8:	f8ca 1000 	str.w	r1, [sl]
 80099cc:	b1dc      	cbz	r4, 8009a06 <__gethex+0x13e>
 80099ce:	9b01      	ldr	r3, [sp, #4]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	bf14      	ite	ne
 80099d4:	f04f 0800 	movne.w	r8, #0
 80099d8:	f04f 0806 	moveq.w	r8, #6
 80099dc:	4640      	mov	r0, r8
 80099de:	b005      	add	sp, #20
 80099e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e4:	4645      	mov	r5, r8
 80099e6:	4626      	mov	r6, r4
 80099e8:	2401      	movs	r4, #1
 80099ea:	e7c7      	b.n	800997c <__gethex+0xb4>
 80099ec:	f04f 0b00 	mov.w	fp, #0
 80099f0:	1ca9      	adds	r1, r5, #2
 80099f2:	e7d0      	b.n	8009996 <__gethex+0xce>
 80099f4:	f04f 0b01 	mov.w	fp, #1
 80099f8:	e7fa      	b.n	80099f0 <__gethex+0x128>
 80099fa:	230a      	movs	r3, #10
 80099fc:	fb03 0002 	mla	r0, r3, r2, r0
 8009a00:	e7d0      	b.n	80099a4 <__gethex+0xdc>
 8009a02:	4629      	mov	r1, r5
 8009a04:	e7e0      	b.n	80099c8 <__gethex+0x100>
 8009a06:	eba5 0308 	sub.w	r3, r5, r8
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	4621      	mov	r1, r4
 8009a0e:	2b07      	cmp	r3, #7
 8009a10:	dc0a      	bgt.n	8009a28 <__gethex+0x160>
 8009a12:	4648      	mov	r0, r9
 8009a14:	f7fe f91e 	bl	8007c54 <_Balloc>
 8009a18:	4604      	mov	r4, r0
 8009a1a:	b940      	cbnz	r0, 8009a2e <__gethex+0x166>
 8009a1c:	4b61      	ldr	r3, [pc, #388]	; (8009ba4 <__gethex+0x2dc>)
 8009a1e:	4602      	mov	r2, r0
 8009a20:	21e4      	movs	r1, #228	; 0xe4
 8009a22:	4861      	ldr	r0, [pc, #388]	; (8009ba8 <__gethex+0x2e0>)
 8009a24:	f7ff feb4 	bl	8009790 <__assert_func>
 8009a28:	3101      	adds	r1, #1
 8009a2a:	105b      	asrs	r3, r3, #1
 8009a2c:	e7ef      	b.n	8009a0e <__gethex+0x146>
 8009a2e:	f100 0a14 	add.w	sl, r0, #20
 8009a32:	2300      	movs	r3, #0
 8009a34:	495a      	ldr	r1, [pc, #360]	; (8009ba0 <__gethex+0x2d8>)
 8009a36:	f8cd a004 	str.w	sl, [sp, #4]
 8009a3a:	469b      	mov	fp, r3
 8009a3c:	45a8      	cmp	r8, r5
 8009a3e:	d342      	bcc.n	8009ac6 <__gethex+0x1fe>
 8009a40:	9801      	ldr	r0, [sp, #4]
 8009a42:	f840 bb04 	str.w	fp, [r0], #4
 8009a46:	eba0 000a 	sub.w	r0, r0, sl
 8009a4a:	1080      	asrs	r0, r0, #2
 8009a4c:	6120      	str	r0, [r4, #16]
 8009a4e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009a52:	4658      	mov	r0, fp
 8009a54:	f7fe f9f0 	bl	8007e38 <__hi0bits>
 8009a58:	683d      	ldr	r5, [r7, #0]
 8009a5a:	eba8 0000 	sub.w	r0, r8, r0
 8009a5e:	42a8      	cmp	r0, r5
 8009a60:	dd59      	ble.n	8009b16 <__gethex+0x24e>
 8009a62:	eba0 0805 	sub.w	r8, r0, r5
 8009a66:	4641      	mov	r1, r8
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f7fe fd7f 	bl	800856c <__any_on>
 8009a6e:	4683      	mov	fp, r0
 8009a70:	b1b8      	cbz	r0, 8009aa2 <__gethex+0x1da>
 8009a72:	f108 33ff 	add.w	r3, r8, #4294967295
 8009a76:	1159      	asrs	r1, r3, #5
 8009a78:	f003 021f 	and.w	r2, r3, #31
 8009a7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009a80:	f04f 0b01 	mov.w	fp, #1
 8009a84:	fa0b f202 	lsl.w	r2, fp, r2
 8009a88:	420a      	tst	r2, r1
 8009a8a:	d00a      	beq.n	8009aa2 <__gethex+0x1da>
 8009a8c:	455b      	cmp	r3, fp
 8009a8e:	dd06      	ble.n	8009a9e <__gethex+0x1d6>
 8009a90:	f1a8 0102 	sub.w	r1, r8, #2
 8009a94:	4620      	mov	r0, r4
 8009a96:	f7fe fd69 	bl	800856c <__any_on>
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d138      	bne.n	8009b10 <__gethex+0x248>
 8009a9e:	f04f 0b02 	mov.w	fp, #2
 8009aa2:	4641      	mov	r1, r8
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	f7ff fea7 	bl	80097f8 <rshift>
 8009aaa:	4446      	add	r6, r8
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	42b3      	cmp	r3, r6
 8009ab0:	da41      	bge.n	8009b36 <__gethex+0x26e>
 8009ab2:	4621      	mov	r1, r4
 8009ab4:	4648      	mov	r0, r9
 8009ab6:	f7fe f90d 	bl	8007cd4 <_Bfree>
 8009aba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009abc:	2300      	movs	r3, #0
 8009abe:	6013      	str	r3, [r2, #0]
 8009ac0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009ac4:	e78a      	b.n	80099dc <__gethex+0x114>
 8009ac6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009aca:	2a2e      	cmp	r2, #46	; 0x2e
 8009acc:	d014      	beq.n	8009af8 <__gethex+0x230>
 8009ace:	2b20      	cmp	r3, #32
 8009ad0:	d106      	bne.n	8009ae0 <__gethex+0x218>
 8009ad2:	9b01      	ldr	r3, [sp, #4]
 8009ad4:	f843 bb04 	str.w	fp, [r3], #4
 8009ad8:	f04f 0b00 	mov.w	fp, #0
 8009adc:	9301      	str	r3, [sp, #4]
 8009ade:	465b      	mov	r3, fp
 8009ae0:	7828      	ldrb	r0, [r5, #0]
 8009ae2:	9303      	str	r3, [sp, #12]
 8009ae4:	f7ff feda 	bl	800989c <__hexdig_fun>
 8009ae8:	9b03      	ldr	r3, [sp, #12]
 8009aea:	f000 000f 	and.w	r0, r0, #15
 8009aee:	4098      	lsls	r0, r3
 8009af0:	ea4b 0b00 	orr.w	fp, fp, r0
 8009af4:	3304      	adds	r3, #4
 8009af6:	e7a1      	b.n	8009a3c <__gethex+0x174>
 8009af8:	45a8      	cmp	r8, r5
 8009afa:	d8e8      	bhi.n	8009ace <__gethex+0x206>
 8009afc:	2201      	movs	r2, #1
 8009afe:	4628      	mov	r0, r5
 8009b00:	9303      	str	r3, [sp, #12]
 8009b02:	f7ff fe0b 	bl	800971c <strncmp>
 8009b06:	4926      	ldr	r1, [pc, #152]	; (8009ba0 <__gethex+0x2d8>)
 8009b08:	9b03      	ldr	r3, [sp, #12]
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	d1df      	bne.n	8009ace <__gethex+0x206>
 8009b0e:	e795      	b.n	8009a3c <__gethex+0x174>
 8009b10:	f04f 0b03 	mov.w	fp, #3
 8009b14:	e7c5      	b.n	8009aa2 <__gethex+0x1da>
 8009b16:	da0b      	bge.n	8009b30 <__gethex+0x268>
 8009b18:	eba5 0800 	sub.w	r8, r5, r0
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	4642      	mov	r2, r8
 8009b20:	4648      	mov	r0, r9
 8009b22:	f7fe faf1 	bl	8008108 <__lshift>
 8009b26:	eba6 0608 	sub.w	r6, r6, r8
 8009b2a:	4604      	mov	r4, r0
 8009b2c:	f100 0a14 	add.w	sl, r0, #20
 8009b30:	f04f 0b00 	mov.w	fp, #0
 8009b34:	e7ba      	b.n	8009aac <__gethex+0x1e4>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	42b3      	cmp	r3, r6
 8009b3a:	dd73      	ble.n	8009c24 <__gethex+0x35c>
 8009b3c:	1b9e      	subs	r6, r3, r6
 8009b3e:	42b5      	cmp	r5, r6
 8009b40:	dc34      	bgt.n	8009bac <__gethex+0x2e4>
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d023      	beq.n	8009b90 <__gethex+0x2c8>
 8009b48:	2b03      	cmp	r3, #3
 8009b4a:	d025      	beq.n	8009b98 <__gethex+0x2d0>
 8009b4c:	2b01      	cmp	r3, #1
 8009b4e:	d115      	bne.n	8009b7c <__gethex+0x2b4>
 8009b50:	42b5      	cmp	r5, r6
 8009b52:	d113      	bne.n	8009b7c <__gethex+0x2b4>
 8009b54:	2d01      	cmp	r5, #1
 8009b56:	d10b      	bne.n	8009b70 <__gethex+0x2a8>
 8009b58:	9a02      	ldr	r2, [sp, #8]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6013      	str	r3, [r2, #0]
 8009b5e:	2301      	movs	r3, #1
 8009b60:	6123      	str	r3, [r4, #16]
 8009b62:	f8ca 3000 	str.w	r3, [sl]
 8009b66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b68:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009b6c:	601c      	str	r4, [r3, #0]
 8009b6e:	e735      	b.n	80099dc <__gethex+0x114>
 8009b70:	1e69      	subs	r1, r5, #1
 8009b72:	4620      	mov	r0, r4
 8009b74:	f7fe fcfa 	bl	800856c <__any_on>
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	d1ed      	bne.n	8009b58 <__gethex+0x290>
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	4648      	mov	r0, r9
 8009b80:	f7fe f8a8 	bl	8007cd4 <_Bfree>
 8009b84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b86:	2300      	movs	r3, #0
 8009b88:	6013      	str	r3, [r2, #0]
 8009b8a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009b8e:	e725      	b.n	80099dc <__gethex+0x114>
 8009b90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d1f2      	bne.n	8009b7c <__gethex+0x2b4>
 8009b96:	e7df      	b.n	8009b58 <__gethex+0x290>
 8009b98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1dc      	bne.n	8009b58 <__gethex+0x290>
 8009b9e:	e7ed      	b.n	8009b7c <__gethex+0x2b4>
 8009ba0:	0800a74c 	.word	0x0800a74c
 8009ba4:	0800a5e1 	.word	0x0800a5e1
 8009ba8:	0800a8f6 	.word	0x0800a8f6
 8009bac:	f106 38ff 	add.w	r8, r6, #4294967295
 8009bb0:	f1bb 0f00 	cmp.w	fp, #0
 8009bb4:	d133      	bne.n	8009c1e <__gethex+0x356>
 8009bb6:	f1b8 0f00 	cmp.w	r8, #0
 8009bba:	d004      	beq.n	8009bc6 <__gethex+0x2fe>
 8009bbc:	4641      	mov	r1, r8
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	f7fe fcd4 	bl	800856c <__any_on>
 8009bc4:	4683      	mov	fp, r0
 8009bc6:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009bca:	2301      	movs	r3, #1
 8009bcc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009bd0:	f008 081f 	and.w	r8, r8, #31
 8009bd4:	fa03 f308 	lsl.w	r3, r3, r8
 8009bd8:	4213      	tst	r3, r2
 8009bda:	4631      	mov	r1, r6
 8009bdc:	4620      	mov	r0, r4
 8009bde:	bf18      	it	ne
 8009be0:	f04b 0b02 	orrne.w	fp, fp, #2
 8009be4:	1bad      	subs	r5, r5, r6
 8009be6:	f7ff fe07 	bl	80097f8 <rshift>
 8009bea:	687e      	ldr	r6, [r7, #4]
 8009bec:	f04f 0802 	mov.w	r8, #2
 8009bf0:	f1bb 0f00 	cmp.w	fp, #0
 8009bf4:	d04a      	beq.n	8009c8c <__gethex+0x3c4>
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d016      	beq.n	8009c2a <__gethex+0x362>
 8009bfc:	2b03      	cmp	r3, #3
 8009bfe:	d018      	beq.n	8009c32 <__gethex+0x36a>
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d109      	bne.n	8009c18 <__gethex+0x350>
 8009c04:	f01b 0f02 	tst.w	fp, #2
 8009c08:	d006      	beq.n	8009c18 <__gethex+0x350>
 8009c0a:	f8da 3000 	ldr.w	r3, [sl]
 8009c0e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009c12:	f01b 0f01 	tst.w	fp, #1
 8009c16:	d10f      	bne.n	8009c38 <__gethex+0x370>
 8009c18:	f048 0810 	orr.w	r8, r8, #16
 8009c1c:	e036      	b.n	8009c8c <__gethex+0x3c4>
 8009c1e:	f04f 0b01 	mov.w	fp, #1
 8009c22:	e7d0      	b.n	8009bc6 <__gethex+0x2fe>
 8009c24:	f04f 0801 	mov.w	r8, #1
 8009c28:	e7e2      	b.n	8009bf0 <__gethex+0x328>
 8009c2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c2c:	f1c3 0301 	rsb	r3, r3, #1
 8009c30:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d0ef      	beq.n	8009c18 <__gethex+0x350>
 8009c38:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009c3c:	f104 0214 	add.w	r2, r4, #20
 8009c40:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4694      	mov	ip, r2
 8009c4e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009c52:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009c56:	d01e      	beq.n	8009c96 <__gethex+0x3ce>
 8009c58:	3101      	adds	r1, #1
 8009c5a:	f8cc 1000 	str.w	r1, [ip]
 8009c5e:	f1b8 0f02 	cmp.w	r8, #2
 8009c62:	f104 0214 	add.w	r2, r4, #20
 8009c66:	d13d      	bne.n	8009ce4 <__gethex+0x41c>
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	42ab      	cmp	r3, r5
 8009c6e:	d10b      	bne.n	8009c88 <__gethex+0x3c0>
 8009c70:	1169      	asrs	r1, r5, #5
 8009c72:	2301      	movs	r3, #1
 8009c74:	f005 051f 	and.w	r5, r5, #31
 8009c78:	fa03 f505 	lsl.w	r5, r3, r5
 8009c7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c80:	421d      	tst	r5, r3
 8009c82:	bf18      	it	ne
 8009c84:	f04f 0801 	movne.w	r8, #1
 8009c88:	f048 0820 	orr.w	r8, r8, #32
 8009c8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c8e:	601c      	str	r4, [r3, #0]
 8009c90:	9b02      	ldr	r3, [sp, #8]
 8009c92:	601e      	str	r6, [r3, #0]
 8009c94:	e6a2      	b.n	80099dc <__gethex+0x114>
 8009c96:	4290      	cmp	r0, r2
 8009c98:	f842 3c04 	str.w	r3, [r2, #-4]
 8009c9c:	d8d6      	bhi.n	8009c4c <__gethex+0x384>
 8009c9e:	68a2      	ldr	r2, [r4, #8]
 8009ca0:	4593      	cmp	fp, r2
 8009ca2:	db17      	blt.n	8009cd4 <__gethex+0x40c>
 8009ca4:	6861      	ldr	r1, [r4, #4]
 8009ca6:	4648      	mov	r0, r9
 8009ca8:	3101      	adds	r1, #1
 8009caa:	f7fd ffd3 	bl	8007c54 <_Balloc>
 8009cae:	4682      	mov	sl, r0
 8009cb0:	b918      	cbnz	r0, 8009cba <__gethex+0x3f2>
 8009cb2:	4b1b      	ldr	r3, [pc, #108]	; (8009d20 <__gethex+0x458>)
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	2184      	movs	r1, #132	; 0x84
 8009cb8:	e6b3      	b.n	8009a22 <__gethex+0x15a>
 8009cba:	6922      	ldr	r2, [r4, #16]
 8009cbc:	3202      	adds	r2, #2
 8009cbe:	f104 010c 	add.w	r1, r4, #12
 8009cc2:	0092      	lsls	r2, r2, #2
 8009cc4:	300c      	adds	r0, #12
 8009cc6:	f7ff fd4b 	bl	8009760 <memcpy>
 8009cca:	4621      	mov	r1, r4
 8009ccc:	4648      	mov	r0, r9
 8009cce:	f7fe f801 	bl	8007cd4 <_Bfree>
 8009cd2:	4654      	mov	r4, sl
 8009cd4:	6922      	ldr	r2, [r4, #16]
 8009cd6:	1c51      	adds	r1, r2, #1
 8009cd8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009cdc:	6121      	str	r1, [r4, #16]
 8009cde:	2101      	movs	r1, #1
 8009ce0:	6151      	str	r1, [r2, #20]
 8009ce2:	e7bc      	b.n	8009c5e <__gethex+0x396>
 8009ce4:	6921      	ldr	r1, [r4, #16]
 8009ce6:	4559      	cmp	r1, fp
 8009ce8:	dd0b      	ble.n	8009d02 <__gethex+0x43a>
 8009cea:	2101      	movs	r1, #1
 8009cec:	4620      	mov	r0, r4
 8009cee:	f7ff fd83 	bl	80097f8 <rshift>
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	3601      	adds	r6, #1
 8009cf6:	42b3      	cmp	r3, r6
 8009cf8:	f6ff aedb 	blt.w	8009ab2 <__gethex+0x1ea>
 8009cfc:	f04f 0801 	mov.w	r8, #1
 8009d00:	e7c2      	b.n	8009c88 <__gethex+0x3c0>
 8009d02:	f015 051f 	ands.w	r5, r5, #31
 8009d06:	d0f9      	beq.n	8009cfc <__gethex+0x434>
 8009d08:	9b01      	ldr	r3, [sp, #4]
 8009d0a:	441a      	add	r2, r3
 8009d0c:	f1c5 0520 	rsb	r5, r5, #32
 8009d10:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009d14:	f7fe f890 	bl	8007e38 <__hi0bits>
 8009d18:	42a8      	cmp	r0, r5
 8009d1a:	dbe6      	blt.n	8009cea <__gethex+0x422>
 8009d1c:	e7ee      	b.n	8009cfc <__gethex+0x434>
 8009d1e:	bf00      	nop
 8009d20:	0800a5e1 	.word	0x0800a5e1

08009d24 <L_shift>:
 8009d24:	f1c2 0208 	rsb	r2, r2, #8
 8009d28:	0092      	lsls	r2, r2, #2
 8009d2a:	b570      	push	{r4, r5, r6, lr}
 8009d2c:	f1c2 0620 	rsb	r6, r2, #32
 8009d30:	6843      	ldr	r3, [r0, #4]
 8009d32:	6804      	ldr	r4, [r0, #0]
 8009d34:	fa03 f506 	lsl.w	r5, r3, r6
 8009d38:	432c      	orrs	r4, r5
 8009d3a:	40d3      	lsrs	r3, r2
 8009d3c:	6004      	str	r4, [r0, #0]
 8009d3e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009d42:	4288      	cmp	r0, r1
 8009d44:	d3f4      	bcc.n	8009d30 <L_shift+0xc>
 8009d46:	bd70      	pop	{r4, r5, r6, pc}

08009d48 <__match>:
 8009d48:	b530      	push	{r4, r5, lr}
 8009d4a:	6803      	ldr	r3, [r0, #0]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d52:	b914      	cbnz	r4, 8009d5a <__match+0x12>
 8009d54:	6003      	str	r3, [r0, #0]
 8009d56:	2001      	movs	r0, #1
 8009d58:	bd30      	pop	{r4, r5, pc}
 8009d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d5e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009d62:	2d19      	cmp	r5, #25
 8009d64:	bf98      	it	ls
 8009d66:	3220      	addls	r2, #32
 8009d68:	42a2      	cmp	r2, r4
 8009d6a:	d0f0      	beq.n	8009d4e <__match+0x6>
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	e7f3      	b.n	8009d58 <__match+0x10>

08009d70 <__hexnan>:
 8009d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d74:	680b      	ldr	r3, [r1, #0]
 8009d76:	6801      	ldr	r1, [r0, #0]
 8009d78:	115e      	asrs	r6, r3, #5
 8009d7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009d7e:	f013 031f 	ands.w	r3, r3, #31
 8009d82:	b087      	sub	sp, #28
 8009d84:	bf18      	it	ne
 8009d86:	3604      	addne	r6, #4
 8009d88:	2500      	movs	r5, #0
 8009d8a:	1f37      	subs	r7, r6, #4
 8009d8c:	4682      	mov	sl, r0
 8009d8e:	4690      	mov	r8, r2
 8009d90:	9301      	str	r3, [sp, #4]
 8009d92:	f846 5c04 	str.w	r5, [r6, #-4]
 8009d96:	46b9      	mov	r9, r7
 8009d98:	463c      	mov	r4, r7
 8009d9a:	9502      	str	r5, [sp, #8]
 8009d9c:	46ab      	mov	fp, r5
 8009d9e:	784a      	ldrb	r2, [r1, #1]
 8009da0:	1c4b      	adds	r3, r1, #1
 8009da2:	9303      	str	r3, [sp, #12]
 8009da4:	b342      	cbz	r2, 8009df8 <__hexnan+0x88>
 8009da6:	4610      	mov	r0, r2
 8009da8:	9105      	str	r1, [sp, #20]
 8009daa:	9204      	str	r2, [sp, #16]
 8009dac:	f7ff fd76 	bl	800989c <__hexdig_fun>
 8009db0:	2800      	cmp	r0, #0
 8009db2:	d14f      	bne.n	8009e54 <__hexnan+0xe4>
 8009db4:	9a04      	ldr	r2, [sp, #16]
 8009db6:	9905      	ldr	r1, [sp, #20]
 8009db8:	2a20      	cmp	r2, #32
 8009dba:	d818      	bhi.n	8009dee <__hexnan+0x7e>
 8009dbc:	9b02      	ldr	r3, [sp, #8]
 8009dbe:	459b      	cmp	fp, r3
 8009dc0:	dd13      	ble.n	8009dea <__hexnan+0x7a>
 8009dc2:	454c      	cmp	r4, r9
 8009dc4:	d206      	bcs.n	8009dd4 <__hexnan+0x64>
 8009dc6:	2d07      	cmp	r5, #7
 8009dc8:	dc04      	bgt.n	8009dd4 <__hexnan+0x64>
 8009dca:	462a      	mov	r2, r5
 8009dcc:	4649      	mov	r1, r9
 8009dce:	4620      	mov	r0, r4
 8009dd0:	f7ff ffa8 	bl	8009d24 <L_shift>
 8009dd4:	4544      	cmp	r4, r8
 8009dd6:	d950      	bls.n	8009e7a <__hexnan+0x10a>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	f1a4 0904 	sub.w	r9, r4, #4
 8009dde:	f844 3c04 	str.w	r3, [r4, #-4]
 8009de2:	f8cd b008 	str.w	fp, [sp, #8]
 8009de6:	464c      	mov	r4, r9
 8009de8:	461d      	mov	r5, r3
 8009dea:	9903      	ldr	r1, [sp, #12]
 8009dec:	e7d7      	b.n	8009d9e <__hexnan+0x2e>
 8009dee:	2a29      	cmp	r2, #41	; 0x29
 8009df0:	d155      	bne.n	8009e9e <__hexnan+0x12e>
 8009df2:	3102      	adds	r1, #2
 8009df4:	f8ca 1000 	str.w	r1, [sl]
 8009df8:	f1bb 0f00 	cmp.w	fp, #0
 8009dfc:	d04f      	beq.n	8009e9e <__hexnan+0x12e>
 8009dfe:	454c      	cmp	r4, r9
 8009e00:	d206      	bcs.n	8009e10 <__hexnan+0xa0>
 8009e02:	2d07      	cmp	r5, #7
 8009e04:	dc04      	bgt.n	8009e10 <__hexnan+0xa0>
 8009e06:	462a      	mov	r2, r5
 8009e08:	4649      	mov	r1, r9
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f7ff ff8a 	bl	8009d24 <L_shift>
 8009e10:	4544      	cmp	r4, r8
 8009e12:	d934      	bls.n	8009e7e <__hexnan+0x10e>
 8009e14:	f1a8 0204 	sub.w	r2, r8, #4
 8009e18:	4623      	mov	r3, r4
 8009e1a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e1e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e22:	429f      	cmp	r7, r3
 8009e24:	d2f9      	bcs.n	8009e1a <__hexnan+0xaa>
 8009e26:	1b3b      	subs	r3, r7, r4
 8009e28:	f023 0303 	bic.w	r3, r3, #3
 8009e2c:	3304      	adds	r3, #4
 8009e2e:	3e03      	subs	r6, #3
 8009e30:	3401      	adds	r4, #1
 8009e32:	42a6      	cmp	r6, r4
 8009e34:	bf38      	it	cc
 8009e36:	2304      	movcc	r3, #4
 8009e38:	4443      	add	r3, r8
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f843 2b04 	str.w	r2, [r3], #4
 8009e40:	429f      	cmp	r7, r3
 8009e42:	d2fb      	bcs.n	8009e3c <__hexnan+0xcc>
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	b91b      	cbnz	r3, 8009e50 <__hexnan+0xe0>
 8009e48:	4547      	cmp	r7, r8
 8009e4a:	d126      	bne.n	8009e9a <__hexnan+0x12a>
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	2005      	movs	r0, #5
 8009e52:	e025      	b.n	8009ea0 <__hexnan+0x130>
 8009e54:	3501      	adds	r5, #1
 8009e56:	2d08      	cmp	r5, #8
 8009e58:	f10b 0b01 	add.w	fp, fp, #1
 8009e5c:	dd06      	ble.n	8009e6c <__hexnan+0xfc>
 8009e5e:	4544      	cmp	r4, r8
 8009e60:	d9c3      	bls.n	8009dea <__hexnan+0x7a>
 8009e62:	2300      	movs	r3, #0
 8009e64:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e68:	2501      	movs	r5, #1
 8009e6a:	3c04      	subs	r4, #4
 8009e6c:	6822      	ldr	r2, [r4, #0]
 8009e6e:	f000 000f 	and.w	r0, r0, #15
 8009e72:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009e76:	6020      	str	r0, [r4, #0]
 8009e78:	e7b7      	b.n	8009dea <__hexnan+0x7a>
 8009e7a:	2508      	movs	r5, #8
 8009e7c:	e7b5      	b.n	8009dea <__hexnan+0x7a>
 8009e7e:	9b01      	ldr	r3, [sp, #4]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d0df      	beq.n	8009e44 <__hexnan+0xd4>
 8009e84:	f1c3 0320 	rsb	r3, r3, #32
 8009e88:	f04f 32ff 	mov.w	r2, #4294967295
 8009e8c:	40da      	lsrs	r2, r3
 8009e8e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009e92:	4013      	ands	r3, r2
 8009e94:	f846 3c04 	str.w	r3, [r6, #-4]
 8009e98:	e7d4      	b.n	8009e44 <__hexnan+0xd4>
 8009e9a:	3f04      	subs	r7, #4
 8009e9c:	e7d2      	b.n	8009e44 <__hexnan+0xd4>
 8009e9e:	2004      	movs	r0, #4
 8009ea0:	b007      	add	sp, #28
 8009ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ea6 <__ascii_mbtowc>:
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	b901      	cbnz	r1, 8009eac <__ascii_mbtowc+0x6>
 8009eaa:	a901      	add	r1, sp, #4
 8009eac:	b142      	cbz	r2, 8009ec0 <__ascii_mbtowc+0x1a>
 8009eae:	b14b      	cbz	r3, 8009ec4 <__ascii_mbtowc+0x1e>
 8009eb0:	7813      	ldrb	r3, [r2, #0]
 8009eb2:	600b      	str	r3, [r1, #0]
 8009eb4:	7812      	ldrb	r2, [r2, #0]
 8009eb6:	1e10      	subs	r0, r2, #0
 8009eb8:	bf18      	it	ne
 8009eba:	2001      	movne	r0, #1
 8009ebc:	b002      	add	sp, #8
 8009ebe:	4770      	bx	lr
 8009ec0:	4610      	mov	r0, r2
 8009ec2:	e7fb      	b.n	8009ebc <__ascii_mbtowc+0x16>
 8009ec4:	f06f 0001 	mvn.w	r0, #1
 8009ec8:	e7f8      	b.n	8009ebc <__ascii_mbtowc+0x16>

08009eca <_realloc_r>:
 8009eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ece:	4680      	mov	r8, r0
 8009ed0:	4614      	mov	r4, r2
 8009ed2:	460e      	mov	r6, r1
 8009ed4:	b921      	cbnz	r1, 8009ee0 <_realloc_r+0x16>
 8009ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009eda:	4611      	mov	r1, r2
 8009edc:	f7fd be2e 	b.w	8007b3c <_malloc_r>
 8009ee0:	b92a      	cbnz	r2, 8009eee <_realloc_r+0x24>
 8009ee2:	f7fd fdb7 	bl	8007a54 <_free_r>
 8009ee6:	4625      	mov	r5, r4
 8009ee8:	4628      	mov	r0, r5
 8009eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eee:	f000 f842 	bl	8009f76 <_malloc_usable_size_r>
 8009ef2:	4284      	cmp	r4, r0
 8009ef4:	4607      	mov	r7, r0
 8009ef6:	d802      	bhi.n	8009efe <_realloc_r+0x34>
 8009ef8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009efc:	d812      	bhi.n	8009f24 <_realloc_r+0x5a>
 8009efe:	4621      	mov	r1, r4
 8009f00:	4640      	mov	r0, r8
 8009f02:	f7fd fe1b 	bl	8007b3c <_malloc_r>
 8009f06:	4605      	mov	r5, r0
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	d0ed      	beq.n	8009ee8 <_realloc_r+0x1e>
 8009f0c:	42bc      	cmp	r4, r7
 8009f0e:	4622      	mov	r2, r4
 8009f10:	4631      	mov	r1, r6
 8009f12:	bf28      	it	cs
 8009f14:	463a      	movcs	r2, r7
 8009f16:	f7ff fc23 	bl	8009760 <memcpy>
 8009f1a:	4631      	mov	r1, r6
 8009f1c:	4640      	mov	r0, r8
 8009f1e:	f7fd fd99 	bl	8007a54 <_free_r>
 8009f22:	e7e1      	b.n	8009ee8 <_realloc_r+0x1e>
 8009f24:	4635      	mov	r5, r6
 8009f26:	e7df      	b.n	8009ee8 <_realloc_r+0x1e>

08009f28 <__ascii_wctomb>:
 8009f28:	b149      	cbz	r1, 8009f3e <__ascii_wctomb+0x16>
 8009f2a:	2aff      	cmp	r2, #255	; 0xff
 8009f2c:	bf85      	ittet	hi
 8009f2e:	238a      	movhi	r3, #138	; 0x8a
 8009f30:	6003      	strhi	r3, [r0, #0]
 8009f32:	700a      	strbls	r2, [r1, #0]
 8009f34:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f38:	bf98      	it	ls
 8009f3a:	2001      	movls	r0, #1
 8009f3c:	4770      	bx	lr
 8009f3e:	4608      	mov	r0, r1
 8009f40:	4770      	bx	lr
	...

08009f44 <fiprintf>:
 8009f44:	b40e      	push	{r1, r2, r3}
 8009f46:	b503      	push	{r0, r1, lr}
 8009f48:	4601      	mov	r1, r0
 8009f4a:	ab03      	add	r3, sp, #12
 8009f4c:	4805      	ldr	r0, [pc, #20]	; (8009f64 <fiprintf+0x20>)
 8009f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f52:	6800      	ldr	r0, [r0, #0]
 8009f54:	9301      	str	r3, [sp, #4]
 8009f56:	f000 f83f 	bl	8009fd8 <_vfiprintf_r>
 8009f5a:	b002      	add	sp, #8
 8009f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f60:	b003      	add	sp, #12
 8009f62:	4770      	bx	lr
 8009f64:	20000078 	.word	0x20000078

08009f68 <abort>:
 8009f68:	b508      	push	{r3, lr}
 8009f6a:	2006      	movs	r0, #6
 8009f6c:	f000 fa0c 	bl	800a388 <raise>
 8009f70:	2001      	movs	r0, #1
 8009f72:	f7f8 f979 	bl	8002268 <_exit>

08009f76 <_malloc_usable_size_r>:
 8009f76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f7a:	1f18      	subs	r0, r3, #4
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	bfbc      	itt	lt
 8009f80:	580b      	ldrlt	r3, [r1, r0]
 8009f82:	18c0      	addlt	r0, r0, r3
 8009f84:	4770      	bx	lr

08009f86 <__sfputc_r>:
 8009f86:	6893      	ldr	r3, [r2, #8]
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	b410      	push	{r4}
 8009f8e:	6093      	str	r3, [r2, #8]
 8009f90:	da08      	bge.n	8009fa4 <__sfputc_r+0x1e>
 8009f92:	6994      	ldr	r4, [r2, #24]
 8009f94:	42a3      	cmp	r3, r4
 8009f96:	db01      	blt.n	8009f9c <__sfputc_r+0x16>
 8009f98:	290a      	cmp	r1, #10
 8009f9a:	d103      	bne.n	8009fa4 <__sfputc_r+0x1e>
 8009f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fa0:	f000 b934 	b.w	800a20c <__swbuf_r>
 8009fa4:	6813      	ldr	r3, [r2, #0]
 8009fa6:	1c58      	adds	r0, r3, #1
 8009fa8:	6010      	str	r0, [r2, #0]
 8009faa:	7019      	strb	r1, [r3, #0]
 8009fac:	4608      	mov	r0, r1
 8009fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <__sfputs_r>:
 8009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb6:	4606      	mov	r6, r0
 8009fb8:	460f      	mov	r7, r1
 8009fba:	4614      	mov	r4, r2
 8009fbc:	18d5      	adds	r5, r2, r3
 8009fbe:	42ac      	cmp	r4, r5
 8009fc0:	d101      	bne.n	8009fc6 <__sfputs_r+0x12>
 8009fc2:	2000      	movs	r0, #0
 8009fc4:	e007      	b.n	8009fd6 <__sfputs_r+0x22>
 8009fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fca:	463a      	mov	r2, r7
 8009fcc:	4630      	mov	r0, r6
 8009fce:	f7ff ffda 	bl	8009f86 <__sfputc_r>
 8009fd2:	1c43      	adds	r3, r0, #1
 8009fd4:	d1f3      	bne.n	8009fbe <__sfputs_r+0xa>
 8009fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009fd8 <_vfiprintf_r>:
 8009fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fdc:	460d      	mov	r5, r1
 8009fde:	b09d      	sub	sp, #116	; 0x74
 8009fe0:	4614      	mov	r4, r2
 8009fe2:	4698      	mov	r8, r3
 8009fe4:	4606      	mov	r6, r0
 8009fe6:	b118      	cbz	r0, 8009ff0 <_vfiprintf_r+0x18>
 8009fe8:	6a03      	ldr	r3, [r0, #32]
 8009fea:	b90b      	cbnz	r3, 8009ff0 <_vfiprintf_r+0x18>
 8009fec:	f7fc fd96 	bl	8006b1c <__sinit>
 8009ff0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ff2:	07d9      	lsls	r1, r3, #31
 8009ff4:	d405      	bmi.n	800a002 <_vfiprintf_r+0x2a>
 8009ff6:	89ab      	ldrh	r3, [r5, #12]
 8009ff8:	059a      	lsls	r2, r3, #22
 8009ffa:	d402      	bmi.n	800a002 <_vfiprintf_r+0x2a>
 8009ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ffe:	f7fc fea4 	bl	8006d4a <__retarget_lock_acquire_recursive>
 800a002:	89ab      	ldrh	r3, [r5, #12]
 800a004:	071b      	lsls	r3, r3, #28
 800a006:	d501      	bpl.n	800a00c <_vfiprintf_r+0x34>
 800a008:	692b      	ldr	r3, [r5, #16]
 800a00a:	b99b      	cbnz	r3, 800a034 <_vfiprintf_r+0x5c>
 800a00c:	4629      	mov	r1, r5
 800a00e:	4630      	mov	r0, r6
 800a010:	f000 f93a 	bl	800a288 <__swsetup_r>
 800a014:	b170      	cbz	r0, 800a034 <_vfiprintf_r+0x5c>
 800a016:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a018:	07dc      	lsls	r4, r3, #31
 800a01a:	d504      	bpl.n	800a026 <_vfiprintf_r+0x4e>
 800a01c:	f04f 30ff 	mov.w	r0, #4294967295
 800a020:	b01d      	add	sp, #116	; 0x74
 800a022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a026:	89ab      	ldrh	r3, [r5, #12]
 800a028:	0598      	lsls	r0, r3, #22
 800a02a:	d4f7      	bmi.n	800a01c <_vfiprintf_r+0x44>
 800a02c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a02e:	f7fc fe8d 	bl	8006d4c <__retarget_lock_release_recursive>
 800a032:	e7f3      	b.n	800a01c <_vfiprintf_r+0x44>
 800a034:	2300      	movs	r3, #0
 800a036:	9309      	str	r3, [sp, #36]	; 0x24
 800a038:	2320      	movs	r3, #32
 800a03a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a03e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a042:	2330      	movs	r3, #48	; 0x30
 800a044:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a1f8 <_vfiprintf_r+0x220>
 800a048:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a04c:	f04f 0901 	mov.w	r9, #1
 800a050:	4623      	mov	r3, r4
 800a052:	469a      	mov	sl, r3
 800a054:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a058:	b10a      	cbz	r2, 800a05e <_vfiprintf_r+0x86>
 800a05a:	2a25      	cmp	r2, #37	; 0x25
 800a05c:	d1f9      	bne.n	800a052 <_vfiprintf_r+0x7a>
 800a05e:	ebba 0b04 	subs.w	fp, sl, r4
 800a062:	d00b      	beq.n	800a07c <_vfiprintf_r+0xa4>
 800a064:	465b      	mov	r3, fp
 800a066:	4622      	mov	r2, r4
 800a068:	4629      	mov	r1, r5
 800a06a:	4630      	mov	r0, r6
 800a06c:	f7ff ffa2 	bl	8009fb4 <__sfputs_r>
 800a070:	3001      	adds	r0, #1
 800a072:	f000 80a9 	beq.w	800a1c8 <_vfiprintf_r+0x1f0>
 800a076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a078:	445a      	add	r2, fp
 800a07a:	9209      	str	r2, [sp, #36]	; 0x24
 800a07c:	f89a 3000 	ldrb.w	r3, [sl]
 800a080:	2b00      	cmp	r3, #0
 800a082:	f000 80a1 	beq.w	800a1c8 <_vfiprintf_r+0x1f0>
 800a086:	2300      	movs	r3, #0
 800a088:	f04f 32ff 	mov.w	r2, #4294967295
 800a08c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a090:	f10a 0a01 	add.w	sl, sl, #1
 800a094:	9304      	str	r3, [sp, #16]
 800a096:	9307      	str	r3, [sp, #28]
 800a098:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a09c:	931a      	str	r3, [sp, #104]	; 0x68
 800a09e:	4654      	mov	r4, sl
 800a0a0:	2205      	movs	r2, #5
 800a0a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0a6:	4854      	ldr	r0, [pc, #336]	; (800a1f8 <_vfiprintf_r+0x220>)
 800a0a8:	f7f6 f89a 	bl	80001e0 <memchr>
 800a0ac:	9a04      	ldr	r2, [sp, #16]
 800a0ae:	b9d8      	cbnz	r0, 800a0e8 <_vfiprintf_r+0x110>
 800a0b0:	06d1      	lsls	r1, r2, #27
 800a0b2:	bf44      	itt	mi
 800a0b4:	2320      	movmi	r3, #32
 800a0b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0ba:	0713      	lsls	r3, r2, #28
 800a0bc:	bf44      	itt	mi
 800a0be:	232b      	movmi	r3, #43	; 0x2b
 800a0c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0c4:	f89a 3000 	ldrb.w	r3, [sl]
 800a0c8:	2b2a      	cmp	r3, #42	; 0x2a
 800a0ca:	d015      	beq.n	800a0f8 <_vfiprintf_r+0x120>
 800a0cc:	9a07      	ldr	r2, [sp, #28]
 800a0ce:	4654      	mov	r4, sl
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	f04f 0c0a 	mov.w	ip, #10
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0dc:	3b30      	subs	r3, #48	; 0x30
 800a0de:	2b09      	cmp	r3, #9
 800a0e0:	d94d      	bls.n	800a17e <_vfiprintf_r+0x1a6>
 800a0e2:	b1b0      	cbz	r0, 800a112 <_vfiprintf_r+0x13a>
 800a0e4:	9207      	str	r2, [sp, #28]
 800a0e6:	e014      	b.n	800a112 <_vfiprintf_r+0x13a>
 800a0e8:	eba0 0308 	sub.w	r3, r0, r8
 800a0ec:	fa09 f303 	lsl.w	r3, r9, r3
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	9304      	str	r3, [sp, #16]
 800a0f4:	46a2      	mov	sl, r4
 800a0f6:	e7d2      	b.n	800a09e <_vfiprintf_r+0xc6>
 800a0f8:	9b03      	ldr	r3, [sp, #12]
 800a0fa:	1d19      	adds	r1, r3, #4
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	9103      	str	r1, [sp, #12]
 800a100:	2b00      	cmp	r3, #0
 800a102:	bfbb      	ittet	lt
 800a104:	425b      	neglt	r3, r3
 800a106:	f042 0202 	orrlt.w	r2, r2, #2
 800a10a:	9307      	strge	r3, [sp, #28]
 800a10c:	9307      	strlt	r3, [sp, #28]
 800a10e:	bfb8      	it	lt
 800a110:	9204      	strlt	r2, [sp, #16]
 800a112:	7823      	ldrb	r3, [r4, #0]
 800a114:	2b2e      	cmp	r3, #46	; 0x2e
 800a116:	d10c      	bne.n	800a132 <_vfiprintf_r+0x15a>
 800a118:	7863      	ldrb	r3, [r4, #1]
 800a11a:	2b2a      	cmp	r3, #42	; 0x2a
 800a11c:	d134      	bne.n	800a188 <_vfiprintf_r+0x1b0>
 800a11e:	9b03      	ldr	r3, [sp, #12]
 800a120:	1d1a      	adds	r2, r3, #4
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	9203      	str	r2, [sp, #12]
 800a126:	2b00      	cmp	r3, #0
 800a128:	bfb8      	it	lt
 800a12a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a12e:	3402      	adds	r4, #2
 800a130:	9305      	str	r3, [sp, #20]
 800a132:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a208 <_vfiprintf_r+0x230>
 800a136:	7821      	ldrb	r1, [r4, #0]
 800a138:	2203      	movs	r2, #3
 800a13a:	4650      	mov	r0, sl
 800a13c:	f7f6 f850 	bl	80001e0 <memchr>
 800a140:	b138      	cbz	r0, 800a152 <_vfiprintf_r+0x17a>
 800a142:	9b04      	ldr	r3, [sp, #16]
 800a144:	eba0 000a 	sub.w	r0, r0, sl
 800a148:	2240      	movs	r2, #64	; 0x40
 800a14a:	4082      	lsls	r2, r0
 800a14c:	4313      	orrs	r3, r2
 800a14e:	3401      	adds	r4, #1
 800a150:	9304      	str	r3, [sp, #16]
 800a152:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a156:	4829      	ldr	r0, [pc, #164]	; (800a1fc <_vfiprintf_r+0x224>)
 800a158:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a15c:	2206      	movs	r2, #6
 800a15e:	f7f6 f83f 	bl	80001e0 <memchr>
 800a162:	2800      	cmp	r0, #0
 800a164:	d03f      	beq.n	800a1e6 <_vfiprintf_r+0x20e>
 800a166:	4b26      	ldr	r3, [pc, #152]	; (800a200 <_vfiprintf_r+0x228>)
 800a168:	bb1b      	cbnz	r3, 800a1b2 <_vfiprintf_r+0x1da>
 800a16a:	9b03      	ldr	r3, [sp, #12]
 800a16c:	3307      	adds	r3, #7
 800a16e:	f023 0307 	bic.w	r3, r3, #7
 800a172:	3308      	adds	r3, #8
 800a174:	9303      	str	r3, [sp, #12]
 800a176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a178:	443b      	add	r3, r7
 800a17a:	9309      	str	r3, [sp, #36]	; 0x24
 800a17c:	e768      	b.n	800a050 <_vfiprintf_r+0x78>
 800a17e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a182:	460c      	mov	r4, r1
 800a184:	2001      	movs	r0, #1
 800a186:	e7a6      	b.n	800a0d6 <_vfiprintf_r+0xfe>
 800a188:	2300      	movs	r3, #0
 800a18a:	3401      	adds	r4, #1
 800a18c:	9305      	str	r3, [sp, #20]
 800a18e:	4619      	mov	r1, r3
 800a190:	f04f 0c0a 	mov.w	ip, #10
 800a194:	4620      	mov	r0, r4
 800a196:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a19a:	3a30      	subs	r2, #48	; 0x30
 800a19c:	2a09      	cmp	r2, #9
 800a19e:	d903      	bls.n	800a1a8 <_vfiprintf_r+0x1d0>
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d0c6      	beq.n	800a132 <_vfiprintf_r+0x15a>
 800a1a4:	9105      	str	r1, [sp, #20]
 800a1a6:	e7c4      	b.n	800a132 <_vfiprintf_r+0x15a>
 800a1a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1ac:	4604      	mov	r4, r0
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e7f0      	b.n	800a194 <_vfiprintf_r+0x1bc>
 800a1b2:	ab03      	add	r3, sp, #12
 800a1b4:	9300      	str	r3, [sp, #0]
 800a1b6:	462a      	mov	r2, r5
 800a1b8:	4b12      	ldr	r3, [pc, #72]	; (800a204 <_vfiprintf_r+0x22c>)
 800a1ba:	a904      	add	r1, sp, #16
 800a1bc:	4630      	mov	r0, r6
 800a1be:	f7fb fe4b 	bl	8005e58 <_printf_float>
 800a1c2:	4607      	mov	r7, r0
 800a1c4:	1c78      	adds	r0, r7, #1
 800a1c6:	d1d6      	bne.n	800a176 <_vfiprintf_r+0x19e>
 800a1c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1ca:	07d9      	lsls	r1, r3, #31
 800a1cc:	d405      	bmi.n	800a1da <_vfiprintf_r+0x202>
 800a1ce:	89ab      	ldrh	r3, [r5, #12]
 800a1d0:	059a      	lsls	r2, r3, #22
 800a1d2:	d402      	bmi.n	800a1da <_vfiprintf_r+0x202>
 800a1d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1d6:	f7fc fdb9 	bl	8006d4c <__retarget_lock_release_recursive>
 800a1da:	89ab      	ldrh	r3, [r5, #12]
 800a1dc:	065b      	lsls	r3, r3, #25
 800a1de:	f53f af1d 	bmi.w	800a01c <_vfiprintf_r+0x44>
 800a1e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1e4:	e71c      	b.n	800a020 <_vfiprintf_r+0x48>
 800a1e6:	ab03      	add	r3, sp, #12
 800a1e8:	9300      	str	r3, [sp, #0]
 800a1ea:	462a      	mov	r2, r5
 800a1ec:	4b05      	ldr	r3, [pc, #20]	; (800a204 <_vfiprintf_r+0x22c>)
 800a1ee:	a904      	add	r1, sp, #16
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f7fc f8d5 	bl	80063a0 <_printf_i>
 800a1f6:	e7e4      	b.n	800a1c2 <_vfiprintf_r+0x1ea>
 800a1f8:	0800a8a1 	.word	0x0800a8a1
 800a1fc:	0800a8ab 	.word	0x0800a8ab
 800a200:	08005e59 	.word	0x08005e59
 800a204:	08009fb5 	.word	0x08009fb5
 800a208:	0800a8a7 	.word	0x0800a8a7

0800a20c <__swbuf_r>:
 800a20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a20e:	460e      	mov	r6, r1
 800a210:	4614      	mov	r4, r2
 800a212:	4605      	mov	r5, r0
 800a214:	b118      	cbz	r0, 800a21e <__swbuf_r+0x12>
 800a216:	6a03      	ldr	r3, [r0, #32]
 800a218:	b90b      	cbnz	r3, 800a21e <__swbuf_r+0x12>
 800a21a:	f7fc fc7f 	bl	8006b1c <__sinit>
 800a21e:	69a3      	ldr	r3, [r4, #24]
 800a220:	60a3      	str	r3, [r4, #8]
 800a222:	89a3      	ldrh	r3, [r4, #12]
 800a224:	071a      	lsls	r2, r3, #28
 800a226:	d525      	bpl.n	800a274 <__swbuf_r+0x68>
 800a228:	6923      	ldr	r3, [r4, #16]
 800a22a:	b31b      	cbz	r3, 800a274 <__swbuf_r+0x68>
 800a22c:	6823      	ldr	r3, [r4, #0]
 800a22e:	6922      	ldr	r2, [r4, #16]
 800a230:	1a98      	subs	r0, r3, r2
 800a232:	6963      	ldr	r3, [r4, #20]
 800a234:	b2f6      	uxtb	r6, r6
 800a236:	4283      	cmp	r3, r0
 800a238:	4637      	mov	r7, r6
 800a23a:	dc04      	bgt.n	800a246 <__swbuf_r+0x3a>
 800a23c:	4621      	mov	r1, r4
 800a23e:	4628      	mov	r0, r5
 800a240:	f7ff fa2a 	bl	8009698 <_fflush_r>
 800a244:	b9e0      	cbnz	r0, 800a280 <__swbuf_r+0x74>
 800a246:	68a3      	ldr	r3, [r4, #8]
 800a248:	3b01      	subs	r3, #1
 800a24a:	60a3      	str	r3, [r4, #8]
 800a24c:	6823      	ldr	r3, [r4, #0]
 800a24e:	1c5a      	adds	r2, r3, #1
 800a250:	6022      	str	r2, [r4, #0]
 800a252:	701e      	strb	r6, [r3, #0]
 800a254:	6962      	ldr	r2, [r4, #20]
 800a256:	1c43      	adds	r3, r0, #1
 800a258:	429a      	cmp	r2, r3
 800a25a:	d004      	beq.n	800a266 <__swbuf_r+0x5a>
 800a25c:	89a3      	ldrh	r3, [r4, #12]
 800a25e:	07db      	lsls	r3, r3, #31
 800a260:	d506      	bpl.n	800a270 <__swbuf_r+0x64>
 800a262:	2e0a      	cmp	r6, #10
 800a264:	d104      	bne.n	800a270 <__swbuf_r+0x64>
 800a266:	4621      	mov	r1, r4
 800a268:	4628      	mov	r0, r5
 800a26a:	f7ff fa15 	bl	8009698 <_fflush_r>
 800a26e:	b938      	cbnz	r0, 800a280 <__swbuf_r+0x74>
 800a270:	4638      	mov	r0, r7
 800a272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a274:	4621      	mov	r1, r4
 800a276:	4628      	mov	r0, r5
 800a278:	f000 f806 	bl	800a288 <__swsetup_r>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	d0d5      	beq.n	800a22c <__swbuf_r+0x20>
 800a280:	f04f 37ff 	mov.w	r7, #4294967295
 800a284:	e7f4      	b.n	800a270 <__swbuf_r+0x64>
	...

0800a288 <__swsetup_r>:
 800a288:	b538      	push	{r3, r4, r5, lr}
 800a28a:	4b2a      	ldr	r3, [pc, #168]	; (800a334 <__swsetup_r+0xac>)
 800a28c:	4605      	mov	r5, r0
 800a28e:	6818      	ldr	r0, [r3, #0]
 800a290:	460c      	mov	r4, r1
 800a292:	b118      	cbz	r0, 800a29c <__swsetup_r+0x14>
 800a294:	6a03      	ldr	r3, [r0, #32]
 800a296:	b90b      	cbnz	r3, 800a29c <__swsetup_r+0x14>
 800a298:	f7fc fc40 	bl	8006b1c <__sinit>
 800a29c:	89a3      	ldrh	r3, [r4, #12]
 800a29e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2a2:	0718      	lsls	r0, r3, #28
 800a2a4:	d422      	bmi.n	800a2ec <__swsetup_r+0x64>
 800a2a6:	06d9      	lsls	r1, r3, #27
 800a2a8:	d407      	bmi.n	800a2ba <__swsetup_r+0x32>
 800a2aa:	2309      	movs	r3, #9
 800a2ac:	602b      	str	r3, [r5, #0]
 800a2ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a2b2:	81a3      	strh	r3, [r4, #12]
 800a2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2b8:	e034      	b.n	800a324 <__swsetup_r+0x9c>
 800a2ba:	0758      	lsls	r0, r3, #29
 800a2bc:	d512      	bpl.n	800a2e4 <__swsetup_r+0x5c>
 800a2be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2c0:	b141      	cbz	r1, 800a2d4 <__swsetup_r+0x4c>
 800a2c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2c6:	4299      	cmp	r1, r3
 800a2c8:	d002      	beq.n	800a2d0 <__swsetup_r+0x48>
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	f7fd fbc2 	bl	8007a54 <_free_r>
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	6363      	str	r3, [r4, #52]	; 0x34
 800a2d4:	89a3      	ldrh	r3, [r4, #12]
 800a2d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a2da:	81a3      	strh	r3, [r4, #12]
 800a2dc:	2300      	movs	r3, #0
 800a2de:	6063      	str	r3, [r4, #4]
 800a2e0:	6923      	ldr	r3, [r4, #16]
 800a2e2:	6023      	str	r3, [r4, #0]
 800a2e4:	89a3      	ldrh	r3, [r4, #12]
 800a2e6:	f043 0308 	orr.w	r3, r3, #8
 800a2ea:	81a3      	strh	r3, [r4, #12]
 800a2ec:	6923      	ldr	r3, [r4, #16]
 800a2ee:	b94b      	cbnz	r3, 800a304 <__swsetup_r+0x7c>
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2fa:	d003      	beq.n	800a304 <__swsetup_r+0x7c>
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	4628      	mov	r0, r5
 800a300:	f000 f884 	bl	800a40c <__smakebuf_r>
 800a304:	89a0      	ldrh	r0, [r4, #12]
 800a306:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a30a:	f010 0301 	ands.w	r3, r0, #1
 800a30e:	d00a      	beq.n	800a326 <__swsetup_r+0x9e>
 800a310:	2300      	movs	r3, #0
 800a312:	60a3      	str	r3, [r4, #8]
 800a314:	6963      	ldr	r3, [r4, #20]
 800a316:	425b      	negs	r3, r3
 800a318:	61a3      	str	r3, [r4, #24]
 800a31a:	6923      	ldr	r3, [r4, #16]
 800a31c:	b943      	cbnz	r3, 800a330 <__swsetup_r+0xa8>
 800a31e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a322:	d1c4      	bne.n	800a2ae <__swsetup_r+0x26>
 800a324:	bd38      	pop	{r3, r4, r5, pc}
 800a326:	0781      	lsls	r1, r0, #30
 800a328:	bf58      	it	pl
 800a32a:	6963      	ldrpl	r3, [r4, #20]
 800a32c:	60a3      	str	r3, [r4, #8]
 800a32e:	e7f4      	b.n	800a31a <__swsetup_r+0x92>
 800a330:	2000      	movs	r0, #0
 800a332:	e7f7      	b.n	800a324 <__swsetup_r+0x9c>
 800a334:	20000078 	.word	0x20000078

0800a338 <_raise_r>:
 800a338:	291f      	cmp	r1, #31
 800a33a:	b538      	push	{r3, r4, r5, lr}
 800a33c:	4604      	mov	r4, r0
 800a33e:	460d      	mov	r5, r1
 800a340:	d904      	bls.n	800a34c <_raise_r+0x14>
 800a342:	2316      	movs	r3, #22
 800a344:	6003      	str	r3, [r0, #0]
 800a346:	f04f 30ff 	mov.w	r0, #4294967295
 800a34a:	bd38      	pop	{r3, r4, r5, pc}
 800a34c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a34e:	b112      	cbz	r2, 800a356 <_raise_r+0x1e>
 800a350:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a354:	b94b      	cbnz	r3, 800a36a <_raise_r+0x32>
 800a356:	4620      	mov	r0, r4
 800a358:	f000 f830 	bl	800a3bc <_getpid_r>
 800a35c:	462a      	mov	r2, r5
 800a35e:	4601      	mov	r1, r0
 800a360:	4620      	mov	r0, r4
 800a362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a366:	f000 b817 	b.w	800a398 <_kill_r>
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d00a      	beq.n	800a384 <_raise_r+0x4c>
 800a36e:	1c59      	adds	r1, r3, #1
 800a370:	d103      	bne.n	800a37a <_raise_r+0x42>
 800a372:	2316      	movs	r3, #22
 800a374:	6003      	str	r3, [r0, #0]
 800a376:	2001      	movs	r0, #1
 800a378:	e7e7      	b.n	800a34a <_raise_r+0x12>
 800a37a:	2400      	movs	r4, #0
 800a37c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a380:	4628      	mov	r0, r5
 800a382:	4798      	blx	r3
 800a384:	2000      	movs	r0, #0
 800a386:	e7e0      	b.n	800a34a <_raise_r+0x12>

0800a388 <raise>:
 800a388:	4b02      	ldr	r3, [pc, #8]	; (800a394 <raise+0xc>)
 800a38a:	4601      	mov	r1, r0
 800a38c:	6818      	ldr	r0, [r3, #0]
 800a38e:	f7ff bfd3 	b.w	800a338 <_raise_r>
 800a392:	bf00      	nop
 800a394:	20000078 	.word	0x20000078

0800a398 <_kill_r>:
 800a398:	b538      	push	{r3, r4, r5, lr}
 800a39a:	4d07      	ldr	r5, [pc, #28]	; (800a3b8 <_kill_r+0x20>)
 800a39c:	2300      	movs	r3, #0
 800a39e:	4604      	mov	r4, r0
 800a3a0:	4608      	mov	r0, r1
 800a3a2:	4611      	mov	r1, r2
 800a3a4:	602b      	str	r3, [r5, #0]
 800a3a6:	f7f7 ff4f 	bl	8002248 <_kill>
 800a3aa:	1c43      	adds	r3, r0, #1
 800a3ac:	d102      	bne.n	800a3b4 <_kill_r+0x1c>
 800a3ae:	682b      	ldr	r3, [r5, #0]
 800a3b0:	b103      	cbz	r3, 800a3b4 <_kill_r+0x1c>
 800a3b2:	6023      	str	r3, [r4, #0]
 800a3b4:	bd38      	pop	{r3, r4, r5, pc}
 800a3b6:	bf00      	nop
 800a3b8:	200005ec 	.word	0x200005ec

0800a3bc <_getpid_r>:
 800a3bc:	f7f7 bf3c 	b.w	8002238 <_getpid>

0800a3c0 <__swhatbuf_r>:
 800a3c0:	b570      	push	{r4, r5, r6, lr}
 800a3c2:	460c      	mov	r4, r1
 800a3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3c8:	2900      	cmp	r1, #0
 800a3ca:	b096      	sub	sp, #88	; 0x58
 800a3cc:	4615      	mov	r5, r2
 800a3ce:	461e      	mov	r6, r3
 800a3d0:	da0d      	bge.n	800a3ee <__swhatbuf_r+0x2e>
 800a3d2:	89a3      	ldrh	r3, [r4, #12]
 800a3d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a3d8:	f04f 0100 	mov.w	r1, #0
 800a3dc:	bf0c      	ite	eq
 800a3de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a3e2:	2340      	movne	r3, #64	; 0x40
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	6031      	str	r1, [r6, #0]
 800a3e8:	602b      	str	r3, [r5, #0]
 800a3ea:	b016      	add	sp, #88	; 0x58
 800a3ec:	bd70      	pop	{r4, r5, r6, pc}
 800a3ee:	466a      	mov	r2, sp
 800a3f0:	f000 f848 	bl	800a484 <_fstat_r>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	dbec      	blt.n	800a3d2 <__swhatbuf_r+0x12>
 800a3f8:	9901      	ldr	r1, [sp, #4]
 800a3fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a3fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a402:	4259      	negs	r1, r3
 800a404:	4159      	adcs	r1, r3
 800a406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a40a:	e7eb      	b.n	800a3e4 <__swhatbuf_r+0x24>

0800a40c <__smakebuf_r>:
 800a40c:	898b      	ldrh	r3, [r1, #12]
 800a40e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a410:	079d      	lsls	r5, r3, #30
 800a412:	4606      	mov	r6, r0
 800a414:	460c      	mov	r4, r1
 800a416:	d507      	bpl.n	800a428 <__smakebuf_r+0x1c>
 800a418:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a41c:	6023      	str	r3, [r4, #0]
 800a41e:	6123      	str	r3, [r4, #16]
 800a420:	2301      	movs	r3, #1
 800a422:	6163      	str	r3, [r4, #20]
 800a424:	b002      	add	sp, #8
 800a426:	bd70      	pop	{r4, r5, r6, pc}
 800a428:	ab01      	add	r3, sp, #4
 800a42a:	466a      	mov	r2, sp
 800a42c:	f7ff ffc8 	bl	800a3c0 <__swhatbuf_r>
 800a430:	9900      	ldr	r1, [sp, #0]
 800a432:	4605      	mov	r5, r0
 800a434:	4630      	mov	r0, r6
 800a436:	f7fd fb81 	bl	8007b3c <_malloc_r>
 800a43a:	b948      	cbnz	r0, 800a450 <__smakebuf_r+0x44>
 800a43c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a440:	059a      	lsls	r2, r3, #22
 800a442:	d4ef      	bmi.n	800a424 <__smakebuf_r+0x18>
 800a444:	f023 0303 	bic.w	r3, r3, #3
 800a448:	f043 0302 	orr.w	r3, r3, #2
 800a44c:	81a3      	strh	r3, [r4, #12]
 800a44e:	e7e3      	b.n	800a418 <__smakebuf_r+0xc>
 800a450:	89a3      	ldrh	r3, [r4, #12]
 800a452:	6020      	str	r0, [r4, #0]
 800a454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a458:	81a3      	strh	r3, [r4, #12]
 800a45a:	9b00      	ldr	r3, [sp, #0]
 800a45c:	6163      	str	r3, [r4, #20]
 800a45e:	9b01      	ldr	r3, [sp, #4]
 800a460:	6120      	str	r0, [r4, #16]
 800a462:	b15b      	cbz	r3, 800a47c <__smakebuf_r+0x70>
 800a464:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a468:	4630      	mov	r0, r6
 800a46a:	f000 f81d 	bl	800a4a8 <_isatty_r>
 800a46e:	b128      	cbz	r0, 800a47c <__smakebuf_r+0x70>
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	f023 0303 	bic.w	r3, r3, #3
 800a476:	f043 0301 	orr.w	r3, r3, #1
 800a47a:	81a3      	strh	r3, [r4, #12]
 800a47c:	89a3      	ldrh	r3, [r4, #12]
 800a47e:	431d      	orrs	r5, r3
 800a480:	81a5      	strh	r5, [r4, #12]
 800a482:	e7cf      	b.n	800a424 <__smakebuf_r+0x18>

0800a484 <_fstat_r>:
 800a484:	b538      	push	{r3, r4, r5, lr}
 800a486:	4d07      	ldr	r5, [pc, #28]	; (800a4a4 <_fstat_r+0x20>)
 800a488:	2300      	movs	r3, #0
 800a48a:	4604      	mov	r4, r0
 800a48c:	4608      	mov	r0, r1
 800a48e:	4611      	mov	r1, r2
 800a490:	602b      	str	r3, [r5, #0]
 800a492:	f7f7 ff38 	bl	8002306 <_fstat>
 800a496:	1c43      	adds	r3, r0, #1
 800a498:	d102      	bne.n	800a4a0 <_fstat_r+0x1c>
 800a49a:	682b      	ldr	r3, [r5, #0]
 800a49c:	b103      	cbz	r3, 800a4a0 <_fstat_r+0x1c>
 800a49e:	6023      	str	r3, [r4, #0]
 800a4a0:	bd38      	pop	{r3, r4, r5, pc}
 800a4a2:	bf00      	nop
 800a4a4:	200005ec 	.word	0x200005ec

0800a4a8 <_isatty_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	4d06      	ldr	r5, [pc, #24]	; (800a4c4 <_isatty_r+0x1c>)
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	4608      	mov	r0, r1
 800a4b2:	602b      	str	r3, [r5, #0]
 800a4b4:	f7f7 ff37 	bl	8002326 <_isatty>
 800a4b8:	1c43      	adds	r3, r0, #1
 800a4ba:	d102      	bne.n	800a4c2 <_isatty_r+0x1a>
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	b103      	cbz	r3, 800a4c2 <_isatty_r+0x1a>
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	bd38      	pop	{r3, r4, r5, pc}
 800a4c4:	200005ec 	.word	0x200005ec

0800a4c8 <_init>:
 800a4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ca:	bf00      	nop
 800a4cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ce:	bc08      	pop	{r3}
 800a4d0:	469e      	mov	lr, r3
 800a4d2:	4770      	bx	lr

0800a4d4 <_fini>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	bf00      	nop
 800a4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4da:	bc08      	pop	{r3}
 800a4dc:	469e      	mov	lr, r3
 800a4de:	4770      	bx	lr
