@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":78:13:78:14|Using onehot encoding for type state_t. For example, enumeration state_0 is mapped to "100000".
@W: CD434 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":104:13:104:17|Signal rst_n in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:7:75:16|Signal status_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:19:75:29|Signal command_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:32:75:41|Signal txdata_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:44:75:53|Signal rxdata_reg is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":16:2:16:4|Signal rdy is floating; a simulation mismatch is possible.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":22:8:22:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 0 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 1 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 2 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 3 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 4 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 5 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 6 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":58:1:58:27|Bit 7 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(1) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(3) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(4) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(5) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(7) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i(1) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i(3) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i(5) is always 0.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 5 of wb_dat_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 3 of wb_dat_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 1 of wb_dat_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 7 of wb_adr_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bits 5 to 3 of wb_adr_i(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 1 of wb_adr_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":30:31:30:33|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL249 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":30:31:30:33|Initial value is not supported on state machine State
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":10:2:10:6|Input rst_n is unused.
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":12:2:12:5|Input addr is unused.
@W: CL158 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":13:2:13:5|Inout data is unused
