{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744326178235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326178235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:02:58 2025 " "Processing started: Thu Apr 10 19:02:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326178235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326178235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326178235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744326178716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744326178716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab2/finished/lab2_decoder_restored/lab2_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_decoder " "Found entity 1: lab2_decoder" {  } { { "../../Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab4/lab4_ralu/lab4_ralu_restored/lab4/lab4_ralu/lab4_ralu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab4/lab4_ralu/lab4_ralu_restored/lab4/lab4_ralu/lab4_ralu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RALU " "Found entity 1: Lab4_RALU" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB6_Part2 " "Found entity 1: LAB6_Part2" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_32k-SYN " "Found design unit 1: rom_32k-SYN" {  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188905 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_32k " "Found entity 1: rom_32k" {  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavior " "Found design unit 1: Controller-behavior" {  } { { "Controller.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326188908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326188908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6_Part2 " "Elaborating entity \"LAB6_Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744326189023 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst14 " "Primitive \"WIRE\" of instance \"inst14\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 840 1320 1368 872 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189054 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst15 " "Primitive \"WIRE\" of instance \"inst15\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 944 1320 1368 976 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189055 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst16 " "Primitive \"WIRE\" of instance \"inst16\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 984 1320 1368 1016 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189055 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst17 " "Primitive \"WIRE\" of instance \"inst17\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 896 1320 1368 928 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189055 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 392 424 176 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst5 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst5\"" {  } { { "LAB6_Part2.bdf" "inst5" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 816 224 400 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst1 " "Elaborating entity \"IR\" for hierarchy \"IR:inst1\"" {  } { { "LAB6_Part2.bdf" "inst1" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 232 424 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189083 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "IR.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { { 56 608 640 88 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux IR:inst1\|21mux:inst1 " "Elaborating entity \"21mux\" for hierarchy \"IR:inst1\|21mux:inst1\"" {  } { { "IR.bdf" "inst1" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { { 152 296 416 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IR:inst1\|21mux:inst1 " "Elaborated megafunction instantiation \"IR:inst1\|21mux:inst1\"" {  } { { "IR.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { { 152 296 416 232 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst22 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst22\"" {  } { { "LAB6_Part2.bdf" "inst22" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189113 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 112 880 912 144 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_32k ROM:inst22\|rom_32k:inst " "Elaborating entity \"rom_32k\" for hierarchy \"ROM:inst22\|rom_32k:inst\"" {  } { { "ROM.bdf" "inst" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_32k.vhd" "altsyncram_component" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_32k.mif " "Parameter \"init_file\" = \"rom_32k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326189249 ""}  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744326189249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcr3 " "Found entity 1: altsyncram_mcr3" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326189323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326189323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcr3 ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated " "Elaborating entity \"altsyncram_mcr3\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/decode_5j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326189379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326189379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|decode_5j9:rden_decode " "Elaborating entity \"decode_5j9\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|decode_5j9:rden_decode\"" {  } { { "db/altsyncram_mcr3.tdf" "rden_decode" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/mux_s1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326189431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326189431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|mux_s1b:mux2 " "Elaborating entity \"mux_s1b\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|mux_s1b:mux2\"" {  } { { "db/altsyncram_mcr3.tdf" "mux2" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst2 " "Elaborating entity \"74161\" for hierarchy \"74161:inst2\"" {  } { { "LAB6_Part2.bdf" "inst2" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 248 904 1024 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst2 " "Elaborated megafunction instantiation \"74161:inst2\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 248 904 1024 432 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst2\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst2\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst2\|f74161:sub 74161:inst2 " "Elaborated megafunction instantiation \"74161:inst2\|f74161:sub\", which is child of megafunction instantiation \"74161:inst2\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 248 904 1024 432 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RALU Lab4_RALU:inst10 " "Elaborating entity \"Lab4_RALU\" for hierarchy \"Lab4_RALU:inst10\"" {  } { { "LAB6_Part2.bdf" "inst10" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 496 296 544 784 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_RALU:inst10\|74283:inst33 " "Elaborating entity \"74283\" for hierarchy \"Lab4_RALU:inst10\|74283:inst33\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst33" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 960 912 1016 1136 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_RALU:inst10\|74283:inst33 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74283:inst33\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 960 912 1016 1136 "inst33" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_RALU:inst10\|74283:inst33\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_RALU:inst10\|74283:inst33\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_RALU:inst10\|74283:inst33\|f74283:sub Lab4_RALU:inst10\|74283:inst33 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74283:inst33\|f74283:sub\", which is child of megafunction instantiation \"Lab4_RALU:inst10\|74283:inst33\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 960 912 1016 1136 "inst33" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 Lab4_RALU:inst10\|74153:inst " "Elaborating entity \"74153\" for hierarchy \"Lab4_RALU:inst10\|74153:inst\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 312 144 264 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_RALU:inst10\|74153:inst " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74153:inst\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 312 144 264 536 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_RALU:inst10\|74151:inst4 " "Elaborating entity \"74151\" for hierarchy \"Lab4_RALU:inst10\|74151:inst4\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst4" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 304 1280 1400 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_RALU:inst10\|74151:inst4 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74151:inst4\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 304 1280 1400 528 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 Lab4_RALU:inst10\|74151:inst4\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"Lab4_RALU:inst10\|74151:inst4\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_RALU:inst10\|74151:inst4\|f74151:sub Lab4_RALU:inst10\|74151:inst4 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74151:inst4\|f74151:sub\", which is child of megafunction instantiation \"Lab4_RALU:inst10\|74151:inst4\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 304 1280 1400 528 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_decoder Lab4_RALU:inst10\|lab2_decoder:inst39 " "Elaborating entity \"lab2_decoder\" for hierarchy \"Lab4_RALU:inst10\|lab2_decoder:inst39\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst39" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 48 976 1136 208 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326189603 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst27 " "Primitive \"VCC\" of instance \"inst27\" not used" {  } { { "../../Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" { { 216 1096 1128 232 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326189606 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a16 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a17 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a18 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a19 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a20 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a21 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a22 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a23 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a24 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a25 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a26 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a27 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a28 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a29 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a30 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a31 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326189772 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744326189772 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744326189772 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "29 " "Ignored 29 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "9 " "Ignored 9 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1744326189966 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1744326189966 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744326189966 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744326189966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[14\] GND " "Pin \"Address\[14\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[13\] VCC " "Pin \"Address\[13\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[12\] GND " "Pin \"Address\[12\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[11\] VCC " "Pin \"Address\[11\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[10\] GND " "Pin \"Address\[10\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[9\] VCC " "Pin \"Address\[9\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[8\] VCC " "Pin \"Address\[8\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[7\] GND " "Pin \"Address\[7\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[6\] VCC " "Pin \"Address\[6\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[5\] VCC " "Pin \"Address\[5\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[4\] VCC " "Pin \"Address\[4\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|Address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DPA VCC " "Pin \"DPA\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 80 1272 1448 96 "DPA" "" } { 144 1408 1456 168 "DPA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|DPA"} { "Warning" "WMLS_MLS_STUCK_PIN" "DPB VCC " "Pin \"DPB\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 112 1280 1456 128 "DPB" "" } { 80 1560 1600 104 "DPB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326190614 "|LAB6_Part2|DPB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744326190614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744326190705 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326191221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744326191485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326191485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744326191630 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744326191630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744326191630 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744326191630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744326191630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326191656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:03:11 2025 " "Processing ended: Thu Apr 10 19:03:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326191656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326191656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326191656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326191656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744326193070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326193071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:03:12 2025 " "Processing started: Thu Apr 10 19:03:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326193071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744326193071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744326193071 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744326193194 ""}
{ "Info" "0" "" "Project  = LAB6_Part2" {  } {  } 0 0 "Project  = LAB6_Part2" 0 0 "Fitter" 0 0 1744326193195 ""}
{ "Info" "0" "" "Revision = LAB6_Part2" {  } {  } 0 0 "Revision = LAB6_Part2" 0 0 "Fitter" 0 0 1744326193196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744326193324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744326193325 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB6_Part2 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"LAB6_Part2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744326193334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744326193382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744326193383 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744326193629 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744326193658 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744326193895 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744326193895 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744326193895 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744326193895 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744326193895 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744326193921 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744326193921 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744326193923 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744326193923 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744326193923 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744326193923 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744326193931 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744326193953 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 92 " "No exact pin location assignment(s) for 65 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1744326194333 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB6_Part2.sdc " "Synopsys Design Constraints File file not found: 'LAB6_Part2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744326195126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1744326195127 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744326195130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1744326195131 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1744326195132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEM_CLK~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node MEM_CLK~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744326195155 ""}  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 40 280 448 56 "MEM_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744326195155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:inst22\|inst1  " "Automatically promoted node ROM:inst22\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744326195155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst22\|inst1~0 " "Destination node ROM:inst22\|inst1~0" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 912 976 296 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744326195155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK~output " "Destination node CLK~output" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 56 960 1136 72 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744326195155 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744326195155 ""}  } { { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 912 976 296 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744326195155 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744326195817 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744326195817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744326195818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744326195818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744326195819 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744326195820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744326195820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744326195820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744326195858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744326195858 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744326195858 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 2.5V 0 65 0 " "Number of I/O pins in group: 65 (unused VREF, 2.5V VCCIO, 0 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1744326195880 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1744326195880 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1744326195880 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 23 37 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 51 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744326195882 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1744326195882 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1744326195882 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744326196119 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744326196140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744326197778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744326197931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744326197984 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744326231209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744326231209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744326232264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744326234114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744326234114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744326234873 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744326234873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744326234881 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744326235172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744326235211 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1744326235211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744326235731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744326235732 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1744326235732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744326236233 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744326237561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/output_files/LAB6_Part2.fit.smsg " "Generated suppressed messages file C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/output_files/LAB6_Part2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744326238213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6703 " "Peak virtual memory: 6703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326238777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:03:58 2025 " "Processing ended: Thu Apr 10 19:03:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326238777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326238777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326238777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744326238777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744326239931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326239932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:03:59 2025 " "Processing started: Thu Apr 10 19:03:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326239932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744326239932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744326239932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744326240260 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744326241941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744326242100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326243103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:04:03 2025 " "Processing ended: Thu Apr 10 19:04:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326243103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326243103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326243103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744326243103 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744326243809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744326244397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326244397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:04:04 2025 " "Processing started: Thu Apr 10 19:04:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326244397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744326244397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB6_Part2 -c LAB6_Part2 " "Command: quartus_sta LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744326244397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744326244497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744326244681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744326244681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326244718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326244718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB6_Part2.sdc " "Synopsys Design Constraints File file not found: 'LAB6_Part2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744326244974 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326244974 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEM_CLK MEM_CLK " "create_clock -period 1.000 -name MEM_CLK MEM_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744326244975 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ROM:inst22\|inst1 ROM:inst22\|inst1 " "create_clock -period 1.000 -name ROM:inst22\|inst1 ROM:inst22\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744326244975 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744326244975 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744326244976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744326244976 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744326244977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744326244999 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1744326245005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744326245008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.287 " "Worst-case setup slack is -3.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.287             -44.671 ROM:inst22\|inst1  " "   -3.287             -44.671 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925              -1.585 MEM_CLK  " "   -0.925              -1.585 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 ROM:inst22\|inst1  " "    0.331               0.000 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 MEM_CLK  " "    0.368               0.000 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744326245022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744326245025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.408 MEM_CLK  " "   -3.000              -6.408 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -20.774 ROM:inst22\|inst1  " "   -1.222             -20.774 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245028 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744326245046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744326245071 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1744326245071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744326245536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744326245584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744326245591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.947 " "Worst-case setup slack is -2.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947             -39.566 ROM:inst22\|inst1  " "   -2.947             -39.566 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.761              -1.270 MEM_CLK  " "   -0.761              -1.270 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 ROM:inst22\|inst1  " "    0.300               0.000 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MEM_CLK  " "    0.348               0.000 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744326245601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744326245605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.252 MEM_CLK  " "   -3.000              -6.252 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -20.774 ROM:inst22\|inst1  " "   -1.222             -20.774 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245608 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744326245622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744326245741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744326245743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.106 " "Worst-case setup slack is -1.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -13.109 ROM:inst22\|inst1  " "   -1.106             -13.109 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.125 MEM_CLK  " "   -0.125              -0.125 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 MEM_CLK  " "    0.132               0.000 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ROM:inst22\|inst1  " "    0.152               0.000 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744326245754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744326245758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.129 MEM_CLK  " "   -3.000              -5.129 MEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 ROM:inst22\|inst1  " "   -1.000             -17.000 ROM:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744326245761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744326245761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744326246911 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744326246912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326246999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:04:06 2025 " "Processing ended: Thu Apr 10 19:04:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326246999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326246999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326246999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744326246999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1744326248127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326248127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:04:08 2025 " "Processing started: Thu Apr 10 19:04:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326248127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744326248127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744326248127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744326248554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB6_Part2.vho C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/simulation/modelsim/ simulation " "Generated file LAB6_Part2.vho in folder \"C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744326248732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326248768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:04:08 2025 " "Processing ended: Thu Apr 10 19:04:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326248768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326248768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326248768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744326248768 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744326249479 ""}
