module sqrt1_16(A,Y);

input wire [3:0] A;
output reg [5:0] Y;

always @ (A)
begin
	case (A)
		4'd0: Y<= 6'b001_000; //1
		4'd1: Y<= 6'b001_011; //1.375
		4'd2: Y<= 6'b001_110; //1.75
		4'd3: Y<= 6'b010_000; //2
		4'd4: Y<= 6'b010_010; //2.25
		4'd5: Y<= 6'b010_100; //2.5
		4'd6: Y<= 6'b010_101; //2.625
		4'd7: Y<= 6'b010_111; //2.875
		4'd8: Y<= 6'b011_000; //3
		4'd9: Y<= 6'b011_001; //3.125
		4'd10: Y<= 6'b011_011; //3.375
		4'd11: Y<= 6'b011_100; //3.5
		4'd12: Y<= 6'b011_101; //3.625
		4'd13: Y<= 6'b011_110; //3.75
		4'd14: Y<= 6'b011_111; //3.875
		4'd15: Y<= 6'b100_111; //4
		default: Y<= 6'b000_000;
	endcase
end
endmodule