
		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 22 registers retimed to 148

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[17]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSLVERR_0
		m2s010_som_sb_0.CORECONFIGP_0.state[1]

New registers created by retiming :
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.lfsr_q_ret
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.lfsr_q_ret_1
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.lfsr_q_ret_2
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret_1
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret_2
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret_3
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[8]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[9]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.TX_STATE_ret
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.TX_STATE_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ret
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_2
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_3
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_4
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_5
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_6
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_7
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_8
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_9
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_10
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_11
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_2
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_4
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_5
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_6
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_7
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_8
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_9
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_10
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_11
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_12
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_13
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_14
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_15
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_16
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_17
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_retreset
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_2
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_8
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_9
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_11
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_12
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_5
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_8
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_10
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_12
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_13
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_14
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_16
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_17
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_18
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_20
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_21
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_23
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_24
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_26
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_27
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_28
		CommsFPGA_top_0.TX_STATE_ret
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret_1
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret_2
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret_3
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_3
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_4
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_7
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_8
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_10
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_11
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_12
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_13
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_15
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_18
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_20
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_22
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_24
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_25
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_29
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_34
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_37
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_41
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_44
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_48
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_49
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_50
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSLVERR_0_ret
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSLVERR_0_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.state_ret
		m2s010_som_sb_0.CORECONFIGP_0.state_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.state_ret_2


		#####   END RETIMING REPORT  #####

