{"vcs1":{"timestamp_begin":1753924801.301000318, "rt":0.24, "ut":0.14, "st":0.13}}
{"vcselab":{"timestamp_begin":1753924801.611586091, "rt":0.14, "ut":0.11, "st":0.02}}
{"link":{"timestamp_begin":1753924801.804096831, "rt":0.22, "ut":0.14, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753924800.838282552}
{"VCS_COMP_START_TIME": 1753924800.838282552}
{"VCS_COMP_END_TIME": 1753924802.140757392}
{"VCS_USER_OPTIONS": "assertion-sequence.sv -sverilog -kdb -debug_access+all -cm line+cond+tgl+fsm+branch+assert"}
{"vcs1": {"peak_mem": 477756}}
{"vcselab": {"peak_mem": 162416}}
