Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 13 19:44:38 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_4c_2h_wrapper_control_sets_placed.rpt
| Design       : design_1_4c_2h_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   917 |
|    Minimum number of control sets                        |   917 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1741 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   917 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |   160 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    22 |
| >= 16              |   587 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             855 |          483 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             617 |          295 |
| Yes          | No                    | No                     |           16188 |         5127 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           14279 |         4524 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                   Enable Signal                                                                                   |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                           | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                        |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                        |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                        |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                           | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                        |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                           |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                            |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                            |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                           |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                            |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                     | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                           | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                           |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                            |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                           | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                           |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                  |                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                           | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0][0]              |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0]_0[0]            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0][0]       |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_0[0]     |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/push_0                                                                                     | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/push_0                                                                                     | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                            | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                         | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_2207                 |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                           | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                3 |              4 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                3 |              4 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__1_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                   | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__0_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__0_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__1_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_0[0]     |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_2207                 |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0][0]              |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0]_0[0]            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0][0]       |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_0[0]     |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                           | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                            | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/push_0                                                                                     | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0][0]              |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0]_0[0]            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0][0]       |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                3 |              4 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                         | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                           | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                           | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                            | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__1_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__0_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__1_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_2207                 |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__0_n_0                                                                                      | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                            | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0][0]              |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                3 |              4 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_498_reg[0]_0[0]            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0][0]       |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_0[0]     |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/push_0                                                                                     | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                3 |              4 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                         | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                           | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                3 |              4 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                4 |              4 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                         | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                4 |              4 |         1.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                            |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                           | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                           | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_2207                 |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                 |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_1[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                            | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                         | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_2[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                       | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                          | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                       | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                         | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                         | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                          | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_rd_V_fu_854                                                                       |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                         | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              5 |         1.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                       | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                          | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                       | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                 |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_2[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                        | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm11473_out                           |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                        | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                         | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[4]_i_1_n_0                                                    |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                            | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_1[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              5 |         1.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                           | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_1[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                        | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                         | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                            | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                          | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              5 |         1.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm11473_out                           |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              5 |         1.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                 |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                         | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_rd_V_fu_854                                                                       |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm11473_out                           |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              5 |         1.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                 |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              5 |         1.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm11473_out                           |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[4]_i_1_n_0                                                |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                         | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_rd_V_fu_854                                                                       |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                        | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                       | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_1[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_2[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                            | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_rd_V_fu_854                                                                       |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                          | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630_reg[0]_2[0]     |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                       |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                       |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                             |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                       |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                  |                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                       |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                             |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                             |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                  |                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                 | design_1_4c_2h_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                  |                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                             |                1 |              6 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                  |                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_store_V_reg_18275_reg[0][0]             |                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_2137                 |                2 |              7 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_2137                 |                3 |              7 |         2.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_store_V_reg_18275_reg[0][0]             |                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_store_V_reg_18275_reg[0][0]             |                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_2137                 |                2 |              7 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_2137                 |                4 |              7 |         1.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_store_V_reg_18275_reg[0][0]             |                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_hart_V_fu_1798[0]_i_1_n_0                                                         |                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]     |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            |                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]   |                4 |              8 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_hart_V_fu_1798[0]_i_1_n_0                                                         |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                    | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                    | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                    | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                        | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                    | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                    | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                          | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]     |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            |                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]   |                5 |              8 |         1.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                |                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                          | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_hart_V_fu_1798[0]_i_1_n_0                                                         |                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                          | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                        | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]   |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]     |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                        | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                        | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_hart_V_fu_1798[0]_i_1_n_0                                                         |                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]   |                4 |              8 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]     |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                 |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                          | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                |                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              9 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              9 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                3 |              9 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                     | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |             10 |         3.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                     | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |             10 |         3.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                             |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                             |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                3 |             10 |         3.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                5 |             10 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                       |                5 |             10 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                             |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                3 |             10 |         3.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                4 |             10 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                5 |             10 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                5 |             10 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                     | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |             10 |         3.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                     | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |             10 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                             |                2 |             10 |         5.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                              |                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                              |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0            |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0            |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                              |                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0            |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0            |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                              |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0            |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                              |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                  |                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_24780                                                                                  |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1302_in                                         |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1302_in                                         |                                                                                                                                                                              |                7 |             13 |         1.86 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_24780                                                                                  |                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0[0]                             |                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1302_in                                         |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0[0]                             |                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_24780                                                                                  |                                                                                                                                                                              |                5 |             13 |         2.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1302_in                                         |                                                                                                                                                                              |                6 |             13 |         2.17 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0[0]                             |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0[0]                             |                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_24780                                                                                  |                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                        |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_relative_pc_V_fu_830                                                              |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                  |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                  |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                  |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_relative_pc_V_fu_830                                                              |                                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                         |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                  |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                  |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                  |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_relative_pc_V_fu_830                                                              |                                                                                                                                                                              |                7 |             14 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                  |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                  |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_relative_pc_V_fu_830                                                              |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_f_is_valid_V_reg_18712[0]_i_1_n_0                                                     |                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_f_is_valid_V_reg_18712[0]_i_1_n_0                                                     |                                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_f_is_valid_V_reg_18712[0]_i_1_n_0                                                     |                                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_f_is_valid_V_reg_18712[0]_i_1_n_0                                                     |                                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]_0   |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_0              |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_1              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]_0   |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]_0   |                6 |             16 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]                |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_2              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]_0 |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]_0 |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_1              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                  |                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                  |                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_1              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_2              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                  |                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]_0 |                8 |             16 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]                |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_0              |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_2              |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]                |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_0              |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                            | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17782_pp0_iter2_reg_reg[1]_0   |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_2              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_2                                | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17742_pp0_iter2_reg_reg[1]_0 |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_3                                | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]                |                5 |             16 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                7 |             16 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                  |                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                   |                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_0              |                3 |             16 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                             | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_2470_pp0_iter2_reg_reg[1]_1              |                4 |             16 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/aw_hs                                                                                                                        |                                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/aw_hs                                                                                                                        |                                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                        |                                                                                                                                                                              |                3 |             17 |         5.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/aw_hs                                                                                                                        |                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                   |                                                                                                                                                                              |                9 |             21 |         2.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                               |                                                                                                                                                                              |               16 |             24 |         1.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                     |                                                                                                                                                                              |               11 |             24 |         2.18 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                               |                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                               |                                                                                                                                                                              |               12 |             24 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                               |                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                         |                                                                                                                                                                              |               16 |             28 |         1.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                         |                                                                                                                                                                              |               19 |             28 |         1.47 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                         |                                                                                                                                                                              |               15 |             28 |         1.87 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                         |                                                                                                                                                                              |               11 |             28 |         2.55 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_17_fu_1350                               |                                                                                                                                                                              |               13 |             29 |         2.23 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_1430                               |                                                                                                                                                                              |               18 |             29 |         1.61 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_1430                               |                                                                                                                                                                              |               22 |             29 |         1.32 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_17_fu_1350                               |                                                                                                                                                                              |               25 |             29 |         1.16 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_17_fu_1350                               |                                                                                                                                                                              |               23 |             29 |         1.26 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_1430                               |                                                                                                                                                                              |               25 |             29 |         1.16 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_1430                               |                                                                                                                                                                              |               23 |             29 |         1.26 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_17_fu_1350                               |                                                                                                                                                                              |               19 |             29 |         1.53 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_1462                               |                                                                                                                                                                              |               22 |             30 |         1.36 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_9_fu_1318                                |                                                                                                                                                                              |               20 |             30 |         1.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_9_fu_1318                                |                                                                                                                                                                              |               21 |             30 |         1.43 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_1462                               |                                                                                                                                                                              |               22 |             30 |         1.36 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_9_fu_1318                                |                                                                                                                                                                              |               24 |             30 |         1.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_1462                               |                                                                                                                                                                              |               23 |             30 |         1.30 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_9_fu_1318                                |                                                                                                                                                                              |               24 |             30 |         1.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_1462                               |                                                                                                                                                                              |               25 |             30 |         1.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_45[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[2][0]         |                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_52[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_8[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_40[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_51[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                            |                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_41[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_42[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_9[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_43[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_44[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_7[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_5[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_183060                                                                      |                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_46[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_47[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_48[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_53[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_50[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_6[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_54[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_55[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_58[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_57[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_49[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_56[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_12[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_21[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_20[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_2[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_19[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_18[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_17[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_16[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_15[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_14[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_13[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_22[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_11[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_10[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_0[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0][0]    | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                           |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_1[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                           |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                           |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                           |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_30[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_39[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_38[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_37[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_36[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_35[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_34[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_33[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_32[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_31[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_4[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_3[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_29[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_28[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_27[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_26[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_25[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_24[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_value_fu_18180                                                                    |                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_23[0] | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_11[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_20[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_2[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_19[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_18[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_17[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_16[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_15[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_14[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_13[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_12[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_21[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_10[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_0[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0][0]    | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_1[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_40[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                6 |             32 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_41[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_42[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_43[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_30[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_39[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_38[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_37[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_36[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_35[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_34[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_33[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_32[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_31[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_44[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_3[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_29[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_28[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_27[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_26[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_25[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_24[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_23[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_22[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_value_fu_18180                                                                    |                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                6 |             32 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_56[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |             32 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                       | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                             | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_57[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_58[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                |                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_6[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_55[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_7[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_183060                                                                      |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_8[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_4[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                             | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                       | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[2][0]         |                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                6 |             32 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_5[0]  | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[1]            | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter2_reg_reg[1]       |               25 |             32 |         1.28 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_0       | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_2  |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]         | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_1  |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_45[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_46[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_47[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                |                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_48[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_49[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_9[0]  | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_50[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_51[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_52[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_53[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_54[0] | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]         | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_1  |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_0       | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_2  |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[1]            | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter2_reg_reg[1]       |               24 |             32 |         1.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                            |                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_47[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_12[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_13[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_14[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_15[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_16[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_17[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_18[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_44[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_45[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_46[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_19[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_11[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_2[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_20[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_21[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_22[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_48[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_23[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_24[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_25[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_26[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_27[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_55[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_8[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_7[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_6[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_58[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_value_fu_18180                                                                    |                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_4[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]         | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_1  |               17 |             32 |         1.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[1]            | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter2_reg_reg[1]       |               21 |             32 |         1.52 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_57[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_56[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_28[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_40[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_183060                                                                      |                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_41[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_54[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_1[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0][0]    | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_42[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_43[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_0[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_10[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_51[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_58[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_57[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_56[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_55[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_4[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_40[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                       | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_54[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_41[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_53[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_52[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_6[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_50[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_5[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_49[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_42[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_43[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_48[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_44[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_47[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_46[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_45[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_5[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_29[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_3[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_30[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_31[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_32[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_33[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_34[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[2][0]         |                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_35[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             32 |         2.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_49[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_36[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_0       | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_2  |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_50[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_51[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_52[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_53[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_9[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_37[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_38[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_39[0] | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_8[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_7[0]  | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_24[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_17[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_18[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_19[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_2[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_20[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_21[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_22[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_9[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_value_fu_18180                                                                    |                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_25[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_26[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_27[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                8 |             32 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_28[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_29[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_3[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_30[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                |                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                            |                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                             | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[1]            | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter2_reg_reg[1]       |               27 |             32 |         1.19 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_0       | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_2  |                6 |             32 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]         | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699_pp0_iter2_reg_reg[0]_1  |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_1[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0][0]    | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_0[0]  | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_23[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_10[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_11[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_12[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_13[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_14[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_15[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_16[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               11 |             32 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17734_pp0_iter3_reg_reg[2][0]         |                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_35[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_36[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               12 |             32 |         2.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_34[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_33[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                            |                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                     | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                6 |             32 |         5.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                       | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             32 |         4.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_32[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                             | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             32 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_37[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_31[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_38[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               13 |             32 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17823_pp0_iter2_reg_reg[0]_39[0] | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               14 |             32 |         2.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_183060                                                                      |                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                              |               14 |             33 |         2.36 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_2[0]                  |                                                                                                                                                                              |               11 |             33 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                         |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                         |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                |                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                         |                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                |                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_2[0]                  |                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                         |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                       |                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_2[0]                  |                                                                                                                                                                              |               12 |             33 |         2.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_2[0]                  |                                                                                                                                                                              |               12 |             33 |         2.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                       |                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                      |                                                                                                                                                                              |               15 |             34 |         2.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                           |                                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                     |                                                                                                                                                                              |               14 |             35 |         2.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1                     |                                                                                                                                                                              |               15 |             37 |         2.47 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                               |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_state_is_full_0_0_fu_7061                       |                                                                                                                                                                              |               12 |             37 |         3.08 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_state_is_full_0_0_fu_7061                       |                                                                                                                                                                              |                7 |             37 |         5.29 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_state_is_full_0_0_fu_7061                       |                                                                                                                                                                              |               15 |             37 |         2.47 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1                     |                                                                                                                                                                              |               15 |             37 |         2.47 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1                     |                                                                                                                                                                              |               13 |             37 |         2.85 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_state_is_full_0_0_fu_7061                       |                                                                                                                                                                              |               17 |             37 |         2.18 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                               |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1                     |                                                                                                                                                                              |               11 |             37 |         3.36 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                               |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                               |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/d_state_d_i_has_no_dest_0_0727_fu_17260                                                    |                                                                                                                                                                              |               16 |             44 |         2.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/d_state_d_i_has_no_dest_0_0727_fu_17260                                                    |                                                                                                                                                                              |               13 |             44 |         3.38 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/d_state_d_i_has_no_dest_0_0727_fu_17260                                                    |                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/d_state_d_i_has_no_dest_0_0727_fu_17260                                                    |                                                                                                                                                                              |               13 |             44 |         3.38 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                |                                                                                                                                                                              |               11 |             47 |         4.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                         |                                                                                                                                                                              |                8 |             47 |         5.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_i_is_jal_V_reg_184740                           |                                                                                                                                                                              |               11 |             50 |         4.55 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_i_is_jal_V_reg_184740                           |                                                                                                                                                                              |               18 |             50 |         2.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/E[0]                                              |                                                                                                                                                                              |               15 |             50 |         3.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_i_is_jal_V_reg_184740                           |                                                                                                                                                                              |               14 |             50 |         3.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/E[0]                                              |                                                                                                                                                                              |               13 |             50 |         3.85 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/E[0]                                              |                                                                                                                                                                              |               13 |             50 |         3.85 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/E[0]                                              |                                                                                                                                                                              |               14 |             50 |         3.57 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_i_is_jal_V_reg_184740                           |                                                                                                                                                                              |                9 |             50 |         5.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                         | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             52 |         6.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                  | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             52 |         7.43 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                  | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             52 |         5.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                              |                                                                                                                                                                              |                9 |             52 |         5.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               13 |             52 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                         | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             52 |         5.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                                              |               13 |             52 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                  | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             52 |         7.43 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                         | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             52 |         7.43 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                         | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             52 |         6.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                  | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             52 |         6.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             53 |         6.62 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             53 |         6.62 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             53 |         5.89 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                    | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             53 |         5.30 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             62 |         5.64 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_2_reg_187570                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_3_reg_187510                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_187170                                                                     |                                                                                                                                                                              |               15 |             62 |         4.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_4_reg_187450                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_6_reg_18723[61]_i_1_n_0                                                          |                                                                                                                                                                              |               20 |             62 |         3.10 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_5_reg_18729[61]_i_1_n_0                                                          |                                                                                                                                                                              |               21 |             62 |         2.95 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_4_reg_187450                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_5_reg_18729[61]_i_1_n_0                                                          |                                                                                                                                                                              |               29 |             62 |         2.14 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_4_reg_187450                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_5_reg_18729[61]_i_1_n_0                                                          |                                                                                                                                                                              |               22 |             62 |         2.82 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_6_reg_18723[61]_i_1_n_0                                                          |                                                                                                                                                                              |               28 |             62 |         2.21 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_187170                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_2_reg_187570                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_3_reg_187510                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             62 |         6.89 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_6_reg_18723[61]_i_1_n_0                                                          |                                                                                                                                                                              |               22 |             62 |         2.82 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             62 |         6.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_2_reg_187570                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_3_reg_187510                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_2_reg_187570                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_3_reg_187510                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_187170                                                                     |                                                                                                                                                                              |               14 |             62 |         4.43 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_6_reg_18723[61]_i_1_n_0                                                          |                                                                                                                                                                              |               19 |             62 |         3.26 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_5_reg_18729[61]_i_1_n_0                                                          |                                                                                                                                                                              |               22 |             62 |         2.82 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_4_reg_187450                                                                     |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_187170                                                                     |                                                                                                                                                                              |               14 |             62 |         4.43 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                      | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             62 |         6.89 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             63 |         5.73 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             63 |         5.73 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push                                              |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push_1                                            |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push                                              |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push_1                                            |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push                                              |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               12 |             63 |         5.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push                                              |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push_1                                            |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/push_1                                            |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                              | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                      | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               13 |             63 |         4.85 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                             | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                        | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               19 |             64 |         3.37 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                  |                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             64 |         5.82 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                       |                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                  |                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                  |                                                                                                                                                                              |               16 |             64 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                       |                                                                                                                                                                              |               23 |             64 |         2.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/ap_CS_fsm_state6                                                                                                                             | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             64 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/and_ln1544_reg_17864_pp0_iter2_reg_reg[0][0]      |                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/ap_CS_fsm_state6                                                                                                                             | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             64 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                        | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               18 |             64 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               18 |             64 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                   | design_1_4c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |               34 |             64 |         1.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               18 |             64 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              |                                                                                                                                                                              |               22 |             64 |         2.91 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              |                                                                                                                                                                              |               18 |             64 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/and_ln1544_reg_17864_pp0_iter2_reg_reg[0][0]      |                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                       |                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                              |               18 |             64 |         3.56 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/and_ln1544_reg_17864_pp0_iter2_reg_reg[0][0]      |                                                                                                                                                                              |               23 |             64 |         2.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             64 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                        | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               16 |             64 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/ap_CS_fsm_state6                                                                                                                             | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             64 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/ap_CS_fsm_state6                                                                                                                             | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             64 |         8.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                        |                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              |                                                                                                                                                                              |               23 |             64 |         2.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8340                              |                                                                                                                                                                              |               27 |             64 |         2.37 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                  |                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                        | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               13 |             64 |         4.92 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               13 |             64 |         4.92 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                       |                                                                                                                                                                              |               20 |             64 |         3.20 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10220                              |               16 |             64 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/and_ln1544_reg_17864_pp0_iter2_reg_reg[0][0]      |                                                                                                                                                                              |               26 |             64 |         2.46 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               16 |             64 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                       | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               15 |             64 |         4.27 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                          |                                                                                                                                                                              |               19 |             66 |         3.47 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             66 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                    |                                                                                                                                                                              |               16 |             66 |         4.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               13 |             66 |         5.08 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                    |                                                                                                                                                                              |               11 |             66 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             66 |         6.60 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                          |                                                                                                                                                                              |               19 |             66 |         3.47 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                    |                                                                                                                                                                              |               17 |             66 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                    |                                                                                                                                                                              |               16 |             66 |         4.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                               | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             66 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                          |                                                                                                                                                                              |               20 |             66 |         3.30 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             66 |         7.33 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                          |                                                                                                                                                                              |               24 |             66 |         2.75 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               14 |             68 |         4.86 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                                              |               16 |             68 |         4.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               14 |             68 |         4.86 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                  |                                                                                                                                                                              |               13 |             68 |         5.23 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                                              |               18 |             68 |         3.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                  |                                                                                                                                                                              |               13 |             68 |         5.23 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                  |                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               17 |             68 |         4.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               20 |             68 |         3.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                  |                                                                                                                                                                              |               20 |             68 |         3.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                                              |               11 |             68 |         6.18 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                                              |               20 |             68 |         3.40 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                              |               15 |             68 |         4.53 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                      |                                                                                                                                                                              |               28 |             84 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                      |                                                                                                                                                                              |               25 |             84 |         3.36 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                      |                                                                                                                                                                              |               24 |             84 |         3.50 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                      |                                                                                                                                                                              |               28 |             84 |         3.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/ap_CS_fsm_state3                                                                                                                             |                                                                                                                                                                              |               22 |             87 |         3.95 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/ap_CS_fsm_state3                                                                                                                             |                                                                                                                                                                              |               18 |             87 |         4.83 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/ap_CS_fsm_state3                                                                                                                             |                                                                                                                                                                              |               23 |             87 |         3.78 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                             |                                                                                                                                                                              |               30 |             87 |         2.90 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               49 |            113 |         2.31 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               53 |            113 |         2.13 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               60 |            113 |         1.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               52 |            113 |         2.17 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                  | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               27 |            126 |         4.67 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                    | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               32 |            126 |         3.94 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                  | design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               21 |            126 |         6.00 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                    | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               31 |            126 |         4.06 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                    | design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               32 |            126 |         3.94 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                  | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               29 |            126 |         4.34 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                  | design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               32 |            126 |         3.94 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                    | design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               24 |            126 |         5.25 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              |                                                                                                                                                                              |               41 |            167 |         4.07 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              |                                                                                                                                                                              |               42 |            167 |         3.98 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              |                                                                                                                                                                              |               48 |            167 |         3.48 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbc_V_fu_6700                                                                              |                                                                                                                                                                              |               46 |            167 |         3.63 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              |                                                                                                                                                                              |               78 |            262 |         3.36 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              |                                                                                                                                                                              |               71 |            262 |         3.69 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              |                                                                                                                                                                              |               76 |            262 |         3.45 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_state_is_full_0_0_reg_21370                                                              |                                                                                                                                                                              |               66 |            262 |         3.97 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          |                                                                                                                                                                              |               96 |            315 |         3.28 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          |                                                                                                                                                                              |              102 |            315 |         3.09 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          |                                                                                                                                                                              |              101 |            315 |         3.12 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                          |                                                                                                                                                                              |               88 |            315 |         3.58 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_from_f_fetch_pc_V_fu_6940                       |                                                                                                                                                                              |              109 |            431 |         3.95 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_from_f_fetch_pc_V_fu_6940                       |                                                                                                                                                                              |              111 |            431 |         3.88 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_from_f_fetch_pc_V_fu_6940                       |                                                                                                                                                                              |              126 |            431 |         3.42 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_from_f_fetch_pc_V_fu_6940                       |                                                                                                                                                                              |              113 |            431 |         3.81 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1475_in                                         |                                                                                                                                                                              |              186 |            561 |         3.02 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1475_in                                         |                                                                                                                                                                              |              178 |            561 |         3.15 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1475_in                                         |                                                                                                                                                                              |              152 |            561 |         3.69 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1475_in                                         |                                                                                                                                                                              |              201 |            561 |         2.79 |
|  design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   |                                                                                                                                                                              |              484 |            864 |         1.79 |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


