// Code your testbench here
// or browse Examples
// Code your testbench here
// or browse Examples
module full_adder_test_bench;
  reg a_tb, b_tb, cin_tb;
  wire sum_tb, carry_tb;
  
  full_adder FA ( a_tb, b_tb, cin_tb,sum_tb, carry_tb);
  
   
  initial 
    begin
    $dumpfile("dump.vcd");
    $dumpvars(0, full_adder_test_bench); 
  end
  
  initial
    begin
      {a_tb, b_tb, cin_tb} = 3'b000; #10;
      {a_tb, b_tb, cin_tb} = 3'b001; #10;
      {a_tb, b_tb, cin_tb} = 3'b010; #10;
      {a_tb, b_tb, cin_tb} = 3'b011; #10;
      {a_tb, b_tb, cin_tb} = 3'b100; #10;
      {a_tb, b_tb, cin_tb} = 3'b101; #10;
      {a_tb, b_tb, cin_tb} = 3'b110; #10;
      {a_tb, b_tb, cin_tb} = 3'b111; #10;
       
     $finish;
    end
endmodule





