######################################################################

# Created by Genus(TM) Synthesis Solution 21.15-s080_1 on Tue Nov 25 22:33:23 EET 2025

# This file contains the Genus script for design:I2CAndMemory

######################################################################

set_db -quiet init_lib_search_path {  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/ }
set_db -quiet design_mode_process 230.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_route_early_global false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 33 0.0 35.920058} {to_generic 13 51 12 55} {first_condense 5 58 8 66} {PBS_Generic_Opt-Post 24 58 25.084897999999995 61.00495599999999} {{PBS_Generic-Postgen HBO Optimizations} 0 58 1.0 62.00495599999999} {PBS_TechMap-Start 0 62 0.0 66.00495599999999} {{PBS_TechMap-Premap HBO Optimizations} 0 62 0.0 66.00495599999999} {second_condense 5 72 8 85} {reify 7 79 16 102} {{PBS_Techmap-Global Mapping} 17 79 18.276764999999997 84.28172099999999} {{PBS_TechMap-Datapath Postmap Operations} 2 81 1.7696300000000065 86.051351} {{PBS_TechMap-Postmap HBO Optimizations} 0 81 0.9154879999999963 86.966839} {{PBS_TechMap-Postmap Clock Gating} 1 82 0.0 86.966839} {{PBS_TechMap-Postmap Cleanup} 2 84 1.880281999999994 88.84712099999999} {PBS_Techmap-Post_MBCI 0 84 0.0 88.84712099999999} {incr_opt 3 88 2 111}  {incr_opt 1 89 0 113} }
set_db -quiet timing_adjust_tns_of_complex_flops false
set_db -quiet hdl_language sv
set_db -quiet tinfo_tstamp_file .rs_paschalk.tstamp
set_db -quiet metric_enable true
set_db -quiet script_search_path /home/p/paschalk/Desktop/I2C_Memory/flows/genus/
set_db -quiet verification_directory_naming_style /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid ea6f783e-58f6-4cde-90c3-7cb2d534feec
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet use_scan_seqs_for_non_dft false
set_db -quiet syn_generic_effort high
if {[vfind design:I2CAndMemory -mode PVT_1_80_V_WC_VIEW] eq ""} {
 create_mode -name PVT_1_80_V_WC_VIEW -design design:I2CAndMemory 
}
if {[vfind design:I2CAndMemory -mode PVT_1_80_V_TYP_VIEW] eq ""} {
 create_mode -name PVT_1_80_V_TYP_VIEW -design design:I2CAndMemory 
}
if {[vfind design:I2CAndMemory -mode PVT_1_80_V_BC_VIEW] eq ""} {
 create_mode -name PVT_1_80_V_BC_VIEW -design design:I2CAndMemory 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet library_domain:PVT_1_80_V_WC_TC .wireload_selection wireload_selection:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/4_metls_routing
set_db -quiet operating_condition:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/slow_1_62V_175C .tree_type worst_case_tree
set_db -quiet operating_condition:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_1_80_V_WC_LIBS/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/slow_1_62V_3_00V_175C .tree_type worst_case_tree
set_db -quiet operating_condition:PVT_1_80_V_WC_LIBS/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/_nominal_ .tree_type balanced_tree
set_db -quiet library_domain:PVT_1_80_V_TYP_TC .wireload_selection wireload_selection:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/4_metls_routing
set_db -quiet operating_condition:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/TYPICAL .tree_type balanced_tree
set_db -quiet operating_condition:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/typ_1_80V_25C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_1_80_V_TYP_LIBS/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/typ_1_80V_3_30V_25C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_1_80_V_TYP_LIBS/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/_nominal_ .tree_type balanced_tree
set_db -quiet library_domain:PVT_1_80_V_BC_TC .wireload_selection wireload_selection:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/4_metls_routing
set_db -quiet operating_condition:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/fast_1_98V_m40C .tree_type best_case_tree
set_db -quiet operating_condition:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_1_80_V_BC_LIBS/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C/fast_1_98V_3_60V_m40C .tree_type best_case_tree
set_db -quiet operating_condition:PVT_1_80_V_BC_LIBS/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C/_nominal_ .tree_type balanced_tree
::legacy::set_attr -quiet ui_respects_preserve 0 /
::legacy::set_attribute -quiet library_domain library_domain:PVT_1_80_V_WC_TC design:I2CAndMemory
::legacy::set_attr -quiet ui_respects_preserve true /
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -mode mode:I2CAndMemory/PVT_1_80_V_WC_VIEW -domain domain_1 -period 125000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 131 -divide_fall 250 -design design:I2CAndMemory port:I2CAndMemory/clk
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk .slew {100.0 100.0 100.0 100.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk .clock_network_early_latency {500.0 500.0 500.0 500.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk .clock_network_late_latency {500.0 500.0 500.0 500.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk .clock_setup_uncertainty {80.0 80.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk .clock_hold_uncertainty {80.0 80.0}
define_clock -name clk -mode mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW -domain domain_1 -period 125000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 131 -divide_fall 250 -design design:I2CAndMemory port:I2CAndMemory/clk
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk .slew {100.0 100.0 100.0 100.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk .clock_network_early_latency {500.0 500.0 500.0 500.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk .clock_network_late_latency {500.0 500.0 500.0 500.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk .clock_setup_uncertainty {80.0 80.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk .clock_hold_uncertainty {80.0 80.0}
define_clock -name clk -mode mode:I2CAndMemory/PVT_1_80_V_BC_VIEW -domain domain_1 -period 125000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 131 -divide_fall 250 -design design:I2CAndMemory port:I2CAndMemory/clk
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk .slew {100.0 100.0 100.0 100.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk .clock_network_early_latency {500.0 500.0 500.0 500.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk .clock_network_late_latency {500.0 500.0 500.0 500.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk .clock_setup_uncertainty {80.0 80.0}
set_db -quiet clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk .clock_hold_uncertainty {80.0 80.0}
define_cost_group -design design:I2CAndMemory -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name create_clock_delay_domain_1_clk_R_0 port:I2CAndMemory/clk
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/create_clock_delay_domain_1_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 port:I2CAndMemory/clk
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/create_clock_delay_domain_1_clk_F_0 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22 {{port:I2CAndMemory/DAC_out[30][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_1_1 {{port:I2CAndMemory/DAC_out[30][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_1_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_2_1 {{port:I2CAndMemory/DAC_out[30][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_2_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_3_1 {{port:I2CAndMemory/DAC_out[30][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_3_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_4_1 {{port:I2CAndMemory/DAC_out[30][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_4_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_5_1 {{port:I2CAndMemory/DAC_out[30][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_5_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_6_1 {{port:I2CAndMemory/DAC_out[30][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_6_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_7_1 {{port:I2CAndMemory/DAC_out[30][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_7_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_8_1 {{port:I2CAndMemory/DAC_out[29][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_8_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_9_1 {{port:I2CAndMemory/DAC_out[29][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_9_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_10_1 {{port:I2CAndMemory/DAC_out[29][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_10_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_11_1 {{port:I2CAndMemory/DAC_out[29][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_11_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_12_1 {{port:I2CAndMemory/DAC_out[29][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_12_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_13_1 {{port:I2CAndMemory/DAC_out[29][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_13_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_14_1 {{port:I2CAndMemory/DAC_out[29][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_14_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_15_1 {{port:I2CAndMemory/DAC_out[29][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_15_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_16_1 {{port:I2CAndMemory/DAC_out[28][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_16_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_17_1 {{port:I2CAndMemory/DAC_out[28][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_17_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_18_1 {{port:I2CAndMemory/DAC_out[28][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_18_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_19_1 {{port:I2CAndMemory/DAC_out[28][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_19_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_20_1 {{port:I2CAndMemory/DAC_out[28][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_20_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_21_1 {{port:I2CAndMemory/DAC_out[28][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_21_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_22_1 {{port:I2CAndMemory/DAC_out[28][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_22_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_23_1 {{port:I2CAndMemory/DAC_out[28][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_23_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_24_1 {{port:I2CAndMemory/DAC_out[27][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_24_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_25_1 {{port:I2CAndMemory/DAC_out[27][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_25_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_26_1 {{port:I2CAndMemory/DAC_out[27][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_26_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_27_1 {{port:I2CAndMemory/DAC_out[27][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_27_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_28_1 {{port:I2CAndMemory/DAC_out[27][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_28_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_29_1 {{port:I2CAndMemory/DAC_out[27][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_29_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_30_1 {{port:I2CAndMemory/DAC_out[27][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_30_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_31_1 {{port:I2CAndMemory/DAC_out[27][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_31_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_32_1 {{port:I2CAndMemory/DAC_out[26][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_32_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_33_1 {{port:I2CAndMemory/DAC_out[26][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_33_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_34_1 {{port:I2CAndMemory/DAC_out[26][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_34_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_35_1 {{port:I2CAndMemory/DAC_out[26][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_35_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_36_1 {{port:I2CAndMemory/DAC_out[26][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_36_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_37_1 {{port:I2CAndMemory/DAC_out[26][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_37_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_38_1 {{port:I2CAndMemory/DAC_out[26][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_38_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_39_1 {{port:I2CAndMemory/DAC_out[26][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_39_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_40_1 {{port:I2CAndMemory/DAC_out[25][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_40_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_41_1 {{port:I2CAndMemory/DAC_out[25][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_41_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_42_1 {{port:I2CAndMemory/DAC_out[25][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_42_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_43_1 {{port:I2CAndMemory/DAC_out[25][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_43_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_44_1 {{port:I2CAndMemory/DAC_out[25][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_44_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_45_1 {{port:I2CAndMemory/DAC_out[25][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_45_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_46_1 {{port:I2CAndMemory/DAC_out[25][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_46_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_47_1 {{port:I2CAndMemory/DAC_out[25][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_47_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_48_1 {{port:I2CAndMemory/DAC_out[24][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_48_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_49_1 {{port:I2CAndMemory/DAC_out[24][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_49_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_50_1 {{port:I2CAndMemory/DAC_out[24][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_50_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_51_1 {{port:I2CAndMemory/DAC_out[24][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_51_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_52_1 {{port:I2CAndMemory/DAC_out[24][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_52_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_53_1 {{port:I2CAndMemory/DAC_out[24][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_53_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_54_1 {{port:I2CAndMemory/DAC_out[24][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_54_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_55_1 {{port:I2CAndMemory/DAC_out[24][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_55_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_56_1 {{port:I2CAndMemory/DAC_out[23][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_56_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_57_1 {{port:I2CAndMemory/DAC_out[23][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_57_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_58_1 {{port:I2CAndMemory/DAC_out[23][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_58_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_59_1 {{port:I2CAndMemory/DAC_out[23][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_59_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_60_1 {{port:I2CAndMemory/DAC_out[23][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_60_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_61_1 {{port:I2CAndMemory/DAC_out[23][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_61_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_62_1 {{port:I2CAndMemory/DAC_out[23][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_62_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_63_1 {{port:I2CAndMemory/DAC_out[23][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_63_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_64_1 {{port:I2CAndMemory/DAC_out[22][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_64_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_65_1 {{port:I2CAndMemory/DAC_out[22][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_65_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_66_1 {{port:I2CAndMemory/DAC_out[22][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_66_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_67_1 {{port:I2CAndMemory/DAC_out[22][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_67_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_68_1 {{port:I2CAndMemory/DAC_out[22][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_68_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_69_1 {{port:I2CAndMemory/DAC_out[22][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_69_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_70_1 {{port:I2CAndMemory/DAC_out[22][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_70_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_71_1 {{port:I2CAndMemory/DAC_out[22][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_71_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_72_1 {{port:I2CAndMemory/DAC_out[21][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_72_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_73_1 {{port:I2CAndMemory/DAC_out[21][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_73_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_74_1 {{port:I2CAndMemory/DAC_out[21][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_74_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_75_1 {{port:I2CAndMemory/DAC_out[21][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_75_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_76_1 {{port:I2CAndMemory/DAC_out[21][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_76_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_77_1 {{port:I2CAndMemory/DAC_out[21][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_77_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_78_1 {{port:I2CAndMemory/DAC_out[21][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_78_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_79_1 {{port:I2CAndMemory/DAC_out[21][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_79_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_80_1 {{port:I2CAndMemory/DAC_out[20][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_80_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_81_1 {{port:I2CAndMemory/DAC_out[20][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_81_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_82_1 {{port:I2CAndMemory/DAC_out[20][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_82_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_83_1 {{port:I2CAndMemory/DAC_out[20][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_83_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_84_1 {{port:I2CAndMemory/DAC_out[20][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_84_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_85_1 {{port:I2CAndMemory/DAC_out[20][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_85_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_86_1 {{port:I2CAndMemory/DAC_out[20][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_86_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_87_1 {{port:I2CAndMemory/DAC_out[20][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_87_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_88_1 {{port:I2CAndMemory/DAC_out[19][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_88_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_89_1 {{port:I2CAndMemory/DAC_out[19][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_89_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_90_1 {{port:I2CAndMemory/DAC_out[19][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_90_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_91_1 {{port:I2CAndMemory/DAC_out[19][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_91_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_92_1 {{port:I2CAndMemory/DAC_out[19][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_92_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_93_1 {{port:I2CAndMemory/DAC_out[19][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_93_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_94_1 {{port:I2CAndMemory/DAC_out[19][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_94_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_95_1 {{port:I2CAndMemory/DAC_out[19][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_95_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_96_1 {{port:I2CAndMemory/DAC_out[18][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_96_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_97_1 {{port:I2CAndMemory/DAC_out[18][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_97_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_98_1 {{port:I2CAndMemory/DAC_out[18][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_98_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_99_1 {{port:I2CAndMemory/DAC_out[18][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_99_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_100_1 {{port:I2CAndMemory/DAC_out[18][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_100_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_101_1 {{port:I2CAndMemory/DAC_out[18][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_101_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_102_1 {{port:I2CAndMemory/DAC_out[18][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_102_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_103_1 {{port:I2CAndMemory/DAC_out[18][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_103_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_104_1 {{port:I2CAndMemory/DAC_out[17][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_104_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_105_1 {{port:I2CAndMemory/DAC_out[17][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_105_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_106_1 {{port:I2CAndMemory/DAC_out[17][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_106_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_107_1 {{port:I2CAndMemory/DAC_out[17][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_107_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_108_1 {{port:I2CAndMemory/DAC_out[17][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_108_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_109_1 {{port:I2CAndMemory/DAC_out[17][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_109_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_110_1 {{port:I2CAndMemory/DAC_out[17][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_110_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_111_1 {{port:I2CAndMemory/DAC_out[17][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_111_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_112_1 {{port:I2CAndMemory/DAC_out[16][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_112_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_113_1 {{port:I2CAndMemory/DAC_out[16][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_113_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_114_1 {{port:I2CAndMemory/DAC_out[16][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_114_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_115_1 {{port:I2CAndMemory/DAC_out[16][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_115_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_116_1 {{port:I2CAndMemory/DAC_out[16][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_116_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_117_1 {{port:I2CAndMemory/DAC_out[16][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_117_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_118_1 {{port:I2CAndMemory/DAC_out[16][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_118_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_119_1 {{port:I2CAndMemory/DAC_out[16][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_119_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_120_1 {{port:I2CAndMemory/DAC_out[15][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_120_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_121_1 {{port:I2CAndMemory/DAC_out[15][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_121_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_122_1 {{port:I2CAndMemory/DAC_out[15][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_122_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_123_1 {{port:I2CAndMemory/DAC_out[15][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_123_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_124_1 {{port:I2CAndMemory/DAC_out[15][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_124_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_125_1 {{port:I2CAndMemory/DAC_out[15][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_125_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_126_1 {{port:I2CAndMemory/DAC_out[15][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_126_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_127_1 {{port:I2CAndMemory/DAC_out[15][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_127_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_128_1 {{port:I2CAndMemory/DAC_out[14][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_128_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_129_1 {{port:I2CAndMemory/DAC_out[14][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_129_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_130_1 {{port:I2CAndMemory/DAC_out[14][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_130_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_131_1 {{port:I2CAndMemory/DAC_out[14][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_131_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_132_1 {{port:I2CAndMemory/DAC_out[14][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_132_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_133_1 {{port:I2CAndMemory/DAC_out[14][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_133_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_134_1 {{port:I2CAndMemory/DAC_out[14][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_134_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_135_1 {{port:I2CAndMemory/DAC_out[14][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_135_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_136_1 {{port:I2CAndMemory/DAC_out[13][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_136_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_137_1 {{port:I2CAndMemory/DAC_out[13][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_137_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_138_1 {{port:I2CAndMemory/DAC_out[13][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_138_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_139_1 {{port:I2CAndMemory/DAC_out[13][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_139_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_140_1 {{port:I2CAndMemory/DAC_out[13][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_140_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_141_1 {{port:I2CAndMemory/DAC_out[13][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_141_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_142_1 {{port:I2CAndMemory/DAC_out[13][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_142_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_143_1 {{port:I2CAndMemory/DAC_out[13][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_143_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_144_1 {{port:I2CAndMemory/DAC_out[12][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_144_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_145_1 {{port:I2CAndMemory/DAC_out[12][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_145_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_146_1 {{port:I2CAndMemory/DAC_out[12][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_146_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_147_1 {{port:I2CAndMemory/DAC_out[12][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_147_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_148_1 {{port:I2CAndMemory/DAC_out[12][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_148_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_149_1 {{port:I2CAndMemory/DAC_out[12][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_149_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_150_1 {{port:I2CAndMemory/DAC_out[12][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_150_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_151_1 {{port:I2CAndMemory/DAC_out[12][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_151_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_152_1 {{port:I2CAndMemory/DAC_out[11][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_152_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_153_1 {{port:I2CAndMemory/DAC_out[11][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_153_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_154_1 {{port:I2CAndMemory/DAC_out[11][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_154_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_155_1 {{port:I2CAndMemory/DAC_out[11][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_155_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_156_1 {{port:I2CAndMemory/DAC_out[11][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_156_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_157_1 {{port:I2CAndMemory/DAC_out[11][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_157_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_158_1 {{port:I2CAndMemory/DAC_out[11][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_158_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_159_1 {{port:I2CAndMemory/DAC_out[11][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_159_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_160_1 {{port:I2CAndMemory/DAC_out[10][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_160_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_161_1 {{port:I2CAndMemory/DAC_out[10][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_161_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_162_1 {{port:I2CAndMemory/DAC_out[10][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_162_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_163_1 {{port:I2CAndMemory/DAC_out[10][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_163_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_164_1 {{port:I2CAndMemory/DAC_out[10][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_164_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_165_1 {{port:I2CAndMemory/DAC_out[10][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_165_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_166_1 {{port:I2CAndMemory/DAC_out[10][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_166_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_167_1 {{port:I2CAndMemory/DAC_out[10][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_167_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_168_1 {{port:I2CAndMemory/DAC_out[9][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_168_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_169_1 {{port:I2CAndMemory/DAC_out[9][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_169_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_170_1 {{port:I2CAndMemory/DAC_out[9][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_170_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_171_1 {{port:I2CAndMemory/DAC_out[9][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_171_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_172_1 {{port:I2CAndMemory/DAC_out[9][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_172_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_173_1 {{port:I2CAndMemory/DAC_out[9][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_173_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_174_1 {{port:I2CAndMemory/DAC_out[9][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_174_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_175_1 {{port:I2CAndMemory/DAC_out[9][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_175_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_176_1 {{port:I2CAndMemory/DAC_out[8][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_176_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_177_1 {{port:I2CAndMemory/DAC_out[8][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_177_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_178_1 {{port:I2CAndMemory/DAC_out[8][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_178_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_179_1 {{port:I2CAndMemory/DAC_out[8][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_179_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_180_1 {{port:I2CAndMemory/DAC_out[8][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_180_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_181_1 {{port:I2CAndMemory/DAC_out[8][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_181_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_182_1 {{port:I2CAndMemory/DAC_out[8][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_182_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_183_1 {{port:I2CAndMemory/DAC_out[8][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_183_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_184_1 {{port:I2CAndMemory/DAC_out[7][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_184_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_185_1 {{port:I2CAndMemory/DAC_out[7][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_185_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_186_1 {{port:I2CAndMemory/DAC_out[7][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_186_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_187_1 {{port:I2CAndMemory/DAC_out[7][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_187_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_188_1 {{port:I2CAndMemory/DAC_out[7][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_188_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_189_1 {{port:I2CAndMemory/DAC_out[7][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_189_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_190_1 {{port:I2CAndMemory/DAC_out[7][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_190_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_191_1 {{port:I2CAndMemory/DAC_out[7][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_191_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_192_1 {{port:I2CAndMemory/DAC_out[6][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_192_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_193_1 {{port:I2CAndMemory/DAC_out[6][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_193_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_194_1 {{port:I2CAndMemory/DAC_out[6][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_194_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_195_1 {{port:I2CAndMemory/DAC_out[6][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_195_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_196_1 {{port:I2CAndMemory/DAC_out[6][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_196_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_197_1 {{port:I2CAndMemory/DAC_out[6][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_197_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_198_1 {{port:I2CAndMemory/DAC_out[6][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_198_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_199_1 {{port:I2CAndMemory/DAC_out[6][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_199_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_200_1 {{port:I2CAndMemory/DAC_out[5][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_200_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_201_1 {{port:I2CAndMemory/DAC_out[5][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_201_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_202_1 {{port:I2CAndMemory/DAC_out[5][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_202_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_203_1 {{port:I2CAndMemory/DAC_out[5][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_203_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_204_1 {{port:I2CAndMemory/DAC_out[5][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_204_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_205_1 {{port:I2CAndMemory/DAC_out[5][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_205_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_206_1 {{port:I2CAndMemory/DAC_out[5][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_206_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_207_1 {{port:I2CAndMemory/DAC_out[5][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_207_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_208_1 {{port:I2CAndMemory/DAC_out[4][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_208_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_209_1 {{port:I2CAndMemory/DAC_out[4][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_209_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_210_1 {{port:I2CAndMemory/DAC_out[4][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_210_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_211_1 {{port:I2CAndMemory/DAC_out[4][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_211_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_212_1 {{port:I2CAndMemory/DAC_out[4][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_212_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_213_1 {{port:I2CAndMemory/DAC_out[4][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_213_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_214_1 {{port:I2CAndMemory/DAC_out[4][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_214_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_215_1 {{port:I2CAndMemory/DAC_out[4][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_215_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_216_1 {{port:I2CAndMemory/DAC_out[3][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_216_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_217_1 {{port:I2CAndMemory/DAC_out[3][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_217_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_218_1 {{port:I2CAndMemory/DAC_out[3][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_218_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_219_1 {{port:I2CAndMemory/DAC_out[3][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_219_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_220_1 {{port:I2CAndMemory/DAC_out[3][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_220_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_221_1 {{port:I2CAndMemory/DAC_out[3][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_221_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_222_1 {{port:I2CAndMemory/DAC_out[3][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_222_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_223_1 {{port:I2CAndMemory/DAC_out[3][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_223_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_224_1 {{port:I2CAndMemory/DAC_out[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_224_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_225_1 {{port:I2CAndMemory/DAC_out[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_225_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_226_1 {{port:I2CAndMemory/DAC_out[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_226_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_227_1 {{port:I2CAndMemory/DAC_out[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_227_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_228_1 {{port:I2CAndMemory/DAC_out[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_228_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_229_1 {{port:I2CAndMemory/DAC_out[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_229_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_230_1 {{port:I2CAndMemory/DAC_out[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_230_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_231_1 {{port:I2CAndMemory/DAC_out[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_231_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_232_1 {{port:I2CAndMemory/DAC_out[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_232_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_233_1 {{port:I2CAndMemory/DAC_out[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_233_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_234_1 {{port:I2CAndMemory/DAC_out[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_234_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_235_1 {{port:I2CAndMemory/DAC_out[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_235_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_236_1 {{port:I2CAndMemory/DAC_out[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_236_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_237_1 {{port:I2CAndMemory/DAC_out[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_237_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_238_1 {{port:I2CAndMemory/DAC_out[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_238_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_239_1 {{port:I2CAndMemory/DAC_out[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_239_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_240_1 {{port:I2CAndMemory/DAC_out[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_240_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_241_1 {{port:I2CAndMemory/DAC_out[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_241_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_242_1 {{port:I2CAndMemory/DAC_out[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_242_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_243_1 {{port:I2CAndMemory/DAC_out[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_243_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_244_1 {{port:I2CAndMemory/DAC_out[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_244_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_245_1 {{port:I2CAndMemory/DAC_out[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_245_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_246_1 {{port:I2CAndMemory/DAC_out[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_246_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_247_1 {{port:I2CAndMemory/DAC_out[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_247_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_248_1 {{port:I2CAndMemory/CS_control[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_248_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_249_1 {{port:I2CAndMemory/CS_control[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_249_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_250_1 {{port:I2CAndMemory/CS_control[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_250_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_251_1 {{port:I2CAndMemory/CS_control[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_251_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_252_1 {{port:I2CAndMemory/CS_control[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_252_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_253_1 {{port:I2CAndMemory/CS_control[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_253_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_254_1 {{port:I2CAndMemory/CS_control[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_254_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_255_1 {{port:I2CAndMemory/CS_control[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_255_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_256_1 {{port:I2CAndMemory/CS_control[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_256_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_257_1 {{port:I2CAndMemory/CP_reset[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_257_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_258_1 {{port:I2CAndMemory/CP_reset[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_258_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_259_1 {{port:I2CAndMemory/CP_reset[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_259_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_260_1 {{port:I2CAndMemory/Timer_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_260_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_261_1 {{port:I2CAndMemory/Timer_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_261_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_262_1 {{port:I2CAndMemory/Timer_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_262_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_263_1 {{port:I2CAndMemory/Timer_FEN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_263_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_264_1 {{port:I2CAndMemory/Timer_FEN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_264_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_265_1 {{port:I2CAndMemory/Timer_FEN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_265_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_266_1 {{port:I2CAndMemory/Amp_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_266_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_267_1 {{port:I2CAndMemory/Amp_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_267_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_268_1 {{port:I2CAndMemory/Amp_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_268_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_22_269_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_22_269_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25 {{port:I2CAndMemory/DAC_out[30][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_269_1 {{port:I2CAndMemory/DAC_out[30][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_269_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_270_1 {{port:I2CAndMemory/DAC_out[30][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_270_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_271_1 {{port:I2CAndMemory/DAC_out[30][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_271_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_272_1 {{port:I2CAndMemory/DAC_out[30][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_272_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_273_1 {{port:I2CAndMemory/DAC_out[30][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_273_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_274_1 {{port:I2CAndMemory/DAC_out[30][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_274_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_275_1 {{port:I2CAndMemory/DAC_out[30][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_275_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_276_1 {{port:I2CAndMemory/DAC_out[29][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_276_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_277_1 {{port:I2CAndMemory/DAC_out[29][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_277_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_278_1 {{port:I2CAndMemory/DAC_out[29][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_278_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_279_1 {{port:I2CAndMemory/DAC_out[29][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_279_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_280_1 {{port:I2CAndMemory/DAC_out[29][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_280_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_281_1 {{port:I2CAndMemory/DAC_out[29][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_281_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_282_1 {{port:I2CAndMemory/DAC_out[29][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_282_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_283_1 {{port:I2CAndMemory/DAC_out[29][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_283_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_284_1 {{port:I2CAndMemory/DAC_out[28][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_284_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_285_1 {{port:I2CAndMemory/DAC_out[28][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_285_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_286_1 {{port:I2CAndMemory/DAC_out[28][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_286_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_287_1 {{port:I2CAndMemory/DAC_out[28][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_287_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_288_1 {{port:I2CAndMemory/DAC_out[28][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_288_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_289_1 {{port:I2CAndMemory/DAC_out[28][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_289_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_290_1 {{port:I2CAndMemory/DAC_out[28][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_290_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_291_1 {{port:I2CAndMemory/DAC_out[28][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_291_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_292_1 {{port:I2CAndMemory/DAC_out[27][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_292_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_293_1 {{port:I2CAndMemory/DAC_out[27][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_293_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_294_1 {{port:I2CAndMemory/DAC_out[27][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_294_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_295_1 {{port:I2CAndMemory/DAC_out[27][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_295_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_296_1 {{port:I2CAndMemory/DAC_out[27][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_296_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_297_1 {{port:I2CAndMemory/DAC_out[27][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_297_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_298_1 {{port:I2CAndMemory/DAC_out[27][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_298_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_299_1 {{port:I2CAndMemory/DAC_out[27][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_299_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_300_1 {{port:I2CAndMemory/DAC_out[26][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_300_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_301_1 {{port:I2CAndMemory/DAC_out[26][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_301_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_302_1 {{port:I2CAndMemory/DAC_out[26][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_302_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_303_1 {{port:I2CAndMemory/DAC_out[26][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_303_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_304_1 {{port:I2CAndMemory/DAC_out[26][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_304_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_305_1 {{port:I2CAndMemory/DAC_out[26][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_305_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_306_1 {{port:I2CAndMemory/DAC_out[26][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_306_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_307_1 {{port:I2CAndMemory/DAC_out[26][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_307_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_308_1 {{port:I2CAndMemory/DAC_out[25][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_308_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_309_1 {{port:I2CAndMemory/DAC_out[25][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_309_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_310_1 {{port:I2CAndMemory/DAC_out[25][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_310_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_311_1 {{port:I2CAndMemory/DAC_out[25][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_311_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_312_1 {{port:I2CAndMemory/DAC_out[25][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_312_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_313_1 {{port:I2CAndMemory/DAC_out[25][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_313_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_314_1 {{port:I2CAndMemory/DAC_out[25][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_314_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_315_1 {{port:I2CAndMemory/DAC_out[25][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_315_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_316_1 {{port:I2CAndMemory/DAC_out[24][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_316_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_317_1 {{port:I2CAndMemory/DAC_out[24][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_317_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_318_1 {{port:I2CAndMemory/DAC_out[24][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_318_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_319_1 {{port:I2CAndMemory/DAC_out[24][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_319_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_320_1 {{port:I2CAndMemory/DAC_out[24][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_320_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_321_1 {{port:I2CAndMemory/DAC_out[24][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_321_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_322_1 {{port:I2CAndMemory/DAC_out[24][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_322_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_323_1 {{port:I2CAndMemory/DAC_out[24][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_323_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_324_1 {{port:I2CAndMemory/DAC_out[23][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_324_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_325_1 {{port:I2CAndMemory/DAC_out[23][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_325_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_326_1 {{port:I2CAndMemory/DAC_out[23][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_326_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_327_1 {{port:I2CAndMemory/DAC_out[23][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_327_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_328_1 {{port:I2CAndMemory/DAC_out[23][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_328_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_329_1 {{port:I2CAndMemory/DAC_out[23][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_329_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_330_1 {{port:I2CAndMemory/DAC_out[23][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_330_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_331_1 {{port:I2CAndMemory/DAC_out[23][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_331_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_332_1 {{port:I2CAndMemory/DAC_out[22][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_332_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_333_1 {{port:I2CAndMemory/DAC_out[22][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_333_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_334_1 {{port:I2CAndMemory/DAC_out[22][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_334_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_335_1 {{port:I2CAndMemory/DAC_out[22][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_335_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_336_1 {{port:I2CAndMemory/DAC_out[22][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_336_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_337_1 {{port:I2CAndMemory/DAC_out[22][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_337_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_338_1 {{port:I2CAndMemory/DAC_out[22][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_338_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_339_1 {{port:I2CAndMemory/DAC_out[22][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_339_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_340_1 {{port:I2CAndMemory/DAC_out[21][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_340_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_341_1 {{port:I2CAndMemory/DAC_out[21][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_341_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_342_1 {{port:I2CAndMemory/DAC_out[21][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_342_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_343_1 {{port:I2CAndMemory/DAC_out[21][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_343_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_344_1 {{port:I2CAndMemory/DAC_out[21][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_344_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_345_1 {{port:I2CAndMemory/DAC_out[21][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_345_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_346_1 {{port:I2CAndMemory/DAC_out[21][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_346_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_347_1 {{port:I2CAndMemory/DAC_out[21][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_347_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_348_1 {{port:I2CAndMemory/DAC_out[20][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_348_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_349_1 {{port:I2CAndMemory/DAC_out[20][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_349_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_350_1 {{port:I2CAndMemory/DAC_out[20][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_350_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_351_1 {{port:I2CAndMemory/DAC_out[20][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_351_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_352_1 {{port:I2CAndMemory/DAC_out[20][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_352_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_353_1 {{port:I2CAndMemory/DAC_out[20][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_353_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_354_1 {{port:I2CAndMemory/DAC_out[20][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_354_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_355_1 {{port:I2CAndMemory/DAC_out[20][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_355_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_356_1 {{port:I2CAndMemory/DAC_out[19][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_356_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_357_1 {{port:I2CAndMemory/DAC_out[19][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_357_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_358_1 {{port:I2CAndMemory/DAC_out[19][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_358_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_359_1 {{port:I2CAndMemory/DAC_out[19][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_359_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_360_1 {{port:I2CAndMemory/DAC_out[19][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_360_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_361_1 {{port:I2CAndMemory/DAC_out[19][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_361_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_362_1 {{port:I2CAndMemory/DAC_out[19][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_362_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_363_1 {{port:I2CAndMemory/DAC_out[19][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_363_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_364_1 {{port:I2CAndMemory/DAC_out[18][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_364_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_365_1 {{port:I2CAndMemory/DAC_out[18][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_365_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_366_1 {{port:I2CAndMemory/DAC_out[18][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_366_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_367_1 {{port:I2CAndMemory/DAC_out[18][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_367_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_368_1 {{port:I2CAndMemory/DAC_out[18][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_368_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_369_1 {{port:I2CAndMemory/DAC_out[18][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_369_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_370_1 {{port:I2CAndMemory/DAC_out[18][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_370_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_371_1 {{port:I2CAndMemory/DAC_out[18][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_371_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_372_1 {{port:I2CAndMemory/DAC_out[17][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_372_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_373_1 {{port:I2CAndMemory/DAC_out[17][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_373_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_374_1 {{port:I2CAndMemory/DAC_out[17][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_374_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_375_1 {{port:I2CAndMemory/DAC_out[17][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_375_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_376_1 {{port:I2CAndMemory/DAC_out[17][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_376_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_377_1 {{port:I2CAndMemory/DAC_out[17][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_377_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_378_1 {{port:I2CAndMemory/DAC_out[17][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_378_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_379_1 {{port:I2CAndMemory/DAC_out[17][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_379_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_380_1 {{port:I2CAndMemory/DAC_out[16][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_380_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_381_1 {{port:I2CAndMemory/DAC_out[16][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_381_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_382_1 {{port:I2CAndMemory/DAC_out[16][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_382_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_383_1 {{port:I2CAndMemory/DAC_out[16][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_383_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_384_1 {{port:I2CAndMemory/DAC_out[16][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_384_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_385_1 {{port:I2CAndMemory/DAC_out[16][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_385_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_386_1 {{port:I2CAndMemory/DAC_out[16][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_386_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_387_1 {{port:I2CAndMemory/DAC_out[16][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_387_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_388_1 {{port:I2CAndMemory/DAC_out[15][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_388_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_389_1 {{port:I2CAndMemory/DAC_out[15][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_389_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_390_1 {{port:I2CAndMemory/DAC_out[15][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_390_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_391_1 {{port:I2CAndMemory/DAC_out[15][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_391_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_392_1 {{port:I2CAndMemory/DAC_out[15][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_392_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_393_1 {{port:I2CAndMemory/DAC_out[15][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_393_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_394_1 {{port:I2CAndMemory/DAC_out[15][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_394_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_395_1 {{port:I2CAndMemory/DAC_out[15][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_395_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_396_1 {{port:I2CAndMemory/DAC_out[14][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_396_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_397_1 {{port:I2CAndMemory/DAC_out[14][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_397_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_398_1 {{port:I2CAndMemory/DAC_out[14][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_398_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_399_1 {{port:I2CAndMemory/DAC_out[14][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_399_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_400_1 {{port:I2CAndMemory/DAC_out[14][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_400_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_401_1 {{port:I2CAndMemory/DAC_out[14][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_401_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_402_1 {{port:I2CAndMemory/DAC_out[14][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_402_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_403_1 {{port:I2CAndMemory/DAC_out[14][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_403_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_404_1 {{port:I2CAndMemory/DAC_out[13][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_404_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_405_1 {{port:I2CAndMemory/DAC_out[13][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_405_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_406_1 {{port:I2CAndMemory/DAC_out[13][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_406_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_407_1 {{port:I2CAndMemory/DAC_out[13][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_407_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_408_1 {{port:I2CAndMemory/DAC_out[13][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_408_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_409_1 {{port:I2CAndMemory/DAC_out[13][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_409_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_410_1 {{port:I2CAndMemory/DAC_out[13][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_410_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_411_1 {{port:I2CAndMemory/DAC_out[13][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_411_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_412_1 {{port:I2CAndMemory/DAC_out[12][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_412_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_413_1 {{port:I2CAndMemory/DAC_out[12][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_413_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_414_1 {{port:I2CAndMemory/DAC_out[12][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_414_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_415_1 {{port:I2CAndMemory/DAC_out[12][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_415_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_416_1 {{port:I2CAndMemory/DAC_out[12][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_416_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_417_1 {{port:I2CAndMemory/DAC_out[12][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_417_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_418_1 {{port:I2CAndMemory/DAC_out[12][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_418_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_419_1 {{port:I2CAndMemory/DAC_out[12][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_419_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_420_1 {{port:I2CAndMemory/DAC_out[11][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_420_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_421_1 {{port:I2CAndMemory/DAC_out[11][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_421_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_422_1 {{port:I2CAndMemory/DAC_out[11][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_422_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_423_1 {{port:I2CAndMemory/DAC_out[11][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_423_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_424_1 {{port:I2CAndMemory/DAC_out[11][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_424_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_425_1 {{port:I2CAndMemory/DAC_out[11][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_425_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_426_1 {{port:I2CAndMemory/DAC_out[11][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_426_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_427_1 {{port:I2CAndMemory/DAC_out[11][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_427_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_428_1 {{port:I2CAndMemory/DAC_out[10][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_428_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_429_1 {{port:I2CAndMemory/DAC_out[10][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_429_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_430_1 {{port:I2CAndMemory/DAC_out[10][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_430_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_431_1 {{port:I2CAndMemory/DAC_out[10][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_431_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_432_1 {{port:I2CAndMemory/DAC_out[10][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_432_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_433_1 {{port:I2CAndMemory/DAC_out[10][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_433_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_434_1 {{port:I2CAndMemory/DAC_out[10][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_434_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_435_1 {{port:I2CAndMemory/DAC_out[10][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_435_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_436_1 {{port:I2CAndMemory/DAC_out[9][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_436_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_437_1 {{port:I2CAndMemory/DAC_out[9][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_437_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_438_1 {{port:I2CAndMemory/DAC_out[9][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_438_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_439_1 {{port:I2CAndMemory/DAC_out[9][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_439_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_440_1 {{port:I2CAndMemory/DAC_out[9][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_440_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_441_1 {{port:I2CAndMemory/DAC_out[9][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_441_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_442_1 {{port:I2CAndMemory/DAC_out[9][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_442_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_443_1 {{port:I2CAndMemory/DAC_out[9][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_443_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_444_1 {{port:I2CAndMemory/DAC_out[8][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_444_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_445_1 {{port:I2CAndMemory/DAC_out[8][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_445_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_446_1 {{port:I2CAndMemory/DAC_out[8][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_446_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_447_1 {{port:I2CAndMemory/DAC_out[8][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_447_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_448_1 {{port:I2CAndMemory/DAC_out[8][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_448_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_449_1 {{port:I2CAndMemory/DAC_out[8][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_449_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_450_1 {{port:I2CAndMemory/DAC_out[8][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_450_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_451_1 {{port:I2CAndMemory/DAC_out[8][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_451_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_452_1 {{port:I2CAndMemory/DAC_out[7][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_452_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_453_1 {{port:I2CAndMemory/DAC_out[7][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_453_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_454_1 {{port:I2CAndMemory/DAC_out[7][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_454_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_455_1 {{port:I2CAndMemory/DAC_out[7][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_455_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_456_1 {{port:I2CAndMemory/DAC_out[7][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_456_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_457_1 {{port:I2CAndMemory/DAC_out[7][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_457_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_458_1 {{port:I2CAndMemory/DAC_out[7][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_458_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_459_1 {{port:I2CAndMemory/DAC_out[7][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_459_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_460_1 {{port:I2CAndMemory/DAC_out[6][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_460_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_461_1 {{port:I2CAndMemory/DAC_out[6][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_461_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_462_1 {{port:I2CAndMemory/DAC_out[6][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_462_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_463_1 {{port:I2CAndMemory/DAC_out[6][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_463_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_464_1 {{port:I2CAndMemory/DAC_out[6][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_464_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_465_1 {{port:I2CAndMemory/DAC_out[6][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_465_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_466_1 {{port:I2CAndMemory/DAC_out[6][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_466_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_467_1 {{port:I2CAndMemory/DAC_out[6][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_467_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_468_1 {{port:I2CAndMemory/DAC_out[5][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_468_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_469_1 {{port:I2CAndMemory/DAC_out[5][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_469_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_470_1 {{port:I2CAndMemory/DAC_out[5][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_470_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_471_1 {{port:I2CAndMemory/DAC_out[5][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_471_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_472_1 {{port:I2CAndMemory/DAC_out[5][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_472_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_473_1 {{port:I2CAndMemory/DAC_out[5][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_473_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_474_1 {{port:I2CAndMemory/DAC_out[5][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_474_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_475_1 {{port:I2CAndMemory/DAC_out[5][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_475_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_476_1 {{port:I2CAndMemory/DAC_out[4][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_476_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_477_1 {{port:I2CAndMemory/DAC_out[4][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_477_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_478_1 {{port:I2CAndMemory/DAC_out[4][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_478_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_479_1 {{port:I2CAndMemory/DAC_out[4][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_479_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_480_1 {{port:I2CAndMemory/DAC_out[4][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_480_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_481_1 {{port:I2CAndMemory/DAC_out[4][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_481_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_482_1 {{port:I2CAndMemory/DAC_out[4][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_482_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_483_1 {{port:I2CAndMemory/DAC_out[4][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_483_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_484_1 {{port:I2CAndMemory/DAC_out[3][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_484_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_485_1 {{port:I2CAndMemory/DAC_out[3][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_485_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_486_1 {{port:I2CAndMemory/DAC_out[3][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_486_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_487_1 {{port:I2CAndMemory/DAC_out[3][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_487_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_488_1 {{port:I2CAndMemory/DAC_out[3][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_488_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_489_1 {{port:I2CAndMemory/DAC_out[3][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_489_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_490_1 {{port:I2CAndMemory/DAC_out[3][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_490_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_491_1 {{port:I2CAndMemory/DAC_out[3][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_491_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_492_1 {{port:I2CAndMemory/DAC_out[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_492_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_493_1 {{port:I2CAndMemory/DAC_out[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_493_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_494_1 {{port:I2CAndMemory/DAC_out[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_494_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_495_1 {{port:I2CAndMemory/DAC_out[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_495_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_496_1 {{port:I2CAndMemory/DAC_out[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_496_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_497_1 {{port:I2CAndMemory/DAC_out[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_497_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_498_1 {{port:I2CAndMemory/DAC_out[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_498_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_499_1 {{port:I2CAndMemory/DAC_out[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_499_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_500_1 {{port:I2CAndMemory/DAC_out[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_500_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_501_1 {{port:I2CAndMemory/DAC_out[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_501_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_502_1 {{port:I2CAndMemory/DAC_out[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_502_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_503_1 {{port:I2CAndMemory/DAC_out[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_503_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_504_1 {{port:I2CAndMemory/DAC_out[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_504_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_505_1 {{port:I2CAndMemory/DAC_out[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_505_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_506_1 {{port:I2CAndMemory/DAC_out[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_506_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_507_1 {{port:I2CAndMemory/DAC_out[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_507_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_508_1 {{port:I2CAndMemory/DAC_out[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_508_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_509_1 {{port:I2CAndMemory/DAC_out[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_509_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_510_1 {{port:I2CAndMemory/DAC_out[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_510_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_511_1 {{port:I2CAndMemory/DAC_out[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_511_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_512_1 {{port:I2CAndMemory/DAC_out[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_512_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_513_1 {{port:I2CAndMemory/DAC_out[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_513_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_514_1 {{port:I2CAndMemory/DAC_out[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_514_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_515_1 {{port:I2CAndMemory/DAC_out[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_515_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_516_1 {{port:I2CAndMemory/CS_control[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_516_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_517_1 {{port:I2CAndMemory/CS_control[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_517_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_518_1 {{port:I2CAndMemory/CS_control[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_518_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_519_1 {{port:I2CAndMemory/CS_control[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_519_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_520_1 {{port:I2CAndMemory/CS_control[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_520_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_521_1 {{port:I2CAndMemory/CS_control[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_521_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_522_1 {{port:I2CAndMemory/CS_control[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_522_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_523_1 {{port:I2CAndMemory/CS_control[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_523_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_524_1 {{port:I2CAndMemory/CS_control[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_524_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_525_1 {{port:I2CAndMemory/CP_reset[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_525_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_526_1 {{port:I2CAndMemory/CP_reset[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_526_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_527_1 {{port:I2CAndMemory/CP_reset[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_527_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_528_1 {{port:I2CAndMemory/Timer_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_528_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_529_1 {{port:I2CAndMemory/Timer_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_529_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_530_1 {{port:I2CAndMemory/Timer_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_530_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_531_1 {{port:I2CAndMemory/Timer_FEN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_531_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_532_1 {{port:I2CAndMemory/Timer_FEN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_532_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_533_1 {{port:I2CAndMemory/Timer_FEN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_533_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_534_1 {{port:I2CAndMemory/Amp_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_534_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_535_1 {{port:I2CAndMemory/Amp_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_535_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_536_1 {{port:I2CAndMemory/Amp_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_536_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_25_537_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_25_537_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34 port:I2CAndMemory/rst_n
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_537_1 port:I2CAndMemory/SCL
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_537_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_538_1 port:I2CAndMemory/A_0
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_538_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_539_1 port:I2CAndMemory/A_1
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_539_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_540_1 port:I2CAndMemory/A_2
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_540_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_541_1 {{port:I2CAndMemory/ADC_in[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_541_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_542_1 {{port:I2CAndMemory/ADC_in[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_542_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_543_1 {{port:I2CAndMemory/ADC_in[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_543_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_544_1 {{port:I2CAndMemory/ADC_in[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_544_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_545_1 {{port:I2CAndMemory/ADC_in[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_545_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_546_1 {{port:I2CAndMemory/ADC_in[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_546_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_547_1 {{port:I2CAndMemory/ADC_in[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_547_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_548_1 {{port:I2CAndMemory/ADC_in[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_548_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_549_1 {{port:I2CAndMemory/ADC_in[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_549_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_550_1 {{port:I2CAndMemory/ADC_in[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_550_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_551_1 {{port:I2CAndMemory/ADC_in[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_551_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_552_1 {{port:I2CAndMemory/ADC_in[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_552_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_553_1 {{port:I2CAndMemory/ADC_in[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_553_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_554_1 {{port:I2CAndMemory/ADC_in[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_554_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_555_1 {{port:I2CAndMemory/ADC_in[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_555_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_556_1 {{port:I2CAndMemory/ADC_in[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_556_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_557_1 {{port:I2CAndMemory/ADC_in[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_557_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_558_1 {{port:I2CAndMemory/ADC_in[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_558_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_559_1 {{port:I2CAndMemory/ADC_in[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_559_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_560_1 {{port:I2CAndMemory/ADC_in[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_560_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_561_1 {{port:I2CAndMemory/ADC_in[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_561_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_562_1 {{port:I2CAndMemory/ADC_in[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_562_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_563_1 {{port:I2CAndMemory/ADC_in[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_563_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_564_1 {{port:I2CAndMemory/ADC_in[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_564_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_34_565_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_34_565_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37 port:I2CAndMemory/rst_n
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_565_1 port:I2CAndMemory/SCL
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_565_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_566_1 port:I2CAndMemory/A_0
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_566_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_567_1 port:I2CAndMemory/A_1
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_567_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_568_1 port:I2CAndMemory/A_2
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_568_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_569_1 {{port:I2CAndMemory/ADC_in[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_569_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_570_1 {{port:I2CAndMemory/ADC_in[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_570_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_571_1 {{port:I2CAndMemory/ADC_in[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_571_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_572_1 {{port:I2CAndMemory/ADC_in[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_572_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_573_1 {{port:I2CAndMemory/ADC_in[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_573_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_574_1 {{port:I2CAndMemory/ADC_in[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_574_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_575_1 {{port:I2CAndMemory/ADC_in[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_575_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_576_1 {{port:I2CAndMemory/ADC_in[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_576_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_577_1 {{port:I2CAndMemory/ADC_in[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_577_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_578_1 {{port:I2CAndMemory/ADC_in[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_578_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_579_1 {{port:I2CAndMemory/ADC_in[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_579_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_580_1 {{port:I2CAndMemory/ADC_in[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_580_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_581_1 {{port:I2CAndMemory/ADC_in[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_581_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_582_1 {{port:I2CAndMemory/ADC_in[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_582_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_583_1 {{port:I2CAndMemory/ADC_in[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_583_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_584_1 {{port:I2CAndMemory/ADC_in[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_584_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_585_1 {{port:I2CAndMemory/ADC_in[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_585_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_586_1 {{port:I2CAndMemory/ADC_in[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_586_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_587_1 {{port:I2CAndMemory/ADC_in[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_587_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_588_1 {{port:I2CAndMemory/ADC_in[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_588_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_589_1 {{port:I2CAndMemory/ADC_in[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_589_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_590_1 {{port:I2CAndMemory/ADC_in[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_590_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_591_1 {{port:I2CAndMemory/ADC_in[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_591_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_592_1 {{port:I2CAndMemory/ADC_in[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_592_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk -name constraints_wc.sdc_line_37_593_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_WC_VIEW/constraints_wc.sdc_line_37_593_1 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name create_clock_delay_domain_1_clk_R_0_1 port:I2CAndMemory/clk
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/create_clock_delay_domain_1_clk_R_0_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0_1 port:I2CAndMemory/clk
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/create_clock_delay_domain_1_clk_F_0_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22 {{port:I2CAndMemory/DAC_out[30][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_593_1 {{port:I2CAndMemory/DAC_out[30][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_593_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_594_1 {{port:I2CAndMemory/DAC_out[30][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_594_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_595_1 {{port:I2CAndMemory/DAC_out[30][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_595_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_596_1 {{port:I2CAndMemory/DAC_out[30][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_596_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_597_1 {{port:I2CAndMemory/DAC_out[30][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_597_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_598_1 {{port:I2CAndMemory/DAC_out[30][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_598_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_599_1 {{port:I2CAndMemory/DAC_out[30][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_599_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_600_1 {{port:I2CAndMemory/DAC_out[29][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_600_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_601_1 {{port:I2CAndMemory/DAC_out[29][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_601_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_602_1 {{port:I2CAndMemory/DAC_out[29][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_602_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_603_1 {{port:I2CAndMemory/DAC_out[29][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_603_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_604_1 {{port:I2CAndMemory/DAC_out[29][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_604_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_605_1 {{port:I2CAndMemory/DAC_out[29][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_605_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_606_1 {{port:I2CAndMemory/DAC_out[29][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_606_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_607_1 {{port:I2CAndMemory/DAC_out[29][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_607_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_608_1 {{port:I2CAndMemory/DAC_out[28][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_608_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_609_1 {{port:I2CAndMemory/DAC_out[28][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_609_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_610_1 {{port:I2CAndMemory/DAC_out[28][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_610_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_611_1 {{port:I2CAndMemory/DAC_out[28][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_611_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_612_1 {{port:I2CAndMemory/DAC_out[28][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_612_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_613_1 {{port:I2CAndMemory/DAC_out[28][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_613_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_614_1 {{port:I2CAndMemory/DAC_out[28][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_614_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_615_1 {{port:I2CAndMemory/DAC_out[28][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_615_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_616_1 {{port:I2CAndMemory/DAC_out[27][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_616_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_617_1 {{port:I2CAndMemory/DAC_out[27][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_617_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_618_1 {{port:I2CAndMemory/DAC_out[27][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_618_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_619_1 {{port:I2CAndMemory/DAC_out[27][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_619_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_620_1 {{port:I2CAndMemory/DAC_out[27][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_620_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_621_1 {{port:I2CAndMemory/DAC_out[27][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_621_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_622_1 {{port:I2CAndMemory/DAC_out[27][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_622_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_623_1 {{port:I2CAndMemory/DAC_out[27][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_623_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_624_1 {{port:I2CAndMemory/DAC_out[26][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_624_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_625_1 {{port:I2CAndMemory/DAC_out[26][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_625_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_626_1 {{port:I2CAndMemory/DAC_out[26][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_626_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_627_1 {{port:I2CAndMemory/DAC_out[26][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_627_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_628_1 {{port:I2CAndMemory/DAC_out[26][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_628_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_629_1 {{port:I2CAndMemory/DAC_out[26][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_629_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_630_1 {{port:I2CAndMemory/DAC_out[26][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_630_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_631_1 {{port:I2CAndMemory/DAC_out[26][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_631_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_632_1 {{port:I2CAndMemory/DAC_out[25][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_632_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_633_1 {{port:I2CAndMemory/DAC_out[25][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_633_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_634_1 {{port:I2CAndMemory/DAC_out[25][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_634_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_635_1 {{port:I2CAndMemory/DAC_out[25][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_635_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_636_1 {{port:I2CAndMemory/DAC_out[25][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_636_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_637_1 {{port:I2CAndMemory/DAC_out[25][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_637_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_638_1 {{port:I2CAndMemory/DAC_out[25][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_638_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_639_1 {{port:I2CAndMemory/DAC_out[25][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_639_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_640_1 {{port:I2CAndMemory/DAC_out[24][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_640_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_641_1 {{port:I2CAndMemory/DAC_out[24][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_641_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_642_1 {{port:I2CAndMemory/DAC_out[24][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_642_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_643_1 {{port:I2CAndMemory/DAC_out[24][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_643_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_644_1 {{port:I2CAndMemory/DAC_out[24][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_644_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_645_1 {{port:I2CAndMemory/DAC_out[24][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_645_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_646_1 {{port:I2CAndMemory/DAC_out[24][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_646_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_647_1 {{port:I2CAndMemory/DAC_out[24][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_647_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_648_1 {{port:I2CAndMemory/DAC_out[23][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_648_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_649_1 {{port:I2CAndMemory/DAC_out[23][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_649_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_650_1 {{port:I2CAndMemory/DAC_out[23][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_650_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_651_1 {{port:I2CAndMemory/DAC_out[23][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_651_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_652_1 {{port:I2CAndMemory/DAC_out[23][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_652_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_653_1 {{port:I2CAndMemory/DAC_out[23][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_653_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_654_1 {{port:I2CAndMemory/DAC_out[23][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_654_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_655_1 {{port:I2CAndMemory/DAC_out[23][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_655_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_656_1 {{port:I2CAndMemory/DAC_out[22][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_656_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_657_1 {{port:I2CAndMemory/DAC_out[22][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_657_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_658_1 {{port:I2CAndMemory/DAC_out[22][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_658_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_659_1 {{port:I2CAndMemory/DAC_out[22][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_659_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_660_1 {{port:I2CAndMemory/DAC_out[22][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_660_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_661_1 {{port:I2CAndMemory/DAC_out[22][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_661_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_662_1 {{port:I2CAndMemory/DAC_out[22][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_662_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_663_1 {{port:I2CAndMemory/DAC_out[22][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_663_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_664_1 {{port:I2CAndMemory/DAC_out[21][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_664_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_665_1 {{port:I2CAndMemory/DAC_out[21][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_665_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_666_1 {{port:I2CAndMemory/DAC_out[21][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_666_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_667_1 {{port:I2CAndMemory/DAC_out[21][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_667_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_668_1 {{port:I2CAndMemory/DAC_out[21][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_668_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_669_1 {{port:I2CAndMemory/DAC_out[21][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_669_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_670_1 {{port:I2CAndMemory/DAC_out[21][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_670_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_671_1 {{port:I2CAndMemory/DAC_out[21][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_671_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_672_1 {{port:I2CAndMemory/DAC_out[20][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_672_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_673_1 {{port:I2CAndMemory/DAC_out[20][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_673_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_674_1 {{port:I2CAndMemory/DAC_out[20][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_674_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_675_1 {{port:I2CAndMemory/DAC_out[20][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_675_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_676_1 {{port:I2CAndMemory/DAC_out[20][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_676_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_677_1 {{port:I2CAndMemory/DAC_out[20][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_677_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_678_1 {{port:I2CAndMemory/DAC_out[20][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_678_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_679_1 {{port:I2CAndMemory/DAC_out[20][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_679_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_680_1 {{port:I2CAndMemory/DAC_out[19][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_680_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_681_1 {{port:I2CAndMemory/DAC_out[19][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_681_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_682_1 {{port:I2CAndMemory/DAC_out[19][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_682_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_683_1 {{port:I2CAndMemory/DAC_out[19][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_683_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_684_1 {{port:I2CAndMemory/DAC_out[19][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_684_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_685_1 {{port:I2CAndMemory/DAC_out[19][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_685_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_686_1 {{port:I2CAndMemory/DAC_out[19][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_686_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_687_1 {{port:I2CAndMemory/DAC_out[19][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_687_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_688_1 {{port:I2CAndMemory/DAC_out[18][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_688_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_689_1 {{port:I2CAndMemory/DAC_out[18][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_689_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_690_1 {{port:I2CAndMemory/DAC_out[18][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_690_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_691_1 {{port:I2CAndMemory/DAC_out[18][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_691_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_692_1 {{port:I2CAndMemory/DAC_out[18][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_692_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_693_1 {{port:I2CAndMemory/DAC_out[18][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_693_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_694_1 {{port:I2CAndMemory/DAC_out[18][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_694_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_695_1 {{port:I2CAndMemory/DAC_out[18][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_695_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_696_1 {{port:I2CAndMemory/DAC_out[17][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_696_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_697_1 {{port:I2CAndMemory/DAC_out[17][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_697_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_698_1 {{port:I2CAndMemory/DAC_out[17][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_698_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_699_1 {{port:I2CAndMemory/DAC_out[17][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_699_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_700_1 {{port:I2CAndMemory/DAC_out[17][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_700_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_701_1 {{port:I2CAndMemory/DAC_out[17][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_701_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_702_1 {{port:I2CAndMemory/DAC_out[17][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_702_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_703_1 {{port:I2CAndMemory/DAC_out[17][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_703_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_704_1 {{port:I2CAndMemory/DAC_out[16][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_704_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_705_1 {{port:I2CAndMemory/DAC_out[16][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_705_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_706_1 {{port:I2CAndMemory/DAC_out[16][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_706_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_707_1 {{port:I2CAndMemory/DAC_out[16][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_707_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_708_1 {{port:I2CAndMemory/DAC_out[16][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_708_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_709_1 {{port:I2CAndMemory/DAC_out[16][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_709_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_710_1 {{port:I2CAndMemory/DAC_out[16][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_710_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_711_1 {{port:I2CAndMemory/DAC_out[16][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_711_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_712_1 {{port:I2CAndMemory/DAC_out[15][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_712_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_713_1 {{port:I2CAndMemory/DAC_out[15][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_713_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_714_1 {{port:I2CAndMemory/DAC_out[15][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_714_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_715_1 {{port:I2CAndMemory/DAC_out[15][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_715_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_716_1 {{port:I2CAndMemory/DAC_out[15][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_716_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_717_1 {{port:I2CAndMemory/DAC_out[15][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_717_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_718_1 {{port:I2CAndMemory/DAC_out[15][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_718_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_719_1 {{port:I2CAndMemory/DAC_out[15][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_719_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_720_1 {{port:I2CAndMemory/DAC_out[14][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_720_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_721_1 {{port:I2CAndMemory/DAC_out[14][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_721_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_722_1 {{port:I2CAndMemory/DAC_out[14][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_722_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_723_1 {{port:I2CAndMemory/DAC_out[14][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_723_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_724_1 {{port:I2CAndMemory/DAC_out[14][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_724_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_725_1 {{port:I2CAndMemory/DAC_out[14][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_725_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_726_1 {{port:I2CAndMemory/DAC_out[14][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_726_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_727_1 {{port:I2CAndMemory/DAC_out[14][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_727_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_728_1 {{port:I2CAndMemory/DAC_out[13][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_728_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_729_1 {{port:I2CAndMemory/DAC_out[13][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_729_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_730_1 {{port:I2CAndMemory/DAC_out[13][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_730_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_731_1 {{port:I2CAndMemory/DAC_out[13][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_731_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_732_1 {{port:I2CAndMemory/DAC_out[13][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_732_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_733_1 {{port:I2CAndMemory/DAC_out[13][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_733_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_734_1 {{port:I2CAndMemory/DAC_out[13][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_734_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_735_1 {{port:I2CAndMemory/DAC_out[13][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_735_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_736_1 {{port:I2CAndMemory/DAC_out[12][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_736_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_737_1 {{port:I2CAndMemory/DAC_out[12][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_737_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_738_1 {{port:I2CAndMemory/DAC_out[12][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_738_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_739_1 {{port:I2CAndMemory/DAC_out[12][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_739_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_740_1 {{port:I2CAndMemory/DAC_out[12][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_740_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_741_1 {{port:I2CAndMemory/DAC_out[12][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_741_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_742_1 {{port:I2CAndMemory/DAC_out[12][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_742_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_743_1 {{port:I2CAndMemory/DAC_out[12][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_743_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_744_1 {{port:I2CAndMemory/DAC_out[11][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_744_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_745_1 {{port:I2CAndMemory/DAC_out[11][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_745_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_746_1 {{port:I2CAndMemory/DAC_out[11][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_746_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_747_1 {{port:I2CAndMemory/DAC_out[11][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_747_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_748_1 {{port:I2CAndMemory/DAC_out[11][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_748_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_749_1 {{port:I2CAndMemory/DAC_out[11][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_749_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_750_1 {{port:I2CAndMemory/DAC_out[11][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_750_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_751_1 {{port:I2CAndMemory/DAC_out[11][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_751_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_752_1 {{port:I2CAndMemory/DAC_out[10][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_752_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_753_1 {{port:I2CAndMemory/DAC_out[10][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_753_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_754_1 {{port:I2CAndMemory/DAC_out[10][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_754_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_755_1 {{port:I2CAndMemory/DAC_out[10][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_755_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_756_1 {{port:I2CAndMemory/DAC_out[10][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_756_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_757_1 {{port:I2CAndMemory/DAC_out[10][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_757_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_758_1 {{port:I2CAndMemory/DAC_out[10][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_758_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_759_1 {{port:I2CAndMemory/DAC_out[10][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_759_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_760_1 {{port:I2CAndMemory/DAC_out[9][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_760_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_761_1 {{port:I2CAndMemory/DAC_out[9][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_761_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_762_1 {{port:I2CAndMemory/DAC_out[9][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_762_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_763_1 {{port:I2CAndMemory/DAC_out[9][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_763_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_764_1 {{port:I2CAndMemory/DAC_out[9][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_764_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_765_1 {{port:I2CAndMemory/DAC_out[9][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_765_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_766_1 {{port:I2CAndMemory/DAC_out[9][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_766_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_767_1 {{port:I2CAndMemory/DAC_out[9][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_767_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_768_1 {{port:I2CAndMemory/DAC_out[8][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_768_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_769_1 {{port:I2CAndMemory/DAC_out[8][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_769_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_770_1 {{port:I2CAndMemory/DAC_out[8][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_770_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_771_1 {{port:I2CAndMemory/DAC_out[8][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_771_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_772_1 {{port:I2CAndMemory/DAC_out[8][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_772_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_773_1 {{port:I2CAndMemory/DAC_out[8][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_773_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_774_1 {{port:I2CAndMemory/DAC_out[8][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_774_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_775_1 {{port:I2CAndMemory/DAC_out[8][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_775_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_776_1 {{port:I2CAndMemory/DAC_out[7][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_776_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_777_1 {{port:I2CAndMemory/DAC_out[7][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_777_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_778_1 {{port:I2CAndMemory/DAC_out[7][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_778_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_779_1 {{port:I2CAndMemory/DAC_out[7][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_779_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_780_1 {{port:I2CAndMemory/DAC_out[7][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_780_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_781_1 {{port:I2CAndMemory/DAC_out[7][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_781_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_782_1 {{port:I2CAndMemory/DAC_out[7][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_782_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_783_1 {{port:I2CAndMemory/DAC_out[7][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_783_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_784_1 {{port:I2CAndMemory/DAC_out[6][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_784_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_785_1 {{port:I2CAndMemory/DAC_out[6][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_785_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_786_1 {{port:I2CAndMemory/DAC_out[6][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_786_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_787_1 {{port:I2CAndMemory/DAC_out[6][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_787_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_788_1 {{port:I2CAndMemory/DAC_out[6][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_788_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_789_1 {{port:I2CAndMemory/DAC_out[6][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_789_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_790_1 {{port:I2CAndMemory/DAC_out[6][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_790_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_791_1 {{port:I2CAndMemory/DAC_out[6][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_791_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_792_1 {{port:I2CAndMemory/DAC_out[5][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_792_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_793_1 {{port:I2CAndMemory/DAC_out[5][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_793_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_794_1 {{port:I2CAndMemory/DAC_out[5][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_794_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_795_1 {{port:I2CAndMemory/DAC_out[5][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_795_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_796_1 {{port:I2CAndMemory/DAC_out[5][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_796_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_797_1 {{port:I2CAndMemory/DAC_out[5][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_797_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_798_1 {{port:I2CAndMemory/DAC_out[5][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_798_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_799_1 {{port:I2CAndMemory/DAC_out[5][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_799_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_800_1 {{port:I2CAndMemory/DAC_out[4][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_800_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_801_1 {{port:I2CAndMemory/DAC_out[4][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_801_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_802_1 {{port:I2CAndMemory/DAC_out[4][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_802_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_803_1 {{port:I2CAndMemory/DAC_out[4][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_803_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_804_1 {{port:I2CAndMemory/DAC_out[4][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_804_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_805_1 {{port:I2CAndMemory/DAC_out[4][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_805_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_806_1 {{port:I2CAndMemory/DAC_out[4][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_806_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_807_1 {{port:I2CAndMemory/DAC_out[4][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_807_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_808_1 {{port:I2CAndMemory/DAC_out[3][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_808_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_809_1 {{port:I2CAndMemory/DAC_out[3][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_809_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_810_1 {{port:I2CAndMemory/DAC_out[3][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_810_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_811_1 {{port:I2CAndMemory/DAC_out[3][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_811_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_812_1 {{port:I2CAndMemory/DAC_out[3][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_812_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_813_1 {{port:I2CAndMemory/DAC_out[3][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_813_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_814_1 {{port:I2CAndMemory/DAC_out[3][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_814_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_815_1 {{port:I2CAndMemory/DAC_out[3][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_815_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_816_1 {{port:I2CAndMemory/DAC_out[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_816_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_817_1 {{port:I2CAndMemory/DAC_out[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_817_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_818_1 {{port:I2CAndMemory/DAC_out[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_818_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_819_1 {{port:I2CAndMemory/DAC_out[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_819_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_820_1 {{port:I2CAndMemory/DAC_out[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_820_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_821_1 {{port:I2CAndMemory/DAC_out[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_821_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_822_1 {{port:I2CAndMemory/DAC_out[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_822_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_823_1 {{port:I2CAndMemory/DAC_out[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_823_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_824_1 {{port:I2CAndMemory/DAC_out[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_824_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_825_1 {{port:I2CAndMemory/DAC_out[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_825_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_826_1 {{port:I2CAndMemory/DAC_out[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_826_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_827_1 {{port:I2CAndMemory/DAC_out[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_827_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_828_1 {{port:I2CAndMemory/DAC_out[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_828_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_829_1 {{port:I2CAndMemory/DAC_out[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_829_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_830_1 {{port:I2CAndMemory/DAC_out[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_830_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_831_1 {{port:I2CAndMemory/DAC_out[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_831_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_832_1 {{port:I2CAndMemory/DAC_out[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_832_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_833_1 {{port:I2CAndMemory/DAC_out[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_833_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_834_1 {{port:I2CAndMemory/DAC_out[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_834_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_835_1 {{port:I2CAndMemory/DAC_out[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_835_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_836_1 {{port:I2CAndMemory/DAC_out[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_836_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_837_1 {{port:I2CAndMemory/DAC_out[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_837_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_838_1 {{port:I2CAndMemory/DAC_out[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_838_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_839_1 {{port:I2CAndMemory/DAC_out[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_839_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_840_1 {{port:I2CAndMemory/CS_control[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_840_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_841_1 {{port:I2CAndMemory/CS_control[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_841_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_842_1 {{port:I2CAndMemory/CS_control[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_842_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_843_1 {{port:I2CAndMemory/CS_control[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_843_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_844_1 {{port:I2CAndMemory/CS_control[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_844_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_845_1 {{port:I2CAndMemory/CS_control[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_845_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_846_1 {{port:I2CAndMemory/CS_control[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_846_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_847_1 {{port:I2CAndMemory/CS_control[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_847_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_848_1 {{port:I2CAndMemory/CS_control[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_848_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_849_1 {{port:I2CAndMemory/CP_reset[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_849_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_850_1 {{port:I2CAndMemory/CP_reset[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_850_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_851_1 {{port:I2CAndMemory/CP_reset[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_851_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_852_1 {{port:I2CAndMemory/Timer_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_852_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_853_1 {{port:I2CAndMemory/Timer_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_853_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_854_1 {{port:I2CAndMemory/Timer_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_854_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_855_1 {{port:I2CAndMemory/Timer_FEN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_855_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_856_1 {{port:I2CAndMemory/Timer_FEN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_856_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_857_1 {{port:I2CAndMemory/Timer_FEN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_857_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_858_1 {{port:I2CAndMemory/Amp_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_858_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_859_1 {{port:I2CAndMemory/Amp_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_859_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_860_1 {{port:I2CAndMemory/Amp_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_860_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_22_861_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_22_861_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25 {{port:I2CAndMemory/DAC_out[30][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_861_1 {{port:I2CAndMemory/DAC_out[30][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_861_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_862_1 {{port:I2CAndMemory/DAC_out[30][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_862_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_863_1 {{port:I2CAndMemory/DAC_out[30][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_863_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_864_1 {{port:I2CAndMemory/DAC_out[30][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_864_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_865_1 {{port:I2CAndMemory/DAC_out[30][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_865_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_866_1 {{port:I2CAndMemory/DAC_out[30][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_866_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_867_1 {{port:I2CAndMemory/DAC_out[30][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_867_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_868_1 {{port:I2CAndMemory/DAC_out[29][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_868_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_869_1 {{port:I2CAndMemory/DAC_out[29][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_869_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_870_1 {{port:I2CAndMemory/DAC_out[29][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_870_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_871_1 {{port:I2CAndMemory/DAC_out[29][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_871_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_872_1 {{port:I2CAndMemory/DAC_out[29][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_872_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_873_1 {{port:I2CAndMemory/DAC_out[29][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_873_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_874_1 {{port:I2CAndMemory/DAC_out[29][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_874_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_875_1 {{port:I2CAndMemory/DAC_out[29][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_875_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_876_1 {{port:I2CAndMemory/DAC_out[28][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_876_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_877_1 {{port:I2CAndMemory/DAC_out[28][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_877_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_878_1 {{port:I2CAndMemory/DAC_out[28][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_878_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_879_1 {{port:I2CAndMemory/DAC_out[28][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_879_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_880_1 {{port:I2CAndMemory/DAC_out[28][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_880_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_881_1 {{port:I2CAndMemory/DAC_out[28][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_881_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_882_1 {{port:I2CAndMemory/DAC_out[28][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_882_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_883_1 {{port:I2CAndMemory/DAC_out[28][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_883_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_884_1 {{port:I2CAndMemory/DAC_out[27][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_884_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_885_1 {{port:I2CAndMemory/DAC_out[27][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_885_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_886_1 {{port:I2CAndMemory/DAC_out[27][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_886_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_887_1 {{port:I2CAndMemory/DAC_out[27][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_887_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_888_1 {{port:I2CAndMemory/DAC_out[27][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_888_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_889_1 {{port:I2CAndMemory/DAC_out[27][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_889_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_890_1 {{port:I2CAndMemory/DAC_out[27][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_890_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_891_1 {{port:I2CAndMemory/DAC_out[27][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_891_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_892_1 {{port:I2CAndMemory/DAC_out[26][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_892_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_893_1 {{port:I2CAndMemory/DAC_out[26][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_893_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_894_1 {{port:I2CAndMemory/DAC_out[26][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_894_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_895_1 {{port:I2CAndMemory/DAC_out[26][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_895_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_896_1 {{port:I2CAndMemory/DAC_out[26][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_896_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_897_1 {{port:I2CAndMemory/DAC_out[26][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_897_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_898_1 {{port:I2CAndMemory/DAC_out[26][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_898_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_899_1 {{port:I2CAndMemory/DAC_out[26][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_899_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_900_1 {{port:I2CAndMemory/DAC_out[25][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_900_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_901_1 {{port:I2CAndMemory/DAC_out[25][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_901_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_902_1 {{port:I2CAndMemory/DAC_out[25][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_902_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_903_1 {{port:I2CAndMemory/DAC_out[25][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_903_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_904_1 {{port:I2CAndMemory/DAC_out[25][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_904_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_905_1 {{port:I2CAndMemory/DAC_out[25][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_905_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_906_1 {{port:I2CAndMemory/DAC_out[25][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_906_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_907_1 {{port:I2CAndMemory/DAC_out[25][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_907_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_908_1 {{port:I2CAndMemory/DAC_out[24][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_908_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_909_1 {{port:I2CAndMemory/DAC_out[24][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_909_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_910_1 {{port:I2CAndMemory/DAC_out[24][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_910_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_911_1 {{port:I2CAndMemory/DAC_out[24][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_911_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_912_1 {{port:I2CAndMemory/DAC_out[24][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_912_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_913_1 {{port:I2CAndMemory/DAC_out[24][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_913_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_914_1 {{port:I2CAndMemory/DAC_out[24][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_914_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_915_1 {{port:I2CAndMemory/DAC_out[24][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_915_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_916_1 {{port:I2CAndMemory/DAC_out[23][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_916_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_917_1 {{port:I2CAndMemory/DAC_out[23][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_917_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_918_1 {{port:I2CAndMemory/DAC_out[23][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_918_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_919_1 {{port:I2CAndMemory/DAC_out[23][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_919_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_920_1 {{port:I2CAndMemory/DAC_out[23][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_920_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_921_1 {{port:I2CAndMemory/DAC_out[23][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_921_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_922_1 {{port:I2CAndMemory/DAC_out[23][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_922_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_923_1 {{port:I2CAndMemory/DAC_out[23][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_923_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_924_1 {{port:I2CAndMemory/DAC_out[22][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_924_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_925_1 {{port:I2CAndMemory/DAC_out[22][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_925_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_926_1 {{port:I2CAndMemory/DAC_out[22][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_926_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_927_1 {{port:I2CAndMemory/DAC_out[22][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_927_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_928_1 {{port:I2CAndMemory/DAC_out[22][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_928_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_929_1 {{port:I2CAndMemory/DAC_out[22][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_929_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_930_1 {{port:I2CAndMemory/DAC_out[22][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_930_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_931_1 {{port:I2CAndMemory/DAC_out[22][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_931_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_932_1 {{port:I2CAndMemory/DAC_out[21][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_932_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_933_1 {{port:I2CAndMemory/DAC_out[21][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_933_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_934_1 {{port:I2CAndMemory/DAC_out[21][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_934_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_935_1 {{port:I2CAndMemory/DAC_out[21][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_935_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_936_1 {{port:I2CAndMemory/DAC_out[21][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_936_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_937_1 {{port:I2CAndMemory/DAC_out[21][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_937_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_938_1 {{port:I2CAndMemory/DAC_out[21][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_938_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_939_1 {{port:I2CAndMemory/DAC_out[21][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_939_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_940_1 {{port:I2CAndMemory/DAC_out[20][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_940_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_941_1 {{port:I2CAndMemory/DAC_out[20][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_941_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_942_1 {{port:I2CAndMemory/DAC_out[20][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_942_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_943_1 {{port:I2CAndMemory/DAC_out[20][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_943_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_944_1 {{port:I2CAndMemory/DAC_out[20][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_944_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_945_1 {{port:I2CAndMemory/DAC_out[20][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_945_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_946_1 {{port:I2CAndMemory/DAC_out[20][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_946_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_947_1 {{port:I2CAndMemory/DAC_out[20][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_947_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_948_1 {{port:I2CAndMemory/DAC_out[19][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_948_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_949_1 {{port:I2CAndMemory/DAC_out[19][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_949_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_950_1 {{port:I2CAndMemory/DAC_out[19][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_950_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_951_1 {{port:I2CAndMemory/DAC_out[19][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_951_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_952_1 {{port:I2CAndMemory/DAC_out[19][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_952_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_953_1 {{port:I2CAndMemory/DAC_out[19][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_953_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_954_1 {{port:I2CAndMemory/DAC_out[19][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_954_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_955_1 {{port:I2CAndMemory/DAC_out[19][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_955_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_956_1 {{port:I2CAndMemory/DAC_out[18][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_956_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_957_1 {{port:I2CAndMemory/DAC_out[18][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_957_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_958_1 {{port:I2CAndMemory/DAC_out[18][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_958_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_959_1 {{port:I2CAndMemory/DAC_out[18][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_959_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_960_1 {{port:I2CAndMemory/DAC_out[18][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_960_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_961_1 {{port:I2CAndMemory/DAC_out[18][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_961_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_962_1 {{port:I2CAndMemory/DAC_out[18][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_962_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_963_1 {{port:I2CAndMemory/DAC_out[18][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_963_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_964_1 {{port:I2CAndMemory/DAC_out[17][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_964_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_965_1 {{port:I2CAndMemory/DAC_out[17][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_965_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_966_1 {{port:I2CAndMemory/DAC_out[17][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_966_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_967_1 {{port:I2CAndMemory/DAC_out[17][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_967_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_968_1 {{port:I2CAndMemory/DAC_out[17][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_968_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_969_1 {{port:I2CAndMemory/DAC_out[17][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_969_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_970_1 {{port:I2CAndMemory/DAC_out[17][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_970_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_971_1 {{port:I2CAndMemory/DAC_out[17][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_971_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_972_1 {{port:I2CAndMemory/DAC_out[16][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_972_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_973_1 {{port:I2CAndMemory/DAC_out[16][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_973_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_974_1 {{port:I2CAndMemory/DAC_out[16][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_974_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_975_1 {{port:I2CAndMemory/DAC_out[16][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_975_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_976_1 {{port:I2CAndMemory/DAC_out[16][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_976_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_977_1 {{port:I2CAndMemory/DAC_out[16][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_977_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_978_1 {{port:I2CAndMemory/DAC_out[16][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_978_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_979_1 {{port:I2CAndMemory/DAC_out[16][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_979_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_980_1 {{port:I2CAndMemory/DAC_out[15][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_980_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_981_1 {{port:I2CAndMemory/DAC_out[15][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_981_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_982_1 {{port:I2CAndMemory/DAC_out[15][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_982_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_983_1 {{port:I2CAndMemory/DAC_out[15][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_983_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_984_1 {{port:I2CAndMemory/DAC_out[15][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_984_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_985_1 {{port:I2CAndMemory/DAC_out[15][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_985_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_986_1 {{port:I2CAndMemory/DAC_out[15][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_986_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_987_1 {{port:I2CAndMemory/DAC_out[15][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_987_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_988_1 {{port:I2CAndMemory/DAC_out[14][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_988_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_989_1 {{port:I2CAndMemory/DAC_out[14][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_989_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_990_1 {{port:I2CAndMemory/DAC_out[14][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_990_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_991_1 {{port:I2CAndMemory/DAC_out[14][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_991_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_992_1 {{port:I2CAndMemory/DAC_out[14][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_992_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_993_1 {{port:I2CAndMemory/DAC_out[14][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_993_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_994_1 {{port:I2CAndMemory/DAC_out[14][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_994_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_995_1 {{port:I2CAndMemory/DAC_out[14][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_995_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_996_1 {{port:I2CAndMemory/DAC_out[13][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_996_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_997_1 {{port:I2CAndMemory/DAC_out[13][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_997_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_998_1 {{port:I2CAndMemory/DAC_out[13][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_998_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_999_1 {{port:I2CAndMemory/DAC_out[13][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_999_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1000_1 {{port:I2CAndMemory/DAC_out[13][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1000_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1001_1 {{port:I2CAndMemory/DAC_out[13][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1001_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1002_1 {{port:I2CAndMemory/DAC_out[13][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1002_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1003_1 {{port:I2CAndMemory/DAC_out[13][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1003_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1004_1 {{port:I2CAndMemory/DAC_out[12][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1004_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1005_1 {{port:I2CAndMemory/DAC_out[12][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1005_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1006_1 {{port:I2CAndMemory/DAC_out[12][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1006_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1007_1 {{port:I2CAndMemory/DAC_out[12][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1007_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1008_1 {{port:I2CAndMemory/DAC_out[12][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1008_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1009_1 {{port:I2CAndMemory/DAC_out[12][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1009_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1010_1 {{port:I2CAndMemory/DAC_out[12][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1010_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1011_1 {{port:I2CAndMemory/DAC_out[12][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1011_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1012_1 {{port:I2CAndMemory/DAC_out[11][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1012_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1013_1 {{port:I2CAndMemory/DAC_out[11][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1013_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1014_1 {{port:I2CAndMemory/DAC_out[11][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1014_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1015_1 {{port:I2CAndMemory/DAC_out[11][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1015_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1016_1 {{port:I2CAndMemory/DAC_out[11][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1016_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1017_1 {{port:I2CAndMemory/DAC_out[11][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1017_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1018_1 {{port:I2CAndMemory/DAC_out[11][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1018_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1019_1 {{port:I2CAndMemory/DAC_out[11][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1019_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1020_1 {{port:I2CAndMemory/DAC_out[10][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1020_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1021_1 {{port:I2CAndMemory/DAC_out[10][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1021_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1022_1 {{port:I2CAndMemory/DAC_out[10][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1022_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1023_1 {{port:I2CAndMemory/DAC_out[10][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1023_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1024_1 {{port:I2CAndMemory/DAC_out[10][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1024_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1025_1 {{port:I2CAndMemory/DAC_out[10][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1025_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1026_1 {{port:I2CAndMemory/DAC_out[10][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1026_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1027_1 {{port:I2CAndMemory/DAC_out[10][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1027_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1028_1 {{port:I2CAndMemory/DAC_out[9][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1028_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1029_1 {{port:I2CAndMemory/DAC_out[9][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1029_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1030_1 {{port:I2CAndMemory/DAC_out[9][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1030_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1031_1 {{port:I2CAndMemory/DAC_out[9][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1031_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1032_1 {{port:I2CAndMemory/DAC_out[9][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1032_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1033_1 {{port:I2CAndMemory/DAC_out[9][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1033_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1034_1 {{port:I2CAndMemory/DAC_out[9][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1034_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1035_1 {{port:I2CAndMemory/DAC_out[9][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1035_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1036_1 {{port:I2CAndMemory/DAC_out[8][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1036_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1037_1 {{port:I2CAndMemory/DAC_out[8][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1037_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1038_1 {{port:I2CAndMemory/DAC_out[8][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1038_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1039_1 {{port:I2CAndMemory/DAC_out[8][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1039_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1040_1 {{port:I2CAndMemory/DAC_out[8][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1040_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1041_1 {{port:I2CAndMemory/DAC_out[8][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1041_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1042_1 {{port:I2CAndMemory/DAC_out[8][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1042_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1043_1 {{port:I2CAndMemory/DAC_out[8][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1043_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1044_1 {{port:I2CAndMemory/DAC_out[7][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1044_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1045_1 {{port:I2CAndMemory/DAC_out[7][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1045_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1046_1 {{port:I2CAndMemory/DAC_out[7][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1046_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1047_1 {{port:I2CAndMemory/DAC_out[7][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1047_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1048_1 {{port:I2CAndMemory/DAC_out[7][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1048_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1049_1 {{port:I2CAndMemory/DAC_out[7][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1049_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1050_1 {{port:I2CAndMemory/DAC_out[7][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1050_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1051_1 {{port:I2CAndMemory/DAC_out[7][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1051_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1052_1 {{port:I2CAndMemory/DAC_out[6][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1052_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1053_1 {{port:I2CAndMemory/DAC_out[6][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1053_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1054_1 {{port:I2CAndMemory/DAC_out[6][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1054_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1055_1 {{port:I2CAndMemory/DAC_out[6][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1055_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1056_1 {{port:I2CAndMemory/DAC_out[6][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1056_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1057_1 {{port:I2CAndMemory/DAC_out[6][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1057_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1058_1 {{port:I2CAndMemory/DAC_out[6][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1058_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1059_1 {{port:I2CAndMemory/DAC_out[6][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1059_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1060_1 {{port:I2CAndMemory/DAC_out[5][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1060_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1061_1 {{port:I2CAndMemory/DAC_out[5][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1061_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1062_1 {{port:I2CAndMemory/DAC_out[5][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1062_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1063_1 {{port:I2CAndMemory/DAC_out[5][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1063_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1064_1 {{port:I2CAndMemory/DAC_out[5][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1064_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1065_1 {{port:I2CAndMemory/DAC_out[5][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1065_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1066_1 {{port:I2CAndMemory/DAC_out[5][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1066_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1067_1 {{port:I2CAndMemory/DAC_out[5][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1067_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1068_1 {{port:I2CAndMemory/DAC_out[4][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1068_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1069_1 {{port:I2CAndMemory/DAC_out[4][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1069_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1070_1 {{port:I2CAndMemory/DAC_out[4][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1070_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1071_1 {{port:I2CAndMemory/DAC_out[4][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1071_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1072_1 {{port:I2CAndMemory/DAC_out[4][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1072_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1073_1 {{port:I2CAndMemory/DAC_out[4][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1073_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1074_1 {{port:I2CAndMemory/DAC_out[4][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1074_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1075_1 {{port:I2CAndMemory/DAC_out[4][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1075_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1076_1 {{port:I2CAndMemory/DAC_out[3][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1076_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1077_1 {{port:I2CAndMemory/DAC_out[3][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1077_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1078_1 {{port:I2CAndMemory/DAC_out[3][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1078_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1079_1 {{port:I2CAndMemory/DAC_out[3][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1079_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1080_1 {{port:I2CAndMemory/DAC_out[3][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1080_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1081_1 {{port:I2CAndMemory/DAC_out[3][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1081_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1082_1 {{port:I2CAndMemory/DAC_out[3][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1082_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1083_1 {{port:I2CAndMemory/DAC_out[3][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1083_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1084_1 {{port:I2CAndMemory/DAC_out[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1084_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1085_1 {{port:I2CAndMemory/DAC_out[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1085_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1086_1 {{port:I2CAndMemory/DAC_out[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1086_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1087_1 {{port:I2CAndMemory/DAC_out[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1087_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1088_1 {{port:I2CAndMemory/DAC_out[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1088_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1089_1 {{port:I2CAndMemory/DAC_out[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1089_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1090_1 {{port:I2CAndMemory/DAC_out[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1090_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1091_1 {{port:I2CAndMemory/DAC_out[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1091_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1092_1 {{port:I2CAndMemory/DAC_out[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1092_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1093_1 {{port:I2CAndMemory/DAC_out[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1093_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1094_1 {{port:I2CAndMemory/DAC_out[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1094_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1095_1 {{port:I2CAndMemory/DAC_out[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1095_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1096_1 {{port:I2CAndMemory/DAC_out[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1096_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1097_1 {{port:I2CAndMemory/DAC_out[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1097_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1098_1 {{port:I2CAndMemory/DAC_out[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1098_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1099_1 {{port:I2CAndMemory/DAC_out[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1099_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1100_1 {{port:I2CAndMemory/DAC_out[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1100_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1101_1 {{port:I2CAndMemory/DAC_out[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1101_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1102_1 {{port:I2CAndMemory/DAC_out[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1102_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1103_1 {{port:I2CAndMemory/DAC_out[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1103_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1104_1 {{port:I2CAndMemory/DAC_out[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1104_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1105_1 {{port:I2CAndMemory/DAC_out[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1105_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1106_1 {{port:I2CAndMemory/DAC_out[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1106_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1107_1 {{port:I2CAndMemory/DAC_out[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1107_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1108_1 {{port:I2CAndMemory/CS_control[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1108_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1109_1 {{port:I2CAndMemory/CS_control[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1109_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1110_1 {{port:I2CAndMemory/CS_control[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1110_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1111_1 {{port:I2CAndMemory/CS_control[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1111_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1112_1 {{port:I2CAndMemory/CS_control[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1112_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1113_1 {{port:I2CAndMemory/CS_control[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1113_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1114_1 {{port:I2CAndMemory/CS_control[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1114_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1115_1 {{port:I2CAndMemory/CS_control[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1115_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1116_1 {{port:I2CAndMemory/CS_control[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1116_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1117_1 {{port:I2CAndMemory/CP_reset[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1117_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1118_1 {{port:I2CAndMemory/CP_reset[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1118_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1119_1 {{port:I2CAndMemory/CP_reset[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1119_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1120_1 {{port:I2CAndMemory/Timer_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1120_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1121_1 {{port:I2CAndMemory/Timer_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1121_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1122_1 {{port:I2CAndMemory/Timer_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1122_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1123_1 {{port:I2CAndMemory/Timer_FEN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1123_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1124_1 {{port:I2CAndMemory/Timer_FEN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1124_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1125_1 {{port:I2CAndMemory/Timer_FEN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1125_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1126_1 {{port:I2CAndMemory/Amp_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1126_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1127_1 {{port:I2CAndMemory/Amp_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1127_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1128_1 {{port:I2CAndMemory/Amp_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1128_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_25_1129_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_25_1129_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34 port:I2CAndMemory/rst_n
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1129_1 port:I2CAndMemory/SCL
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1129_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1130_1 port:I2CAndMemory/A_0
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1130_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1131_1 port:I2CAndMemory/A_1
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1131_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1132_1 port:I2CAndMemory/A_2
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1132_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1133_1 {{port:I2CAndMemory/ADC_in[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1133_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1134_1 {{port:I2CAndMemory/ADC_in[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1134_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1135_1 {{port:I2CAndMemory/ADC_in[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1135_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1136_1 {{port:I2CAndMemory/ADC_in[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1136_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1137_1 {{port:I2CAndMemory/ADC_in[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1137_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1138_1 {{port:I2CAndMemory/ADC_in[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1138_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1139_1 {{port:I2CAndMemory/ADC_in[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1139_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1140_1 {{port:I2CAndMemory/ADC_in[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1140_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1141_1 {{port:I2CAndMemory/ADC_in[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1141_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1142_1 {{port:I2CAndMemory/ADC_in[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1142_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1143_1 {{port:I2CAndMemory/ADC_in[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1143_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1144_1 {{port:I2CAndMemory/ADC_in[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1144_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1145_1 {{port:I2CAndMemory/ADC_in[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1145_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1146_1 {{port:I2CAndMemory/ADC_in[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1146_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1147_1 {{port:I2CAndMemory/ADC_in[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1147_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1148_1 {{port:I2CAndMemory/ADC_in[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1148_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1149_1 {{port:I2CAndMemory/ADC_in[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1149_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1150_1 {{port:I2CAndMemory/ADC_in[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1150_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1151_1 {{port:I2CAndMemory/ADC_in[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1151_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1152_1 {{port:I2CAndMemory/ADC_in[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1152_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1153_1 {{port:I2CAndMemory/ADC_in[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1153_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1154_1 {{port:I2CAndMemory/ADC_in[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1154_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1155_1 {{port:I2CAndMemory/ADC_in[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1155_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1156_1 {{port:I2CAndMemory/ADC_in[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1156_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_34_1157_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_34_1157_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36 port:I2CAndMemory/rst_n
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1157_1 port:I2CAndMemory/SCL
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1157_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1158_1 port:I2CAndMemory/A_0
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1158_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1159_1 port:I2CAndMemory/A_1
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1159_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1160_1 port:I2CAndMemory/A_2
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1160_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1161_1 {{port:I2CAndMemory/ADC_in[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1161_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1162_1 {{port:I2CAndMemory/ADC_in[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1162_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1163_1 {{port:I2CAndMemory/ADC_in[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1163_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1164_1 {{port:I2CAndMemory/ADC_in[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1164_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1165_1 {{port:I2CAndMemory/ADC_in[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1165_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1166_1 {{port:I2CAndMemory/ADC_in[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1166_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1167_1 {{port:I2CAndMemory/ADC_in[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1167_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1168_1 {{port:I2CAndMemory/ADC_in[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1168_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1169_1 {{port:I2CAndMemory/ADC_in[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1169_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1170_1 {{port:I2CAndMemory/ADC_in[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1170_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1171_1 {{port:I2CAndMemory/ADC_in[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1171_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1172_1 {{port:I2CAndMemory/ADC_in[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1172_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1173_1 {{port:I2CAndMemory/ADC_in[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1173_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1174_1 {{port:I2CAndMemory/ADC_in[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1174_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1175_1 {{port:I2CAndMemory/ADC_in[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1175_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1176_1 {{port:I2CAndMemory/ADC_in[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1176_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1177_1 {{port:I2CAndMemory/ADC_in[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1177_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1178_1 {{port:I2CAndMemory/ADC_in[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1178_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1179_1 {{port:I2CAndMemory/ADC_in[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1179_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1180_1 {{port:I2CAndMemory/ADC_in[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1180_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1181_1 {{port:I2CAndMemory/ADC_in[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1181_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1182_1 {{port:I2CAndMemory/ADC_in[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1182_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1183_1 {{port:I2CAndMemory/ADC_in[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1183_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1184_1 {{port:I2CAndMemory/ADC_in[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1184_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk -name constraints_typ.sdc_line_36_1185_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_TYP_VIEW/constraints_typ.sdc_line_36_1185_1 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name create_clock_delay_domain_1_clk_R_0_2 port:I2CAndMemory/clk
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/create_clock_delay_domain_1_clk_R_0_2 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0_2 port:I2CAndMemory/clk
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/create_clock_delay_domain_1_clk_F_0_2 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22 {{port:I2CAndMemory/DAC_out[30][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1185_1 {{port:I2CAndMemory/DAC_out[30][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1185_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1186_1 {{port:I2CAndMemory/DAC_out[30][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1186_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1187_1 {{port:I2CAndMemory/DAC_out[30][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1187_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1188_1 {{port:I2CAndMemory/DAC_out[30][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1188_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1189_1 {{port:I2CAndMemory/DAC_out[30][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1189_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1190_1 {{port:I2CAndMemory/DAC_out[30][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1190_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1191_1 {{port:I2CAndMemory/DAC_out[30][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1191_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1192_1 {{port:I2CAndMemory/DAC_out[29][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1192_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1193_1 {{port:I2CAndMemory/DAC_out[29][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1193_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1194_1 {{port:I2CAndMemory/DAC_out[29][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1194_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1195_1 {{port:I2CAndMemory/DAC_out[29][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1195_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1196_1 {{port:I2CAndMemory/DAC_out[29][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1196_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1197_1 {{port:I2CAndMemory/DAC_out[29][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1197_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1198_1 {{port:I2CAndMemory/DAC_out[29][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1198_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1199_1 {{port:I2CAndMemory/DAC_out[29][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1199_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1200_1 {{port:I2CAndMemory/DAC_out[28][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1200_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1201_1 {{port:I2CAndMemory/DAC_out[28][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1201_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1202_1 {{port:I2CAndMemory/DAC_out[28][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1202_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1203_1 {{port:I2CAndMemory/DAC_out[28][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1203_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1204_1 {{port:I2CAndMemory/DAC_out[28][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1204_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1205_1 {{port:I2CAndMemory/DAC_out[28][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1205_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1206_1 {{port:I2CAndMemory/DAC_out[28][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1206_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1207_1 {{port:I2CAndMemory/DAC_out[28][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1207_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1208_1 {{port:I2CAndMemory/DAC_out[27][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1208_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1209_1 {{port:I2CAndMemory/DAC_out[27][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1209_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1210_1 {{port:I2CAndMemory/DAC_out[27][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1210_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1211_1 {{port:I2CAndMemory/DAC_out[27][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1211_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1212_1 {{port:I2CAndMemory/DAC_out[27][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1212_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1213_1 {{port:I2CAndMemory/DAC_out[27][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1213_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1214_1 {{port:I2CAndMemory/DAC_out[27][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1214_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1215_1 {{port:I2CAndMemory/DAC_out[27][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1215_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1216_1 {{port:I2CAndMemory/DAC_out[26][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1216_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1217_1 {{port:I2CAndMemory/DAC_out[26][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1217_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1218_1 {{port:I2CAndMemory/DAC_out[26][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1218_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1219_1 {{port:I2CAndMemory/DAC_out[26][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1219_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1220_1 {{port:I2CAndMemory/DAC_out[26][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1220_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1221_1 {{port:I2CAndMemory/DAC_out[26][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1221_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1222_1 {{port:I2CAndMemory/DAC_out[26][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1222_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1223_1 {{port:I2CAndMemory/DAC_out[26][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1223_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1224_1 {{port:I2CAndMemory/DAC_out[25][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1224_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1225_1 {{port:I2CAndMemory/DAC_out[25][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1225_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1226_1 {{port:I2CAndMemory/DAC_out[25][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1226_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1227_1 {{port:I2CAndMemory/DAC_out[25][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1227_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1228_1 {{port:I2CAndMemory/DAC_out[25][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1228_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1229_1 {{port:I2CAndMemory/DAC_out[25][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1229_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1230_1 {{port:I2CAndMemory/DAC_out[25][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1230_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1231_1 {{port:I2CAndMemory/DAC_out[25][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1231_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1232_1 {{port:I2CAndMemory/DAC_out[24][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1232_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1233_1 {{port:I2CAndMemory/DAC_out[24][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1233_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1234_1 {{port:I2CAndMemory/DAC_out[24][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1234_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1235_1 {{port:I2CAndMemory/DAC_out[24][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1235_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1236_1 {{port:I2CAndMemory/DAC_out[24][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1236_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1237_1 {{port:I2CAndMemory/DAC_out[24][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1237_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1238_1 {{port:I2CAndMemory/DAC_out[24][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1238_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1239_1 {{port:I2CAndMemory/DAC_out[24][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1239_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1240_1 {{port:I2CAndMemory/DAC_out[23][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1240_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1241_1 {{port:I2CAndMemory/DAC_out[23][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1241_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1242_1 {{port:I2CAndMemory/DAC_out[23][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1242_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1243_1 {{port:I2CAndMemory/DAC_out[23][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1243_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1244_1 {{port:I2CAndMemory/DAC_out[23][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1244_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1245_1 {{port:I2CAndMemory/DAC_out[23][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1245_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1246_1 {{port:I2CAndMemory/DAC_out[23][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1246_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1247_1 {{port:I2CAndMemory/DAC_out[23][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1247_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1248_1 {{port:I2CAndMemory/DAC_out[22][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1248_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1249_1 {{port:I2CAndMemory/DAC_out[22][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1249_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1250_1 {{port:I2CAndMemory/DAC_out[22][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1250_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1251_1 {{port:I2CAndMemory/DAC_out[22][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1251_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1252_1 {{port:I2CAndMemory/DAC_out[22][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1252_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1253_1 {{port:I2CAndMemory/DAC_out[22][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1253_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1254_1 {{port:I2CAndMemory/DAC_out[22][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1254_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1255_1 {{port:I2CAndMemory/DAC_out[22][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1255_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1256_1 {{port:I2CAndMemory/DAC_out[21][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1256_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1257_1 {{port:I2CAndMemory/DAC_out[21][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1257_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1258_1 {{port:I2CAndMemory/DAC_out[21][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1258_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1259_1 {{port:I2CAndMemory/DAC_out[21][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1259_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1260_1 {{port:I2CAndMemory/DAC_out[21][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1260_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1261_1 {{port:I2CAndMemory/DAC_out[21][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1261_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1262_1 {{port:I2CAndMemory/DAC_out[21][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1262_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1263_1 {{port:I2CAndMemory/DAC_out[21][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1263_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1264_1 {{port:I2CAndMemory/DAC_out[20][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1264_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1265_1 {{port:I2CAndMemory/DAC_out[20][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1265_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1266_1 {{port:I2CAndMemory/DAC_out[20][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1266_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1267_1 {{port:I2CAndMemory/DAC_out[20][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1267_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1268_1 {{port:I2CAndMemory/DAC_out[20][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1268_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1269_1 {{port:I2CAndMemory/DAC_out[20][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1269_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1270_1 {{port:I2CAndMemory/DAC_out[20][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1270_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1271_1 {{port:I2CAndMemory/DAC_out[20][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1271_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1272_1 {{port:I2CAndMemory/DAC_out[19][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1272_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1273_1 {{port:I2CAndMemory/DAC_out[19][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1273_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1274_1 {{port:I2CAndMemory/DAC_out[19][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1274_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1275_1 {{port:I2CAndMemory/DAC_out[19][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1275_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1276_1 {{port:I2CAndMemory/DAC_out[19][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1276_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1277_1 {{port:I2CAndMemory/DAC_out[19][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1277_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1278_1 {{port:I2CAndMemory/DAC_out[19][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1278_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1279_1 {{port:I2CAndMemory/DAC_out[19][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1279_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1280_1 {{port:I2CAndMemory/DAC_out[18][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1280_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1281_1 {{port:I2CAndMemory/DAC_out[18][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1281_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1282_1 {{port:I2CAndMemory/DAC_out[18][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1282_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1283_1 {{port:I2CAndMemory/DAC_out[18][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1283_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1284_1 {{port:I2CAndMemory/DAC_out[18][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1284_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1285_1 {{port:I2CAndMemory/DAC_out[18][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1285_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1286_1 {{port:I2CAndMemory/DAC_out[18][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1286_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1287_1 {{port:I2CAndMemory/DAC_out[18][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1287_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1288_1 {{port:I2CAndMemory/DAC_out[17][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1288_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1289_1 {{port:I2CAndMemory/DAC_out[17][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1289_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1290_1 {{port:I2CAndMemory/DAC_out[17][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1290_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1291_1 {{port:I2CAndMemory/DAC_out[17][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1291_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1292_1 {{port:I2CAndMemory/DAC_out[17][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1292_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1293_1 {{port:I2CAndMemory/DAC_out[17][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1293_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1294_1 {{port:I2CAndMemory/DAC_out[17][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1294_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1295_1 {{port:I2CAndMemory/DAC_out[17][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1295_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1296_1 {{port:I2CAndMemory/DAC_out[16][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1296_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1297_1 {{port:I2CAndMemory/DAC_out[16][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1297_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1298_1 {{port:I2CAndMemory/DAC_out[16][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1298_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1299_1 {{port:I2CAndMemory/DAC_out[16][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1299_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1300_1 {{port:I2CAndMemory/DAC_out[16][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1300_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1301_1 {{port:I2CAndMemory/DAC_out[16][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1301_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1302_1 {{port:I2CAndMemory/DAC_out[16][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1302_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1303_1 {{port:I2CAndMemory/DAC_out[16][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1303_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1304_1 {{port:I2CAndMemory/DAC_out[15][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1304_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1305_1 {{port:I2CAndMemory/DAC_out[15][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1305_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1306_1 {{port:I2CAndMemory/DAC_out[15][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1306_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1307_1 {{port:I2CAndMemory/DAC_out[15][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1307_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1308_1 {{port:I2CAndMemory/DAC_out[15][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1308_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1309_1 {{port:I2CAndMemory/DAC_out[15][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1309_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1310_1 {{port:I2CAndMemory/DAC_out[15][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1310_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1311_1 {{port:I2CAndMemory/DAC_out[15][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1311_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1312_1 {{port:I2CAndMemory/DAC_out[14][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1312_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1313_1 {{port:I2CAndMemory/DAC_out[14][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1313_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1314_1 {{port:I2CAndMemory/DAC_out[14][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1314_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1315_1 {{port:I2CAndMemory/DAC_out[14][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1315_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1316_1 {{port:I2CAndMemory/DAC_out[14][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1316_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1317_1 {{port:I2CAndMemory/DAC_out[14][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1317_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1318_1 {{port:I2CAndMemory/DAC_out[14][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1318_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1319_1 {{port:I2CAndMemory/DAC_out[14][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1319_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1320_1 {{port:I2CAndMemory/DAC_out[13][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1320_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1321_1 {{port:I2CAndMemory/DAC_out[13][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1321_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1322_1 {{port:I2CAndMemory/DAC_out[13][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1322_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1323_1 {{port:I2CAndMemory/DAC_out[13][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1323_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1324_1 {{port:I2CAndMemory/DAC_out[13][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1324_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1325_1 {{port:I2CAndMemory/DAC_out[13][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1325_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1326_1 {{port:I2CAndMemory/DAC_out[13][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1326_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1327_1 {{port:I2CAndMemory/DAC_out[13][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1327_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1328_1 {{port:I2CAndMemory/DAC_out[12][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1328_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1329_1 {{port:I2CAndMemory/DAC_out[12][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1329_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1330_1 {{port:I2CAndMemory/DAC_out[12][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1330_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1331_1 {{port:I2CAndMemory/DAC_out[12][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1331_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1332_1 {{port:I2CAndMemory/DAC_out[12][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1332_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1333_1 {{port:I2CAndMemory/DAC_out[12][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1333_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1334_1 {{port:I2CAndMemory/DAC_out[12][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1334_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1335_1 {{port:I2CAndMemory/DAC_out[12][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1335_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1336_1 {{port:I2CAndMemory/DAC_out[11][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1336_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1337_1 {{port:I2CAndMemory/DAC_out[11][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1337_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1338_1 {{port:I2CAndMemory/DAC_out[11][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1338_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1339_1 {{port:I2CAndMemory/DAC_out[11][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1339_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1340_1 {{port:I2CAndMemory/DAC_out[11][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1340_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1341_1 {{port:I2CAndMemory/DAC_out[11][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1341_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1342_1 {{port:I2CAndMemory/DAC_out[11][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1342_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1343_1 {{port:I2CAndMemory/DAC_out[11][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1343_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1344_1 {{port:I2CAndMemory/DAC_out[10][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1344_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1345_1 {{port:I2CAndMemory/DAC_out[10][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1345_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1346_1 {{port:I2CAndMemory/DAC_out[10][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1346_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1347_1 {{port:I2CAndMemory/DAC_out[10][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1347_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1348_1 {{port:I2CAndMemory/DAC_out[10][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1348_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1349_1 {{port:I2CAndMemory/DAC_out[10][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1349_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1350_1 {{port:I2CAndMemory/DAC_out[10][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1350_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1351_1 {{port:I2CAndMemory/DAC_out[10][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1351_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1352_1 {{port:I2CAndMemory/DAC_out[9][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1352_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1353_1 {{port:I2CAndMemory/DAC_out[9][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1353_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1354_1 {{port:I2CAndMemory/DAC_out[9][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1354_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1355_1 {{port:I2CAndMemory/DAC_out[9][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1355_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1356_1 {{port:I2CAndMemory/DAC_out[9][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1356_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1357_1 {{port:I2CAndMemory/DAC_out[9][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1357_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1358_1 {{port:I2CAndMemory/DAC_out[9][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1358_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1359_1 {{port:I2CAndMemory/DAC_out[9][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1359_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1360_1 {{port:I2CAndMemory/DAC_out[8][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1360_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1361_1 {{port:I2CAndMemory/DAC_out[8][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1361_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1362_1 {{port:I2CAndMemory/DAC_out[8][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1362_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1363_1 {{port:I2CAndMemory/DAC_out[8][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1363_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1364_1 {{port:I2CAndMemory/DAC_out[8][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1364_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1365_1 {{port:I2CAndMemory/DAC_out[8][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1365_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1366_1 {{port:I2CAndMemory/DAC_out[8][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1366_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1367_1 {{port:I2CAndMemory/DAC_out[8][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1367_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1368_1 {{port:I2CAndMemory/DAC_out[7][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1368_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1369_1 {{port:I2CAndMemory/DAC_out[7][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1369_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1370_1 {{port:I2CAndMemory/DAC_out[7][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1370_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1371_1 {{port:I2CAndMemory/DAC_out[7][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1371_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1372_1 {{port:I2CAndMemory/DAC_out[7][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1372_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1373_1 {{port:I2CAndMemory/DAC_out[7][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1373_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1374_1 {{port:I2CAndMemory/DAC_out[7][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1374_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1375_1 {{port:I2CAndMemory/DAC_out[7][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1375_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1376_1 {{port:I2CAndMemory/DAC_out[6][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1376_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1377_1 {{port:I2CAndMemory/DAC_out[6][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1377_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1378_1 {{port:I2CAndMemory/DAC_out[6][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1378_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1379_1 {{port:I2CAndMemory/DAC_out[6][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1379_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1380_1 {{port:I2CAndMemory/DAC_out[6][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1380_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1381_1 {{port:I2CAndMemory/DAC_out[6][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1381_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1382_1 {{port:I2CAndMemory/DAC_out[6][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1382_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1383_1 {{port:I2CAndMemory/DAC_out[6][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1383_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1384_1 {{port:I2CAndMemory/DAC_out[5][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1384_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1385_1 {{port:I2CAndMemory/DAC_out[5][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1385_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1386_1 {{port:I2CAndMemory/DAC_out[5][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1386_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1387_1 {{port:I2CAndMemory/DAC_out[5][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1387_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1388_1 {{port:I2CAndMemory/DAC_out[5][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1388_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1389_1 {{port:I2CAndMemory/DAC_out[5][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1389_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1390_1 {{port:I2CAndMemory/DAC_out[5][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1390_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1391_1 {{port:I2CAndMemory/DAC_out[5][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1391_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1392_1 {{port:I2CAndMemory/DAC_out[4][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1392_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1393_1 {{port:I2CAndMemory/DAC_out[4][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1393_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1394_1 {{port:I2CAndMemory/DAC_out[4][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1394_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1395_1 {{port:I2CAndMemory/DAC_out[4][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1395_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1396_1 {{port:I2CAndMemory/DAC_out[4][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1396_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1397_1 {{port:I2CAndMemory/DAC_out[4][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1397_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1398_1 {{port:I2CAndMemory/DAC_out[4][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1398_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1399_1 {{port:I2CAndMemory/DAC_out[4][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1399_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1400_1 {{port:I2CAndMemory/DAC_out[3][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1400_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1401_1 {{port:I2CAndMemory/DAC_out[3][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1401_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1402_1 {{port:I2CAndMemory/DAC_out[3][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1402_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1403_1 {{port:I2CAndMemory/DAC_out[3][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1403_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1404_1 {{port:I2CAndMemory/DAC_out[3][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1404_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1405_1 {{port:I2CAndMemory/DAC_out[3][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1405_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1406_1 {{port:I2CAndMemory/DAC_out[3][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1406_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1407_1 {{port:I2CAndMemory/DAC_out[3][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1407_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1408_1 {{port:I2CAndMemory/DAC_out[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1408_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1409_1 {{port:I2CAndMemory/DAC_out[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1409_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1410_1 {{port:I2CAndMemory/DAC_out[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1410_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1411_1 {{port:I2CAndMemory/DAC_out[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1411_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1412_1 {{port:I2CAndMemory/DAC_out[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1412_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1413_1 {{port:I2CAndMemory/DAC_out[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1413_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1414_1 {{port:I2CAndMemory/DAC_out[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1414_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1415_1 {{port:I2CAndMemory/DAC_out[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1415_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1416_1 {{port:I2CAndMemory/DAC_out[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1416_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1417_1 {{port:I2CAndMemory/DAC_out[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1417_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1418_1 {{port:I2CAndMemory/DAC_out[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1418_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1419_1 {{port:I2CAndMemory/DAC_out[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1419_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1420_1 {{port:I2CAndMemory/DAC_out[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1420_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1421_1 {{port:I2CAndMemory/DAC_out[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1421_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1422_1 {{port:I2CAndMemory/DAC_out[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1422_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1423_1 {{port:I2CAndMemory/DAC_out[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1423_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1424_1 {{port:I2CAndMemory/DAC_out[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1424_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1425_1 {{port:I2CAndMemory/DAC_out[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1425_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1426_1 {{port:I2CAndMemory/DAC_out[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1426_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1427_1 {{port:I2CAndMemory/DAC_out[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1427_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1428_1 {{port:I2CAndMemory/DAC_out[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1428_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1429_1 {{port:I2CAndMemory/DAC_out[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1429_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1430_1 {{port:I2CAndMemory/DAC_out[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1430_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1431_1 {{port:I2CAndMemory/DAC_out[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1431_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1432_1 {{port:I2CAndMemory/CS_control[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1432_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1433_1 {{port:I2CAndMemory/CS_control[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1433_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1434_1 {{port:I2CAndMemory/CS_control[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1434_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1435_1 {{port:I2CAndMemory/CS_control[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1435_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1436_1 {{port:I2CAndMemory/CS_control[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1436_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1437_1 {{port:I2CAndMemory/CS_control[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1437_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1438_1 {{port:I2CAndMemory/CS_control[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1438_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1439_1 {{port:I2CAndMemory/CS_control[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1439_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1440_1 {{port:I2CAndMemory/CS_control[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1440_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1441_1 {{port:I2CAndMemory/CP_reset[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1441_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1442_1 {{port:I2CAndMemory/CP_reset[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1442_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1443_1 {{port:I2CAndMemory/CP_reset[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1443_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1444_1 {{port:I2CAndMemory/Timer_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1444_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1445_1 {{port:I2CAndMemory/Timer_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1445_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1446_1 {{port:I2CAndMemory/Timer_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1446_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1447_1 {{port:I2CAndMemory/Timer_FEN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1447_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1448_1 {{port:I2CAndMemory/Timer_FEN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1448_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1449_1 {{port:I2CAndMemory/Timer_FEN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1449_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1450_1 {{port:I2CAndMemory/Amp_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1450_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1451_1 {{port:I2CAndMemory/Amp_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1451_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1452_1 {{port:I2CAndMemory/Amp_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1452_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_22_1453_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_22_1453_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25 {{port:I2CAndMemory/DAC_out[30][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1453_1 {{port:I2CAndMemory/DAC_out[30][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1453_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1454_1 {{port:I2CAndMemory/DAC_out[30][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1454_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1455_1 {{port:I2CAndMemory/DAC_out[30][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1455_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1456_1 {{port:I2CAndMemory/DAC_out[30][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1456_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1457_1 {{port:I2CAndMemory/DAC_out[30][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1457_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1458_1 {{port:I2CAndMemory/DAC_out[30][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1458_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1459_1 {{port:I2CAndMemory/DAC_out[30][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1459_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1460_1 {{port:I2CAndMemory/DAC_out[29][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1460_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1461_1 {{port:I2CAndMemory/DAC_out[29][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1461_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1462_1 {{port:I2CAndMemory/DAC_out[29][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1462_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1463_1 {{port:I2CAndMemory/DAC_out[29][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1463_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1464_1 {{port:I2CAndMemory/DAC_out[29][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1464_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1465_1 {{port:I2CAndMemory/DAC_out[29][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1465_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1466_1 {{port:I2CAndMemory/DAC_out[29][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1466_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1467_1 {{port:I2CAndMemory/DAC_out[29][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1467_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1468_1 {{port:I2CAndMemory/DAC_out[28][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1468_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1469_1 {{port:I2CAndMemory/DAC_out[28][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1469_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1470_1 {{port:I2CAndMemory/DAC_out[28][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1470_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1471_1 {{port:I2CAndMemory/DAC_out[28][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1471_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1472_1 {{port:I2CAndMemory/DAC_out[28][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1472_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1473_1 {{port:I2CAndMemory/DAC_out[28][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1473_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1474_1 {{port:I2CAndMemory/DAC_out[28][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1474_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1475_1 {{port:I2CAndMemory/DAC_out[28][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1475_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1476_1 {{port:I2CAndMemory/DAC_out[27][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1476_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1477_1 {{port:I2CAndMemory/DAC_out[27][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1477_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1478_1 {{port:I2CAndMemory/DAC_out[27][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1478_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1479_1 {{port:I2CAndMemory/DAC_out[27][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1479_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1480_1 {{port:I2CAndMemory/DAC_out[27][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1480_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1481_1 {{port:I2CAndMemory/DAC_out[27][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1481_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1482_1 {{port:I2CAndMemory/DAC_out[27][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1482_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1483_1 {{port:I2CAndMemory/DAC_out[27][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1483_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1484_1 {{port:I2CAndMemory/DAC_out[26][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1484_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1485_1 {{port:I2CAndMemory/DAC_out[26][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1485_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1486_1 {{port:I2CAndMemory/DAC_out[26][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1486_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1487_1 {{port:I2CAndMemory/DAC_out[26][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1487_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1488_1 {{port:I2CAndMemory/DAC_out[26][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1488_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1489_1 {{port:I2CAndMemory/DAC_out[26][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1489_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1490_1 {{port:I2CAndMemory/DAC_out[26][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1490_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1491_1 {{port:I2CAndMemory/DAC_out[26][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1491_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1492_1 {{port:I2CAndMemory/DAC_out[25][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1492_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1493_1 {{port:I2CAndMemory/DAC_out[25][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1493_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1494_1 {{port:I2CAndMemory/DAC_out[25][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1494_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1495_1 {{port:I2CAndMemory/DAC_out[25][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1495_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1496_1 {{port:I2CAndMemory/DAC_out[25][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1496_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1497_1 {{port:I2CAndMemory/DAC_out[25][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1497_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1498_1 {{port:I2CAndMemory/DAC_out[25][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1498_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1499_1 {{port:I2CAndMemory/DAC_out[25][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1499_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1500_1 {{port:I2CAndMemory/DAC_out[24][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1500_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1501_1 {{port:I2CAndMemory/DAC_out[24][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1501_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1502_1 {{port:I2CAndMemory/DAC_out[24][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1502_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1503_1 {{port:I2CAndMemory/DAC_out[24][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1503_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1504_1 {{port:I2CAndMemory/DAC_out[24][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1504_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1505_1 {{port:I2CAndMemory/DAC_out[24][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1505_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1506_1 {{port:I2CAndMemory/DAC_out[24][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1506_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1507_1 {{port:I2CAndMemory/DAC_out[24][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1507_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1508_1 {{port:I2CAndMemory/DAC_out[23][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1508_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1509_1 {{port:I2CAndMemory/DAC_out[23][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1509_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1510_1 {{port:I2CAndMemory/DAC_out[23][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1510_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1511_1 {{port:I2CAndMemory/DAC_out[23][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1511_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1512_1 {{port:I2CAndMemory/DAC_out[23][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1512_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1513_1 {{port:I2CAndMemory/DAC_out[23][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1513_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1514_1 {{port:I2CAndMemory/DAC_out[23][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1514_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1515_1 {{port:I2CAndMemory/DAC_out[23][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1515_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1516_1 {{port:I2CAndMemory/DAC_out[22][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1516_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1517_1 {{port:I2CAndMemory/DAC_out[22][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1517_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1518_1 {{port:I2CAndMemory/DAC_out[22][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1518_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1519_1 {{port:I2CAndMemory/DAC_out[22][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1519_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1520_1 {{port:I2CAndMemory/DAC_out[22][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1520_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1521_1 {{port:I2CAndMemory/DAC_out[22][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1521_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1522_1 {{port:I2CAndMemory/DAC_out[22][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1522_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1523_1 {{port:I2CAndMemory/DAC_out[22][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1523_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1524_1 {{port:I2CAndMemory/DAC_out[21][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1524_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1525_1 {{port:I2CAndMemory/DAC_out[21][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1525_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1526_1 {{port:I2CAndMemory/DAC_out[21][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1526_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1527_1 {{port:I2CAndMemory/DAC_out[21][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1527_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1528_1 {{port:I2CAndMemory/DAC_out[21][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1528_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1529_1 {{port:I2CAndMemory/DAC_out[21][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1529_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1530_1 {{port:I2CAndMemory/DAC_out[21][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1530_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1531_1 {{port:I2CAndMemory/DAC_out[21][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1531_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1532_1 {{port:I2CAndMemory/DAC_out[20][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1532_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1533_1 {{port:I2CAndMemory/DAC_out[20][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1533_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1534_1 {{port:I2CAndMemory/DAC_out[20][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1534_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1535_1 {{port:I2CAndMemory/DAC_out[20][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1535_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1536_1 {{port:I2CAndMemory/DAC_out[20][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1536_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1537_1 {{port:I2CAndMemory/DAC_out[20][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1537_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1538_1 {{port:I2CAndMemory/DAC_out[20][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1538_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1539_1 {{port:I2CAndMemory/DAC_out[20][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1539_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1540_1 {{port:I2CAndMemory/DAC_out[19][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1540_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1541_1 {{port:I2CAndMemory/DAC_out[19][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1541_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1542_1 {{port:I2CAndMemory/DAC_out[19][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1542_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1543_1 {{port:I2CAndMemory/DAC_out[19][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1543_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1544_1 {{port:I2CAndMemory/DAC_out[19][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1544_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1545_1 {{port:I2CAndMemory/DAC_out[19][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1545_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1546_1 {{port:I2CAndMemory/DAC_out[19][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1546_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1547_1 {{port:I2CAndMemory/DAC_out[19][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1547_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1548_1 {{port:I2CAndMemory/DAC_out[18][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1548_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1549_1 {{port:I2CAndMemory/DAC_out[18][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1549_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1550_1 {{port:I2CAndMemory/DAC_out[18][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1550_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1551_1 {{port:I2CAndMemory/DAC_out[18][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1551_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1552_1 {{port:I2CAndMemory/DAC_out[18][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1552_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1553_1 {{port:I2CAndMemory/DAC_out[18][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1553_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1554_1 {{port:I2CAndMemory/DAC_out[18][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1554_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1555_1 {{port:I2CAndMemory/DAC_out[18][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1555_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1556_1 {{port:I2CAndMemory/DAC_out[17][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1556_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1557_1 {{port:I2CAndMemory/DAC_out[17][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1557_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1558_1 {{port:I2CAndMemory/DAC_out[17][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1558_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1559_1 {{port:I2CAndMemory/DAC_out[17][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1559_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1560_1 {{port:I2CAndMemory/DAC_out[17][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1560_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1561_1 {{port:I2CAndMemory/DAC_out[17][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1561_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1562_1 {{port:I2CAndMemory/DAC_out[17][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1562_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1563_1 {{port:I2CAndMemory/DAC_out[17][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1563_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1564_1 {{port:I2CAndMemory/DAC_out[16][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1564_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1565_1 {{port:I2CAndMemory/DAC_out[16][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1565_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1566_1 {{port:I2CAndMemory/DAC_out[16][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1566_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1567_1 {{port:I2CAndMemory/DAC_out[16][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1567_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1568_1 {{port:I2CAndMemory/DAC_out[16][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1568_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1569_1 {{port:I2CAndMemory/DAC_out[16][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1569_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1570_1 {{port:I2CAndMemory/DAC_out[16][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1570_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1571_1 {{port:I2CAndMemory/DAC_out[16][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1571_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1572_1 {{port:I2CAndMemory/DAC_out[15][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1572_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1573_1 {{port:I2CAndMemory/DAC_out[15][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1573_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1574_1 {{port:I2CAndMemory/DAC_out[15][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1574_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1575_1 {{port:I2CAndMemory/DAC_out[15][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1575_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1576_1 {{port:I2CAndMemory/DAC_out[15][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1576_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1577_1 {{port:I2CAndMemory/DAC_out[15][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1577_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1578_1 {{port:I2CAndMemory/DAC_out[15][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1578_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1579_1 {{port:I2CAndMemory/DAC_out[15][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1579_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1580_1 {{port:I2CAndMemory/DAC_out[14][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1580_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1581_1 {{port:I2CAndMemory/DAC_out[14][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1581_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1582_1 {{port:I2CAndMemory/DAC_out[14][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1582_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1583_1 {{port:I2CAndMemory/DAC_out[14][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1583_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1584_1 {{port:I2CAndMemory/DAC_out[14][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1584_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1585_1 {{port:I2CAndMemory/DAC_out[14][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1585_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1586_1 {{port:I2CAndMemory/DAC_out[14][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1586_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1587_1 {{port:I2CAndMemory/DAC_out[14][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1587_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1588_1 {{port:I2CAndMemory/DAC_out[13][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1588_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1589_1 {{port:I2CAndMemory/DAC_out[13][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1589_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1590_1 {{port:I2CAndMemory/DAC_out[13][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1590_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1591_1 {{port:I2CAndMemory/DAC_out[13][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1591_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1592_1 {{port:I2CAndMemory/DAC_out[13][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1592_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1593_1 {{port:I2CAndMemory/DAC_out[13][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1593_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1594_1 {{port:I2CAndMemory/DAC_out[13][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1594_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1595_1 {{port:I2CAndMemory/DAC_out[13][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1595_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1596_1 {{port:I2CAndMemory/DAC_out[12][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1596_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1597_1 {{port:I2CAndMemory/DAC_out[12][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1597_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1598_1 {{port:I2CAndMemory/DAC_out[12][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1598_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1599_1 {{port:I2CAndMemory/DAC_out[12][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1599_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1600_1 {{port:I2CAndMemory/DAC_out[12][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1600_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1601_1 {{port:I2CAndMemory/DAC_out[12][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1601_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1602_1 {{port:I2CAndMemory/DAC_out[12][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1602_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1603_1 {{port:I2CAndMemory/DAC_out[12][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1603_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1604_1 {{port:I2CAndMemory/DAC_out[11][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1604_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1605_1 {{port:I2CAndMemory/DAC_out[11][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1605_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1606_1 {{port:I2CAndMemory/DAC_out[11][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1606_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1607_1 {{port:I2CAndMemory/DAC_out[11][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1607_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1608_1 {{port:I2CAndMemory/DAC_out[11][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1608_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1609_1 {{port:I2CAndMemory/DAC_out[11][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1609_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1610_1 {{port:I2CAndMemory/DAC_out[11][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1610_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1611_1 {{port:I2CAndMemory/DAC_out[11][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1611_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1612_1 {{port:I2CAndMemory/DAC_out[10][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1612_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1613_1 {{port:I2CAndMemory/DAC_out[10][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1613_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1614_1 {{port:I2CAndMemory/DAC_out[10][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1614_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1615_1 {{port:I2CAndMemory/DAC_out[10][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1615_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1616_1 {{port:I2CAndMemory/DAC_out[10][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1616_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1617_1 {{port:I2CAndMemory/DAC_out[10][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1617_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1618_1 {{port:I2CAndMemory/DAC_out[10][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1618_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1619_1 {{port:I2CAndMemory/DAC_out[10][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1619_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1620_1 {{port:I2CAndMemory/DAC_out[9][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1620_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1621_1 {{port:I2CAndMemory/DAC_out[9][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1621_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1622_1 {{port:I2CAndMemory/DAC_out[9][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1622_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1623_1 {{port:I2CAndMemory/DAC_out[9][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1623_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1624_1 {{port:I2CAndMemory/DAC_out[9][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1624_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1625_1 {{port:I2CAndMemory/DAC_out[9][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1625_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1626_1 {{port:I2CAndMemory/DAC_out[9][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1626_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1627_1 {{port:I2CAndMemory/DAC_out[9][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1627_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1628_1 {{port:I2CAndMemory/DAC_out[8][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1628_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1629_1 {{port:I2CAndMemory/DAC_out[8][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1629_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1630_1 {{port:I2CAndMemory/DAC_out[8][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1630_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1631_1 {{port:I2CAndMemory/DAC_out[8][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1631_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1632_1 {{port:I2CAndMemory/DAC_out[8][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1632_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1633_1 {{port:I2CAndMemory/DAC_out[8][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1633_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1634_1 {{port:I2CAndMemory/DAC_out[8][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1634_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1635_1 {{port:I2CAndMemory/DAC_out[8][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1635_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1636_1 {{port:I2CAndMemory/DAC_out[7][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1636_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1637_1 {{port:I2CAndMemory/DAC_out[7][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1637_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1638_1 {{port:I2CAndMemory/DAC_out[7][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1638_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1639_1 {{port:I2CAndMemory/DAC_out[7][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1639_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1640_1 {{port:I2CAndMemory/DAC_out[7][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1640_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1641_1 {{port:I2CAndMemory/DAC_out[7][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1641_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1642_1 {{port:I2CAndMemory/DAC_out[7][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1642_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1643_1 {{port:I2CAndMemory/DAC_out[7][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1643_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1644_1 {{port:I2CAndMemory/DAC_out[6][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1644_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1645_1 {{port:I2CAndMemory/DAC_out[6][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1645_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1646_1 {{port:I2CAndMemory/DAC_out[6][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1646_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1647_1 {{port:I2CAndMemory/DAC_out[6][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1647_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1648_1 {{port:I2CAndMemory/DAC_out[6][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1648_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1649_1 {{port:I2CAndMemory/DAC_out[6][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1649_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1650_1 {{port:I2CAndMemory/DAC_out[6][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1650_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1651_1 {{port:I2CAndMemory/DAC_out[6][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1651_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1652_1 {{port:I2CAndMemory/DAC_out[5][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1652_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1653_1 {{port:I2CAndMemory/DAC_out[5][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1653_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1654_1 {{port:I2CAndMemory/DAC_out[5][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1654_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1655_1 {{port:I2CAndMemory/DAC_out[5][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1655_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1656_1 {{port:I2CAndMemory/DAC_out[5][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1656_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1657_1 {{port:I2CAndMemory/DAC_out[5][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1657_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1658_1 {{port:I2CAndMemory/DAC_out[5][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1658_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1659_1 {{port:I2CAndMemory/DAC_out[5][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1659_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1660_1 {{port:I2CAndMemory/DAC_out[4][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1660_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1661_1 {{port:I2CAndMemory/DAC_out[4][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1661_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1662_1 {{port:I2CAndMemory/DAC_out[4][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1662_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1663_1 {{port:I2CAndMemory/DAC_out[4][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1663_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1664_1 {{port:I2CAndMemory/DAC_out[4][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1664_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1665_1 {{port:I2CAndMemory/DAC_out[4][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1665_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1666_1 {{port:I2CAndMemory/DAC_out[4][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1666_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1667_1 {{port:I2CAndMemory/DAC_out[4][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1667_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1668_1 {{port:I2CAndMemory/DAC_out[3][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1668_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1669_1 {{port:I2CAndMemory/DAC_out[3][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1669_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1670_1 {{port:I2CAndMemory/DAC_out[3][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1670_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1671_1 {{port:I2CAndMemory/DAC_out[3][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1671_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1672_1 {{port:I2CAndMemory/DAC_out[3][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1672_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1673_1 {{port:I2CAndMemory/DAC_out[3][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1673_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1674_1 {{port:I2CAndMemory/DAC_out[3][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1674_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1675_1 {{port:I2CAndMemory/DAC_out[3][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1675_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1676_1 {{port:I2CAndMemory/DAC_out[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1676_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1677_1 {{port:I2CAndMemory/DAC_out[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1677_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1678_1 {{port:I2CAndMemory/DAC_out[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1678_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1679_1 {{port:I2CAndMemory/DAC_out[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1679_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1680_1 {{port:I2CAndMemory/DAC_out[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1680_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1681_1 {{port:I2CAndMemory/DAC_out[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1681_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1682_1 {{port:I2CAndMemory/DAC_out[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1682_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1683_1 {{port:I2CAndMemory/DAC_out[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1683_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1684_1 {{port:I2CAndMemory/DAC_out[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1684_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1685_1 {{port:I2CAndMemory/DAC_out[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1685_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1686_1 {{port:I2CAndMemory/DAC_out[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1686_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1687_1 {{port:I2CAndMemory/DAC_out[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1687_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1688_1 {{port:I2CAndMemory/DAC_out[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1688_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1689_1 {{port:I2CAndMemory/DAC_out[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1689_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1690_1 {{port:I2CAndMemory/DAC_out[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1690_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1691_1 {{port:I2CAndMemory/DAC_out[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1691_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1692_1 {{port:I2CAndMemory/DAC_out[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1692_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1693_1 {{port:I2CAndMemory/DAC_out[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1693_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1694_1 {{port:I2CAndMemory/DAC_out[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1694_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1695_1 {{port:I2CAndMemory/DAC_out[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1695_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1696_1 {{port:I2CAndMemory/DAC_out[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1696_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1697_1 {{port:I2CAndMemory/DAC_out[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1697_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1698_1 {{port:I2CAndMemory/DAC_out[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1698_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1699_1 {{port:I2CAndMemory/DAC_out[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1699_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1700_1 {{port:I2CAndMemory/CS_control[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1700_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1701_1 {{port:I2CAndMemory/CS_control[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1701_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1702_1 {{port:I2CAndMemory/CS_control[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1702_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1703_1 {{port:I2CAndMemory/CS_control[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1703_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1704_1 {{port:I2CAndMemory/CS_control[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1704_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1705_1 {{port:I2CAndMemory/CS_control[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1705_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1706_1 {{port:I2CAndMemory/CS_control[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1706_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1707_1 {{port:I2CAndMemory/CS_control[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1707_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1708_1 {{port:I2CAndMemory/CS_control[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1708_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1709_1 {{port:I2CAndMemory/CP_reset[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1709_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1710_1 {{port:I2CAndMemory/CP_reset[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1710_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1711_1 {{port:I2CAndMemory/CP_reset[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1711_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1712_1 {{port:I2CAndMemory/Timer_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1712_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1713_1 {{port:I2CAndMemory/Timer_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1713_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1714_1 {{port:I2CAndMemory/Timer_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1714_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1715_1 {{port:I2CAndMemory/Timer_FEN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1715_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1716_1 {{port:I2CAndMemory/Timer_FEN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1716_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1717_1 {{port:I2CAndMemory/Timer_FEN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1717_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1718_1 {{port:I2CAndMemory/Amp_EN[2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1718_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1719_1 {{port:I2CAndMemory/Amp_EN[1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1719_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1720_1 {{port:I2CAndMemory/Amp_EN[0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1720_1 .clock_network_latency_included true
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_25_1721_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_25_1721_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34 port:I2CAndMemory/rst_n
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1721_1 port:I2CAndMemory/SCL
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1721_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1722_1 port:I2CAndMemory/A_0
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1722_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1723_1 port:I2CAndMemory/A_1
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1723_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1724_1 port:I2CAndMemory/A_2
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1724_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1725_1 {{port:I2CAndMemory/ADC_in[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1725_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1726_1 {{port:I2CAndMemory/ADC_in[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1726_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1727_1 {{port:I2CAndMemory/ADC_in[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1727_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1728_1 {{port:I2CAndMemory/ADC_in[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1728_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1729_1 {{port:I2CAndMemory/ADC_in[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1729_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1730_1 {{port:I2CAndMemory/ADC_in[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1730_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1731_1 {{port:I2CAndMemory/ADC_in[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1731_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1732_1 {{port:I2CAndMemory/ADC_in[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1732_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1733_1 {{port:I2CAndMemory/ADC_in[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1733_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1734_1 {{port:I2CAndMemory/ADC_in[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1734_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1735_1 {{port:I2CAndMemory/ADC_in[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1735_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1736_1 {{port:I2CAndMemory/ADC_in[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1736_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1737_1 {{port:I2CAndMemory/ADC_in[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1737_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1738_1 {{port:I2CAndMemory/ADC_in[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1738_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1739_1 {{port:I2CAndMemory/ADC_in[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1739_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1740_1 {{port:I2CAndMemory/ADC_in[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1740_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1741_1 {{port:I2CAndMemory/ADC_in[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1741_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1742_1 {{port:I2CAndMemory/ADC_in[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1742_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1743_1 {{port:I2CAndMemory/ADC_in[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1743_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1744_1 {{port:I2CAndMemory/ADC_in[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1744_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1745_1 {{port:I2CAndMemory/ADC_in[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1745_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1746_1 {{port:I2CAndMemory/ADC_in[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1746_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1747_1 {{port:I2CAndMemory/ADC_in[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1747_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1748_1 {{port:I2CAndMemory/ADC_in[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1748_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 1500.0 1500.0} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_34_1749_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_34_1749_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37 port:I2CAndMemory/rst_n
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1749_1 port:I2CAndMemory/SCL
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1749_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1750_1 port:I2CAndMemory/A_0
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1750_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1751_1 port:I2CAndMemory/A_1
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1751_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1752_1 port:I2CAndMemory/A_2
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1752_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1753_1 {{port:I2CAndMemory/ADC_in[2][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1753_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1754_1 {{port:I2CAndMemory/ADC_in[2][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1754_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1755_1 {{port:I2CAndMemory/ADC_in[2][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1755_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1756_1 {{port:I2CAndMemory/ADC_in[2][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1756_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1757_1 {{port:I2CAndMemory/ADC_in[2][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1757_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1758_1 {{port:I2CAndMemory/ADC_in[2][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1758_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1759_1 {{port:I2CAndMemory/ADC_in[2][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1759_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1760_1 {{port:I2CAndMemory/ADC_in[2][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1760_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1761_1 {{port:I2CAndMemory/ADC_in[1][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1761_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1762_1 {{port:I2CAndMemory/ADC_in[1][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1762_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1763_1 {{port:I2CAndMemory/ADC_in[1][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1763_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1764_1 {{port:I2CAndMemory/ADC_in[1][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1764_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1765_1 {{port:I2CAndMemory/ADC_in[1][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1765_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1766_1 {{port:I2CAndMemory/ADC_in[1][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1766_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1767_1 {{port:I2CAndMemory/ADC_in[1][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1767_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1768_1 {{port:I2CAndMemory/ADC_in[1][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1768_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1769_1 {{port:I2CAndMemory/ADC_in[0][7]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1769_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1770_1 {{port:I2CAndMemory/ADC_in[0][6]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1770_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1771_1 {{port:I2CAndMemory/ADC_in[0][5]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1771_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1772_1 {{port:I2CAndMemory/ADC_in[0][4]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1772_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1773_1 {{port:I2CAndMemory/ADC_in[0][3]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1773_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1774_1 {{port:I2CAndMemory/ADC_in[0][2]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1774_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1775_1 {{port:I2CAndMemory/ADC_in[0][1]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1775_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1776_1 {{port:I2CAndMemory/ADC_in[0][0]}}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1776_1 .clock_network_latency_included true
external_delay -accumulate -input {500.0 500.0 no_value no_value} -clock clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk -name constraints_bc.sdc_line_37_1777_1 {port:I2CAndMemory/SDA port:I2CAndMemory/SDA}
set_db -quiet external_delay:I2CAndMemory/PVT_1_80_V_BC_VIEW/constraints_bc.sdc_line_37_1777_1 .clock_network_latency_included true
path_group -paths [specify_paths -lenient -mode mode:I2CAndMemory/PVT_1_80_V_WC_VIEW -to clock:I2CAndMemory/PVT_1_80_V_WC_VIEW/clk]  -name clk -group cost_group:I2CAndMemory/clk -user_priority -1047552
path_group -paths [specify_paths -lenient -mode mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW -to clock:I2CAndMemory/PVT_1_80_V_TYP_VIEW/clk]  -name clk -group cost_group:I2CAndMemory/clk -user_priority -1047552
path_group -paths [specify_paths -lenient -mode mode:I2CAndMemory/PVT_1_80_V_BC_VIEW -to clock:I2CAndMemory/PVT_1_80_V_BC_VIEW/clk]  -name clk -group cost_group:I2CAndMemory/clk -user_priority -1047552
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
define_test_clock -name scanclk -domain scanclk -function test_clock -period 20000.0 -divide_period 1 -rise 1 -divide_rise 2 -fall 9 -divide_fall 10 -controllable  port:I2CAndMemory/clk
set_db -quiet test_clock:I2CAndMemory/scanclk/scanclk .tree_name scanclk
set_db -quiet test_clock:I2CAndMemory/scanclk/scanclk .partition_info {}
define_test_signal -write_script_only -name se -active high   port:I2CAndMemory/se -function shift_enable  -index 0   -no_ideal  
set_db -quiet test_signal:I2CAndMemory/se .pmbist_use none
set_db -quiet test_signal:I2CAndMemory/se .default_shift_enable true
set_db -quiet test_signal:I2CAndMemory/se .lec_value auto
set_db -quiet test_signal:I2CAndMemory/se .other_functions {}
define_test_signal -write_script_only -name test_mode -active high   port:I2CAndMemory/test_mode -function test_mode  -index 0   -no_ideal -skip_has_fanout_check 
set_db -quiet test_signal:I2CAndMemory/test_mode .pmbist_use none
set_db -quiet test_signal:I2CAndMemory/test_mode .lec_value auto
set_db -quiet test_signal:I2CAndMemory/test_mode .other_functions {}
define_test_signal -write_script_only -name rst_n -active high   port:I2CAndMemory/rst_n -function async_set_reset  -index 0  -shared_input -no_ideal -skip_has_fanout_check 
set_db -quiet test_signal:I2CAndMemory/rst_n .pmbist_use none
set_db -quiet test_signal:I2CAndMemory/rst_n .user_defined_signal false
set_db -quiet test_signal:I2CAndMemory/rst_n .lec_value auto
set_db -quiet test_signal:I2CAndMemory/rst_n .other_functions {}
set_db -quiet test_clock:I2CAndMemory/scanclk/scanclk .atpg_use none
define_dft formal_verification_constraint -name wdl_cons_0 -pin port:I2CAndMemory/se    -revised low -tool_derived -redefine design:I2CAndMemory
define_dft formal_verification_constraint -name wdl_cons_1 -pin port:I2CAndMemory/test_mode    -revised low -tool_derived -redefine design:I2CAndMemory
define_scan_chain -name top_chain -shift_enable test_signal:I2CAndMemory/se   -sdi port:I2CAndMemory/scan_in -sdo port:I2CAndMemory/scan_out      -non_shared_out    -write_script_flow
define_scan_chain -name top_chain -sdi port:I2CAndMemory/scan_in  -sdo port:I2CAndMemory/scan_out  -analyze -non_shared_out      -write_script_flow
# END DFT SECTION
set_db -quiet design:I2CAndMemory .dft_test_signals_snapshot {se test_mode rst_n }
set_db -quiet design:I2CAndMemory .seq_reason_deleted_internal {{i2c_inst/sda_out_reg {{constant 0}} i2c_inst/sda_out}}
set_db -quiet design:I2CAndMemory .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 49082} {cell_count 1668} {utilization  0.00} {runtime 13 51 12 55} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 49122} {cell_count 2015} {utilization  0.00} {runtime 5 58 8 66} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 48936} {cell_count 2001} {utilization  0.00} {runtime 5 72 8 85} }{reify {wns 42677} {tns 0} {vep 0} {area 66919} {cell_count 1891} {utilization  0.00} {runtime 7 79 16 102} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 66540} {cell_count 1872} {utilization  0.00} {runtime 3 88 2 111} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 66540} {cell_count 1872} {utilization  0.00} {runtime 1 89 0 113} }}
set_db -quiet design:I2CAndMemory .dft_restore_chains_cmds {do_with_constant_dft_setup -design design:I2CAndMemory {
define_scan_chain -name top_chain -sdi port:I2CAndMemory/scan_in  -sdo port:I2CAndMemory/scan_out  -analyze -non_shared_out      -write_script_flow
}
}
set_db -quiet design:I2CAndMemory .seq_mbci_coverage 0.0
set_db -quiet design:I2CAndMemory .hdl_user_name I2CAndMemory
set_db -quiet design:I2CAndMemory .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/home/p/paschalk/Desktop/I2C_Memory/filelists/rtl.f} {} {}}}
set_db -quiet design:I2CAndMemory .verification_directory /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/
set_db -quiet design:I2CAndMemory .dft_mix_clock_edges_in_scan_chains true
set_db -quiet design:I2CAndMemory .seq_reason_deleted {{i2c_inst/sda_out_reg {{constant 0}}}}
set_db -quiet design:I2CAndMemory .lp_clock_gating_max_flops inf
set_db -quiet design:I2CAndMemory .arch_filename /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Memory.sv
set_db -quiet design:I2CAndMemory .entity_filename /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Memory.sv
set_db -quiet port:I2CAndMemory/clk .original_name clk
set_db -quiet port:I2CAndMemory/rst_n .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/rst_n .original_name rst_n
set_db -quiet port:I2CAndMemory/SCL .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/SCL .original_name SCL
set_db -quiet port:I2CAndMemory/A_0 .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/A_0 .original_name A_0
set_db -quiet port:I2CAndMemory/A_1 .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/A_1 .original_name A_1
set_db -quiet port:I2CAndMemory/A_2 .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/A_2 .original_name A_2
set_db -quiet {port:I2CAndMemory/ADC_in[2][7]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][7]} .original_name {ADC_in[2][7]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][6]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][6]} .original_name {ADC_in[2][6]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][5]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][5]} .original_name {ADC_in[2][5]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][4]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][4]} .original_name {ADC_in[2][4]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][3]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][3]} .original_name {ADC_in[2][3]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][2]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][2]} .original_name {ADC_in[2][2]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][1]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][1]} .original_name {ADC_in[2][1]}
set_db -quiet {port:I2CAndMemory/ADC_in[2][0]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[2][0]} .original_name {ADC_in[2][0]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][7]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][7]} .original_name {ADC_in[1][7]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][6]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][6]} .original_name {ADC_in[1][6]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][5]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][5]} .original_name {ADC_in[1][5]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][4]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][4]} .original_name {ADC_in[1][4]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][3]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][3]} .original_name {ADC_in[1][3]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][2]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][2]} .original_name {ADC_in[1][2]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][1]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][1]} .original_name {ADC_in[1][1]}
set_db -quiet {port:I2CAndMemory/ADC_in[1][0]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[1][0]} .original_name {ADC_in[1][0]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][7]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][7]} .original_name {ADC_in[0][7]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][6]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][6]} .original_name {ADC_in[0][6]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][5]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][5]} .original_name {ADC_in[0][5]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][4]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][4]} .original_name {ADC_in[0][4]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][3]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][3]} .original_name {ADC_in[0][3]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][2]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][2]} .original_name {ADC_in[0][2]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][1]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][1]} .original_name {ADC_in[0][1]}
set_db -quiet {port:I2CAndMemory/ADC_in[0][0]} .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet {port:I2CAndMemory/ADC_in[0][0]} .original_name {ADC_in[0][0]}
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap_min 50.0
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_max {500.0 500.0}
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_min 50.0
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet port:I2CAndMemory/SDA .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet port:I2CAndMemory/SDA .original_name SDA
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap {500.0 500.0}
set_db -quiet port:I2CAndMemory/se .dft_auto_created 6
set_db -quiet port:I2CAndMemory/test_mode .dft_auto_created 7
set_db -quiet port:I2CAndMemory/scan_in .dft_auto_created 4
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .original_name {DAC_out[30][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .original_name {DAC_out[30][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .original_name {DAC_out[30][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .original_name {DAC_out[30][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .original_name {DAC_out[30][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .original_name {DAC_out[30][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .original_name {DAC_out[30][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .original_name {DAC_out[30][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[30][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .original_name {DAC_out[29][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .original_name {DAC_out[29][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .original_name {DAC_out[29][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .original_name {DAC_out[29][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .original_name {DAC_out[29][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .original_name {DAC_out[29][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .original_name {DAC_out[29][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .original_name {DAC_out[29][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[29][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .original_name {DAC_out[28][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .original_name {DAC_out[28][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .original_name {DAC_out[28][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .original_name {DAC_out[28][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .original_name {DAC_out[28][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .original_name {DAC_out[28][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .original_name {DAC_out[28][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .original_name {DAC_out[28][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[28][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .original_name {DAC_out[27][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .original_name {DAC_out[27][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .original_name {DAC_out[27][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .original_name {DAC_out[27][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .original_name {DAC_out[27][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .original_name {DAC_out[27][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .original_name {DAC_out[27][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .original_name {DAC_out[27][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[27][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .original_name {DAC_out[26][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .original_name {DAC_out[26][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .original_name {DAC_out[26][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .original_name {DAC_out[26][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .original_name {DAC_out[26][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .original_name {DAC_out[26][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .original_name {DAC_out[26][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .original_name {DAC_out[26][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[26][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .original_name {DAC_out[25][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .original_name {DAC_out[25][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .original_name {DAC_out[25][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .original_name {DAC_out[25][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .original_name {DAC_out[25][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .original_name {DAC_out[25][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .original_name {DAC_out[25][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .original_name {DAC_out[25][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[25][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .original_name {DAC_out[24][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .original_name {DAC_out[24][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .original_name {DAC_out[24][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .original_name {DAC_out[24][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .original_name {DAC_out[24][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .original_name {DAC_out[24][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .original_name {DAC_out[24][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .original_name {DAC_out[24][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[24][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .original_name {DAC_out[23][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .original_name {DAC_out[23][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .original_name {DAC_out[23][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .original_name {DAC_out[23][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .original_name {DAC_out[23][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .original_name {DAC_out[23][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .original_name {DAC_out[23][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .original_name {DAC_out[23][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[23][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .original_name {DAC_out[22][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .original_name {DAC_out[22][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .original_name {DAC_out[22][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .original_name {DAC_out[22][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .original_name {DAC_out[22][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .original_name {DAC_out[22][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .original_name {DAC_out[22][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .original_name {DAC_out[22][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[22][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .original_name {DAC_out[21][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .original_name {DAC_out[21][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .original_name {DAC_out[21][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .original_name {DAC_out[21][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .original_name {DAC_out[21][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .original_name {DAC_out[21][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .original_name {DAC_out[21][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .original_name {DAC_out[21][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[21][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .original_name {DAC_out[20][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .original_name {DAC_out[20][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .original_name {DAC_out[20][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .original_name {DAC_out[20][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .original_name {DAC_out[20][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .original_name {DAC_out[20][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .original_name {DAC_out[20][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .original_name {DAC_out[20][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[20][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .original_name {DAC_out[19][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .original_name {DAC_out[19][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .original_name {DAC_out[19][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .original_name {DAC_out[19][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .original_name {DAC_out[19][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .original_name {DAC_out[19][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .original_name {DAC_out[19][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .original_name {DAC_out[19][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[19][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .original_name {DAC_out[18][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .original_name {DAC_out[18][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .original_name {DAC_out[18][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .original_name {DAC_out[18][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .original_name {DAC_out[18][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .original_name {DAC_out[18][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .original_name {DAC_out[18][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .original_name {DAC_out[18][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[18][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .original_name {DAC_out[17][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .original_name {DAC_out[17][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .original_name {DAC_out[17][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .original_name {DAC_out[17][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .original_name {DAC_out[17][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .original_name {DAC_out[17][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .original_name {DAC_out[17][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .original_name {DAC_out[17][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[17][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .original_name {DAC_out[16][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .original_name {DAC_out[16][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .original_name {DAC_out[16][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .original_name {DAC_out[16][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .original_name {DAC_out[16][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .original_name {DAC_out[16][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .original_name {DAC_out[16][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .original_name {DAC_out[16][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[16][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .original_name {DAC_out[15][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .original_name {DAC_out[15][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .original_name {DAC_out[15][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .original_name {DAC_out[15][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .original_name {DAC_out[15][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .original_name {DAC_out[15][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .original_name {DAC_out[15][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .original_name {DAC_out[15][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[15][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .original_name {DAC_out[14][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .original_name {DAC_out[14][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .original_name {DAC_out[14][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .original_name {DAC_out[14][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .original_name {DAC_out[14][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .original_name {DAC_out[14][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .original_name {DAC_out[14][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .original_name {DAC_out[14][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[14][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .original_name {DAC_out[13][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .original_name {DAC_out[13][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .original_name {DAC_out[13][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .original_name {DAC_out[13][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .original_name {DAC_out[13][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .original_name {DAC_out[13][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .original_name {DAC_out[13][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .original_name {DAC_out[13][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[13][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .original_name {DAC_out[12][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .original_name {DAC_out[12][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .original_name {DAC_out[12][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .original_name {DAC_out[12][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .original_name {DAC_out[12][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .original_name {DAC_out[12][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .original_name {DAC_out[12][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .original_name {DAC_out[12][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[12][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .original_name {DAC_out[11][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .original_name {DAC_out[11][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .original_name {DAC_out[11][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .original_name {DAC_out[11][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .original_name {DAC_out[11][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .original_name {DAC_out[11][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .original_name {DAC_out[11][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .original_name {DAC_out[11][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[11][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .original_name {DAC_out[10][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .original_name {DAC_out[10][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .original_name {DAC_out[10][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .original_name {DAC_out[10][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .original_name {DAC_out[10][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .original_name {DAC_out[10][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .original_name {DAC_out[10][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .original_name {DAC_out[10][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[10][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .original_name {DAC_out[9][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .original_name {DAC_out[9][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .original_name {DAC_out[9][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .original_name {DAC_out[9][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .original_name {DAC_out[9][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .original_name {DAC_out[9][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .original_name {DAC_out[9][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .original_name {DAC_out[9][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[9][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .original_name {DAC_out[8][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .original_name {DAC_out[8][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .original_name {DAC_out[8][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .original_name {DAC_out[8][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .original_name {DAC_out[8][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .original_name {DAC_out[8][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .original_name {DAC_out[8][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .original_name {DAC_out[8][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[8][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .original_name {DAC_out[7][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .original_name {DAC_out[7][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .original_name {DAC_out[7][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .original_name {DAC_out[7][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .original_name {DAC_out[7][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .original_name {DAC_out[7][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .original_name {DAC_out[7][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .original_name {DAC_out[7][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[7][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .original_name {DAC_out[6][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .original_name {DAC_out[6][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .original_name {DAC_out[6][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .original_name {DAC_out[6][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .original_name {DAC_out[6][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .original_name {DAC_out[6][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .original_name {DAC_out[6][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .original_name {DAC_out[6][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[6][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .original_name {DAC_out[5][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .original_name {DAC_out[5][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .original_name {DAC_out[5][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .original_name {DAC_out[5][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .original_name {DAC_out[5][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .original_name {DAC_out[5][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .original_name {DAC_out[5][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .original_name {DAC_out[5][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[5][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .original_name {DAC_out[4][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .original_name {DAC_out[4][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .original_name {DAC_out[4][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .original_name {DAC_out[4][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .original_name {DAC_out[4][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .original_name {DAC_out[4][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .original_name {DAC_out[4][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .original_name {DAC_out[4][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[4][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .original_name {DAC_out[3][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .original_name {DAC_out[3][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .original_name {DAC_out[3][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .original_name {DAC_out[3][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .original_name {DAC_out[3][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .original_name {DAC_out[3][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .original_name {DAC_out[3][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .original_name {DAC_out[3][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[3][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .original_name {DAC_out[2][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .original_name {DAC_out[2][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .original_name {DAC_out[2][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .original_name {DAC_out[2][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .original_name {DAC_out[2][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .original_name {DAC_out[2][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .original_name {DAC_out[2][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .original_name {DAC_out[2][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[2][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .original_name {DAC_out[1][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .original_name {DAC_out[1][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .original_name {DAC_out[1][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .original_name {DAC_out[1][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .original_name {DAC_out[1][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .original_name {DAC_out[1][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .original_name {DAC_out[1][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .original_name {DAC_out[1][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[1][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .original_name {DAC_out[0][7]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][7]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .original_name {DAC_out[0][6]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][6]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .original_name {DAC_out[0][5]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][5]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .original_name {DAC_out[0][4]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][4]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .original_name {DAC_out[0][3]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][3]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .original_name {DAC_out[0][2]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .original_name {DAC_out[0][1]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .original_name {DAC_out[0][0]}
set_db -quiet {port:I2CAndMemory/DAC_out[0][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .original_name {CS_control[2][2]}
set_db -quiet {port:I2CAndMemory/CS_control[2][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .original_name {CS_control[2][1]}
set_db -quiet {port:I2CAndMemory/CS_control[2][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .original_name {CS_control[2][0]}
set_db -quiet {port:I2CAndMemory/CS_control[2][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .original_name {CS_control[1][2]}
set_db -quiet {port:I2CAndMemory/CS_control[1][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .original_name {CS_control[1][1]}
set_db -quiet {port:I2CAndMemory/CS_control[1][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .original_name {CS_control[1][0]}
set_db -quiet {port:I2CAndMemory/CS_control[1][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .original_name {CS_control[0][2]}
set_db -quiet {port:I2CAndMemory/CS_control[0][2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .original_name {CS_control[0][1]}
set_db -quiet {port:I2CAndMemory/CS_control[0][1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .original_name {CS_control[0][0]}
set_db -quiet {port:I2CAndMemory/CS_control[0][0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .original_name {CP_reset[2]}
set_db -quiet {port:I2CAndMemory/CP_reset[2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .original_name {CP_reset[1]}
set_db -quiet {port:I2CAndMemory/CP_reset[1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .original_name {CP_reset[0]}
set_db -quiet {port:I2CAndMemory/CP_reset[0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .original_name {Timer_EN[2]}
set_db -quiet {port:I2CAndMemory/Timer_EN[2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .original_name {Timer_EN[1]}
set_db -quiet {port:I2CAndMemory/Timer_EN[1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .original_name {Timer_EN[0]}
set_db -quiet {port:I2CAndMemory/Timer_EN[0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .original_name {Timer_FEN[2]}
set_db -quiet {port:I2CAndMemory/Timer_FEN[2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .original_name {Timer_FEN[1]}
set_db -quiet {port:I2CAndMemory/Timer_FEN[1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .original_name {Timer_FEN[0]}
set_db -quiet {port:I2CAndMemory/Timer_FEN[0]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .original_name {Amp_EN[2]}
set_db -quiet {port:I2CAndMemory/Amp_EN[2]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .original_name {Amp_EN[1]}
set_db -quiet {port:I2CAndMemory/Amp_EN[1]} .external_pin_cap {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_pin_cap_min 50.0
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_capacitance_max {500.0 500.0}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_capacitance_min 50.0
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .original_name {Amp_EN[0]}
set_db -quiet {port:I2CAndMemory/Amp_EN[0]} .external_pin_cap {500.0 500.0}
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap_min 50.0
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_max {500.0 500.0}
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_min 50.0
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_min_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW 50.0} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW 50.0}}
set_db -quiet port:I2CAndMemory/SDA .external_driver_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX12/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q lib_pin:PVT_1_80_V_WC_LIBS/D_CELLS_HD_LPMOS_slow_1_62V_175C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX12/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q lib_pin:PVT_1_80_V_TYP_LIBS/D_CELLS_HD_LPMOS_typ_1_80V_25C/BUHDX2/Q}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX12/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q lib_pin:PVT_1_80_V_BC_LIBS/D_CELLS_HD_LPMOS_fast_1_98V_m40C/BUHDX2/Q}}}
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet port:I2CAndMemory/SDA .external_capacitance_max_by_mode {{mode:I2CAndMemory/PVT_1_80_V_WC_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_TYP_VIEW {500.0 500.0}} {mode:I2CAndMemory/PVT_1_80_V_BC_VIEW {500.0 500.0}}}
set_db -quiet port:I2CAndMemory/SDA .original_name SDA
set_db -quiet port:I2CAndMemory/SDA .external_pin_cap {500.0 500.0}
set_db -quiet port:I2CAndMemory/scan_out .dft_auto_created 5
set_db -quiet module:I2CAndMemory/I2C_Slave .is_sop_cluster true
set_db -quiet module:I2CAndMemory/I2C_Slave .hdl_user_name I2C_Slave
set_db -quiet module:I2CAndMemory/I2C_Slave .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/home/p/paschalk/Desktop/I2C_Memory/filelists/rtl.f} {} {}}}
set_db -quiet module:I2CAndMemory/I2C_Slave .lp_clock_gating_max_flops inf
set_db -quiet module:I2CAndMemory/I2C_Slave .arch_filename /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Slave.sv
set_db -quiet module:I2CAndMemory/I2C_Slave .entity_filename /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Slave.sv
set_db -quiet hport:I2CAndMemory/i2c_inst/DFT_sdi .dft_auto_created 1
set_db -quiet hport:I2CAndMemory/i2c_inst/DFT_sen .dft_auto_created 1
set_db -quiet hport:I2CAndMemory/i2c_inst/DFT_sdo .dft_auto_created 1
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[3]} .original_name {{i2c_inst/Data_out[3]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[3]} .single_bit_orig_name {i2c_inst/Data_out[3]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[3]/Q} .original_name {i2c_inst/Data_out[3]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[1]} .original_name {{i2c_inst/Data_out[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[1]} .single_bit_orig_name {i2c_inst/Data_out[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[1]/Q} .original_name {i2c_inst/Data_out[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[0]} .original_name {{i2c_inst/Data_out[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[0]} .single_bit_orig_name {i2c_inst/Data_out[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[0]/Q} .original_name {i2c_inst/Data_out[0]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[2]} .original_name {{i2c_inst/Data_out[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[2]} .single_bit_orig_name {i2c_inst/Data_out[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[2]/Q} .original_name {i2c_inst/Data_out[2]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[4]} .original_name {{i2c_inst/Data_out[4]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[4]} .single_bit_orig_name {i2c_inst/Data_out[4]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[4]/Q} .original_name {i2c_inst/Data_out[4]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[5]} .original_name {{i2c_inst/Data_out[5]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[5]} .single_bit_orig_name {i2c_inst/Data_out[5]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[5]/Q} .original_name {i2c_inst/Data_out[5]/q}
set_db -quiet inst:I2CAndMemory/i2c_inst/read_only_reg_reg .original_name i2c_inst/read_only_reg
set_db -quiet inst:I2CAndMemory/i2c_inst/read_only_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/read_only_reg_reg .single_bit_orig_name i2c_inst/read_only_reg
set_db -quiet inst:I2CAndMemory/i2c_inst/read_only_reg_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/read_only_reg_reg/Q .original_name i2c_inst/read_only_reg/q
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[7]} .original_name {{i2c_inst/shift_reg[7]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[7]} .single_bit_orig_name {i2c_inst/shift_reg[7]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[7]/Q} .original_name {i2c_inst/shift_reg[7]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[1]} .original_name {{i2c_inst/clk_cnt[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[1]} .single_bit_orig_name {i2c_inst/clk_cnt[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/clk_cnt_reg[1]/Q} .original_name {i2c_inst/clk_cnt[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[6]} .original_name {{i2c_inst/shift_reg[6]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[6]} .single_bit_orig_name {i2c_inst/shift_reg[6]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[6]/Q} .original_name {i2c_inst/shift_reg[6]/q}
set_db -quiet inst:I2CAndMemory/i2c_inst/rw_bit_reg .original_name i2c_inst/rw_bit
set_db -quiet inst:I2CAndMemory/i2c_inst/rw_bit_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/rw_bit_reg .single_bit_orig_name i2c_inst/rw_bit
set_db -quiet inst:I2CAndMemory/i2c_inst/rw_bit_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/rw_bit_reg/Q .original_name i2c_inst/rw_bit/q
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[4]} .original_name {{i2c_inst/shift_reg[4]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[4]} .single_bit_orig_name {i2c_inst/shift_reg[4]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[4]/Q} .original_name {i2c_inst/shift_reg[4]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[3]} .original_name {{i2c_inst/shift_reg[3]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[3]} .single_bit_orig_name {i2c_inst/shift_reg[3]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[3]/Q} .original_name {i2c_inst/shift_reg[3]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[5]} .original_name {{i2c_inst/shift_reg[5]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[5]} .single_bit_orig_name {i2c_inst/shift_reg[5]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[5]/Q} .original_name {i2c_inst/shift_reg[5]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[0]} .original_name {{i2c_inst/shift_reg[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[0]} .single_bit_orig_name {i2c_inst/shift_reg[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[0]/Q} .original_name {i2c_inst/shift_reg[0]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[3]} .original_name {{i2c_inst/bit_cnt[3]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[3]} .single_bit_orig_name {i2c_inst/bit_cnt[3]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/bit_cnt_reg[3]/Q} .original_name {i2c_inst/bit_cnt[3]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[1]} .original_name {{i2c_inst/shift_reg[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[1]} .single_bit_orig_name {i2c_inst/shift_reg[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[1]/Q} .original_name {i2c_inst/shift_reg[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[2]} .original_name {{i2c_inst/shift_reg[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[2]} .single_bit_orig_name {i2c_inst/shift_reg[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/shift_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/shift_reg_reg[2]/Q} .original_name {i2c_inst/shift_reg[2]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[3]} .original_name {{i2c_inst/state[3]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[3]} .single_bit_orig_name {i2c_inst/state[3]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/state_reg[3]/Q} .original_name {i2c_inst/state[3]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[5]} .original_name {{i2c_inst/Reg_addr[5]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[5]} .single_bit_orig_name {i2c_inst/Reg_addr[5]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Reg_addr_reg[5]/Q} .original_name {i2c_inst/Reg_addr[5]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[2]} .original_name {{i2c_inst/Reg_addr[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[2]} .single_bit_orig_name {i2c_inst/Reg_addr[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Reg_addr_reg[2]/Q} .original_name {i2c_inst/Reg_addr[2]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[3]} .original_name {{i2c_inst/Reg_addr[3]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[3]} .single_bit_orig_name {i2c_inst/Reg_addr[3]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Reg_addr_reg[3]/Q} .original_name {i2c_inst/Reg_addr[3]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[4]} .original_name {{i2c_inst/Reg_addr[4]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[4]} .single_bit_orig_name {i2c_inst/Reg_addr[4]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Reg_addr_reg[4]/Q} .original_name {i2c_inst/Reg_addr[4]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[1]} .original_name {{i2c_inst/Reg_addr[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[1]} .single_bit_orig_name {i2c_inst/Reg_addr[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Reg_addr_reg[1]/Q} .original_name {i2c_inst/Reg_addr[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[7]} .original_name {{i2c_inst/Data_out[7]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[7]} .single_bit_orig_name {i2c_inst/Data_out[7]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[7]/Q} .original_name {i2c_inst/Data_out[7]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[6]} .original_name {{i2c_inst/Data_out[6]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[6]} .single_bit_orig_name {i2c_inst/Data_out[6]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Data_out_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Data_out_reg[6]/Q} .original_name {i2c_inst/Data_out[6]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[0]} .original_name {{i2c_inst/Reg_addr[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[0]} .single_bit_orig_name {i2c_inst/Reg_addr[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/Reg_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/Reg_addr_reg[0]/Q} .original_name {i2c_inst/Reg_addr[0]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[1]} .original_name {{i2c_inst/sda_sync[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[1]} .single_bit_orig_name {i2c_inst/sda_sync[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/sda_sync_reg[1]/Q} .original_name {i2c_inst/sda_sync[1]/q}
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_read_reg .original_name i2c_inst/Reg_read
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_read_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_read_reg .single_bit_orig_name i2c_inst/Reg_read
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_read_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/Reg_read_reg/Q .original_name i2c_inst/Reg_read/q
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_write_reg .original_name i2c_inst/Reg_write
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_write_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_write_reg .single_bit_orig_name i2c_inst/Reg_write
set_db -quiet inst:I2CAndMemory/i2c_inst/Reg_write_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/Reg_write_reg/Q .original_name i2c_inst/Reg_write/q
set_db -quiet inst:I2CAndMemory/i2c_inst/stop_cond_reg .original_name i2c_inst/stop_cond
set_db -quiet inst:I2CAndMemory/i2c_inst/stop_cond_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/stop_cond_reg .single_bit_orig_name i2c_inst/stop_cond
set_db -quiet inst:I2CAndMemory/i2c_inst/stop_cond_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/stop_cond_reg/Q .original_name i2c_inst/stop_cond/q
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[0]} .original_name {{i2c_inst/clk_cnt[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[0]} .single_bit_orig_name {i2c_inst/clk_cnt[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/clk_cnt_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/clk_cnt_reg[0]/Q} .original_name {i2c_inst/clk_cnt[0]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[1]} .original_name {{i2c_inst/bit_cnt[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[1]} .single_bit_orig_name {i2c_inst/bit_cnt[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/bit_cnt_reg[1]/Q} .original_name {i2c_inst/bit_cnt[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[2]} .original_name {{i2c_inst/state[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[2]} .single_bit_orig_name {i2c_inst/state[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/state_reg[2]/Q} .original_name {i2c_inst/state[2]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[0]} .original_name {{i2c_inst/bit_cnt[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[0]} .single_bit_orig_name {i2c_inst/bit_cnt[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/bit_cnt_reg[0]/Q} .original_name {i2c_inst/bit_cnt[0]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[2]} .original_name {{i2c_inst/bit_cnt[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[2]} .single_bit_orig_name {i2c_inst/bit_cnt[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/bit_cnt_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/bit_cnt_reg[2]/Q} .original_name {i2c_inst/bit_cnt[2]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[1]} .original_name {{i2c_inst/state[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[1]} .single_bit_orig_name {i2c_inst/state[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/state_reg[1]/Q} .original_name {i2c_inst/state[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[0]} .original_name {{i2c_inst/state[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[0]} .single_bit_orig_name {i2c_inst/state[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/state_reg[0]/Q} .original_name {i2c_inst/state[0]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[0]} .original_name {{i2c_inst/sda_sync[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[0]} .single_bit_orig_name {i2c_inst/sda_sync[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/sda_sync_reg[0]/Q} .original_name {i2c_inst/sda_sync[0]/q}
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_en_reg .original_name i2c_inst/sda_en
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_en_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_en_reg .single_bit_orig_name i2c_inst/sda_en
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_en_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/sda_en_reg/Q .original_name i2c_inst/sda_en/q
set_db -quiet inst:I2CAndMemory/i2c_inst/start_cond_reg .original_name i2c_inst/start_cond
set_db -quiet inst:I2CAndMemory/i2c_inst/start_cond_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/start_cond_reg .single_bit_orig_name i2c_inst/start_cond
set_db -quiet inst:I2CAndMemory/i2c_inst/start_cond_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/start_cond_reg/Q .original_name i2c_inst/start_cond/q
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_rising_reg .original_name i2c_inst/scl_rising
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_rising_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_rising_reg .single_bit_orig_name i2c_inst/scl_rising
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_rising_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/scl_rising_reg/Q .original_name i2c_inst/scl_rising/q
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_out_reg297 .original_name i2c_inst/sda_out_tri_enable_reg
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_out_reg297 .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_out_reg297 .single_bit_orig_name i2c_inst/sda_out_tri_enable_reg
set_db -quiet inst:I2CAndMemory/i2c_inst/sda_out_reg297 .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/sda_out_reg297/Q .original_name i2c_inst/sda_out_tri_enable_reg/q
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[2]} .original_name {{i2c_inst/sda_sync[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[2]} .single_bit_orig_name {i2c_inst/sda_sync[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/sda_sync_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/sda_sync_reg[2]/Q} .original_name {i2c_inst/sda_sync[2]/q}
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_falling_reg .original_name i2c_inst/scl_falling
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_falling_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_falling_reg .single_bit_orig_name i2c_inst/scl_falling
set_db -quiet inst:I2CAndMemory/i2c_inst/scl_falling_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/i2c_inst/scl_falling_reg/Q .original_name i2c_inst/scl_falling/q
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[2]} .original_name {{i2c_inst/scl_sync[2]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[2]} .single_bit_orig_name {i2c_inst/scl_sync[2]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/scl_sync_reg[2]/Q} .original_name {i2c_inst/scl_sync[2]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[1]} .original_name {{i2c_inst/scl_sync[1]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[1]} .single_bit_orig_name {i2c_inst/scl_sync[1]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/scl_sync_reg[1]/Q} .original_name {i2c_inst/scl_sync[1]/q}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[0]} .original_name {{i2c_inst/scl_sync[0]}}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[0]} .single_bit_orig_name {i2c_inst/scl_sync[0]}
set_db -quiet {inst:I2CAndMemory/i2c_inst/scl_sync_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/i2c_inst/scl_sync_reg[0]/Q} .original_name {i2c_inst/scl_sync[0]/q}
set_db -quiet module:I2CAndMemory/Memory .hdl_user_name Memory
set_db -quiet module:I2CAndMemory/Memory .hdl_filelist {{default {-sv -f} {SYNTHESIS} {/home/p/paschalk/Desktop/I2C_Memory/filelists/rtl.f} {} {}}}
set_db -quiet module:I2CAndMemory/Memory .lp_clock_gating_max_flops inf
set_db -quiet module:I2CAndMemory/Memory .arch_filename /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/Memory.sv
set_db -quiet module:I2CAndMemory/Memory .entity_filename /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/Memory.sv
set_db -quiet hport:I2CAndMemory/mem_inst/DFT_sdi .dft_auto_created 1
set_db -quiet hport:I2CAndMemory/mem_inst/DFT_sen .dft_auto_created 1
set_db -quiet hport:I2CAndMemory/mem_inst/DFT_sdi_1 .dft_auto_created 1
set_db -quiet hport:I2CAndMemory/mem_inst/DFT_sdo .dft_auto_created 1
set_db -quiet hport:I2CAndMemory/mem_inst/DFT_sdo_2 .dft_auto_created 1
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[0]} .original_name {{mem_inst/Amp_EN[0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[0]} .single_bit_orig_name {mem_inst/Amp_EN[0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Amp_EN_reg[0]/Q} .original_name {mem_inst/Amp_EN[0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[1]} .original_name {{mem_inst/Amp_EN[1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[1]} .single_bit_orig_name {mem_inst/Amp_EN[1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Amp_EN_reg[1]/Q} .original_name {mem_inst/Amp_EN[1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[2]} .original_name {{mem_inst/Amp_EN[2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[2]} .single_bit_orig_name {mem_inst/Amp_EN[2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Amp_EN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Amp_EN_reg[2]/Q} .original_name {mem_inst/Amp_EN[2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[0]} .original_name {{mem_inst/CP_reset[0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[0]} .single_bit_orig_name {mem_inst/CP_reset[0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CP_reset_reg[0]/Q} .original_name {mem_inst/CP_reset[0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[1]} .original_name {{mem_inst/CP_reset[1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[1]} .single_bit_orig_name {mem_inst/CP_reset[1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CP_reset_reg[1]/Q} .original_name {mem_inst/CP_reset[1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[2]} .original_name {{mem_inst/CP_reset[2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[2]} .single_bit_orig_name {mem_inst/CP_reset[2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CP_reset_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CP_reset_reg[2]/Q} .original_name {mem_inst/CP_reset[2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][0]} .original_name {{mem_inst/CS_control[0][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][0]} .single_bit_orig_name {mem_inst/CS_control[0][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[0][0]/Q} .original_name {mem_inst/CS_control[0][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][1]} .original_name {{mem_inst/CS_control[0][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][1]} .single_bit_orig_name {mem_inst/CS_control[0][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[0][1]/Q} .original_name {mem_inst/CS_control[0][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][2]} .original_name {{mem_inst/CS_control[0][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][2]} .single_bit_orig_name {mem_inst/CS_control[0][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[0][2]/Q} .original_name {mem_inst/CS_control[0][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][0]} .original_name {{mem_inst/CS_control[1][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][0]} .single_bit_orig_name {mem_inst/CS_control[1][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[1][0]/Q} .original_name {mem_inst/CS_control[1][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][1]} .original_name {{mem_inst/CS_control[1][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][1]} .single_bit_orig_name {mem_inst/CS_control[1][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[1][1]/Q} .original_name {mem_inst/CS_control[1][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][2]} .original_name {{mem_inst/CS_control[1][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][2]} .single_bit_orig_name {mem_inst/CS_control[1][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[1][2]/Q} .original_name {mem_inst/CS_control[1][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][0]} .original_name {{mem_inst/CS_control[2][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][0]} .single_bit_orig_name {mem_inst/CS_control[2][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[2][0]/Q} .original_name {mem_inst/CS_control[2][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][1]} .original_name {{mem_inst/CS_control[2][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][1]} .single_bit_orig_name {mem_inst/CS_control[2][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[2][1]/Q} .original_name {mem_inst/CS_control[2][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][2]} .original_name {{mem_inst/CS_control[2][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][2]} .single_bit_orig_name {mem_inst/CS_control[2][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/CS_control_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/CS_control_reg[2][2]/Q} .original_name {mem_inst/CS_control[2][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][0]} .original_name {{mem_inst/DAC_out[0][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][0]} .single_bit_orig_name {mem_inst/DAC_out[0][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][0]/Q} .original_name {mem_inst/DAC_out[0][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][1]} .original_name {{mem_inst/DAC_out[0][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][1]} .single_bit_orig_name {mem_inst/DAC_out[0][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][1]/Q} .original_name {mem_inst/DAC_out[0][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][2]} .original_name {{mem_inst/DAC_out[0][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][2]} .single_bit_orig_name {mem_inst/DAC_out[0][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][2]/Q} .original_name {mem_inst/DAC_out[0][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][3]} .original_name {{mem_inst/DAC_out[0][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][3]} .single_bit_orig_name {mem_inst/DAC_out[0][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][3]/Q} .original_name {mem_inst/DAC_out[0][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][4]} .original_name {{mem_inst/DAC_out[0][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][4]} .single_bit_orig_name {mem_inst/DAC_out[0][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][4]/Q} .original_name {mem_inst/DAC_out[0][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][5]} .original_name {{mem_inst/DAC_out[0][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][5]} .single_bit_orig_name {mem_inst/DAC_out[0][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][5]/Q} .original_name {mem_inst/DAC_out[0][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][6]} .original_name {{mem_inst/DAC_out[0][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][6]} .single_bit_orig_name {mem_inst/DAC_out[0][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][6]/Q} .original_name {mem_inst/DAC_out[0][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][7]} .original_name {{mem_inst/DAC_out[0][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][7]} .single_bit_orig_name {mem_inst/DAC_out[0][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[0][7]/Q} .original_name {mem_inst/DAC_out[0][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][0]} .original_name {{mem_inst/DAC_out[1][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][0]} .single_bit_orig_name {mem_inst/DAC_out[1][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][0]/Q} .original_name {mem_inst/DAC_out[1][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][1]} .original_name {{mem_inst/DAC_out[1][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][1]} .single_bit_orig_name {mem_inst/DAC_out[1][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][1]/Q} .original_name {mem_inst/DAC_out[1][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][2]} .original_name {{mem_inst/DAC_out[1][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][2]} .single_bit_orig_name {mem_inst/DAC_out[1][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][2]/Q} .original_name {mem_inst/DAC_out[1][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][3]} .original_name {{mem_inst/DAC_out[1][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][3]} .single_bit_orig_name {mem_inst/DAC_out[1][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][3]/Q} .original_name {mem_inst/DAC_out[1][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][4]} .original_name {{mem_inst/DAC_out[1][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][4]} .single_bit_orig_name {mem_inst/DAC_out[1][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][4]/Q} .original_name {mem_inst/DAC_out[1][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][5]} .original_name {{mem_inst/DAC_out[1][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][5]} .single_bit_orig_name {mem_inst/DAC_out[1][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][5]/Q} .original_name {mem_inst/DAC_out[1][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][6]} .original_name {{mem_inst/DAC_out[1][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][6]} .single_bit_orig_name {mem_inst/DAC_out[1][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][6]/Q} .original_name {mem_inst/DAC_out[1][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][7]} .original_name {{mem_inst/DAC_out[1][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][7]} .single_bit_orig_name {mem_inst/DAC_out[1][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[1][7]/Q} .original_name {mem_inst/DAC_out[1][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][0]} .original_name {{mem_inst/DAC_out[2][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][0]} .single_bit_orig_name {mem_inst/DAC_out[2][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][0]/Q} .original_name {mem_inst/DAC_out[2][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][1]} .original_name {{mem_inst/DAC_out[2][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][1]} .single_bit_orig_name {mem_inst/DAC_out[2][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][1]/Q} .original_name {mem_inst/DAC_out[2][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][2]} .original_name {{mem_inst/DAC_out[2][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][2]} .single_bit_orig_name {mem_inst/DAC_out[2][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][2]/Q} .original_name {mem_inst/DAC_out[2][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][3]} .original_name {{mem_inst/DAC_out[2][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][3]} .single_bit_orig_name {mem_inst/DAC_out[2][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][3]/Q} .original_name {mem_inst/DAC_out[2][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][4]} .original_name {{mem_inst/DAC_out[2][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][4]} .single_bit_orig_name {mem_inst/DAC_out[2][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][4]/Q} .original_name {mem_inst/DAC_out[2][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][5]} .original_name {{mem_inst/DAC_out[2][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][5]} .single_bit_orig_name {mem_inst/DAC_out[2][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][5]/Q} .original_name {mem_inst/DAC_out[2][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][6]} .original_name {{mem_inst/DAC_out[2][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][6]} .single_bit_orig_name {mem_inst/DAC_out[2][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][6]/Q} .original_name {mem_inst/DAC_out[2][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][7]} .original_name {{mem_inst/DAC_out[2][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][7]} .single_bit_orig_name {mem_inst/DAC_out[2][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[2][7]/Q} .original_name {mem_inst/DAC_out[2][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][0]} .original_name {{mem_inst/DAC_out[3][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][0]} .single_bit_orig_name {mem_inst/DAC_out[3][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][0]/Q} .original_name {mem_inst/DAC_out[3][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][1]} .original_name {{mem_inst/DAC_out[3][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][1]} .single_bit_orig_name {mem_inst/DAC_out[3][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][1]/Q} .original_name {mem_inst/DAC_out[3][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][2]} .original_name {{mem_inst/DAC_out[3][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][2]} .single_bit_orig_name {mem_inst/DAC_out[3][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][2]/Q} .original_name {mem_inst/DAC_out[3][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][3]} .original_name {{mem_inst/DAC_out[3][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][3]} .single_bit_orig_name {mem_inst/DAC_out[3][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][3]/Q} .original_name {mem_inst/DAC_out[3][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][4]} .original_name {{mem_inst/DAC_out[3][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][4]} .single_bit_orig_name {mem_inst/DAC_out[3][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][4]/Q} .original_name {mem_inst/DAC_out[3][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][5]} .original_name {{mem_inst/DAC_out[3][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][5]} .single_bit_orig_name {mem_inst/DAC_out[3][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][5]/Q} .original_name {mem_inst/DAC_out[3][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][6]} .original_name {{mem_inst/DAC_out[3][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][6]} .single_bit_orig_name {mem_inst/DAC_out[3][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][6]/Q} .original_name {mem_inst/DAC_out[3][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][7]} .original_name {{mem_inst/DAC_out[3][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][7]} .single_bit_orig_name {mem_inst/DAC_out[3][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[3][7]/Q} .original_name {mem_inst/DAC_out[3][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][0]} .original_name {{mem_inst/DAC_out[4][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][0]} .single_bit_orig_name {mem_inst/DAC_out[4][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][0]/Q} .original_name {mem_inst/DAC_out[4][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][1]} .original_name {{mem_inst/DAC_out[4][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][1]} .single_bit_orig_name {mem_inst/DAC_out[4][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][1]/Q} .original_name {mem_inst/DAC_out[4][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][2]} .original_name {{mem_inst/DAC_out[4][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][2]} .single_bit_orig_name {mem_inst/DAC_out[4][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][2]/Q} .original_name {mem_inst/DAC_out[4][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][3]} .original_name {{mem_inst/DAC_out[4][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][3]} .single_bit_orig_name {mem_inst/DAC_out[4][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][3]/Q} .original_name {mem_inst/DAC_out[4][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][4]} .original_name {{mem_inst/DAC_out[4][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][4]} .single_bit_orig_name {mem_inst/DAC_out[4][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][4]/Q} .original_name {mem_inst/DAC_out[4][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][5]} .original_name {{mem_inst/DAC_out[4][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][5]} .single_bit_orig_name {mem_inst/DAC_out[4][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][5]/Q} .original_name {mem_inst/DAC_out[4][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][6]} .original_name {{mem_inst/DAC_out[4][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][6]} .single_bit_orig_name {mem_inst/DAC_out[4][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][6]/Q} .original_name {mem_inst/DAC_out[4][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][7]} .original_name {{mem_inst/DAC_out[4][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][7]} .single_bit_orig_name {mem_inst/DAC_out[4][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[4][7]/Q} .original_name {mem_inst/DAC_out[4][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][0]} .original_name {{mem_inst/DAC_out[5][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][0]} .single_bit_orig_name {mem_inst/DAC_out[5][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][0]/Q} .original_name {mem_inst/DAC_out[5][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][1]} .original_name {{mem_inst/DAC_out[5][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][1]} .single_bit_orig_name {mem_inst/DAC_out[5][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][1]/Q} .original_name {mem_inst/DAC_out[5][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][2]} .original_name {{mem_inst/DAC_out[5][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][2]} .single_bit_orig_name {mem_inst/DAC_out[5][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][2]/Q} .original_name {mem_inst/DAC_out[5][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][3]} .original_name {{mem_inst/DAC_out[5][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][3]} .single_bit_orig_name {mem_inst/DAC_out[5][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][3]/Q} .original_name {mem_inst/DAC_out[5][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][4]} .original_name {{mem_inst/DAC_out[5][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][4]} .single_bit_orig_name {mem_inst/DAC_out[5][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][4]/Q} .original_name {mem_inst/DAC_out[5][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][5]} .original_name {{mem_inst/DAC_out[5][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][5]} .single_bit_orig_name {mem_inst/DAC_out[5][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][5]/Q} .original_name {mem_inst/DAC_out[5][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][6]} .original_name {{mem_inst/DAC_out[5][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][6]} .single_bit_orig_name {mem_inst/DAC_out[5][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][6]/Q} .original_name {mem_inst/DAC_out[5][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][7]} .original_name {{mem_inst/DAC_out[5][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][7]} .single_bit_orig_name {mem_inst/DAC_out[5][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[5][7]/Q} .original_name {mem_inst/DAC_out[5][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][0]} .original_name {{mem_inst/DAC_out[6][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][0]} .single_bit_orig_name {mem_inst/DAC_out[6][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][0]/Q} .original_name {mem_inst/DAC_out[6][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][1]} .original_name {{mem_inst/DAC_out[6][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][1]} .single_bit_orig_name {mem_inst/DAC_out[6][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][1]/Q} .original_name {mem_inst/DAC_out[6][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][2]} .original_name {{mem_inst/DAC_out[6][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][2]} .single_bit_orig_name {mem_inst/DAC_out[6][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][2]/Q} .original_name {mem_inst/DAC_out[6][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][3]} .original_name {{mem_inst/DAC_out[6][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][3]} .single_bit_orig_name {mem_inst/DAC_out[6][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][3]/Q} .original_name {mem_inst/DAC_out[6][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][4]} .original_name {{mem_inst/DAC_out[6][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][4]} .single_bit_orig_name {mem_inst/DAC_out[6][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][4]/Q} .original_name {mem_inst/DAC_out[6][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][5]} .original_name {{mem_inst/DAC_out[6][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][5]} .single_bit_orig_name {mem_inst/DAC_out[6][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][5]/Q} .original_name {mem_inst/DAC_out[6][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][6]} .original_name {{mem_inst/DAC_out[6][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][6]} .single_bit_orig_name {mem_inst/DAC_out[6][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][6]/Q} .original_name {mem_inst/DAC_out[6][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][7]} .original_name {{mem_inst/DAC_out[6][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][7]} .single_bit_orig_name {mem_inst/DAC_out[6][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[6][7]/Q} .original_name {mem_inst/DAC_out[6][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][0]} .original_name {{mem_inst/DAC_out[7][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][0]} .single_bit_orig_name {mem_inst/DAC_out[7][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][0]/Q} .original_name {mem_inst/DAC_out[7][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][1]} .original_name {{mem_inst/DAC_out[7][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][1]} .single_bit_orig_name {mem_inst/DAC_out[7][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][1]/Q} .original_name {mem_inst/DAC_out[7][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][2]} .original_name {{mem_inst/DAC_out[7][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][2]} .single_bit_orig_name {mem_inst/DAC_out[7][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][2]/Q} .original_name {mem_inst/DAC_out[7][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][3]} .original_name {{mem_inst/DAC_out[7][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][3]} .single_bit_orig_name {mem_inst/DAC_out[7][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][3]/Q} .original_name {mem_inst/DAC_out[7][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][4]} .original_name {{mem_inst/DAC_out[7][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][4]} .single_bit_orig_name {mem_inst/DAC_out[7][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][4]/Q} .original_name {mem_inst/DAC_out[7][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][5]} .original_name {{mem_inst/DAC_out[7][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][5]} .single_bit_orig_name {mem_inst/DAC_out[7][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][5]/Q} .original_name {mem_inst/DAC_out[7][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][6]} .original_name {{mem_inst/DAC_out[7][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][6]} .single_bit_orig_name {mem_inst/DAC_out[7][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][6]/Q} .original_name {mem_inst/DAC_out[7][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][7]} .original_name {{mem_inst/DAC_out[7][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][7]} .single_bit_orig_name {mem_inst/DAC_out[7][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[7][7]/Q} .original_name {mem_inst/DAC_out[7][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][0]} .original_name {{mem_inst/DAC_out[8][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][0]} .single_bit_orig_name {mem_inst/DAC_out[8][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][0]/Q} .original_name {mem_inst/DAC_out[8][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][1]} .original_name {{mem_inst/DAC_out[8][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][1]} .single_bit_orig_name {mem_inst/DAC_out[8][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][1]/Q} .original_name {mem_inst/DAC_out[8][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][2]} .original_name {{mem_inst/DAC_out[8][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][2]} .single_bit_orig_name {mem_inst/DAC_out[8][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][2]/Q} .original_name {mem_inst/DAC_out[8][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][3]} .original_name {{mem_inst/DAC_out[8][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][3]} .single_bit_orig_name {mem_inst/DAC_out[8][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][3]/Q} .original_name {mem_inst/DAC_out[8][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][4]} .original_name {{mem_inst/DAC_out[8][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][4]} .single_bit_orig_name {mem_inst/DAC_out[8][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][4]/Q} .original_name {mem_inst/DAC_out[8][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][5]} .original_name {{mem_inst/DAC_out[8][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][5]} .single_bit_orig_name {mem_inst/DAC_out[8][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][5]/Q} .original_name {mem_inst/DAC_out[8][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][6]} .original_name {{mem_inst/DAC_out[8][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][6]} .single_bit_orig_name {mem_inst/DAC_out[8][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][6]/Q} .original_name {mem_inst/DAC_out[8][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][7]} .original_name {{mem_inst/DAC_out[8][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][7]} .single_bit_orig_name {mem_inst/DAC_out[8][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[8][7]/Q} .original_name {mem_inst/DAC_out[8][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][0]} .original_name {{mem_inst/DAC_out[9][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][0]} .single_bit_orig_name {mem_inst/DAC_out[9][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][0]/Q} .original_name {mem_inst/DAC_out[9][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][1]} .original_name {{mem_inst/DAC_out[9][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][1]} .single_bit_orig_name {mem_inst/DAC_out[9][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][1]/Q} .original_name {mem_inst/DAC_out[9][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][2]} .original_name {{mem_inst/DAC_out[9][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][2]} .single_bit_orig_name {mem_inst/DAC_out[9][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][2]/Q} .original_name {mem_inst/DAC_out[9][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][3]} .original_name {{mem_inst/DAC_out[9][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][3]} .single_bit_orig_name {mem_inst/DAC_out[9][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][3]/Q} .original_name {mem_inst/DAC_out[9][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][4]} .original_name {{mem_inst/DAC_out[9][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][4]} .single_bit_orig_name {mem_inst/DAC_out[9][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][4]/Q} .original_name {mem_inst/DAC_out[9][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][5]} .original_name {{mem_inst/DAC_out[9][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][5]} .single_bit_orig_name {mem_inst/DAC_out[9][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][5]/Q} .original_name {mem_inst/DAC_out[9][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][6]} .original_name {{mem_inst/DAC_out[9][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][6]} .single_bit_orig_name {mem_inst/DAC_out[9][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][6]/Q} .original_name {mem_inst/DAC_out[9][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][7]} .original_name {{mem_inst/DAC_out[9][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][7]} .single_bit_orig_name {mem_inst/DAC_out[9][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[9][7]/Q} .original_name {mem_inst/DAC_out[9][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][0]} .original_name {{mem_inst/DAC_out[10][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][0]} .single_bit_orig_name {mem_inst/DAC_out[10][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][0]/Q} .original_name {mem_inst/DAC_out[10][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][1]} .original_name {{mem_inst/DAC_out[10][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][1]} .single_bit_orig_name {mem_inst/DAC_out[10][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][1]/Q} .original_name {mem_inst/DAC_out[10][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][2]} .original_name {{mem_inst/DAC_out[10][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][2]} .single_bit_orig_name {mem_inst/DAC_out[10][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][2]/Q} .original_name {mem_inst/DAC_out[10][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][3]} .original_name {{mem_inst/DAC_out[10][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][3]} .single_bit_orig_name {mem_inst/DAC_out[10][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][3]/Q} .original_name {mem_inst/DAC_out[10][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][4]} .original_name {{mem_inst/DAC_out[10][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][4]} .single_bit_orig_name {mem_inst/DAC_out[10][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][4]/Q} .original_name {mem_inst/DAC_out[10][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][5]} .original_name {{mem_inst/DAC_out[10][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][5]} .single_bit_orig_name {mem_inst/DAC_out[10][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][5]/Q} .original_name {mem_inst/DAC_out[10][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][6]} .original_name {{mem_inst/DAC_out[10][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][6]} .single_bit_orig_name {mem_inst/DAC_out[10][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][6]/Q} .original_name {mem_inst/DAC_out[10][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][7]} .original_name {{mem_inst/DAC_out[10][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][7]} .single_bit_orig_name {mem_inst/DAC_out[10][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[10][7]/Q} .original_name {mem_inst/DAC_out[10][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][0]} .original_name {{mem_inst/DAC_out[11][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][0]} .single_bit_orig_name {mem_inst/DAC_out[11][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][0]/Q} .original_name {mem_inst/DAC_out[11][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][1]} .original_name {{mem_inst/DAC_out[11][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][1]} .single_bit_orig_name {mem_inst/DAC_out[11][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][1]/Q} .original_name {mem_inst/DAC_out[11][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][2]} .original_name {{mem_inst/DAC_out[11][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][2]} .single_bit_orig_name {mem_inst/DAC_out[11][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][2]/Q} .original_name {mem_inst/DAC_out[11][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][3]} .original_name {{mem_inst/DAC_out[11][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][3]} .single_bit_orig_name {mem_inst/DAC_out[11][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][3]/Q} .original_name {mem_inst/DAC_out[11][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][4]} .original_name {{mem_inst/DAC_out[11][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][4]} .single_bit_orig_name {mem_inst/DAC_out[11][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][4]/Q} .original_name {mem_inst/DAC_out[11][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][5]} .original_name {{mem_inst/DAC_out[11][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][5]} .single_bit_orig_name {mem_inst/DAC_out[11][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][5]/Q} .original_name {mem_inst/DAC_out[11][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][6]} .original_name {{mem_inst/DAC_out[11][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][6]} .single_bit_orig_name {mem_inst/DAC_out[11][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][6]/Q} .original_name {mem_inst/DAC_out[11][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][7]} .original_name {{mem_inst/DAC_out[11][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][7]} .single_bit_orig_name {mem_inst/DAC_out[11][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[11][7]/Q} .original_name {mem_inst/DAC_out[11][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][0]} .original_name {{mem_inst/DAC_out[12][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][0]} .single_bit_orig_name {mem_inst/DAC_out[12][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][0]/Q} .original_name {mem_inst/DAC_out[12][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][1]} .original_name {{mem_inst/DAC_out[12][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][1]} .single_bit_orig_name {mem_inst/DAC_out[12][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][1]/Q} .original_name {mem_inst/DAC_out[12][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][2]} .original_name {{mem_inst/DAC_out[12][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][2]} .single_bit_orig_name {mem_inst/DAC_out[12][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][2]/Q} .original_name {mem_inst/DAC_out[12][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][3]} .original_name {{mem_inst/DAC_out[12][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][3]} .single_bit_orig_name {mem_inst/DAC_out[12][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][3]/Q} .original_name {mem_inst/DAC_out[12][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][4]} .original_name {{mem_inst/DAC_out[12][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][4]} .single_bit_orig_name {mem_inst/DAC_out[12][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][4]/Q} .original_name {mem_inst/DAC_out[12][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][5]} .original_name {{mem_inst/DAC_out[12][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][5]} .single_bit_orig_name {mem_inst/DAC_out[12][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][5]/Q} .original_name {mem_inst/DAC_out[12][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][6]} .original_name {{mem_inst/DAC_out[12][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][6]} .single_bit_orig_name {mem_inst/DAC_out[12][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][6]/Q} .original_name {mem_inst/DAC_out[12][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][7]} .original_name {{mem_inst/DAC_out[12][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][7]} .single_bit_orig_name {mem_inst/DAC_out[12][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[12][7]/Q} .original_name {mem_inst/DAC_out[12][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][0]} .original_name {{mem_inst/DAC_out[13][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][0]} .single_bit_orig_name {mem_inst/DAC_out[13][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][0]/Q} .original_name {mem_inst/DAC_out[13][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][1]} .original_name {{mem_inst/DAC_out[13][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][1]} .single_bit_orig_name {mem_inst/DAC_out[13][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][1]/Q} .original_name {mem_inst/DAC_out[13][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][2]} .original_name {{mem_inst/DAC_out[13][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][2]} .single_bit_orig_name {mem_inst/DAC_out[13][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][2]/Q} .original_name {mem_inst/DAC_out[13][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][3]} .original_name {{mem_inst/DAC_out[13][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][3]} .single_bit_orig_name {mem_inst/DAC_out[13][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][3]/Q} .original_name {mem_inst/DAC_out[13][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][4]} .original_name {{mem_inst/DAC_out[13][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][4]} .single_bit_orig_name {mem_inst/DAC_out[13][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][4]/Q} .original_name {mem_inst/DAC_out[13][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][5]} .original_name {{mem_inst/DAC_out[13][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][5]} .single_bit_orig_name {mem_inst/DAC_out[13][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][5]/Q} .original_name {mem_inst/DAC_out[13][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][6]} .original_name {{mem_inst/DAC_out[13][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][6]} .single_bit_orig_name {mem_inst/DAC_out[13][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][6]/Q} .original_name {mem_inst/DAC_out[13][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][7]} .original_name {{mem_inst/DAC_out[13][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][7]} .single_bit_orig_name {mem_inst/DAC_out[13][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[13][7]/Q} .original_name {mem_inst/DAC_out[13][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][0]} .original_name {{mem_inst/DAC_out[14][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][0]} .single_bit_orig_name {mem_inst/DAC_out[14][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][0]/Q} .original_name {mem_inst/DAC_out[14][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][1]} .original_name {{mem_inst/DAC_out[14][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][1]} .single_bit_orig_name {mem_inst/DAC_out[14][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][1]/Q} .original_name {mem_inst/DAC_out[14][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][2]} .original_name {{mem_inst/DAC_out[14][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][2]} .single_bit_orig_name {mem_inst/DAC_out[14][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][2]/Q} .original_name {mem_inst/DAC_out[14][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][3]} .original_name {{mem_inst/DAC_out[14][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][3]} .single_bit_orig_name {mem_inst/DAC_out[14][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][3]/Q} .original_name {mem_inst/DAC_out[14][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][4]} .original_name {{mem_inst/DAC_out[14][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][4]} .single_bit_orig_name {mem_inst/DAC_out[14][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][4]/Q} .original_name {mem_inst/DAC_out[14][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][5]} .original_name {{mem_inst/DAC_out[14][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][5]} .single_bit_orig_name {mem_inst/DAC_out[14][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][5]/Q} .original_name {mem_inst/DAC_out[14][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][6]} .original_name {{mem_inst/DAC_out[14][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][6]} .single_bit_orig_name {mem_inst/DAC_out[14][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][6]/Q} .original_name {mem_inst/DAC_out[14][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][7]} .original_name {{mem_inst/DAC_out[14][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][7]} .single_bit_orig_name {mem_inst/DAC_out[14][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[14][7]/Q} .original_name {mem_inst/DAC_out[14][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][0]} .original_name {{mem_inst/DAC_out[15][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][0]} .single_bit_orig_name {mem_inst/DAC_out[15][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][0]/Q} .original_name {mem_inst/DAC_out[15][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][1]} .original_name {{mem_inst/DAC_out[15][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][1]} .single_bit_orig_name {mem_inst/DAC_out[15][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][1]/Q} .original_name {mem_inst/DAC_out[15][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][2]} .original_name {{mem_inst/DAC_out[15][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][2]} .single_bit_orig_name {mem_inst/DAC_out[15][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][2]/Q} .original_name {mem_inst/DAC_out[15][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][3]} .original_name {{mem_inst/DAC_out[15][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][3]} .single_bit_orig_name {mem_inst/DAC_out[15][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][3]/Q} .original_name {mem_inst/DAC_out[15][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][4]} .original_name {{mem_inst/DAC_out[15][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][4]} .single_bit_orig_name {mem_inst/DAC_out[15][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][4]/Q} .original_name {mem_inst/DAC_out[15][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][5]} .original_name {{mem_inst/DAC_out[15][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][5]} .single_bit_orig_name {mem_inst/DAC_out[15][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][5]/Q} .original_name {mem_inst/DAC_out[15][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][6]} .original_name {{mem_inst/DAC_out[15][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][6]} .single_bit_orig_name {mem_inst/DAC_out[15][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][6]/Q} .original_name {mem_inst/DAC_out[15][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][7]} .original_name {{mem_inst/DAC_out[15][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][7]} .single_bit_orig_name {mem_inst/DAC_out[15][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[15][7]/Q} .original_name {mem_inst/DAC_out[15][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][0]} .original_name {{mem_inst/DAC_out[16][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][0]} .single_bit_orig_name {mem_inst/DAC_out[16][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][0]/Q} .original_name {mem_inst/DAC_out[16][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][1]} .original_name {{mem_inst/DAC_out[16][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][1]} .single_bit_orig_name {mem_inst/DAC_out[16][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][1]/Q} .original_name {mem_inst/DAC_out[16][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][2]} .original_name {{mem_inst/DAC_out[16][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][2]} .single_bit_orig_name {mem_inst/DAC_out[16][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][2]/Q} .original_name {mem_inst/DAC_out[16][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][3]} .original_name {{mem_inst/DAC_out[16][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][3]} .single_bit_orig_name {mem_inst/DAC_out[16][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][3]/Q} .original_name {mem_inst/DAC_out[16][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][4]} .original_name {{mem_inst/DAC_out[16][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][4]} .single_bit_orig_name {mem_inst/DAC_out[16][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][4]/Q} .original_name {mem_inst/DAC_out[16][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][5]} .original_name {{mem_inst/DAC_out[16][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][5]} .single_bit_orig_name {mem_inst/DAC_out[16][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][5]/Q} .original_name {mem_inst/DAC_out[16][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][6]} .original_name {{mem_inst/DAC_out[16][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][6]} .single_bit_orig_name {mem_inst/DAC_out[16][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][6]/Q} .original_name {mem_inst/DAC_out[16][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][7]} .original_name {{mem_inst/DAC_out[16][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][7]} .single_bit_orig_name {mem_inst/DAC_out[16][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[16][7]/Q} .original_name {mem_inst/DAC_out[16][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][0]} .original_name {{mem_inst/DAC_out[17][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][0]} .single_bit_orig_name {mem_inst/DAC_out[17][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][0]/Q} .original_name {mem_inst/DAC_out[17][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][1]} .original_name {{mem_inst/DAC_out[17][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][1]} .single_bit_orig_name {mem_inst/DAC_out[17][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][1]/Q} .original_name {mem_inst/DAC_out[17][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][2]} .original_name {{mem_inst/DAC_out[17][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][2]} .single_bit_orig_name {mem_inst/DAC_out[17][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][2]/Q} .original_name {mem_inst/DAC_out[17][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][3]} .original_name {{mem_inst/DAC_out[17][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][3]} .single_bit_orig_name {mem_inst/DAC_out[17][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][3]/Q} .original_name {mem_inst/DAC_out[17][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][4]} .original_name {{mem_inst/DAC_out[17][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][4]} .single_bit_orig_name {mem_inst/DAC_out[17][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][4]/Q} .original_name {mem_inst/DAC_out[17][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][5]} .original_name {{mem_inst/DAC_out[17][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][5]} .single_bit_orig_name {mem_inst/DAC_out[17][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][5]/Q} .original_name {mem_inst/DAC_out[17][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][6]} .original_name {{mem_inst/DAC_out[17][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][6]} .single_bit_orig_name {mem_inst/DAC_out[17][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][6]/Q} .original_name {mem_inst/DAC_out[17][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][7]} .original_name {{mem_inst/DAC_out[17][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][7]} .single_bit_orig_name {mem_inst/DAC_out[17][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[17][7]/Q} .original_name {mem_inst/DAC_out[17][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][0]} .original_name {{mem_inst/DAC_out[18][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][0]} .single_bit_orig_name {mem_inst/DAC_out[18][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][0]/Q} .original_name {mem_inst/DAC_out[18][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][1]} .original_name {{mem_inst/DAC_out[18][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][1]} .single_bit_orig_name {mem_inst/DAC_out[18][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][1]/Q} .original_name {mem_inst/DAC_out[18][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][2]} .original_name {{mem_inst/DAC_out[18][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][2]} .single_bit_orig_name {mem_inst/DAC_out[18][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][2]/Q} .original_name {mem_inst/DAC_out[18][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][3]} .original_name {{mem_inst/DAC_out[18][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][3]} .single_bit_orig_name {mem_inst/DAC_out[18][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][3]/Q} .original_name {mem_inst/DAC_out[18][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][4]} .original_name {{mem_inst/DAC_out[18][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][4]} .single_bit_orig_name {mem_inst/DAC_out[18][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][4]/Q} .original_name {mem_inst/DAC_out[18][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][5]} .original_name {{mem_inst/DAC_out[18][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][5]} .single_bit_orig_name {mem_inst/DAC_out[18][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][5]/Q} .original_name {mem_inst/DAC_out[18][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][6]} .original_name {{mem_inst/DAC_out[18][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][6]} .single_bit_orig_name {mem_inst/DAC_out[18][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][6]/Q} .original_name {mem_inst/DAC_out[18][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][7]} .original_name {{mem_inst/DAC_out[18][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][7]} .single_bit_orig_name {mem_inst/DAC_out[18][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[18][7]/Q} .original_name {mem_inst/DAC_out[18][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][0]} .original_name {{mem_inst/DAC_out[19][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][0]} .single_bit_orig_name {mem_inst/DAC_out[19][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][0]/Q} .original_name {mem_inst/DAC_out[19][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][1]} .original_name {{mem_inst/DAC_out[19][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][1]} .single_bit_orig_name {mem_inst/DAC_out[19][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][1]/Q} .original_name {mem_inst/DAC_out[19][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][2]} .original_name {{mem_inst/DAC_out[19][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][2]} .single_bit_orig_name {mem_inst/DAC_out[19][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][2]/Q} .original_name {mem_inst/DAC_out[19][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][3]} .original_name {{mem_inst/DAC_out[19][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][3]} .single_bit_orig_name {mem_inst/DAC_out[19][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][3]/Q} .original_name {mem_inst/DAC_out[19][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][4]} .original_name {{mem_inst/DAC_out[19][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][4]} .single_bit_orig_name {mem_inst/DAC_out[19][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][4]/Q} .original_name {mem_inst/DAC_out[19][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][5]} .original_name {{mem_inst/DAC_out[19][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][5]} .single_bit_orig_name {mem_inst/DAC_out[19][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][5]/Q} .original_name {mem_inst/DAC_out[19][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][6]} .original_name {{mem_inst/DAC_out[19][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][6]} .single_bit_orig_name {mem_inst/DAC_out[19][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][6]/Q} .original_name {mem_inst/DAC_out[19][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][7]} .original_name {{mem_inst/DAC_out[19][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][7]} .single_bit_orig_name {mem_inst/DAC_out[19][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[19][7]/Q} .original_name {mem_inst/DAC_out[19][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][0]} .original_name {{mem_inst/DAC_out[20][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][0]} .single_bit_orig_name {mem_inst/DAC_out[20][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][0]/Q} .original_name {mem_inst/DAC_out[20][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][1]} .original_name {{mem_inst/DAC_out[20][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][1]} .single_bit_orig_name {mem_inst/DAC_out[20][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][1]/Q} .original_name {mem_inst/DAC_out[20][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][2]} .original_name {{mem_inst/DAC_out[20][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][2]} .single_bit_orig_name {mem_inst/DAC_out[20][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][2]/Q} .original_name {mem_inst/DAC_out[20][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][3]} .original_name {{mem_inst/DAC_out[20][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][3]} .single_bit_orig_name {mem_inst/DAC_out[20][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][3]/Q} .original_name {mem_inst/DAC_out[20][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][4]} .original_name {{mem_inst/DAC_out[20][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][4]} .single_bit_orig_name {mem_inst/DAC_out[20][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][4]/Q} .original_name {mem_inst/DAC_out[20][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][5]} .original_name {{mem_inst/DAC_out[20][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][5]} .single_bit_orig_name {mem_inst/DAC_out[20][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][5]/Q} .original_name {mem_inst/DAC_out[20][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][6]} .original_name {{mem_inst/DAC_out[20][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][6]} .single_bit_orig_name {mem_inst/DAC_out[20][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][6]/Q} .original_name {mem_inst/DAC_out[20][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][7]} .original_name {{mem_inst/DAC_out[20][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][7]} .single_bit_orig_name {mem_inst/DAC_out[20][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[20][7]/Q} .original_name {mem_inst/DAC_out[20][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][0]} .original_name {{mem_inst/DAC_out[21][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][0]} .single_bit_orig_name {mem_inst/DAC_out[21][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][0]/Q} .original_name {mem_inst/DAC_out[21][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][1]} .original_name {{mem_inst/DAC_out[21][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][1]} .single_bit_orig_name {mem_inst/DAC_out[21][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][1]/Q} .original_name {mem_inst/DAC_out[21][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][2]} .original_name {{mem_inst/DAC_out[21][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][2]} .single_bit_orig_name {mem_inst/DAC_out[21][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][2]/Q} .original_name {mem_inst/DAC_out[21][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][3]} .original_name {{mem_inst/DAC_out[21][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][3]} .single_bit_orig_name {mem_inst/DAC_out[21][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][3]/Q} .original_name {mem_inst/DAC_out[21][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][4]} .original_name {{mem_inst/DAC_out[21][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][4]} .single_bit_orig_name {mem_inst/DAC_out[21][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][4]/Q} .original_name {mem_inst/DAC_out[21][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][5]} .original_name {{mem_inst/DAC_out[21][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][5]} .single_bit_orig_name {mem_inst/DAC_out[21][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][5]/Q} .original_name {mem_inst/DAC_out[21][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][6]} .original_name {{mem_inst/DAC_out[21][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][6]} .single_bit_orig_name {mem_inst/DAC_out[21][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][6]/Q} .original_name {mem_inst/DAC_out[21][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][7]} .original_name {{mem_inst/DAC_out[21][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][7]} .single_bit_orig_name {mem_inst/DAC_out[21][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[21][7]/Q} .original_name {mem_inst/DAC_out[21][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][0]} .original_name {{mem_inst/DAC_out[22][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][0]} .single_bit_orig_name {mem_inst/DAC_out[22][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][0]/Q} .original_name {mem_inst/DAC_out[22][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][1]} .original_name {{mem_inst/DAC_out[22][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][1]} .single_bit_orig_name {mem_inst/DAC_out[22][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][1]/Q} .original_name {mem_inst/DAC_out[22][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][2]} .original_name {{mem_inst/DAC_out[22][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][2]} .single_bit_orig_name {mem_inst/DAC_out[22][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][2]/Q} .original_name {mem_inst/DAC_out[22][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][3]} .original_name {{mem_inst/DAC_out[22][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][3]} .single_bit_orig_name {mem_inst/DAC_out[22][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][3]/Q} .original_name {mem_inst/DAC_out[22][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][4]} .original_name {{mem_inst/DAC_out[22][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][4]} .single_bit_orig_name {mem_inst/DAC_out[22][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][4]/Q} .original_name {mem_inst/DAC_out[22][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][5]} .original_name {{mem_inst/DAC_out[22][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][5]} .single_bit_orig_name {mem_inst/DAC_out[22][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][5]/Q} .original_name {mem_inst/DAC_out[22][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][6]} .original_name {{mem_inst/DAC_out[22][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][6]} .single_bit_orig_name {mem_inst/DAC_out[22][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][6]/Q} .original_name {mem_inst/DAC_out[22][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][7]} .original_name {{mem_inst/DAC_out[22][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][7]} .single_bit_orig_name {mem_inst/DAC_out[22][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[22][7]/Q} .original_name {mem_inst/DAC_out[22][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][0]} .original_name {{mem_inst/DAC_out[23][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][0]} .single_bit_orig_name {mem_inst/DAC_out[23][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][0]/Q} .original_name {mem_inst/DAC_out[23][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][1]} .original_name {{mem_inst/DAC_out[23][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][1]} .single_bit_orig_name {mem_inst/DAC_out[23][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][1]/Q} .original_name {mem_inst/DAC_out[23][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][2]} .original_name {{mem_inst/DAC_out[23][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][2]} .single_bit_orig_name {mem_inst/DAC_out[23][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][2]/Q} .original_name {mem_inst/DAC_out[23][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][3]} .original_name {{mem_inst/DAC_out[23][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][3]} .single_bit_orig_name {mem_inst/DAC_out[23][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][3]/Q} .original_name {mem_inst/DAC_out[23][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][4]} .original_name {{mem_inst/DAC_out[23][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][4]} .single_bit_orig_name {mem_inst/DAC_out[23][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][4]/Q} .original_name {mem_inst/DAC_out[23][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][5]} .original_name {{mem_inst/DAC_out[23][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][5]} .single_bit_orig_name {mem_inst/DAC_out[23][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][5]/Q} .original_name {mem_inst/DAC_out[23][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][6]} .original_name {{mem_inst/DAC_out[23][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][6]} .single_bit_orig_name {mem_inst/DAC_out[23][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][6]/Q} .original_name {mem_inst/DAC_out[23][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][7]} .original_name {{mem_inst/DAC_out[23][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][7]} .single_bit_orig_name {mem_inst/DAC_out[23][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[23][7]/Q} .original_name {mem_inst/DAC_out[23][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][0]} .original_name {{mem_inst/DAC_out[24][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][0]} .single_bit_orig_name {mem_inst/DAC_out[24][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][0]/Q} .original_name {mem_inst/DAC_out[24][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][1]} .original_name {{mem_inst/DAC_out[24][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][1]} .single_bit_orig_name {mem_inst/DAC_out[24][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][1]/Q} .original_name {mem_inst/DAC_out[24][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][2]} .original_name {{mem_inst/DAC_out[24][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][2]} .single_bit_orig_name {mem_inst/DAC_out[24][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][2]/Q} .original_name {mem_inst/DAC_out[24][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][3]} .original_name {{mem_inst/DAC_out[24][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][3]} .single_bit_orig_name {mem_inst/DAC_out[24][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][3]/Q} .original_name {mem_inst/DAC_out[24][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][4]} .original_name {{mem_inst/DAC_out[24][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][4]} .single_bit_orig_name {mem_inst/DAC_out[24][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][4]/Q} .original_name {mem_inst/DAC_out[24][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][5]} .original_name {{mem_inst/DAC_out[24][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][5]} .single_bit_orig_name {mem_inst/DAC_out[24][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][5]/Q} .original_name {mem_inst/DAC_out[24][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][6]} .original_name {{mem_inst/DAC_out[24][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][6]} .single_bit_orig_name {mem_inst/DAC_out[24][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][6]/Q} .original_name {mem_inst/DAC_out[24][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][7]} .original_name {{mem_inst/DAC_out[24][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][7]} .single_bit_orig_name {mem_inst/DAC_out[24][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[24][7]/Q} .original_name {mem_inst/DAC_out[24][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][0]} .original_name {{mem_inst/DAC_out[25][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][0]} .single_bit_orig_name {mem_inst/DAC_out[25][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][0]/Q} .original_name {mem_inst/DAC_out[25][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][1]} .original_name {{mem_inst/DAC_out[25][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][1]} .single_bit_orig_name {mem_inst/DAC_out[25][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][1]/Q} .original_name {mem_inst/DAC_out[25][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][2]} .original_name {{mem_inst/DAC_out[25][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][2]} .single_bit_orig_name {mem_inst/DAC_out[25][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][2]/Q} .original_name {mem_inst/DAC_out[25][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][3]} .original_name {{mem_inst/DAC_out[25][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][3]} .single_bit_orig_name {mem_inst/DAC_out[25][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][3]/Q} .original_name {mem_inst/DAC_out[25][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][4]} .original_name {{mem_inst/DAC_out[25][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][4]} .single_bit_orig_name {mem_inst/DAC_out[25][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][4]/Q} .original_name {mem_inst/DAC_out[25][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][5]} .original_name {{mem_inst/DAC_out[25][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][5]} .single_bit_orig_name {mem_inst/DAC_out[25][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][5]/Q} .original_name {mem_inst/DAC_out[25][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][6]} .original_name {{mem_inst/DAC_out[25][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][6]} .single_bit_orig_name {mem_inst/DAC_out[25][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][6]/Q} .original_name {mem_inst/DAC_out[25][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][7]} .original_name {{mem_inst/DAC_out[25][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][7]} .single_bit_orig_name {mem_inst/DAC_out[25][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[25][7]/Q} .original_name {mem_inst/DAC_out[25][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][0]} .original_name {{mem_inst/DAC_out[26][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][0]} .single_bit_orig_name {mem_inst/DAC_out[26][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][0]/Q} .original_name {mem_inst/DAC_out[26][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][1]} .original_name {{mem_inst/DAC_out[26][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][1]} .single_bit_orig_name {mem_inst/DAC_out[26][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][1]/Q} .original_name {mem_inst/DAC_out[26][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][2]} .original_name {{mem_inst/DAC_out[26][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][2]} .single_bit_orig_name {mem_inst/DAC_out[26][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][2]/Q} .original_name {mem_inst/DAC_out[26][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][3]} .original_name {{mem_inst/DAC_out[26][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][3]} .single_bit_orig_name {mem_inst/DAC_out[26][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][3]/Q} .original_name {mem_inst/DAC_out[26][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][4]} .original_name {{mem_inst/DAC_out[26][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][4]} .single_bit_orig_name {mem_inst/DAC_out[26][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][4]/Q} .original_name {mem_inst/DAC_out[26][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][5]} .original_name {{mem_inst/DAC_out[26][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][5]} .single_bit_orig_name {mem_inst/DAC_out[26][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][5]/Q} .original_name {mem_inst/DAC_out[26][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][6]} .original_name {{mem_inst/DAC_out[26][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][6]} .single_bit_orig_name {mem_inst/DAC_out[26][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][6]/Q} .original_name {mem_inst/DAC_out[26][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][7]} .original_name {{mem_inst/DAC_out[26][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][7]} .single_bit_orig_name {mem_inst/DAC_out[26][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[26][7]/Q} .original_name {mem_inst/DAC_out[26][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][0]} .original_name {{mem_inst/DAC_out[27][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][0]} .single_bit_orig_name {mem_inst/DAC_out[27][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][0]/Q} .original_name {mem_inst/DAC_out[27][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][1]} .original_name {{mem_inst/DAC_out[27][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][1]} .single_bit_orig_name {mem_inst/DAC_out[27][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][1]/Q} .original_name {mem_inst/DAC_out[27][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][2]} .original_name {{mem_inst/DAC_out[27][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][2]} .single_bit_orig_name {mem_inst/DAC_out[27][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][2]/Q} .original_name {mem_inst/DAC_out[27][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][3]} .original_name {{mem_inst/DAC_out[27][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][3]} .single_bit_orig_name {mem_inst/DAC_out[27][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][3]/Q} .original_name {mem_inst/DAC_out[27][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][4]} .original_name {{mem_inst/DAC_out[27][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][4]} .single_bit_orig_name {mem_inst/DAC_out[27][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][4]/Q} .original_name {mem_inst/DAC_out[27][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][5]} .original_name {{mem_inst/DAC_out[27][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][5]} .single_bit_orig_name {mem_inst/DAC_out[27][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][5]/Q} .original_name {mem_inst/DAC_out[27][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][6]} .original_name {{mem_inst/DAC_out[27][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][6]} .single_bit_orig_name {mem_inst/DAC_out[27][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][6]/Q} .original_name {mem_inst/DAC_out[27][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][7]} .original_name {{mem_inst/DAC_out[27][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][7]} .single_bit_orig_name {mem_inst/DAC_out[27][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[27][7]/Q} .original_name {mem_inst/DAC_out[27][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][0]} .original_name {{mem_inst/DAC_out[28][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][0]} .single_bit_orig_name {mem_inst/DAC_out[28][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][0]/Q} .original_name {mem_inst/DAC_out[28][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][1]} .original_name {{mem_inst/DAC_out[28][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][1]} .single_bit_orig_name {mem_inst/DAC_out[28][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][1]/Q} .original_name {mem_inst/DAC_out[28][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][2]} .original_name {{mem_inst/DAC_out[28][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][2]} .single_bit_orig_name {mem_inst/DAC_out[28][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][2]/Q} .original_name {mem_inst/DAC_out[28][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][3]} .original_name {{mem_inst/DAC_out[28][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][3]} .single_bit_orig_name {mem_inst/DAC_out[28][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][3]/Q} .original_name {mem_inst/DAC_out[28][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][4]} .original_name {{mem_inst/DAC_out[28][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][4]} .single_bit_orig_name {mem_inst/DAC_out[28][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][4]/Q} .original_name {mem_inst/DAC_out[28][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][5]} .original_name {{mem_inst/DAC_out[28][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][5]} .single_bit_orig_name {mem_inst/DAC_out[28][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][5]/Q} .original_name {mem_inst/DAC_out[28][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][6]} .original_name {{mem_inst/DAC_out[28][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][6]} .single_bit_orig_name {mem_inst/DAC_out[28][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][6]/Q} .original_name {mem_inst/DAC_out[28][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][7]} .original_name {{mem_inst/DAC_out[28][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][7]} .single_bit_orig_name {mem_inst/DAC_out[28][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[28][7]/Q} .original_name {mem_inst/DAC_out[28][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][0]} .original_name {{mem_inst/DAC_out[29][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][0]} .single_bit_orig_name {mem_inst/DAC_out[29][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][0]/Q} .original_name {mem_inst/DAC_out[29][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][1]} .original_name {{mem_inst/DAC_out[29][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][1]} .single_bit_orig_name {mem_inst/DAC_out[29][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][1]/Q} .original_name {mem_inst/DAC_out[29][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][2]} .original_name {{mem_inst/DAC_out[29][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][2]} .single_bit_orig_name {mem_inst/DAC_out[29][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][2]/Q} .original_name {mem_inst/DAC_out[29][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][3]} .original_name {{mem_inst/DAC_out[29][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][3]} .single_bit_orig_name {mem_inst/DAC_out[29][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][3]/Q} .original_name {mem_inst/DAC_out[29][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][4]} .original_name {{mem_inst/DAC_out[29][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][4]} .single_bit_orig_name {mem_inst/DAC_out[29][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][4]/Q} .original_name {mem_inst/DAC_out[29][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][5]} .original_name {{mem_inst/DAC_out[29][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][5]} .single_bit_orig_name {mem_inst/DAC_out[29][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][5]/Q} .original_name {mem_inst/DAC_out[29][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][6]} .original_name {{mem_inst/DAC_out[29][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][6]} .single_bit_orig_name {mem_inst/DAC_out[29][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][6]/Q} .original_name {mem_inst/DAC_out[29][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][7]} .original_name {{mem_inst/DAC_out[29][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][7]} .single_bit_orig_name {mem_inst/DAC_out[29][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[29][7]/Q} .original_name {mem_inst/DAC_out[29][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][0]} .original_name {{mem_inst/DAC_out[30][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][0]} .single_bit_orig_name {mem_inst/DAC_out[30][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][0]/Q} .original_name {mem_inst/DAC_out[30][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][1]} .original_name {{mem_inst/DAC_out[30][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][1]} .single_bit_orig_name {mem_inst/DAC_out[30][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][1]/Q} .original_name {mem_inst/DAC_out[30][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][2]} .original_name {{mem_inst/DAC_out[30][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][2]} .single_bit_orig_name {mem_inst/DAC_out[30][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][2]/Q} .original_name {mem_inst/DAC_out[30][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][3]} .original_name {{mem_inst/DAC_out[30][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][3]} .single_bit_orig_name {mem_inst/DAC_out[30][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][3]/Q} .original_name {mem_inst/DAC_out[30][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][4]} .original_name {{mem_inst/DAC_out[30][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][4]} .single_bit_orig_name {mem_inst/DAC_out[30][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][4]/Q} .original_name {mem_inst/DAC_out[30][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][5]} .original_name {{mem_inst/DAC_out[30][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][5]} .single_bit_orig_name {mem_inst/DAC_out[30][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][5]/Q} .original_name {mem_inst/DAC_out[30][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][6]} .original_name {{mem_inst/DAC_out[30][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][6]} .single_bit_orig_name {mem_inst/DAC_out[30][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][6]/Q} .original_name {mem_inst/DAC_out[30][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][7]} .original_name {{mem_inst/DAC_out[30][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][7]} .single_bit_orig_name {mem_inst/DAC_out[30][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/DAC_out_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/DAC_out_reg[30][7]/Q} .original_name {mem_inst/DAC_out[30][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[0]} .original_name {{mem_inst/Data_out[0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[0]} .single_bit_orig_name {mem_inst/Data_out[0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[0]/Q} .original_name {mem_inst/Data_out[0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[1]} .original_name {{mem_inst/Data_out[1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[1]} .single_bit_orig_name {mem_inst/Data_out[1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[1]/Q} .original_name {mem_inst/Data_out[1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[2]} .original_name {{mem_inst/Data_out[2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[2]} .single_bit_orig_name {mem_inst/Data_out[2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[2]/Q} .original_name {mem_inst/Data_out[2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[3]} .original_name {{mem_inst/Data_out[3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[3]} .single_bit_orig_name {mem_inst/Data_out[3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[3]/Q} .original_name {mem_inst/Data_out[3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[4]} .original_name {{mem_inst/Data_out[4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[4]} .single_bit_orig_name {mem_inst/Data_out[4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[4]/Q} .original_name {mem_inst/Data_out[4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[5]} .original_name {{mem_inst/Data_out[5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[5]} .single_bit_orig_name {mem_inst/Data_out[5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[5]/Q} .original_name {mem_inst/Data_out[5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[6]} .original_name {{mem_inst/Data_out[6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[6]} .single_bit_orig_name {mem_inst/Data_out[6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[6]/Q} .original_name {mem_inst/Data_out[6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[7]} .original_name {{mem_inst/Data_out[7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[7]} .single_bit_orig_name {mem_inst/Data_out[7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Data_out_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Data_out_reg[7]/Q} .original_name {mem_inst/Data_out[7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[0]} .original_name {{mem_inst/Timer_EN[0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[0]} .single_bit_orig_name {mem_inst/Timer_EN[0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Timer_EN_reg[0]/Q} .original_name {mem_inst/Timer_EN[0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[1]} .original_name {{mem_inst/Timer_EN[1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[1]} .single_bit_orig_name {mem_inst/Timer_EN[1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Timer_EN_reg[1]/Q} .original_name {mem_inst/Timer_EN[1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[2]} .original_name {{mem_inst/Timer_EN[2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[2]} .single_bit_orig_name {mem_inst/Timer_EN[2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_EN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Timer_EN_reg[2]/Q} .original_name {mem_inst/Timer_EN[2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[0]} .original_name {{mem_inst/Timer_FEN[0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[0]} .single_bit_orig_name {mem_inst/Timer_FEN[0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Timer_FEN_reg[0]/Q} .original_name {mem_inst/Timer_FEN[0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[1]} .original_name {{mem_inst/Timer_FEN[1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[1]} .single_bit_orig_name {mem_inst/Timer_FEN[1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Timer_FEN_reg[1]/Q} .original_name {mem_inst/Timer_FEN[1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[2]} .original_name {{mem_inst/Timer_FEN[2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[2]} .single_bit_orig_name {mem_inst/Timer_FEN[2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/Timer_FEN_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/Timer_FEN_reg[2]/Q} .original_name {mem_inst/Timer_FEN[2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[0]} .original_name {{mem_inst/registers_en[0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[0]} .single_bit_orig_name {mem_inst/registers_en[0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[0]/Q} .original_name {mem_inst/registers_en[0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[1]} .original_name {{mem_inst/registers_en[1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[1]} .single_bit_orig_name {mem_inst/registers_en[1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[1]/Q} .original_name {mem_inst/registers_en[1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[2]} .original_name {{mem_inst/registers_en[2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[2]} .single_bit_orig_name {mem_inst/registers_en[2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[2]/Q} .original_name {mem_inst/registers_en[2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[3]} .original_name {{mem_inst/registers_en[3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[3]} .single_bit_orig_name {mem_inst/registers_en[3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[3]/Q} .original_name {mem_inst/registers_en[3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[4]} .original_name {{mem_inst/registers_en[4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[4]} .single_bit_orig_name {mem_inst/registers_en[4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[4]/Q} .original_name {mem_inst/registers_en[4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[5]} .original_name {{mem_inst/registers_en[5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[5]} .single_bit_orig_name {mem_inst/registers_en[5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[5]/Q} .original_name {mem_inst/registers_en[5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[6]} .original_name {{mem_inst/registers_en[6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[6]} .single_bit_orig_name {mem_inst/registers_en[6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[6]/Q} .original_name {mem_inst/registers_en[6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[7]} .original_name {{mem_inst/registers_en[7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[7]} .single_bit_orig_name {mem_inst/registers_en[7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[7]/Q} .original_name {mem_inst/registers_en[7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[8]} .original_name {{mem_inst/registers_en[8]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[8]} .single_bit_orig_name {mem_inst/registers_en[8]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[8]/Q} .original_name {mem_inst/registers_en[8]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[9]} .original_name {{mem_inst/registers_en[9]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[9]} .single_bit_orig_name {mem_inst/registers_en[9]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[9]/Q} .original_name {mem_inst/registers_en[9]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[10]} .original_name {{mem_inst/registers_en[10]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[10]} .single_bit_orig_name {mem_inst/registers_en[10]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[10]/Q} .original_name {mem_inst/registers_en[10]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[11]} .original_name {{mem_inst/registers_en[11]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[11]} .single_bit_orig_name {mem_inst/registers_en[11]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[11]/Q} .original_name {mem_inst/registers_en[11]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[12]} .original_name {{mem_inst/registers_en[12]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[12]} .single_bit_orig_name {mem_inst/registers_en[12]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[12]/Q} .original_name {mem_inst/registers_en[12]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[13]} .original_name {{mem_inst/registers_en[13]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[13]} .single_bit_orig_name {mem_inst/registers_en[13]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[13]/Q} .original_name {mem_inst/registers_en[13]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[14]} .original_name {{mem_inst/registers_en[14]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[14]} .single_bit_orig_name {mem_inst/registers_en[14]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[14]/Q} .original_name {mem_inst/registers_en[14]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[15]} .original_name {{mem_inst/registers_en[15]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[15]} .single_bit_orig_name {mem_inst/registers_en[15]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[15]/Q} .original_name {mem_inst/registers_en[15]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[16]} .original_name {{mem_inst/registers_en[16]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[16]} .single_bit_orig_name {mem_inst/registers_en[16]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[16]/Q} .original_name {mem_inst/registers_en[16]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[17]} .original_name {{mem_inst/registers_en[17]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[17]} .single_bit_orig_name {mem_inst/registers_en[17]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[17]/Q} .original_name {mem_inst/registers_en[17]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[18]} .original_name {{mem_inst/registers_en[18]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[18]} .single_bit_orig_name {mem_inst/registers_en[18]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[18]/Q} .original_name {mem_inst/registers_en[18]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[19]} .original_name {{mem_inst/registers_en[19]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[19]} .single_bit_orig_name {mem_inst/registers_en[19]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[19]/Q} .original_name {mem_inst/registers_en[19]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[20]} .original_name {{mem_inst/registers_en[20]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[20]} .single_bit_orig_name {mem_inst/registers_en[20]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[20]/Q} .original_name {mem_inst/registers_en[20]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[21]} .original_name {{mem_inst/registers_en[21]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[21]} .single_bit_orig_name {mem_inst/registers_en[21]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[21]/Q} .original_name {mem_inst/registers_en[21]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[22]} .original_name {{mem_inst/registers_en[22]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[22]} .single_bit_orig_name {mem_inst/registers_en[22]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[22]/Q} .original_name {mem_inst/registers_en[22]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[23]} .original_name {{mem_inst/registers_en[23]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[23]} .single_bit_orig_name {mem_inst/registers_en[23]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[23]/Q} .original_name {mem_inst/registers_en[23]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[24]} .original_name {{mem_inst/registers_en[24]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[24]} .single_bit_orig_name {mem_inst/registers_en[24]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[24]/Q} .original_name {mem_inst/registers_en[24]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[25]} .original_name {{mem_inst/registers_en[25]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[25]} .single_bit_orig_name {mem_inst/registers_en[25]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[25]/Q} .original_name {mem_inst/registers_en[25]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[26]} .original_name {{mem_inst/registers_en[26]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[26]} .single_bit_orig_name {mem_inst/registers_en[26]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[26]/Q} .original_name {mem_inst/registers_en[26]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[27]} .original_name {{mem_inst/registers_en[27]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[27]} .single_bit_orig_name {mem_inst/registers_en[27]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[27]/Q} .original_name {mem_inst/registers_en[27]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[28]} .original_name {{mem_inst/registers_en[28]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[28]} .single_bit_orig_name {mem_inst/registers_en[28]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[28]/Q} .original_name {mem_inst/registers_en[28]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[29]} .original_name {{mem_inst/registers_en[29]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[29]} .single_bit_orig_name {mem_inst/registers_en[29]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[29]/Q} .original_name {mem_inst/registers_en[29]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[30]} .original_name {{mem_inst/registers_en[30]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[30]} .single_bit_orig_name {mem_inst/registers_en[30]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[30]/Q} .original_name {mem_inst/registers_en[30]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[31]} .original_name {{mem_inst/registers_en[31]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[31]} .single_bit_orig_name {mem_inst/registers_en[31]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[31]/Q} .original_name {mem_inst/registers_en[31]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[32]} .original_name {{mem_inst/registers_en[32]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[32]} .single_bit_orig_name {mem_inst/registers_en[32]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[32]/Q} .original_name {mem_inst/registers_en[32]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[33]} .original_name {{mem_inst/registers_en[33]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[33]} .single_bit_orig_name {mem_inst/registers_en[33]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[33]/Q} .original_name {mem_inst/registers_en[33]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[34]} .original_name {{mem_inst/registers_en[34]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[34]} .single_bit_orig_name {mem_inst/registers_en[34]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[34]/Q} .original_name {mem_inst/registers_en[34]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[35]} .original_name {{mem_inst/registers_en[35]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[35]} .single_bit_orig_name {mem_inst/registers_en[35]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[35]/Q} .original_name {mem_inst/registers_en[35]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[36]} .original_name {{mem_inst/registers_en[36]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[36]} .single_bit_orig_name {mem_inst/registers_en[36]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_en_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_en_reg[36]/Q} .original_name {mem_inst/registers_en[36]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][0]} .original_name {{mem_inst/registers[0][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][0]} .single_bit_orig_name {mem_inst/registers[0][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][0]/Q} .original_name {mem_inst/registers[0][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][1]} .original_name {{mem_inst/registers[0][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][1]} .single_bit_orig_name {mem_inst/registers[0][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][1]/Q} .original_name {mem_inst/registers[0][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][2]} .original_name {{mem_inst/registers[0][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][2]} .single_bit_orig_name {mem_inst/registers[0][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][2]/Q} .original_name {mem_inst/registers[0][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][3]} .original_name {{mem_inst/registers[0][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][3]} .single_bit_orig_name {mem_inst/registers[0][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][3]/Q} .original_name {mem_inst/registers[0][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][4]} .original_name {{mem_inst/registers[0][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][4]} .single_bit_orig_name {mem_inst/registers[0][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][4]/Q} .original_name {mem_inst/registers[0][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][5]} .original_name {{mem_inst/registers[0][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][5]} .single_bit_orig_name {mem_inst/registers[0][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][5]/Q} .original_name {mem_inst/registers[0][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][6]} .original_name {{mem_inst/registers[0][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][6]} .single_bit_orig_name {mem_inst/registers[0][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][6]/Q} .original_name {mem_inst/registers[0][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][7]} .original_name {{mem_inst/registers[0][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][7]} .single_bit_orig_name {mem_inst/registers[0][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[0][7]/Q} .original_name {mem_inst/registers[0][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][0]} .original_name {{mem_inst/registers[1][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][0]} .single_bit_orig_name {mem_inst/registers[1][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][0]/Q} .original_name {mem_inst/registers[1][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][1]} .original_name {{mem_inst/registers[1][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][1]} .single_bit_orig_name {mem_inst/registers[1][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][1]/Q} .original_name {mem_inst/registers[1][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][2]} .original_name {{mem_inst/registers[1][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][2]} .single_bit_orig_name {mem_inst/registers[1][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][2]/Q} .original_name {mem_inst/registers[1][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][3]} .original_name {{mem_inst/registers[1][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][3]} .single_bit_orig_name {mem_inst/registers[1][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][3]/Q} .original_name {mem_inst/registers[1][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][4]} .original_name {{mem_inst/registers[1][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][4]} .single_bit_orig_name {mem_inst/registers[1][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][4]/Q} .original_name {mem_inst/registers[1][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][5]} .original_name {{mem_inst/registers[1][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][5]} .single_bit_orig_name {mem_inst/registers[1][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][5]/Q} .original_name {mem_inst/registers[1][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][6]} .original_name {{mem_inst/registers[1][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][6]} .single_bit_orig_name {mem_inst/registers[1][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][6]/Q} .original_name {mem_inst/registers[1][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][7]} .original_name {{mem_inst/registers[1][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][7]} .single_bit_orig_name {mem_inst/registers[1][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[1][7]/Q} .original_name {mem_inst/registers[1][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][0]} .original_name {{mem_inst/registers[2][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][0]} .single_bit_orig_name {mem_inst/registers[2][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][0]/Q} .original_name {mem_inst/registers[2][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][1]} .original_name {{mem_inst/registers[2][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][1]} .single_bit_orig_name {mem_inst/registers[2][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][1]/Q} .original_name {mem_inst/registers[2][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][2]} .original_name {{mem_inst/registers[2][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][2]} .single_bit_orig_name {mem_inst/registers[2][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][2]/Q} .original_name {mem_inst/registers[2][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][3]} .original_name {{mem_inst/registers[2][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][3]} .single_bit_orig_name {mem_inst/registers[2][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][3]/Q} .original_name {mem_inst/registers[2][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][4]} .original_name {{mem_inst/registers[2][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][4]} .single_bit_orig_name {mem_inst/registers[2][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][4]/Q} .original_name {mem_inst/registers[2][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][5]} .original_name {{mem_inst/registers[2][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][5]} .single_bit_orig_name {mem_inst/registers[2][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][5]/Q} .original_name {mem_inst/registers[2][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][6]} .original_name {{mem_inst/registers[2][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][6]} .single_bit_orig_name {mem_inst/registers[2][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][6]/Q} .original_name {mem_inst/registers[2][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][7]} .original_name {{mem_inst/registers[2][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][7]} .single_bit_orig_name {mem_inst/registers[2][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[2][7]/Q} .original_name {mem_inst/registers[2][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][0]} .original_name {{mem_inst/registers[3][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][0]} .single_bit_orig_name {mem_inst/registers[3][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][0]/Q} .original_name {mem_inst/registers[3][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][1]} .original_name {{mem_inst/registers[3][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][1]} .single_bit_orig_name {mem_inst/registers[3][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][1]/Q} .original_name {mem_inst/registers[3][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][2]} .original_name {{mem_inst/registers[3][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][2]} .single_bit_orig_name {mem_inst/registers[3][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][2]/Q} .original_name {mem_inst/registers[3][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][3]} .original_name {{mem_inst/registers[3][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][3]} .single_bit_orig_name {mem_inst/registers[3][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][3]/Q} .original_name {mem_inst/registers[3][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][4]} .original_name {{mem_inst/registers[3][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][4]} .single_bit_orig_name {mem_inst/registers[3][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][4]/Q} .original_name {mem_inst/registers[3][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][5]} .original_name {{mem_inst/registers[3][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][5]} .single_bit_orig_name {mem_inst/registers[3][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][5]/Q} .original_name {mem_inst/registers[3][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][6]} .original_name {{mem_inst/registers[3][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][6]} .single_bit_orig_name {mem_inst/registers[3][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][6]/Q} .original_name {mem_inst/registers[3][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][7]} .original_name {{mem_inst/registers[3][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][7]} .single_bit_orig_name {mem_inst/registers[3][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[3][7]/Q} .original_name {mem_inst/registers[3][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][0]} .original_name {{mem_inst/registers[4][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][0]} .single_bit_orig_name {mem_inst/registers[4][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][0]/Q} .original_name {mem_inst/registers[4][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][1]} .original_name {{mem_inst/registers[4][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][1]} .single_bit_orig_name {mem_inst/registers[4][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][1]/Q} .original_name {mem_inst/registers[4][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][2]} .original_name {{mem_inst/registers[4][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][2]} .single_bit_orig_name {mem_inst/registers[4][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][2]/Q} .original_name {mem_inst/registers[4][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][3]} .original_name {{mem_inst/registers[4][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][3]} .single_bit_orig_name {mem_inst/registers[4][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][3]/Q} .original_name {mem_inst/registers[4][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][4]} .original_name {{mem_inst/registers[4][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][4]} .single_bit_orig_name {mem_inst/registers[4][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][4]/Q} .original_name {mem_inst/registers[4][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][5]} .original_name {{mem_inst/registers[4][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][5]} .single_bit_orig_name {mem_inst/registers[4][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][5]/Q} .original_name {mem_inst/registers[4][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][6]} .original_name {{mem_inst/registers[4][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][6]} .single_bit_orig_name {mem_inst/registers[4][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][6]/Q} .original_name {mem_inst/registers[4][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][7]} .original_name {{mem_inst/registers[4][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][7]} .single_bit_orig_name {mem_inst/registers[4][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[4][7]/Q} .original_name {mem_inst/registers[4][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][0]} .original_name {{mem_inst/registers[5][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][0]} .single_bit_orig_name {mem_inst/registers[5][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][0]/Q} .original_name {mem_inst/registers[5][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][1]} .original_name {{mem_inst/registers[5][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][1]} .single_bit_orig_name {mem_inst/registers[5][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][1]/Q} .original_name {mem_inst/registers[5][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][2]} .original_name {{mem_inst/registers[5][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][2]} .single_bit_orig_name {mem_inst/registers[5][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][2]/Q} .original_name {mem_inst/registers[5][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][3]} .original_name {{mem_inst/registers[5][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][3]} .single_bit_orig_name {mem_inst/registers[5][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][3]/Q} .original_name {mem_inst/registers[5][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][4]} .original_name {{mem_inst/registers[5][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][4]} .single_bit_orig_name {mem_inst/registers[5][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][4]/Q} .original_name {mem_inst/registers[5][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][5]} .original_name {{mem_inst/registers[5][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][5]} .single_bit_orig_name {mem_inst/registers[5][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][5]/Q} .original_name {mem_inst/registers[5][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][6]} .original_name {{mem_inst/registers[5][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][6]} .single_bit_orig_name {mem_inst/registers[5][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][6]/Q} .original_name {mem_inst/registers[5][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][7]} .original_name {{mem_inst/registers[5][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][7]} .single_bit_orig_name {mem_inst/registers[5][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[5][7]/Q} .original_name {mem_inst/registers[5][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][0]} .original_name {{mem_inst/registers[6][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][0]} .single_bit_orig_name {mem_inst/registers[6][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][0]/Q} .original_name {mem_inst/registers[6][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][1]} .original_name {{mem_inst/registers[6][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][1]} .single_bit_orig_name {mem_inst/registers[6][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][1]/Q} .original_name {mem_inst/registers[6][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][2]} .original_name {{mem_inst/registers[6][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][2]} .single_bit_orig_name {mem_inst/registers[6][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][2]/Q} .original_name {mem_inst/registers[6][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][3]} .original_name {{mem_inst/registers[6][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][3]} .single_bit_orig_name {mem_inst/registers[6][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][3]/Q} .original_name {mem_inst/registers[6][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][4]} .original_name {{mem_inst/registers[6][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][4]} .single_bit_orig_name {mem_inst/registers[6][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][4]/Q} .original_name {mem_inst/registers[6][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][5]} .original_name {{mem_inst/registers[6][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][5]} .single_bit_orig_name {mem_inst/registers[6][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][5]/Q} .original_name {mem_inst/registers[6][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][6]} .original_name {{mem_inst/registers[6][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][6]} .single_bit_orig_name {mem_inst/registers[6][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][6]/Q} .original_name {mem_inst/registers[6][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][7]} .original_name {{mem_inst/registers[6][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][7]} .single_bit_orig_name {mem_inst/registers[6][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[6][7]/Q} .original_name {mem_inst/registers[6][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][0]} .original_name {{mem_inst/registers[7][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][0]} .single_bit_orig_name {mem_inst/registers[7][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][0]/Q} .original_name {mem_inst/registers[7][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][1]} .original_name {{mem_inst/registers[7][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][1]} .single_bit_orig_name {mem_inst/registers[7][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][1]/Q} .original_name {mem_inst/registers[7][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][2]} .original_name {{mem_inst/registers[7][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][2]} .single_bit_orig_name {mem_inst/registers[7][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][2]/Q} .original_name {mem_inst/registers[7][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][3]} .original_name {{mem_inst/registers[7][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][3]} .single_bit_orig_name {mem_inst/registers[7][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][3]/Q} .original_name {mem_inst/registers[7][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][4]} .original_name {{mem_inst/registers[7][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][4]} .single_bit_orig_name {mem_inst/registers[7][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][4]/Q} .original_name {mem_inst/registers[7][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][5]} .original_name {{mem_inst/registers[7][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][5]} .single_bit_orig_name {mem_inst/registers[7][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][5]/Q} .original_name {mem_inst/registers[7][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][6]} .original_name {{mem_inst/registers[7][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][6]} .single_bit_orig_name {mem_inst/registers[7][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][6]/Q} .original_name {mem_inst/registers[7][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][7]} .original_name {{mem_inst/registers[7][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][7]} .single_bit_orig_name {mem_inst/registers[7][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[7][7]/Q} .original_name {mem_inst/registers[7][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][0]} .original_name {{mem_inst/registers[8][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][0]} .single_bit_orig_name {mem_inst/registers[8][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][0]/Q} .original_name {mem_inst/registers[8][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][1]} .original_name {{mem_inst/registers[8][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][1]} .single_bit_orig_name {mem_inst/registers[8][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][1]/Q} .original_name {mem_inst/registers[8][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][2]} .original_name {{mem_inst/registers[8][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][2]} .single_bit_orig_name {mem_inst/registers[8][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][2]/Q} .original_name {mem_inst/registers[8][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][3]} .original_name {{mem_inst/registers[8][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][3]} .single_bit_orig_name {mem_inst/registers[8][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][3]/Q} .original_name {mem_inst/registers[8][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][4]} .original_name {{mem_inst/registers[8][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][4]} .single_bit_orig_name {mem_inst/registers[8][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][4]/Q} .original_name {mem_inst/registers[8][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][5]} .original_name {{mem_inst/registers[8][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][5]} .single_bit_orig_name {mem_inst/registers[8][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][5]/Q} .original_name {mem_inst/registers[8][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][6]} .original_name {{mem_inst/registers[8][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][6]} .single_bit_orig_name {mem_inst/registers[8][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][6]/Q} .original_name {mem_inst/registers[8][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][7]} .original_name {{mem_inst/registers[8][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][7]} .single_bit_orig_name {mem_inst/registers[8][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[8][7]/Q} .original_name {mem_inst/registers[8][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][0]} .original_name {{mem_inst/registers[9][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][0]} .single_bit_orig_name {mem_inst/registers[9][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][0]/Q} .original_name {mem_inst/registers[9][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][1]} .original_name {{mem_inst/registers[9][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][1]} .single_bit_orig_name {mem_inst/registers[9][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][1]/Q} .original_name {mem_inst/registers[9][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][2]} .original_name {{mem_inst/registers[9][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][2]} .single_bit_orig_name {mem_inst/registers[9][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][2]/Q} .original_name {mem_inst/registers[9][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][3]} .original_name {{mem_inst/registers[9][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][3]} .single_bit_orig_name {mem_inst/registers[9][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][3]/Q} .original_name {mem_inst/registers[9][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][4]} .original_name {{mem_inst/registers[9][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][4]} .single_bit_orig_name {mem_inst/registers[9][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][4]/Q} .original_name {mem_inst/registers[9][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][5]} .original_name {{mem_inst/registers[9][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][5]} .single_bit_orig_name {mem_inst/registers[9][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][5]/Q} .original_name {mem_inst/registers[9][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][6]} .original_name {{mem_inst/registers[9][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][6]} .single_bit_orig_name {mem_inst/registers[9][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][6]/Q} .original_name {mem_inst/registers[9][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][7]} .original_name {{mem_inst/registers[9][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][7]} .single_bit_orig_name {mem_inst/registers[9][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[9][7]/Q} .original_name {mem_inst/registers[9][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][0]} .original_name {{mem_inst/registers[10][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][0]} .single_bit_orig_name {mem_inst/registers[10][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][0]/Q} .original_name {mem_inst/registers[10][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][1]} .original_name {{mem_inst/registers[10][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][1]} .single_bit_orig_name {mem_inst/registers[10][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][1]/Q} .original_name {mem_inst/registers[10][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][2]} .original_name {{mem_inst/registers[10][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][2]} .single_bit_orig_name {mem_inst/registers[10][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][2]/Q} .original_name {mem_inst/registers[10][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][3]} .original_name {{mem_inst/registers[10][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][3]} .single_bit_orig_name {mem_inst/registers[10][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][3]/Q} .original_name {mem_inst/registers[10][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][4]} .original_name {{mem_inst/registers[10][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][4]} .single_bit_orig_name {mem_inst/registers[10][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][4]/Q} .original_name {mem_inst/registers[10][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][5]} .original_name {{mem_inst/registers[10][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][5]} .single_bit_orig_name {mem_inst/registers[10][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][5]/Q} .original_name {mem_inst/registers[10][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][6]} .original_name {{mem_inst/registers[10][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][6]} .single_bit_orig_name {mem_inst/registers[10][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][6]/Q} .original_name {mem_inst/registers[10][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][7]} .original_name {{mem_inst/registers[10][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][7]} .single_bit_orig_name {mem_inst/registers[10][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[10][7]/Q} .original_name {mem_inst/registers[10][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][0]} .original_name {{mem_inst/registers[11][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][0]} .single_bit_orig_name {mem_inst/registers[11][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][0]/Q} .original_name {mem_inst/registers[11][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][1]} .original_name {{mem_inst/registers[11][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][1]} .single_bit_orig_name {mem_inst/registers[11][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][1]/Q} .original_name {mem_inst/registers[11][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][2]} .original_name {{mem_inst/registers[11][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][2]} .single_bit_orig_name {mem_inst/registers[11][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][2]/Q} .original_name {mem_inst/registers[11][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][3]} .original_name {{mem_inst/registers[11][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][3]} .single_bit_orig_name {mem_inst/registers[11][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][3]/Q} .original_name {mem_inst/registers[11][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][4]} .original_name {{mem_inst/registers[11][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][4]} .single_bit_orig_name {mem_inst/registers[11][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][4]/Q} .original_name {mem_inst/registers[11][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][5]} .original_name {{mem_inst/registers[11][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][5]} .single_bit_orig_name {mem_inst/registers[11][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][5]/Q} .original_name {mem_inst/registers[11][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][6]} .original_name {{mem_inst/registers[11][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][6]} .single_bit_orig_name {mem_inst/registers[11][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][6]/Q} .original_name {mem_inst/registers[11][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][7]} .original_name {{mem_inst/registers[11][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][7]} .single_bit_orig_name {mem_inst/registers[11][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[11][7]/Q} .original_name {mem_inst/registers[11][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][0]} .original_name {{mem_inst/registers[12][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][0]} .single_bit_orig_name {mem_inst/registers[12][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][0]/Q} .original_name {mem_inst/registers[12][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][1]} .original_name {{mem_inst/registers[12][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][1]} .single_bit_orig_name {mem_inst/registers[12][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][1]/Q} .original_name {mem_inst/registers[12][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][2]} .original_name {{mem_inst/registers[12][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][2]} .single_bit_orig_name {mem_inst/registers[12][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][2]/Q} .original_name {mem_inst/registers[12][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][3]} .original_name {{mem_inst/registers[12][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][3]} .single_bit_orig_name {mem_inst/registers[12][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][3]/Q} .original_name {mem_inst/registers[12][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][4]} .original_name {{mem_inst/registers[12][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][4]} .single_bit_orig_name {mem_inst/registers[12][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][4]/Q} .original_name {mem_inst/registers[12][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][5]} .original_name {{mem_inst/registers[12][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][5]} .single_bit_orig_name {mem_inst/registers[12][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][5]/Q} .original_name {mem_inst/registers[12][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][6]} .original_name {{mem_inst/registers[12][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][6]} .single_bit_orig_name {mem_inst/registers[12][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][6]/Q} .original_name {mem_inst/registers[12][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][7]} .original_name {{mem_inst/registers[12][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][7]} .single_bit_orig_name {mem_inst/registers[12][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[12][7]/Q} .original_name {mem_inst/registers[12][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][0]} .original_name {{mem_inst/registers[13][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][0]} .single_bit_orig_name {mem_inst/registers[13][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][0]/Q} .original_name {mem_inst/registers[13][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][1]} .original_name {{mem_inst/registers[13][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][1]} .single_bit_orig_name {mem_inst/registers[13][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][1]/Q} .original_name {mem_inst/registers[13][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][2]} .original_name {{mem_inst/registers[13][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][2]} .single_bit_orig_name {mem_inst/registers[13][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][2]/Q} .original_name {mem_inst/registers[13][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][3]} .original_name {{mem_inst/registers[13][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][3]} .single_bit_orig_name {mem_inst/registers[13][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][3]/Q} .original_name {mem_inst/registers[13][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][4]} .original_name {{mem_inst/registers[13][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][4]} .single_bit_orig_name {mem_inst/registers[13][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][4]/Q} .original_name {mem_inst/registers[13][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][5]} .original_name {{mem_inst/registers[13][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][5]} .single_bit_orig_name {mem_inst/registers[13][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][5]/Q} .original_name {mem_inst/registers[13][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][6]} .original_name {{mem_inst/registers[13][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][6]} .single_bit_orig_name {mem_inst/registers[13][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][6]/Q} .original_name {mem_inst/registers[13][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][7]} .original_name {{mem_inst/registers[13][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][7]} .single_bit_orig_name {mem_inst/registers[13][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[13][7]/Q} .original_name {mem_inst/registers[13][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][0]} .original_name {{mem_inst/registers[14][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][0]} .single_bit_orig_name {mem_inst/registers[14][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][0]/Q} .original_name {mem_inst/registers[14][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][1]} .original_name {{mem_inst/registers[14][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][1]} .single_bit_orig_name {mem_inst/registers[14][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][1]/Q} .original_name {mem_inst/registers[14][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][2]} .original_name {{mem_inst/registers[14][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][2]} .single_bit_orig_name {mem_inst/registers[14][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][2]/Q} .original_name {mem_inst/registers[14][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][3]} .original_name {{mem_inst/registers[14][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][3]} .single_bit_orig_name {mem_inst/registers[14][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][3]/Q} .original_name {mem_inst/registers[14][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][4]} .original_name {{mem_inst/registers[14][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][4]} .single_bit_orig_name {mem_inst/registers[14][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][4]/Q} .original_name {mem_inst/registers[14][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][5]} .original_name {{mem_inst/registers[14][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][5]} .single_bit_orig_name {mem_inst/registers[14][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][5]/Q} .original_name {mem_inst/registers[14][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][6]} .original_name {{mem_inst/registers[14][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][6]} .single_bit_orig_name {mem_inst/registers[14][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][6]/Q} .original_name {mem_inst/registers[14][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][7]} .original_name {{mem_inst/registers[14][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][7]} .single_bit_orig_name {mem_inst/registers[14][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[14][7]/Q} .original_name {mem_inst/registers[14][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][0]} .original_name {{mem_inst/registers[15][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][0]} .single_bit_orig_name {mem_inst/registers[15][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][0]/Q} .original_name {mem_inst/registers[15][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][1]} .original_name {{mem_inst/registers[15][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][1]} .single_bit_orig_name {mem_inst/registers[15][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][1]/Q} .original_name {mem_inst/registers[15][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][2]} .original_name {{mem_inst/registers[15][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][2]} .single_bit_orig_name {mem_inst/registers[15][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][2]/Q} .original_name {mem_inst/registers[15][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][3]} .original_name {{mem_inst/registers[15][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][3]} .single_bit_orig_name {mem_inst/registers[15][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][3]/Q} .original_name {mem_inst/registers[15][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][4]} .original_name {{mem_inst/registers[15][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][4]} .single_bit_orig_name {mem_inst/registers[15][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][4]/Q} .original_name {mem_inst/registers[15][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][5]} .original_name {{mem_inst/registers[15][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][5]} .single_bit_orig_name {mem_inst/registers[15][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][5]/Q} .original_name {mem_inst/registers[15][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][6]} .original_name {{mem_inst/registers[15][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][6]} .single_bit_orig_name {mem_inst/registers[15][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][6]/Q} .original_name {mem_inst/registers[15][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][7]} .original_name {{mem_inst/registers[15][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][7]} .single_bit_orig_name {mem_inst/registers[15][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[15][7]/Q} .original_name {mem_inst/registers[15][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][0]} .original_name {{mem_inst/registers[16][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][0]} .single_bit_orig_name {mem_inst/registers[16][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][0]/Q} .original_name {mem_inst/registers[16][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][1]} .original_name {{mem_inst/registers[16][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][1]} .single_bit_orig_name {mem_inst/registers[16][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][1]/Q} .original_name {mem_inst/registers[16][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][2]} .original_name {{mem_inst/registers[16][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][2]} .single_bit_orig_name {mem_inst/registers[16][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][2]/Q} .original_name {mem_inst/registers[16][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][3]} .original_name {{mem_inst/registers[16][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][3]} .single_bit_orig_name {mem_inst/registers[16][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][3]/Q} .original_name {mem_inst/registers[16][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][4]} .original_name {{mem_inst/registers[16][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][4]} .single_bit_orig_name {mem_inst/registers[16][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][4]/Q} .original_name {mem_inst/registers[16][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][5]} .original_name {{mem_inst/registers[16][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][5]} .single_bit_orig_name {mem_inst/registers[16][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][5]/Q} .original_name {mem_inst/registers[16][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][6]} .original_name {{mem_inst/registers[16][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][6]} .single_bit_orig_name {mem_inst/registers[16][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][6]/Q} .original_name {mem_inst/registers[16][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][7]} .original_name {{mem_inst/registers[16][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][7]} .single_bit_orig_name {mem_inst/registers[16][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[16][7]/Q} .original_name {mem_inst/registers[16][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][0]} .original_name {{mem_inst/registers[17][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][0]} .single_bit_orig_name {mem_inst/registers[17][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][0]/Q} .original_name {mem_inst/registers[17][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][1]} .original_name {{mem_inst/registers[17][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][1]} .single_bit_orig_name {mem_inst/registers[17][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][1]/Q} .original_name {mem_inst/registers[17][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][2]} .original_name {{mem_inst/registers[17][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][2]} .single_bit_orig_name {mem_inst/registers[17][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][2]/Q} .original_name {mem_inst/registers[17][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][3]} .original_name {{mem_inst/registers[17][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][3]} .single_bit_orig_name {mem_inst/registers[17][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][3]/Q} .original_name {mem_inst/registers[17][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][4]} .original_name {{mem_inst/registers[17][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][4]} .single_bit_orig_name {mem_inst/registers[17][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][4]/Q} .original_name {mem_inst/registers[17][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][5]} .original_name {{mem_inst/registers[17][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][5]} .single_bit_orig_name {mem_inst/registers[17][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][5]/Q} .original_name {mem_inst/registers[17][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][6]} .original_name {{mem_inst/registers[17][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][6]} .single_bit_orig_name {mem_inst/registers[17][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][6]/Q} .original_name {mem_inst/registers[17][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][7]} .original_name {{mem_inst/registers[17][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][7]} .single_bit_orig_name {mem_inst/registers[17][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[17][7]/Q} .original_name {mem_inst/registers[17][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][0]} .original_name {{mem_inst/registers[18][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][0]} .single_bit_orig_name {mem_inst/registers[18][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][0]/Q} .original_name {mem_inst/registers[18][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][1]} .original_name {{mem_inst/registers[18][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][1]} .single_bit_orig_name {mem_inst/registers[18][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][1]/Q} .original_name {mem_inst/registers[18][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][2]} .original_name {{mem_inst/registers[18][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][2]} .single_bit_orig_name {mem_inst/registers[18][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][2]/Q} .original_name {mem_inst/registers[18][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][3]} .original_name {{mem_inst/registers[18][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][3]} .single_bit_orig_name {mem_inst/registers[18][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][3]/Q} .original_name {mem_inst/registers[18][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][4]} .original_name {{mem_inst/registers[18][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][4]} .single_bit_orig_name {mem_inst/registers[18][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][4]/Q} .original_name {mem_inst/registers[18][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][5]} .original_name {{mem_inst/registers[18][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][5]} .single_bit_orig_name {mem_inst/registers[18][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][5]/Q} .original_name {mem_inst/registers[18][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][6]} .original_name {{mem_inst/registers[18][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][6]} .single_bit_orig_name {mem_inst/registers[18][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][6]/Q} .original_name {mem_inst/registers[18][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][7]} .original_name {{mem_inst/registers[18][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][7]} .single_bit_orig_name {mem_inst/registers[18][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[18][7]/Q} .original_name {mem_inst/registers[18][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][0]} .original_name {{mem_inst/registers[19][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][0]} .single_bit_orig_name {mem_inst/registers[19][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][0]/Q} .original_name {mem_inst/registers[19][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][1]} .original_name {{mem_inst/registers[19][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][1]} .single_bit_orig_name {mem_inst/registers[19][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][1]/Q} .original_name {mem_inst/registers[19][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][2]} .original_name {{mem_inst/registers[19][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][2]} .single_bit_orig_name {mem_inst/registers[19][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][2]/Q} .original_name {mem_inst/registers[19][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][3]} .original_name {{mem_inst/registers[19][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][3]} .single_bit_orig_name {mem_inst/registers[19][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][3]/Q} .original_name {mem_inst/registers[19][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][4]} .original_name {{mem_inst/registers[19][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][4]} .single_bit_orig_name {mem_inst/registers[19][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][4]/Q} .original_name {mem_inst/registers[19][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][5]} .original_name {{mem_inst/registers[19][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][5]} .single_bit_orig_name {mem_inst/registers[19][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][5]/Q} .original_name {mem_inst/registers[19][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][6]} .original_name {{mem_inst/registers[19][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][6]} .single_bit_orig_name {mem_inst/registers[19][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][6]/Q} .original_name {mem_inst/registers[19][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][7]} .original_name {{mem_inst/registers[19][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][7]} .single_bit_orig_name {mem_inst/registers[19][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[19][7]/Q} .original_name {mem_inst/registers[19][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][0]} .original_name {{mem_inst/registers[20][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][0]} .single_bit_orig_name {mem_inst/registers[20][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][0]/Q} .original_name {mem_inst/registers[20][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][1]} .original_name {{mem_inst/registers[20][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][1]} .single_bit_orig_name {mem_inst/registers[20][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][1]/Q} .original_name {mem_inst/registers[20][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][2]} .original_name {{mem_inst/registers[20][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][2]} .single_bit_orig_name {mem_inst/registers[20][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][2]/Q} .original_name {mem_inst/registers[20][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][3]} .original_name {{mem_inst/registers[20][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][3]} .single_bit_orig_name {mem_inst/registers[20][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][3]/Q} .original_name {mem_inst/registers[20][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][4]} .original_name {{mem_inst/registers[20][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][4]} .single_bit_orig_name {mem_inst/registers[20][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][4]/Q} .original_name {mem_inst/registers[20][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][5]} .original_name {{mem_inst/registers[20][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][5]} .single_bit_orig_name {mem_inst/registers[20][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][5]/Q} .original_name {mem_inst/registers[20][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][6]} .original_name {{mem_inst/registers[20][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][6]} .single_bit_orig_name {mem_inst/registers[20][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][6]/Q} .original_name {mem_inst/registers[20][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][7]} .original_name {{mem_inst/registers[20][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][7]} .single_bit_orig_name {mem_inst/registers[20][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[20][7]/Q} .original_name {mem_inst/registers[20][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][0]} .original_name {{mem_inst/registers[21][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][0]} .single_bit_orig_name {mem_inst/registers[21][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][0]/Q} .original_name {mem_inst/registers[21][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][1]} .original_name {{mem_inst/registers[21][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][1]} .single_bit_orig_name {mem_inst/registers[21][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][1]/Q} .original_name {mem_inst/registers[21][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][2]} .original_name {{mem_inst/registers[21][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][2]} .single_bit_orig_name {mem_inst/registers[21][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][2]/Q} .original_name {mem_inst/registers[21][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][3]} .original_name {{mem_inst/registers[21][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][3]} .single_bit_orig_name {mem_inst/registers[21][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][3]/Q} .original_name {mem_inst/registers[21][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][4]} .original_name {{mem_inst/registers[21][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][4]} .single_bit_orig_name {mem_inst/registers[21][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][4]/Q} .original_name {mem_inst/registers[21][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][5]} .original_name {{mem_inst/registers[21][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][5]} .single_bit_orig_name {mem_inst/registers[21][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][5]/Q} .original_name {mem_inst/registers[21][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][6]} .original_name {{mem_inst/registers[21][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][6]} .single_bit_orig_name {mem_inst/registers[21][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][6]/Q} .original_name {mem_inst/registers[21][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][7]} .original_name {{mem_inst/registers[21][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][7]} .single_bit_orig_name {mem_inst/registers[21][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[21][7]/Q} .original_name {mem_inst/registers[21][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][0]} .original_name {{mem_inst/registers[22][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][0]} .single_bit_orig_name {mem_inst/registers[22][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][0]/Q} .original_name {mem_inst/registers[22][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][1]} .original_name {{mem_inst/registers[22][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][1]} .single_bit_orig_name {mem_inst/registers[22][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][1]/Q} .original_name {mem_inst/registers[22][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][2]} .original_name {{mem_inst/registers[22][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][2]} .single_bit_orig_name {mem_inst/registers[22][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][2]/Q} .original_name {mem_inst/registers[22][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][3]} .original_name {{mem_inst/registers[22][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][3]} .single_bit_orig_name {mem_inst/registers[22][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][3]/Q} .original_name {mem_inst/registers[22][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][4]} .original_name {{mem_inst/registers[22][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][4]} .single_bit_orig_name {mem_inst/registers[22][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][4]/Q} .original_name {mem_inst/registers[22][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][5]} .original_name {{mem_inst/registers[22][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][5]} .single_bit_orig_name {mem_inst/registers[22][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][5]/Q} .original_name {mem_inst/registers[22][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][6]} .original_name {{mem_inst/registers[22][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][6]} .single_bit_orig_name {mem_inst/registers[22][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][6]/Q} .original_name {mem_inst/registers[22][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][7]} .original_name {{mem_inst/registers[22][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][7]} .single_bit_orig_name {mem_inst/registers[22][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[22][7]/Q} .original_name {mem_inst/registers[22][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][0]} .original_name {{mem_inst/registers[23][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][0]} .single_bit_orig_name {mem_inst/registers[23][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][0]/Q} .original_name {mem_inst/registers[23][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][1]} .original_name {{mem_inst/registers[23][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][1]} .single_bit_orig_name {mem_inst/registers[23][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][1]/Q} .original_name {mem_inst/registers[23][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][2]} .original_name {{mem_inst/registers[23][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][2]} .single_bit_orig_name {mem_inst/registers[23][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][2]/Q} .original_name {mem_inst/registers[23][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][3]} .original_name {{mem_inst/registers[23][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][3]} .single_bit_orig_name {mem_inst/registers[23][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][3]/Q} .original_name {mem_inst/registers[23][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][4]} .original_name {{mem_inst/registers[23][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][4]} .single_bit_orig_name {mem_inst/registers[23][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][4]/Q} .original_name {mem_inst/registers[23][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][5]} .original_name {{mem_inst/registers[23][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][5]} .single_bit_orig_name {mem_inst/registers[23][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][5]/Q} .original_name {mem_inst/registers[23][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][6]} .original_name {{mem_inst/registers[23][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][6]} .single_bit_orig_name {mem_inst/registers[23][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][6]/Q} .original_name {mem_inst/registers[23][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][7]} .original_name {{mem_inst/registers[23][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][7]} .single_bit_orig_name {mem_inst/registers[23][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[23][7]/Q} .original_name {mem_inst/registers[23][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][0]} .original_name {{mem_inst/registers[24][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][0]} .single_bit_orig_name {mem_inst/registers[24][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][0]/Q} .original_name {mem_inst/registers[24][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][1]} .original_name {{mem_inst/registers[24][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][1]} .single_bit_orig_name {mem_inst/registers[24][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][1]/Q} .original_name {mem_inst/registers[24][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][2]} .original_name {{mem_inst/registers[24][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][2]} .single_bit_orig_name {mem_inst/registers[24][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][2]/Q} .original_name {mem_inst/registers[24][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][3]} .original_name {{mem_inst/registers[24][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][3]} .single_bit_orig_name {mem_inst/registers[24][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][3]/Q} .original_name {mem_inst/registers[24][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][4]} .original_name {{mem_inst/registers[24][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][4]} .single_bit_orig_name {mem_inst/registers[24][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][4]/Q} .original_name {mem_inst/registers[24][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][5]} .original_name {{mem_inst/registers[24][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][5]} .single_bit_orig_name {mem_inst/registers[24][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][5]/Q} .original_name {mem_inst/registers[24][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][6]} .original_name {{mem_inst/registers[24][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][6]} .single_bit_orig_name {mem_inst/registers[24][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][6]/Q} .original_name {mem_inst/registers[24][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][7]} .original_name {{mem_inst/registers[24][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][7]} .single_bit_orig_name {mem_inst/registers[24][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[24][7]/Q} .original_name {mem_inst/registers[24][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][0]} .original_name {{mem_inst/registers[25][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][0]} .single_bit_orig_name {mem_inst/registers[25][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][0]/Q} .original_name {mem_inst/registers[25][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][1]} .original_name {{mem_inst/registers[25][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][1]} .single_bit_orig_name {mem_inst/registers[25][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][1]/Q} .original_name {mem_inst/registers[25][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][2]} .original_name {{mem_inst/registers[25][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][2]} .single_bit_orig_name {mem_inst/registers[25][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][2]/Q} .original_name {mem_inst/registers[25][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][3]} .original_name {{mem_inst/registers[25][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][3]} .single_bit_orig_name {mem_inst/registers[25][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][3]/Q} .original_name {mem_inst/registers[25][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][4]} .original_name {{mem_inst/registers[25][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][4]} .single_bit_orig_name {mem_inst/registers[25][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][4]/Q} .original_name {mem_inst/registers[25][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][5]} .original_name {{mem_inst/registers[25][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][5]} .single_bit_orig_name {mem_inst/registers[25][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][5]/Q} .original_name {mem_inst/registers[25][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][6]} .original_name {{mem_inst/registers[25][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][6]} .single_bit_orig_name {mem_inst/registers[25][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][6]/Q} .original_name {mem_inst/registers[25][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][7]} .original_name {{mem_inst/registers[25][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][7]} .single_bit_orig_name {mem_inst/registers[25][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[25][7]/Q} .original_name {mem_inst/registers[25][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][0]} .original_name {{mem_inst/registers[26][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][0]} .single_bit_orig_name {mem_inst/registers[26][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][0]/Q} .original_name {mem_inst/registers[26][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][1]} .original_name {{mem_inst/registers[26][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][1]} .single_bit_orig_name {mem_inst/registers[26][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][1]/Q} .original_name {mem_inst/registers[26][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][2]} .original_name {{mem_inst/registers[26][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][2]} .single_bit_orig_name {mem_inst/registers[26][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][2]/Q} .original_name {mem_inst/registers[26][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][3]} .original_name {{mem_inst/registers[26][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][3]} .single_bit_orig_name {mem_inst/registers[26][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][3]/Q} .original_name {mem_inst/registers[26][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][4]} .original_name {{mem_inst/registers[26][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][4]} .single_bit_orig_name {mem_inst/registers[26][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][4]/Q} .original_name {mem_inst/registers[26][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][5]} .original_name {{mem_inst/registers[26][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][5]} .single_bit_orig_name {mem_inst/registers[26][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][5]/Q} .original_name {mem_inst/registers[26][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][6]} .original_name {{mem_inst/registers[26][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][6]} .single_bit_orig_name {mem_inst/registers[26][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][6]/Q} .original_name {mem_inst/registers[26][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][7]} .original_name {{mem_inst/registers[26][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][7]} .single_bit_orig_name {mem_inst/registers[26][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[26][7]/Q} .original_name {mem_inst/registers[26][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][0]} .original_name {{mem_inst/registers[27][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][0]} .single_bit_orig_name {mem_inst/registers[27][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][0]/Q} .original_name {mem_inst/registers[27][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][1]} .original_name {{mem_inst/registers[27][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][1]} .single_bit_orig_name {mem_inst/registers[27][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][1]/Q} .original_name {mem_inst/registers[27][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][2]} .original_name {{mem_inst/registers[27][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][2]} .single_bit_orig_name {mem_inst/registers[27][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][2]/Q} .original_name {mem_inst/registers[27][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][3]} .original_name {{mem_inst/registers[27][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][3]} .single_bit_orig_name {mem_inst/registers[27][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][3]/Q} .original_name {mem_inst/registers[27][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][4]} .original_name {{mem_inst/registers[27][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][4]} .single_bit_orig_name {mem_inst/registers[27][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][4]/Q} .original_name {mem_inst/registers[27][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][5]} .original_name {{mem_inst/registers[27][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][5]} .single_bit_orig_name {mem_inst/registers[27][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][5]/Q} .original_name {mem_inst/registers[27][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][6]} .original_name {{mem_inst/registers[27][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][6]} .single_bit_orig_name {mem_inst/registers[27][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][6]/Q} .original_name {mem_inst/registers[27][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][7]} .original_name {{mem_inst/registers[27][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][7]} .single_bit_orig_name {mem_inst/registers[27][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[27][7]/Q} .original_name {mem_inst/registers[27][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][0]} .original_name {{mem_inst/registers[28][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][0]} .single_bit_orig_name {mem_inst/registers[28][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][0]/Q} .original_name {mem_inst/registers[28][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][1]} .original_name {{mem_inst/registers[28][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][1]} .single_bit_orig_name {mem_inst/registers[28][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][1]/Q} .original_name {mem_inst/registers[28][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][2]} .original_name {{mem_inst/registers[28][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][2]} .single_bit_orig_name {mem_inst/registers[28][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][2]/Q} .original_name {mem_inst/registers[28][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][3]} .original_name {{mem_inst/registers[28][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][3]} .single_bit_orig_name {mem_inst/registers[28][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][3]/Q} .original_name {mem_inst/registers[28][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][4]} .original_name {{mem_inst/registers[28][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][4]} .single_bit_orig_name {mem_inst/registers[28][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][4]/Q} .original_name {mem_inst/registers[28][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][5]} .original_name {{mem_inst/registers[28][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][5]} .single_bit_orig_name {mem_inst/registers[28][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][5]/Q} .original_name {mem_inst/registers[28][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][6]} .original_name {{mem_inst/registers[28][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][6]} .single_bit_orig_name {mem_inst/registers[28][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][6]/Q} .original_name {mem_inst/registers[28][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][7]} .original_name {{mem_inst/registers[28][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][7]} .single_bit_orig_name {mem_inst/registers[28][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[28][7]/Q} .original_name {mem_inst/registers[28][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][0]} .original_name {{mem_inst/registers[29][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][0]} .single_bit_orig_name {mem_inst/registers[29][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][0]/Q} .original_name {mem_inst/registers[29][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][1]} .original_name {{mem_inst/registers[29][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][1]} .single_bit_orig_name {mem_inst/registers[29][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][1]/Q} .original_name {mem_inst/registers[29][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][2]} .original_name {{mem_inst/registers[29][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][2]} .single_bit_orig_name {mem_inst/registers[29][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][2]/Q} .original_name {mem_inst/registers[29][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][3]} .original_name {{mem_inst/registers[29][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][3]} .single_bit_orig_name {mem_inst/registers[29][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][3]/Q} .original_name {mem_inst/registers[29][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][4]} .original_name {{mem_inst/registers[29][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][4]} .single_bit_orig_name {mem_inst/registers[29][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][4]/Q} .original_name {mem_inst/registers[29][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][5]} .original_name {{mem_inst/registers[29][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][5]} .single_bit_orig_name {mem_inst/registers[29][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][5]/Q} .original_name {mem_inst/registers[29][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][6]} .original_name {{mem_inst/registers[29][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][6]} .single_bit_orig_name {mem_inst/registers[29][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][6]/Q} .original_name {mem_inst/registers[29][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][7]} .original_name {{mem_inst/registers[29][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][7]} .single_bit_orig_name {mem_inst/registers[29][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[29][7]/Q} .original_name {mem_inst/registers[29][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][0]} .original_name {{mem_inst/registers[30][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][0]} .single_bit_orig_name {mem_inst/registers[30][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][0]/Q} .original_name {mem_inst/registers[30][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][1]} .original_name {{mem_inst/registers[30][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][1]} .single_bit_orig_name {mem_inst/registers[30][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][1]/Q} .original_name {mem_inst/registers[30][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][2]} .original_name {{mem_inst/registers[30][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][2]} .single_bit_orig_name {mem_inst/registers[30][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][2]/Q} .original_name {mem_inst/registers[30][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][3]} .original_name {{mem_inst/registers[30][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][3]} .single_bit_orig_name {mem_inst/registers[30][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][3]/Q} .original_name {mem_inst/registers[30][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][4]} .original_name {{mem_inst/registers[30][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][4]} .single_bit_orig_name {mem_inst/registers[30][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][4]/Q} .original_name {mem_inst/registers[30][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][5]} .original_name {{mem_inst/registers[30][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][5]} .single_bit_orig_name {mem_inst/registers[30][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][5]/Q} .original_name {mem_inst/registers[30][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][6]} .original_name {{mem_inst/registers[30][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][6]} .single_bit_orig_name {mem_inst/registers[30][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][6]/Q} .original_name {mem_inst/registers[30][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][7]} .original_name {{mem_inst/registers[30][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][7]} .single_bit_orig_name {mem_inst/registers[30][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[30][7]/Q} .original_name {mem_inst/registers[30][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][0]} .original_name {{mem_inst/registers[31][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][0]} .single_bit_orig_name {mem_inst/registers[31][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][0]/Q} .original_name {mem_inst/registers[31][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][1]} .original_name {{mem_inst/registers[31][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][1]} .single_bit_orig_name {mem_inst/registers[31][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][1]/Q} .original_name {mem_inst/registers[31][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][2]} .original_name {{mem_inst/registers[31][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][2]} .single_bit_orig_name {mem_inst/registers[31][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][2]/Q} .original_name {mem_inst/registers[31][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][3]} .original_name {{mem_inst/registers[31][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][3]} .single_bit_orig_name {mem_inst/registers[31][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][3]/Q} .original_name {mem_inst/registers[31][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][4]} .original_name {{mem_inst/registers[31][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][4]} .single_bit_orig_name {mem_inst/registers[31][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][4]/Q} .original_name {mem_inst/registers[31][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][5]} .original_name {{mem_inst/registers[31][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][5]} .single_bit_orig_name {mem_inst/registers[31][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][5]/Q} .original_name {mem_inst/registers[31][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][6]} .original_name {{mem_inst/registers[31][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][6]} .single_bit_orig_name {mem_inst/registers[31][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][6]/Q} .original_name {mem_inst/registers[31][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][7]} .original_name {{mem_inst/registers[31][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][7]} .single_bit_orig_name {mem_inst/registers[31][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[31][7]/Q} .original_name {mem_inst/registers[31][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][0]} .original_name {{mem_inst/registers[32][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][0]} .single_bit_orig_name {mem_inst/registers[32][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][0]/Q} .original_name {mem_inst/registers[32][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][1]} .original_name {{mem_inst/registers[32][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][1]} .single_bit_orig_name {mem_inst/registers[32][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][1]/Q} .original_name {mem_inst/registers[32][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][2]} .original_name {{mem_inst/registers[32][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][2]} .single_bit_orig_name {mem_inst/registers[32][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][2]/Q} .original_name {mem_inst/registers[32][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][3]} .original_name {{mem_inst/registers[32][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][3]} .single_bit_orig_name {mem_inst/registers[32][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][3]/Q} .original_name {mem_inst/registers[32][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][4]} .original_name {{mem_inst/registers[32][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][4]} .single_bit_orig_name {mem_inst/registers[32][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][4]/Q} .original_name {mem_inst/registers[32][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][5]} .original_name {{mem_inst/registers[32][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][5]} .single_bit_orig_name {mem_inst/registers[32][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][5]/Q} .original_name {mem_inst/registers[32][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][6]} .original_name {{mem_inst/registers[32][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][6]} .single_bit_orig_name {mem_inst/registers[32][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][6]/Q} .original_name {mem_inst/registers[32][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][7]} .original_name {{mem_inst/registers[32][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][7]} .single_bit_orig_name {mem_inst/registers[32][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[32][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[32][7]/Q} .original_name {mem_inst/registers[32][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][0]} .original_name {{mem_inst/registers[33][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][0]} .single_bit_orig_name {mem_inst/registers[33][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][0]/Q} .original_name {mem_inst/registers[33][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][1]} .original_name {{mem_inst/registers[33][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][1]} .single_bit_orig_name {mem_inst/registers[33][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][1]/Q} .original_name {mem_inst/registers[33][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][2]} .original_name {{mem_inst/registers[33][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][2]} .single_bit_orig_name {mem_inst/registers[33][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][2]/Q} .original_name {mem_inst/registers[33][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][3]} .original_name {{mem_inst/registers[33][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][3]} .single_bit_orig_name {mem_inst/registers[33][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][3]/Q} .original_name {mem_inst/registers[33][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][4]} .original_name {{mem_inst/registers[33][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][4]} .single_bit_orig_name {mem_inst/registers[33][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][4]/Q} .original_name {mem_inst/registers[33][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][5]} .original_name {{mem_inst/registers[33][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][5]} .single_bit_orig_name {mem_inst/registers[33][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][5]/Q} .original_name {mem_inst/registers[33][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][6]} .original_name {{mem_inst/registers[33][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][6]} .single_bit_orig_name {mem_inst/registers[33][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][6]/Q} .original_name {mem_inst/registers[33][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][7]} .original_name {{mem_inst/registers[33][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][7]} .single_bit_orig_name {mem_inst/registers[33][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[33][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[33][7]/Q} .original_name {mem_inst/registers[33][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][0]} .original_name {{mem_inst/registers[34][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][0]} .single_bit_orig_name {mem_inst/registers[34][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][0]/Q} .original_name {mem_inst/registers[34][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][1]} .original_name {{mem_inst/registers[34][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][1]} .single_bit_orig_name {mem_inst/registers[34][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][1]/Q} .original_name {mem_inst/registers[34][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][2]} .original_name {{mem_inst/registers[34][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][2]} .single_bit_orig_name {mem_inst/registers[34][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][2]/Q} .original_name {mem_inst/registers[34][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][3]} .original_name {{mem_inst/registers[34][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][3]} .single_bit_orig_name {mem_inst/registers[34][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][3]/Q} .original_name {mem_inst/registers[34][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][4]} .original_name {{mem_inst/registers[34][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][4]} .single_bit_orig_name {mem_inst/registers[34][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][4]/Q} .original_name {mem_inst/registers[34][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][5]} .original_name {{mem_inst/registers[34][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][5]} .single_bit_orig_name {mem_inst/registers[34][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][5]/Q} .original_name {mem_inst/registers[34][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][6]} .original_name {{mem_inst/registers[34][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][6]} .single_bit_orig_name {mem_inst/registers[34][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][6]/Q} .original_name {mem_inst/registers[34][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][7]} .original_name {{mem_inst/registers[34][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][7]} .single_bit_orig_name {mem_inst/registers[34][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[34][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[34][7]/Q} .original_name {mem_inst/registers[34][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][0]} .original_name {{mem_inst/registers[35][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][0]} .single_bit_orig_name {mem_inst/registers[35][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][0]/Q} .original_name {mem_inst/registers[35][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][1]} .original_name {{mem_inst/registers[35][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][1]} .single_bit_orig_name {mem_inst/registers[35][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][1]/Q} .original_name {mem_inst/registers[35][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][2]} .original_name {{mem_inst/registers[35][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][2]} .single_bit_orig_name {mem_inst/registers[35][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][2]/Q} .original_name {mem_inst/registers[35][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][3]} .original_name {{mem_inst/registers[35][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][3]} .single_bit_orig_name {mem_inst/registers[35][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][3]/Q} .original_name {mem_inst/registers[35][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][4]} .original_name {{mem_inst/registers[35][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][4]} .single_bit_orig_name {mem_inst/registers[35][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][4]/Q} .original_name {mem_inst/registers[35][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][5]} .original_name {{mem_inst/registers[35][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][5]} .single_bit_orig_name {mem_inst/registers[35][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][5]/Q} .original_name {mem_inst/registers[35][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][6]} .original_name {{mem_inst/registers[35][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][6]} .single_bit_orig_name {mem_inst/registers[35][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][6]/Q} .original_name {mem_inst/registers[35][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][7]} .original_name {{mem_inst/registers[35][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][7]} .single_bit_orig_name {mem_inst/registers[35][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[35][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[35][7]/Q} .original_name {mem_inst/registers[35][7]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][0]} .original_name {{mem_inst/registers[36][0]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][0]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][0]} .single_bit_orig_name {mem_inst/registers[36][0]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][0]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][0]/Q} .original_name {mem_inst/registers[36][0]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][1]} .original_name {{mem_inst/registers[36][1]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][1]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][1]} .single_bit_orig_name {mem_inst/registers[36][1]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][1]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][1]/Q} .original_name {mem_inst/registers[36][1]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][2]} .original_name {{mem_inst/registers[36][2]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][2]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][2]} .single_bit_orig_name {mem_inst/registers[36][2]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][2]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][2]/Q} .original_name {mem_inst/registers[36][2]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][3]} .original_name {{mem_inst/registers[36][3]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][3]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][3]} .single_bit_orig_name {mem_inst/registers[36][3]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][3]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][3]/Q} .original_name {mem_inst/registers[36][3]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][4]} .original_name {{mem_inst/registers[36][4]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][4]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][4]} .single_bit_orig_name {mem_inst/registers[36][4]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][4]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][4]/Q} .original_name {mem_inst/registers[36][4]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][5]} .original_name {{mem_inst/registers[36][5]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][5]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][5]} .single_bit_orig_name {mem_inst/registers[36][5]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][5]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][5]/Q} .original_name {mem_inst/registers[36][5]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][6]} .original_name {{mem_inst/registers[36][6]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][6]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][6]} .single_bit_orig_name {mem_inst/registers[36][6]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][6]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][6]/Q} .original_name {mem_inst/registers[36][6]/q}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][7]} .original_name {{mem_inst/registers[36][7]}}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][7]} .orig_hdl_instantiated false
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][7]} .single_bit_orig_name {mem_inst/registers[36][7]}
set_db -quiet {inst:I2CAndMemory/mem_inst/registers_reg[36][7]} .gint_phase_inversion false
set_db -quiet {pin:I2CAndMemory/mem_inst/registers_reg[36][7]/Q} .original_name {mem_inst/registers[36][7]/q}
set_db -quiet inst:I2CAndMemory/mem_inst/rw_en_reg .original_name mem_inst/rw_en
set_db -quiet inst:I2CAndMemory/mem_inst/rw_en_reg .orig_hdl_instantiated false
set_db -quiet inst:I2CAndMemory/mem_inst/rw_en_reg .single_bit_orig_name mem_inst/rw_en
set_db -quiet inst:I2CAndMemory/mem_inst/rw_en_reg .gint_phase_inversion false
set_db -quiet pin:I2CAndMemory/mem_inst/rw_en_reg/Q .original_name mem_inst/rw_en/q
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
# BEGIN GLO TBR TABLE
set_db -quiet design:I2CAndMemory .set_boundary_change_new {start restore}
set_db -quiet design:I2CAndMemory .set_boundary_change_new {finish restore}
# END GLO TBR TABLE
if {[::legacy::get_attribute dft_db_debug /] > 0 } {
check_dft_rules design:I2CAndMemory
} else {
redirect /dev/null {check_dft_rules design:I2CAndMemory}
}
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 21.15-s080_1
## flowkit v21.12-s013_1
## Written on 22:33:24 25-Nov 2025
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
if {[is_attribute flow_plugin_steps -obj_type root]} {set_db flow_plugin_steps {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_remark -obj_type root]} {set_db flow_remark {}}
if {[is_attribute flow_features -obj_type root]} {set_db flow_features {}}
if {[is_attribute flow_feature_values -obj_type root]} {set_db flow_feature_values {}}
if {[is_attribute flow_write_db_args -obj_type root]} {set_db flow_write_db_args {}}
if {[is_attribute flow_write_db_sdc -obj_type root]} {set_db flow_write_db_sdc true}
if {[is_attribute flow_write_db_common -obj_type root]} {set_db flow_write_db_common false}
if {[is_attribute flow_post_db_overwrite -obj_type root]} {set_db flow_post_db_overwrite {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid ea6f783e-58f6-4cde-90c3-7cb2d534feec}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_current_cache -obj_type root]} {set_db flow_current_cache {}}
if {[is_attribute flow_step_order_cache -obj_type root]} {set_db flow_step_order_cache {}}
if {[is_attribute flow_step_results_cache -obj_type root]} {set_db flow_step_results_cache {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_execute_in_global -obj_type root]} {set_db flow_execute_in_global true}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_print_run_information -obj_type root]} {set_db flow_print_run_information false}
if {[is_attribute flow_verbose -obj_type root]} {set_db flow_verbose true}
if {[is_attribute flow_print_run_information_full -obj_type root]} {set_db flow_print_run_information_full false}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_init_header_tcl -obj_type root]} {set_db flow_init_header_tcl {}}
if {[is_attribute flow_init_footer_tcl -obj_type root]} {set_db flow_init_footer_tcl {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_step_last_number -obj_type root]} {set_db flow_step_last_number 0}
if {[is_attribute flow_autoload_applets -obj_type root]} {set_db flow_autoload_applets false}
if {[is_attribute flow_autoload_dir -obj_type root]} {set_db flow_autoload_dir error}
if {[is_attribute flow_skip_auto_db_save -obj_type root]} {set_db flow_skip_auto_db_save true}
if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {set_db flow_skip_auto_generate_metrics false}
if {[is_attribute flow_top -obj_type root]} {set_db flow_top {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_yaml_script -obj_type root]} {set_db flow_yaml_script {}}
if {[is_attribute flow_cla_enabled_features -obj_type root]} {set_db flow_cla_enabled_features {}}
if {[is_attribute flow_cla_inject_tcl -obj_type root]} {set_db flow_cla_inject_tcl {}}
if {[is_attribute flow_error_message -obj_type root]} {set_db flow_error_message {}}
if {[is_attribute flow_error_errorinfo -obj_type root]} {set_db flow_error_errorinfo {}}
if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {set_db flow_exclude_time_for_init_flow false}
if {[is_attribute flow_error_write_db -obj_type root]} {set_db flow_error_write_db true}
if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {set_db flow_advanced_metric_isolation flow}
if {[is_attribute flow_yaml_root -obj_type root]} {set_db flow_yaml_root {}}
if {[is_attribute flow_yaml_root_dir -obj_type root]} {set_db flow_yaml_root_dir {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}

#############################################################
#####   User Defined Attributes   ###########################

