<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>New_RTOS_Sailboat: src/ASF/sam0/utils/cmsis/samd20/include/component/nvmctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">New_RTOS_Sailboat
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_48df721a600249707234158a96c7fafb.html">ASF</a></li><li class="navelem"><a class="el" href="dir_7cfca43fdac2a4c30da32869189975e9.html">sam0</a></li><li class="navelem"><a class="el" href="dir_1acdffdfd67a16295b6d270d65b858e0.html">utils</a></li><li class="navelem"><a class="el" href="dir_908d54dc55adc28dc59e889cd891cf71.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_3232f96a511091b7688077e9557d6d67.html">samd20</a></li><li class="navelem"><a class="el" href="dir_805d4f7f6e31be841da65cd310104426.html">include</a></li><li class="navelem"><a class="el" href="dir_b24c96d860d75577510d65e523c28a08.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">nvmctrl.h</div></div>
</div><!--header-->
<div class="contents">
<a href="component_2nvmctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/*</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * Support and FAQ: visit &lt;a href=&quot;https://www.microchip.com/support/&quot;&gt;Microchip Support&lt;/a&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef _SAMD20_NVMCTRL_COMPONENT_</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define _SAMD20_NVMCTRL_COMPONENT_</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define NVMCTRL_U2207</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define REV_NVMCTRL                 0x109</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* -------- NVMCTRL_CTRLA : (NVMCTRL Offset: 0x00) (R/W 16) Control A -------- */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">   51</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a82cedff0028f2730b0f16fe18235dc6b">   53</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a82cedff0028f2730b0f16fe18235dc6b">CMD</a>:7;            </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#ad1dcc5ff570a3c710aa29340a0f82445">   54</a></span>    uint16_t :1;               </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#ac7abbf77c132da189b90fb50035f112e">   55</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#ac7abbf77c132da189b90fb50035f112e">CMDEX</a>:8;          </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#aa3d8a11f5b472f1e33d0084e7def0e17">   56</a></span>  } bit;                       </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a675bd7dd11996723b783028b20c0c280">   57</a></span>  uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a675bd7dd11996723b783028b20c0c280">reg</a>;                </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a4853195148a26c13e84af06b27099a5a">   61</a></span><span class="preprocessor">#define NVMCTRL_CTRLA_OFFSET        0x00         </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#afda7d874f8e5f91f9590105c7bc984b5">   62</a></span><span class="preprocessor">#define NVMCTRL_CTRLA_RESETVALUE    0x0000ul     </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5346c6f8ba695f7cadb7f07bde6e25f8">   64</a></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Pos       0            </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Msk       (0x7Ful &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD(value)    ((NVMCTRL_CTRLA_CMD_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)))</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a6c7936d9e4cd317170b54ffb5b3b428d">   67</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_ER_Val        0x2ul  </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ad7cfc5fc0cd04b2bbe3337a035b6d127">   68</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WP_Val        0x4ul  </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a07c4451d3f3e0d0dbed551ef0c3bbd21">   69</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_EAR_Val       0x5ul  </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a16088beab7d82fdbb34bac9971d21859">   70</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WAP_Val       0x6ul  </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a37bc89b225c1b5d5a07bc707ef910ecb">   71</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SF_Val        0xAul  </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a16cd33731304aa0ed2db58be2f6fe599">   72</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WL_Val        0xFul  </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a30ddc4581bb1d3ba0a5dfebff3025ae6">   73</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_LR_Val        0x40ul  </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a594434a1450c942a3a1b8938d7f8ee50">   74</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_UR_Val        0x41ul  </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5e5184e115f92e2037793f468f07e912">   75</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SPRM_Val      0x42ul  </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5af4406a70755e9869cbddf9aeccba45">   76</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_CPRM_Val      0x43ul  </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aa88d2aeae32e10443a0e9dc516dfbf44">   77</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_PBC_Val       0x44ul  </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a9192307a9292a8144f18adfe8ea0d3f0">   78</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SSB_Val       0x45ul  </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a0bef792b0234a40587a3dd7254e1764d">   79</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_INVALL_Val    0x46ul  </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_ER        (NVMCTRL_CTRLA_CMD_ER_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WP        (NVMCTRL_CTRLA_CMD_WP_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_EAR       (NVMCTRL_CTRLA_CMD_EAR_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WAP       (NVMCTRL_CTRLA_CMD_WAP_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SF        (NVMCTRL_CTRLA_CMD_SF_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WL        (NVMCTRL_CTRLA_CMD_WL_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_LR        (NVMCTRL_CTRLA_CMD_LR_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_UR        (NVMCTRL_CTRLA_CMD_UR_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SPRM      (NVMCTRL_CTRLA_CMD_SPRM_Val    &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_CPRM      (NVMCTRL_CTRLA_CMD_CPRM_Val    &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_PBC       (NVMCTRL_CTRLA_CMD_PBC_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SSB       (NVMCTRL_CTRLA_CMD_SSB_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMD_INVALL    (NVMCTRL_CTRLA_CMD_INVALL_Val  &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a6ac235db7c8301778321fa6898c7f490">   93</a></span><span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Pos     8            </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Msk     (0xFFul &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX(value)  ((NVMCTRL_CTRLA_CMDEX_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)))</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a22224d9a78d4033732134f8b564ba6d9">   96</a></span><span class="preprocessor">#define   NVMCTRL_CTRLA_CMDEX_KEY_Val     0xA5ul  </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_KEY     (NVMCTRL_CTRLA_CMDEX_KEY_Val   &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a59f02a3ccafaec97563b7369c88d548c">   98</a></span><span class="preprocessor">#define NVMCTRL_CTRLA_MASK          0xFF7Ful     </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* -------- NVMCTRL_CTRLB : (NVMCTRL Offset: 0x04) (R/W 32) Control B -------- */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">  102</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae621e202dc6135df5d3d10b8436f4e64">  104</a></span>    uint32_t :1;               </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9b351d665cd7d82819ed8f484d7293b1">  105</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9b351d665cd7d82819ed8f484d7293b1">RWS</a>:4;            </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#acf531012ec013b339efdffa3cc005218">  106</a></span>    uint32_t :2;               </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#af669bd49d88eaacb7f1564fd89700ad3">  107</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#af669bd49d88eaacb7f1564fd89700ad3">MANW</a>:1;           </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a83024f02edb3be98b6591bf79a251ee3">  108</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a83024f02edb3be98b6591bf79a251ee3">SLEEPPRM</a>:2;       </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae9c6fb4b7621653ecfc8ba65270f6e62">  109</a></span>    uint32_t :6;               </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a673e28ee5698af3db2c4751faad12b7a">  110</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a673e28ee5698af3db2c4751faad12b7a">READMODE</a>:2;       </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a7c50ff4bfa3e009b2911aab925f5f6e6">  111</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a7c50ff4bfa3e009b2911aab925f5f6e6">CACHEDIS</a>:1;       </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac8ba541a810e697491b592a23e574372">  112</a></span>    uint32_t :13;              </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a0ce69864b5422edaa2e233f87e0ba538">  113</a></span>  } bit;                       </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">  114</a></span>  uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">reg</a>;                </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a96b31df212035cedc4f6a370222e5b67">  118</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_OFFSET        0x04         </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac0a835cf0ee617133dc445147d2af448">  119</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_RESETVALUE    0x00000000ul </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a43e4b7eb29abd297bee59f003d715e26">  121</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Pos       1            </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Msk       (0xFul &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS(value)    ((NVMCTRL_CTRLB_RWS_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)))</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a38b52d3de7998f872c54a599e4e21f25">  124</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_SINGLE_Val    0x0ul  </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aaf0413ccbb9e3c4ebfe2c2f8f2a10da6">  125</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_HALF_Val      0x1ul  </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a757070851f4e48ecc24b2d75da0aa6e2">  126</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_DUAL_Val      0x2ul  </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_SINGLE    (NVMCTRL_CTRLB_RWS_SINGLE_Val  &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_HALF      (NVMCTRL_CTRLB_RWS_HALF_Val    &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define NVMCTRL_CTRLB_RWS_DUAL      (NVMCTRL_CTRLB_RWS_DUAL_Val    &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#af17fac4102804e50810c49ec470be5e2">  130</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_MANW_Pos      7            </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define NVMCTRL_CTRLB_MANW          (0x1ul &lt;&lt; NVMCTRL_CTRLB_MANW_Pos)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac7d2e32d78d79b7a7b67e1f6aa1571df">  132</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Pos  8            </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Msk  (0x3ul &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM(value) ((NVMCTRL_CTRLB_SLEEPPRM_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)))</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aa1ab6787e59eac433c25ac307dd7a2aa">  135</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val 0x0ul  </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a45d3a8b31b16b2b1204de0b61e5c12fc">  136</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val 0x1ul  </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a2a6e0082abe992f41fe1e646e0b6b52a">  137</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val 0x3ul  </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS (NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT (NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_DISABLED (NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a46b5014db97bf5ce4da54dce52d162f9">  141</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Pos  16           </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Msk  (0x3ul &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE(value) ((NVMCTRL_CTRLB_READMODE_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)))</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a4a4b96f2109c47245bc98e69b66fff74">  144</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val 0x0ul  </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aa992cf03ba51b466d0e1f18fba2982d2">  145</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_LOW_POWER_Val 0x1ul  </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a330c07f70cd004957ce3ab80e77f06d8">  146</a></span><span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val 0x2ul  </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY (NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_LOW_POWER (NVMCTRL_CTRLB_READMODE_LOW_POWER_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_DETERMINISTIC (NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#af4c3e69fb60d156a007a7edd11022b55">  150</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS_Pos  18           </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS      (0x1ul &lt;&lt; NVMCTRL_CTRLB_CACHEDIS_Pos)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aaf2272ac3ee696dfe0d222a87bc7cbe1">  152</a></span><span class="preprocessor">#define NVMCTRL_CTRLB_MASK          0x0007039Eul </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/* -------- NVMCTRL_PARAM : (NVMCTRL Offset: 0x08) (R/W 32) NVM Parameter -------- */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">  156</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ab027731ea54fbc5dc42c1f1eb988a498">  158</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ab027731ea54fbc5dc42c1f1eb988a498">NVMP</a>:16;          </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a1614279db2de41ec8c6b19e2b60c873c">  159</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a1614279db2de41ec8c6b19e2b60c873c">PSZ</a>:3;            </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ae35882817f7518d6e3581b5bf6ce12d0">  160</a></span>    uint32_t :13;              </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ae1a275a6d1aaca4e56907b86775f9df4">  161</a></span>  } bit;                       </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a06e3104745c4aa4dc7c65a7b876b3cfd">  162</a></span>  uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a06e3104745c4aa4dc7c65a7b876b3cfd">reg</a>;                </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a6624597605fc956079a9818778a34abe">  166</a></span><span class="preprocessor">#define NVMCTRL_PARAM_OFFSET        0x08         </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a70c3c90bcb2318bb472cc9565751ff04">  167</a></span><span class="preprocessor">#define NVMCTRL_PARAM_RESETVALUE    0x00000000ul </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a08f9f5de86a6c44ce2d6ecdb9f995443">  169</a></span><span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Pos      0            </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Msk      (0xFFFFul &lt;&lt; NVMCTRL_PARAM_NVMP_Pos)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define NVMCTRL_PARAM_NVMP(value)   ((NVMCTRL_PARAM_NVMP_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_NVMP_Pos)))</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#abec5624158a60a0f0d0b8a62afe18af8">  172</a></span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Pos       16           </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Msk       (0x7ul &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ(value)    ((NVMCTRL_PARAM_PSZ_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)))</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a9a83c6574dc48ac1c69701673922d2f3">  175</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_8_Val         0x0ul  </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a10b4a62c2bab14a45967ee663cfbdd10">  176</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_16_Val        0x1ul  </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ae80b28e70177db78d7d5a0d748809192">  177</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_32_Val        0x2ul  </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a464e20508682489f9283f535148c27b1">  178</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_64_Val        0x3ul  </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac8f620598445b047b44dfc8081439744">  179</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_128_Val       0x4ul  </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a7f53d9c6161bf83ef35275e90438e9e2">  180</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_256_Val       0x5ul  </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac19388a03c011b81e82b35dfd7da69b1">  181</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_512_Val       0x6ul  </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a7bffb82ccc9a71552882baabdfa97b13">  182</a></span><span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_1024_Val      0x7ul  </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_8         (NVMCTRL_PARAM_PSZ_8_Val       &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_16        (NVMCTRL_PARAM_PSZ_16_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_32        (NVMCTRL_PARAM_PSZ_32_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_64        (NVMCTRL_PARAM_PSZ_64_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_128       (NVMCTRL_PARAM_PSZ_128_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_256       (NVMCTRL_PARAM_PSZ_256_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_512       (NVMCTRL_PARAM_PSZ_512_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define NVMCTRL_PARAM_PSZ_1024      (NVMCTRL_PARAM_PSZ_1024_Val    &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aadfbc70cd6cbb088b215b8e6322c4295">  191</a></span><span class="preprocessor">#define NVMCTRL_PARAM_MASK          0x0007FFFFul </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* -------- NVMCTRL_INTENCLR : (NVMCTRL Offset: 0x0C) (R/W  8) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">  195</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a43ccc6a3972b57dbaa0906f835282e73">  197</a></span>    uint8_t  <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a43ccc6a3972b57dbaa0906f835282e73">READY</a>:1;          </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a18fcb644618bdef310bc7f209377f3f0">  198</a></span>    uint8_t  <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a18fcb644618bdef310bc7f209377f3f0">ERROR</a>:1;          </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a2d447ecc0719b95ae7f98408167d7e71">  199</a></span>    uint8_t  :6;               </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#aef23674bc7396311176d3e739db73d67">  200</a></span>  } bit;                       </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a3cc126df7857ed5fdc6242d5b4c41082">  201</a></span>  uint8_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a3cc126df7857ed5fdc6242d5b4c41082">reg</a>;                 </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#af69e18ecea21ffbf47dc28f66161a768">  205</a></span><span class="preprocessor">#define NVMCTRL_INTENCLR_OFFSET     0x0C         </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#acc5d7dab614b1d4e05402a8c97de3954">  206</a></span><span class="preprocessor">#define NVMCTRL_INTENCLR_RESETVALUE 0x00ul       </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#af655addcfd79db2cb6324f92209a9896">  208</a></span><span class="preprocessor">#define NVMCTRL_INTENCLR_READY_Pos  0            </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define NVMCTRL_INTENCLR_READY      (0x1ul &lt;&lt; NVMCTRL_INTENCLR_READY_Pos)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aefcc9c986918d880edfb8b05fe0a6bcb">  210</a></span><span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR_Pos  1            </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR      (0x1ul &lt;&lt; NVMCTRL_INTENCLR_ERROR_Pos)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a399cac515ae8b6bfd864314732defbe9">  212</a></span><span class="preprocessor">#define NVMCTRL_INTENCLR_MASK       0x03ul       </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* -------- NVMCTRL_INTENSET : (NVMCTRL Offset: 0x10) (R/W  8) Interrupt Enable Set -------- */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">  216</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#abcbe8caa7df6ab2260131dfb38b5e33f">  218</a></span>    uint8_t  <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#abcbe8caa7df6ab2260131dfb38b5e33f">READY</a>:1;          </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a2ce0ac51bfad206ffc50045beadf41a4">  219</a></span>    uint8_t  <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a2ce0ac51bfad206ffc50045beadf41a4">ERROR</a>:1;          </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a500f00ae14573f9d396b8ee6808e448d">  220</a></span>    uint8_t  :6;               </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ab534da5f38eafc2e03f85e8672b26734">  221</a></span>  } bit;                       </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ac98b251231daf8e30a2fcc03f6851645">  222</a></span>  uint8_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ac98b251231daf8e30a2fcc03f6851645">reg</a>;                 </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#acbc15881a076ca6d111540304e571a20">  226</a></span><span class="preprocessor">#define NVMCTRL_INTENSET_OFFSET     0x10         </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ad48eea420ef04c6f0c75a074991ad6d6">  227</a></span><span class="preprocessor">#define NVMCTRL_INTENSET_RESETVALUE 0x00ul       </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a4eca7adfbfcaa40c9a3904c9c141058a">  229</a></span><span class="preprocessor">#define NVMCTRL_INTENSET_READY_Pos  0            </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define NVMCTRL_INTENSET_READY      (0x1ul &lt;&lt; NVMCTRL_INTENSET_READY_Pos)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aac02b4043d398b4dc876e542fda447e0">  231</a></span><span class="preprocessor">#define NVMCTRL_INTENSET_ERROR_Pos  1            </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define NVMCTRL_INTENSET_ERROR      (0x1ul &lt;&lt; NVMCTRL_INTENSET_ERROR_Pos)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac49294b6f689477f53cabe7aba8a4975">  233</a></span><span class="preprocessor">#define NVMCTRL_INTENSET_MASK       0x03ul       </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/* -------- NVMCTRL_INTFLAG : (NVMCTRL Offset: 0x14) (R/W  8) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">  237</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a6ff1a1aa338201743b407514a1c59ba0">  239</a></span>    uint8_t  <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a6ff1a1aa338201743b407514a1c59ba0">READY</a>:1;          </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a52f3d62f1bce2ec3819e43364f9753b3">  240</a></span>    uint8_t  <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a52f3d62f1bce2ec3819e43364f9753b3">ERROR</a>:1;          </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a1e692fc0f91fb5d29075977834d3c15b">  241</a></span>    uint8_t  :6;               </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a032c4842368fe8707eb2a75aad0b32ce">  242</a></span>  } bit;                       </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a0c695606dd4bfb8b9dca4d4ee5978156">  243</a></span>  uint8_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a0c695606dd4bfb8b9dca4d4ee5978156">reg</a>;                 </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a28bff79f1cf058fa8a6c7072f5913862">  247</a></span><span class="preprocessor">#define NVMCTRL_INTFLAG_OFFSET      0x14         </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a2d7e54384a5f6445cc9b9769ddf32ac2">  248</a></span><span class="preprocessor">#define NVMCTRL_INTFLAG_RESETVALUE  0x00ul       </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ab04b4aece1f516c2e7ee00e7f29c9b69">  250</a></span><span class="preprocessor">#define NVMCTRL_INTFLAG_READY_Pos   0            </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define NVMCTRL_INTFLAG_READY       (0x1ul &lt;&lt; NVMCTRL_INTFLAG_READY_Pos)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ad0ee9e136df1b894499ee13b6509c08f">  252</a></span><span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR_Pos   1            </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR       (0x1ul &lt;&lt; NVMCTRL_INTFLAG_ERROR_Pos)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a77cb82e875b1988ba35455d842df74c5">  254</a></span><span class="preprocessor">#define NVMCTRL_INTFLAG_MASK        0x03ul       </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/* -------- NVMCTRL_STATUS : (NVMCTRL Offset: 0x18) (R/W 16) Status -------- */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">  258</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad39e4a3b2f9024bf91b70d5eafe0e89e">  260</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad39e4a3b2f9024bf91b70d5eafe0e89e">PRM</a>:1;            </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#adafdfedd11c1fb246fa0642d6c125578">  261</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#adafdfedd11c1fb246fa0642d6c125578">LOAD</a>:1;           </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aeea1d09f9165a2d5c44f07fe28e51733">  262</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aeea1d09f9165a2d5c44f07fe28e51733">PROGE</a>:1;          </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad0e33a5331fc75e36588f4a8245d39c7">  263</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad0e33a5331fc75e36588f4a8245d39c7">LOCKE</a>:1;          </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2edb512dfcd5306ab46a106bc18bd84d">  264</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2edb512dfcd5306ab46a106bc18bd84d">NVME</a>:1;           </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#af5c1d28d38e931800eec41e645064480">  265</a></span>    uint16_t :3;               </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a87f34c47d760b820aa14c72de4b75079">  266</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a87f34c47d760b820aa14c72de4b75079">SB</a>:1;             </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aafbdd9b58eeed6a60c17b2b6a8f664a3">  267</a></span>    uint16_t :7;               </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aebd5b9e4f0f1dbe94dad50b40b52be91">  268</a></span>  } bit;                       </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2468e44fa0ad23c3c9f3105774e3c77d">  269</a></span>  uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2468e44fa0ad23c3c9f3105774e3c77d">reg</a>;                </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aa210cb991451778d9df1a804b189799a">  273</a></span><span class="preprocessor">#define NVMCTRL_STATUS_OFFSET       0x18         </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac30e36e00c486c218383a4d318fe59c8">  274</a></span><span class="preprocessor">#define NVMCTRL_STATUS_RESETVALUE   0x0000ul     </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ab7f1c04b15d3c4fc8c9ab4bfbfd0731c">  276</a></span><span class="preprocessor">#define NVMCTRL_STATUS_PRM_Pos      0            </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define NVMCTRL_STATUS_PRM          (0x1ul &lt;&lt; NVMCTRL_STATUS_PRM_Pos)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#af65957fca966956aebcb205a480376cf">  278</a></span><span class="preprocessor">#define NVMCTRL_STATUS_LOAD_Pos     1            </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define NVMCTRL_STATUS_LOAD         (0x1ul &lt;&lt; NVMCTRL_STATUS_LOAD_Pos)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#af78e886e6aa15d5f0d4324f02d46388a">  280</a></span><span class="preprocessor">#define NVMCTRL_STATUS_PROGE_Pos    2            </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define NVMCTRL_STATUS_PROGE        (0x1ul &lt;&lt; NVMCTRL_STATUS_PROGE_Pos)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a425654bd99f5c0f035b444932ad9d698">  282</a></span><span class="preprocessor">#define NVMCTRL_STATUS_LOCKE_Pos    3            </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define NVMCTRL_STATUS_LOCKE        (0x1ul &lt;&lt; NVMCTRL_STATUS_LOCKE_Pos)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a0e5c4f746519844207a933b98d3fd883">  284</a></span><span class="preprocessor">#define NVMCTRL_STATUS_NVME_Pos     4            </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define NVMCTRL_STATUS_NVME         (0x1ul &lt;&lt; NVMCTRL_STATUS_NVME_Pos)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#acccc823d51d05b7675cb22b0274f70c3">  286</a></span><span class="preprocessor">#define NVMCTRL_STATUS_SB_Pos       8            </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define NVMCTRL_STATUS_SB           (0x1ul &lt;&lt; NVMCTRL_STATUS_SB_Pos)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#acb0fa540b3def00184ee02da753f171e">  288</a></span><span class="preprocessor">#define NVMCTRL_STATUS_MASK         0x011Ful     </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/* -------- NVMCTRL_ADDR : (NVMCTRL Offset: 0x1C) (R/W 32) Address -------- */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">  292</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a3662864e181ff1d20570379bcf0a25da">  294</a></span>    uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a3662864e181ff1d20570379bcf0a25da">ADDR</a>:22;          </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a105683ed86fb7517c52cd181f164be45">  295</a></span>    uint32_t :10;              </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#ad4f263295403e6d8bb069953d50115cc">  296</a></span>  } bit;                       </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a483be20a4f5e7bc08fd4439dfd5e5b1f">  297</a></span>  uint32_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a483be20a4f5e7bc08fd4439dfd5e5b1f">reg</a>;                </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a2540268cdeb3644aa722cb8cce5546c8">  301</a></span><span class="preprocessor">#define NVMCTRL_ADDR_OFFSET         0x1C         </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a150652b364483d20d947140a67e2fe25">  302</a></span><span class="preprocessor">#define NVMCTRL_ADDR_RESETVALUE     0x00000000ul </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a7af974b171527d13bf216b3d5ef5650b">  304</a></span><span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Pos       0            </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Msk       (0x3FFFFFul &lt;&lt; NVMCTRL_ADDR_ADDR_Pos)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define NVMCTRL_ADDR_ADDR(value)    ((NVMCTRL_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; NVMCTRL_ADDR_ADDR_Pos)))</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ab7e62000f793147227a50fa0217a0efd">  307</a></span><span class="preprocessor">#define NVMCTRL_ADDR_MASK           0x003FFFFFul </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/* -------- NVMCTRL_LOCK : (NVMCTRL Offset: 0x20) (R/W 16) Lock Section -------- */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">  311</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#ad6462ee3e7d7b13c585b9bc4bd6549aa">  313</a></span>    uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#ad6462ee3e7d7b13c585b9bc4bd6549aa">LOCK</a>:16;          </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a55a079b4eaff8a12e6a815c5303a06c6">  314</a></span>  } bit;                       </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a7fc43a15f3ba5d50cf960c32a4b1577e">  315</a></span>  uint16_t <a class="code hl_variable" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a7fc43a15f3ba5d50cf960c32a4b1577e">reg</a>;                </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>} <a class="code hl_union" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a7cb3b7118b0cfe9f2279ccb766382275">  319</a></span><span class="preprocessor">#define NVMCTRL_LOCK_OFFSET         0x20         </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5aff098bc10d43dd406efed4369c53b6">  320</a></span><span class="preprocessor">#define NVMCTRL_LOCK_RESETVALUE     0x0000ul     </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a7e641135617433c92419f3c6272c0856">  322</a></span><span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Pos       0            </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Msk       (0xFFFFul &lt;&lt; NVMCTRL_LOCK_LOCK_Pos)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define NVMCTRL_LOCK_LOCK(value)    ((NVMCTRL_LOCK_LOCK_Msk &amp; ((value) &lt;&lt; NVMCTRL_LOCK_LOCK_Pos)))</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5d4ac6aa3fe484566828978a57d521c9">  325</a></span><span class="preprocessor">#define NVMCTRL_LOCK_MASK           0xFFFFul     </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html">  329</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a7e8613746f6e54c152a3eb2405ab30ef">  330</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>        <a class="code hl_variable" href="struct_nvmctrl.html#a7e8613746f6e54c152a3eb2405ab30ef">CTRLA</a>;       </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>       <a class="code hl_typedef" href="samd20e14_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x2];</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a44b8fc771ac33929c8f1f4918c670770">  332</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>        <a class="code hl_variable" href="struct_nvmctrl.html#a44b8fc771ac33929c8f1f4918c670770">CTRLB</a>;       </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#ae8b9ef6b47510b9a4b83cb5270430bf8">  333</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>        <a class="code hl_variable" href="struct_nvmctrl.html#ae8b9ef6b47510b9a4b83cb5270430bf8">PARAM</a>;       </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a7c7db1c3ef2a8a290f214ae45db87a83">  334</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>     <a class="code hl_variable" href="struct_nvmctrl.html#a7c7db1c3ef2a8a290f214ae45db87a83">INTENCLR</a>;    </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>       <a class="code hl_typedef" href="samd20e14_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x3];</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a47dd09a378257903197d6d6e47f8ff2e">  336</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>     <a class="code hl_variable" href="struct_nvmctrl.html#a47dd09a378257903197d6d6e47f8ff2e">INTENSET</a>;    </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>       <a class="code hl_typedef" href="samd20e14_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x3];</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#aa275ec3e71b3fd5455175d593b317548">  338</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>      <a class="code hl_variable" href="struct_nvmctrl.html#aa275ec3e71b3fd5455175d593b317548">INTFLAG</a>;     </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>       <a class="code hl_typedef" href="samd20e14_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x3];</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a5fc8ec2dbe51c30255cdb8f274827fd5">  340</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>       <a class="code hl_variable" href="struct_nvmctrl.html#a5fc8ec2dbe51c30255cdb8f274827fd5">STATUS</a>;      </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>       <a class="code hl_typedef" href="samd20e14_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x2];</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a839fdde23536d0554617f373c57e702f">  342</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>         <a class="code hl_variable" href="struct_nvmctrl.html#a839fdde23536d0554617f373c57e702f">ADDR</a>;        </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a2e713321a8bcdb784dff050f63023fe3">  343</a></span>  <a class="code hl_define" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_union" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>         <a class="code hl_variable" href="struct_nvmctrl.html#a2e713321a8bcdb784dff050f63023fe3">LOCK</a>;        </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>} <a class="code hl_struct" href="struct_nvmctrl.html">Nvmctrl</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define SECTION_NVMCTRL_CAL</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define SECTION_NVMCTRL_LOCKBIT</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define SECTION_NVMCTRL_OTP1</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define SECTION_NVMCTRL_OTP2</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define SECTION_NVMCTRL_OTP4</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define SECTION_NVMCTRL_TEMP_LOG</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define SECTION_NVMCTRL_USER</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define ADC_FUSES_BIASCAL_ADDR      (NVMCTRL_OTP4 + 4)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a27a6321a91ab931e0933dbcae98c350d">  364</a></span><span class="preprocessor">#define ADC_FUSES_BIASCAL_Pos       3            </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define ADC_FUSES_BIASCAL_Msk       (0x7ul &lt;&lt; ADC_FUSES_BIASCAL_Pos)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define ADC_FUSES_BIASCAL(value)    ((ADC_FUSES_BIASCAL_Msk &amp; ((value) &lt;&lt; ADC_FUSES_BIASCAL_Pos)))</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define ADC_FUSES_LINEARITY_0_ADDR  NVMCTRL_OTP4</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aa1879ab54367d19c2a0996cee7fcbb0a">  369</a></span><span class="preprocessor">#define ADC_FUSES_LINEARITY_0_Pos   27           </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define ADC_FUSES_LINEARITY_0_Msk   (0x1Ful &lt;&lt; ADC_FUSES_LINEARITY_0_Pos)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define ADC_FUSES_LINEARITY_0(value) ((ADC_FUSES_LINEARITY_0_Msk &amp; ((value) &lt;&lt; ADC_FUSES_LINEARITY_0_Pos)))</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define ADC_FUSES_LINEARITY_1_ADDR  (NVMCTRL_OTP4 + 4)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a7b2cdd7d4d88223dff349b08725abdb3">  374</a></span><span class="preprocessor">#define ADC_FUSES_LINEARITY_1_Pos   0            </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define ADC_FUSES_LINEARITY_1_Msk   (0x7ul &lt;&lt; ADC_FUSES_LINEARITY_1_Pos)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define ADC_FUSES_LINEARITY_1(value) ((ADC_FUSES_LINEARITY_1_Msk &amp; ((value) &lt;&lt; ADC_FUSES_LINEARITY_1_Pos)))</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define FUSES_BOD33USERLEVEL_ADDR   NVMCTRL_USER</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a9e8109cd0996312419933645a2f2a089">  379</a></span><span class="preprocessor">#define FUSES_BOD33USERLEVEL_Pos    8            </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define FUSES_BOD33USERLEVEL_Msk    (0x3Ful &lt;&lt; FUSES_BOD33USERLEVEL_Pos)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define FUSES_BOD33USERLEVEL(value) ((FUSES_BOD33USERLEVEL_Msk &amp; ((value) &lt;&lt; FUSES_BOD33USERLEVEL_Pos)))</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define FUSES_BOD33_ACTION_ADDR     NVMCTRL_USER</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aac742323e1fa3072afa8ce20817c58f3">  384</a></span><span class="preprocessor">#define FUSES_BOD33_ACTION_Pos      15           </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define FUSES_BOD33_ACTION_Msk      (0x3ul &lt;&lt; FUSES_BOD33_ACTION_Pos)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define FUSES_BOD33_ACTION(value)   ((FUSES_BOD33_ACTION_Msk &amp; ((value) &lt;&lt; FUSES_BOD33_ACTION_Pos)))</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define FUSES_BOD33_EN_ADDR         NVMCTRL_USER</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a8b739225c0c8c6c979ea16ce43f8b1fc">  389</a></span><span class="preprocessor">#define FUSES_BOD33_EN_Pos          14           </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define FUSES_BOD33_EN_Msk          (0x1ul &lt;&lt; FUSES_BOD33_EN_Pos)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define FUSES_BOD33_HYST_ADDR       (NVMCTRL_USER + 4)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5ab9b1d814cf783918e8b12a908295ef">  393</a></span><span class="preprocessor">#define FUSES_BOD33_HYST_Pos        8            </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define FUSES_BOD33_HYST_Msk        (0x1ul &lt;&lt; FUSES_BOD33_HYST_Pos)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_ADDR (NVMCTRL_OTP4 + 4)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ae354249a65d7b4d818bbcc3594aa4991">  397</a></span><span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_Pos 26           </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_Msk (0x3Ful &lt;&lt; FUSES_DFLL48M_COARSE_CAL_Pos)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL(value) ((FUSES_DFLL48M_COARSE_CAL_Msk &amp; ((value) &lt;&lt; FUSES_DFLL48M_COARSE_CAL_Pos)))</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_ADDR (NVMCTRL_OTP4 + 8)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a40e6a2aa26dfc93b0759bd39abeb1764">  402</a></span><span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_Pos  0            </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_Msk  (0x3FFul &lt;&lt; FUSES_DFLL48M_FINE_CAL_Pos)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL(value) ((FUSES_DFLL48M_FINE_CAL_Msk &amp; ((value) &lt;&lt; FUSES_DFLL48M_FINE_CAL_Pos)))</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define FUSES_OSC32KCAL_ADDR        (NVMCTRL_OTP4 + 4)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a80db674913df77201e60bf9861195c33">  407</a></span><span class="preprocessor">#define FUSES_OSC32KCAL_Pos         6            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define FUSES_OSC32KCAL_Msk         (0x7Ful &lt;&lt; FUSES_OSC32KCAL_Pos)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define FUSES_OSC32KCAL(value)      ((FUSES_OSC32KCAL_Msk &amp; ((value) &lt;&lt; FUSES_OSC32KCAL_Pos)))</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_ADDR NVMCTRL_USER</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ac2867e0c1d1fc1b327991134a24983ca">  412</a></span><span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_Pos  0            </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_Msk  (0x7ul &lt;&lt; NVMCTRL_FUSES_BOOTPROT_Pos)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT(value) ((NVMCTRL_FUSES_BOOTPROT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_BOOTPROT_Pos)))</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_ADDR NVMCTRL_USER</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ad4d1aae7645f998f9be29556ae21136b">  417</a></span><span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_Pos 4            </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_Msk (0x7ul &lt;&lt; NVMCTRL_FUSES_EEPROM_SIZE_Pos)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE(value) ((NVMCTRL_FUSES_EEPROM_SIZE_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_EEPROM_SIZE_Pos)))</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL_ADDR (NVMCTRL_TEMP_LOG + 4)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aac9fd382f744bac789208a43215a0392">  422</a></span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL_Pos 20           </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL_Msk (0xFFFul &lt;&lt; NVMCTRL_FUSES_HOT_ADC_VAL_Pos)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL(value) ((NVMCTRL_FUSES_HOT_ADC_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_ADC_VAL_Pos)))</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL_ADDR (NVMCTRL_TEMP_LOG + 4)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ad1b7b3b85a3a761b154b59975f5de897">  427</a></span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL_Pos 0            </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL_Msk (0xFFul &lt;&lt; NVMCTRL_FUSES_HOT_INT1V_VAL_Pos)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL(value) ((NVMCTRL_FUSES_HOT_INT1V_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_INT1V_VAL_Pos)))</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a5dd188f426f80a6ad1f51c4815482ae6">  432</a></span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos 20           </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Msk (0xFul &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC(value) ((NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos)))</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a77ded05d5530304d7f7c5e00616e24a2">  437</a></span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos 12           </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk (0xFFul &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT(value) ((NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos)))</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define NVMCTRL_FUSES_NVMP_ADDR     NVMCTRL_OTP1</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a84b390f298c352468c8c28b2f808f3e2">  442</a></span><span class="preprocessor">#define NVMCTRL_FUSES_NVMP_Pos      16           </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define NVMCTRL_FUSES_NVMP_Msk      (0xFFFFul &lt;&lt; NVMCTRL_FUSES_NVMP_Pos)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define NVMCTRL_FUSES_NVMP(value)   ((NVMCTRL_FUSES_NVMP_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_NVMP_Pos)))</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK_ADDR NVMCTRL_OTP1</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a54fc50fd04594f4183baf9a51d5ff8e9">  447</a></span><span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK_Pos  0            </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK_Msk  (0xFFul &lt;&lt; NVMCTRL_FUSES_NVM_LOCK_Pos)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define NVMCTRL_FUSES_NVM_LOCK(value) ((NVMCTRL_FUSES_NVM_LOCK_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_NVM_LOCK_Pos)))</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define NVMCTRL_FUSES_PSZ_ADDR      NVMCTRL_OTP1</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aea11bcd13d9dca02cf64ca6fd5d2da50">  452</a></span><span class="preprocessor">#define NVMCTRL_FUSES_PSZ_Pos       8            </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define NVMCTRL_FUSES_PSZ_Msk       (0xFul &lt;&lt; NVMCTRL_FUSES_PSZ_Pos)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define NVMCTRL_FUSES_PSZ(value)    ((NVMCTRL_FUSES_PSZ_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_PSZ_Pos)))</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_ADDR (NVMCTRL_USER + 4)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a553b4d761e65080381c6af440abee0f0">  457</a></span><span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_Pos 16           </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_Msk (0xFFFFul &lt;&lt; NVMCTRL_FUSES_REGION_LOCKS_Pos)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS(value) ((NVMCTRL_FUSES_REGION_LOCKS_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_REGION_LOCKS_Pos)))</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL_ADDR (NVMCTRL_TEMP_LOG + 4)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ab18b97e87d18589e6efa8423dd12c6c1">  462</a></span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL_Pos 8            </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL_Msk (0xFFFul &lt;&lt; NVMCTRL_FUSES_ROOM_ADC_VAL_Pos)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL(value) ((NVMCTRL_FUSES_ROOM_ADC_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_ADC_VAL_Pos)))</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL_ADDR NVMCTRL_TEMP_LOG</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a3d18222622e6af65958612aaf3fcc326">  467</a></span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos 24           </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL_Msk (0xFFul &lt;&lt; NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL(value) ((NVMCTRL_FUSES_ROOM_INT1V_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos)))</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ab9dc4439ac02a58c79db1446ec462f97">  472</a></span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos 8            </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk (0xFul &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC(value) ((NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos)))</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a433fd1bc26aa2c728b0d82a4d831a309">  477</a></span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos 0            </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk (0xFFul &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT(value) ((NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos)))</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define WDT_FUSES_ALWAYSON_ADDR     NVMCTRL_USER</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#aad4f4fec9a3339faea07db386174b75e">  482</a></span><span class="preprocessor">#define WDT_FUSES_ALWAYSON_Pos      26           </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define WDT_FUSES_ALWAYSON_Msk      (0x1ul &lt;&lt; WDT_FUSES_ALWAYSON_Pos)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define WDT_FUSES_ENABLE_ADDR       NVMCTRL_USER</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a3e49258fa52a7aededcc7b3e54533ef5">  486</a></span><span class="preprocessor">#define WDT_FUSES_ENABLE_Pos        25           </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define WDT_FUSES_ENABLE_Msk        (0x1ul &lt;&lt; WDT_FUSES_ENABLE_Pos)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define WDT_FUSES_EWOFFSET_ADDR     (NVMCTRL_USER + 4)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#ae2f89f15eabc293811402651af74d059">  490</a></span><span class="preprocessor">#define WDT_FUSES_EWOFFSET_Pos      3            </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#define WDT_FUSES_EWOFFSET_Msk      (0xFul &lt;&lt; WDT_FUSES_EWOFFSET_Pos)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define WDT_FUSES_EWOFFSET(value)   ((WDT_FUSES_EWOFFSET_Msk &amp; ((value) &lt;&lt; WDT_FUSES_EWOFFSET_Pos)))</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define WDT_FUSES_PER_ADDR          NVMCTRL_USER</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a87db8b2566c9dd04e5c0cb3838175952">  495</a></span><span class="preprocessor">#define WDT_FUSES_PER_Pos           27           </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define WDT_FUSES_PER_Msk           (0xFul &lt;&lt; WDT_FUSES_PER_Pos)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define WDT_FUSES_PER(value)        ((WDT_FUSES_PER_Msk &amp; ((value) &lt;&lt; WDT_FUSES_PER_Pos)))</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define WDT_FUSES_WEN_ADDR          (NVMCTRL_USER + 4)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a87c9e50a26f5095b90217f854536d90f">  500</a></span><span class="preprocessor">#define WDT_FUSES_WEN_Pos           7            </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define WDT_FUSES_WEN_Msk           (0x1ul &lt;&lt; WDT_FUSES_WEN_Pos)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define WDT_FUSES_WINDOW_0_ADDR     NVMCTRL_USER</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a6be021299139a6dcbc80f2b8921afab8">  504</a></span><span class="preprocessor">#define WDT_FUSES_WINDOW_0_Pos      31           </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define WDT_FUSES_WINDOW_0_Msk      (0x1ul &lt;&lt; WDT_FUSES_WINDOW_0_Pos)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define WDT_FUSES_WINDOW_1_ADDR     (NVMCTRL_USER + 4)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="component_2nvmctrl_8h.html#a6415817cbbb76773225a7e0ac54b6f80">  508</a></span><span class="preprocessor">#define WDT_FUSES_WINDOW_1_Pos      0            </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define WDT_FUSES_WINDOW_1_Msk      (0x7ul &lt;&lt; WDT_FUSES_WINDOW_1_Pos)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define WDT_FUSES_WINDOW_1(value)   ((WDT_FUSES_WINDOW_1_Msk &amp; ((value) &lt;&lt; WDT_FUSES_WINDOW_1_Pos)))</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#endif </span><span class="comment">/* _SAMD20_NVMCTRL_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="asamd20e14_8h_html_a0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="samd20e14_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> samd20e14.h:60</div></div>
<div class="ttc" id="astruct_nvmctrl_html"><div class="ttname"><a href="struct_nvmctrl.html">Nvmctrl</a></div><div class="ttdoc">NVMCTRL APB hardware registers.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:329</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a2e713321a8bcdb784dff050f63023fe3"><div class="ttname"><a href="struct_nvmctrl.html#a2e713321a8bcdb784dff050f63023fe3">Nvmctrl::LOCK</a></div><div class="ttdeci">__IO NVMCTRL_LOCK_Type LOCK</div><div class="ttdoc">Offset: 0x20 (R/W 16) Lock Section.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:343</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a44b8fc771ac33929c8f1f4918c670770"><div class="ttname"><a href="struct_nvmctrl.html#a44b8fc771ac33929c8f1f4918c670770">Nvmctrl::CTRLB</a></div><div class="ttdeci">__IO NVMCTRL_CTRLB_Type CTRLB</div><div class="ttdoc">Offset: 0x04 (R/W 32) Control B.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:332</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a47dd09a378257903197d6d6e47f8ff2e"><div class="ttname"><a href="struct_nvmctrl.html#a47dd09a378257903197d6d6e47f8ff2e">Nvmctrl::INTENSET</a></div><div class="ttdeci">__IO NVMCTRL_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x10 (R/W 8) Interrupt Enable Set.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:336</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a5fc8ec2dbe51c30255cdb8f274827fd5"><div class="ttname"><a href="struct_nvmctrl.html#a5fc8ec2dbe51c30255cdb8f274827fd5">Nvmctrl::STATUS</a></div><div class="ttdeci">__IO NVMCTRL_STATUS_Type STATUS</div><div class="ttdoc">Offset: 0x18 (R/W 16) Status.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:340</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a7c7db1c3ef2a8a290f214ae45db87a83"><div class="ttname"><a href="struct_nvmctrl.html#a7c7db1c3ef2a8a290f214ae45db87a83">Nvmctrl::INTENCLR</a></div><div class="ttdeci">__IO NVMCTRL_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x0C (R/W 8) Interrupt Enable Clear.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:334</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a7e8613746f6e54c152a3eb2405ab30ef"><div class="ttname"><a href="struct_nvmctrl.html#a7e8613746f6e54c152a3eb2405ab30ef">Nvmctrl::CTRLA</a></div><div class="ttdeci">__IO NVMCTRL_CTRLA_Type CTRLA</div><div class="ttdoc">Offset: 0x00 (R/W 16) Control A.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:330</div></div>
<div class="ttc" id="astruct_nvmctrl_html_a839fdde23536d0554617f373c57e702f"><div class="ttname"><a href="struct_nvmctrl.html#a839fdde23536d0554617f373c57e702f">Nvmctrl::ADDR</a></div><div class="ttdeci">__IO NVMCTRL_ADDR_Type ADDR</div><div class="ttdoc">Offset: 0x1C (R/W 32) Address.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:342</div></div>
<div class="ttc" id="astruct_nvmctrl_html_aa275ec3e71b3fd5455175d593b317548"><div class="ttname"><a href="struct_nvmctrl.html#aa275ec3e71b3fd5455175d593b317548">Nvmctrl::INTFLAG</a></div><div class="ttdeci">__IO NVMCTRL_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x14 (R/W 8) Interrupt Flag Status and Clear.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:338</div></div>
<div class="ttc" id="astruct_nvmctrl_html_ae8b9ef6b47510b9a4b83cb5270430bf8"><div class="ttname"><a href="struct_nvmctrl.html#ae8b9ef6b47510b9a4b83cb5270430bf8">Nvmctrl::PARAM</a></div><div class="ttdeci">__IO NVMCTRL_PARAM_Type PARAM</div><div class="ttdoc">Offset: 0x08 (R/W 32) NVM Parameter.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:333</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___a_d_d_r___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:292</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___a_d_d_r___type_html_a3662864e181ff1d20570379bcf0a25da"><div class="ttname"><a href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a3662864e181ff1d20570379bcf0a25da">NVMCTRL_ADDR_Type::ADDR</a></div><div class="ttdeci">uint32_t ADDR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:294</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___a_d_d_r___type_html_a483be20a4f5e7bc08fd4439dfd5e5b1f"><div class="ttname"><a href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a483be20a4f5e7bc08fd4439dfd5e5b1f">NVMCTRL_ADDR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:297</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_a___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:51</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_a___type_html_a675bd7dd11996723b783028b20c0c280"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a675bd7dd11996723b783028b20c0c280">NVMCTRL_CTRLA_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:57</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_a___type_html_a82cedff0028f2730b0f16fe18235dc6b"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a82cedff0028f2730b0f16fe18235dc6b">NVMCTRL_CTRLA_Type::CMD</a></div><div class="ttdeci">uint16_t CMD</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:53</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_a___type_html_ac7abbf77c132da189b90fb50035f112e"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#ac7abbf77c132da189b90fb50035f112e">NVMCTRL_CTRLA_Type::CMDEX</a></div><div class="ttdeci">uint16_t CMDEX</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:55</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:102</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a673e28ee5698af3db2c4751faad12b7a"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a673e28ee5698af3db2c4751faad12b7a">NVMCTRL_CTRLB_Type::READMODE</a></div><div class="ttdeci">uint32_t READMODE</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:110</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a7c50ff4bfa3e009b2911aab925f5f6e6"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a7c50ff4bfa3e009b2911aab925f5f6e6">NVMCTRL_CTRLB_Type::CACHEDIS</a></div><div class="ttdeci">uint32_t CACHEDIS</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:111</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a83024f02edb3be98b6591bf79a251ee3"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a83024f02edb3be98b6591bf79a251ee3">NVMCTRL_CTRLB_Type::SLEEPPRM</a></div><div class="ttdeci">uint32_t SLEEPPRM</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:108</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a9b351d665cd7d82819ed8f484d7293b1"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9b351d665cd7d82819ed8f484d7293b1">NVMCTRL_CTRLB_Type::RWS</a></div><div class="ttdeci">uint32_t RWS</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:105</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html_ac3f0c0bf35097a45720f24d1e23d777d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">NVMCTRL_CTRLB_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:114</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___c_t_r_l_b___type_html_af669bd49d88eaacb7f1564fd89700ad3"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#af669bd49d88eaacb7f1564fd89700ad3">NVMCTRL_CTRLB_Type::MANW</a></div><div class="ttdeci">uint32_t MANW</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:107</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:195</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a18fcb644618bdef310bc7f209377f3f0"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a18fcb644618bdef310bc7f209377f3f0">NVMCTRL_INTENCLR_Type::ERROR</a></div><div class="ttdeci">uint8_t ERROR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:198</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a3cc126df7857ed5fdc6242d5b4c41082"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a3cc126df7857ed5fdc6242d5b4c41082">NVMCTRL_INTENCLR_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:201</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a43ccc6a3972b57dbaa0906f835282e73"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a43ccc6a3972b57dbaa0906f835282e73">NVMCTRL_INTENCLR_Type::READY</a></div><div class="ttdeci">uint8_t READY</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:197</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:216</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html_a2ce0ac51bfad206ffc50045beadf41a4"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a2ce0ac51bfad206ffc50045beadf41a4">NVMCTRL_INTENSET_Type::ERROR</a></div><div class="ttdeci">uint8_t ERROR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:219</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html_abcbe8caa7df6ab2260131dfb38b5e33f"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#abcbe8caa7df6ab2260131dfb38b5e33f">NVMCTRL_INTENSET_Type::READY</a></div><div class="ttdeci">uint8_t READY</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:218</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html_ac98b251231daf8e30a2fcc03f6851645"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#ac98b251231daf8e30a2fcc03f6851645">NVMCTRL_INTENSET_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:222</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:237</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_a0c695606dd4bfb8b9dca4d4ee5978156"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a0c695606dd4bfb8b9dca4d4ee5978156">NVMCTRL_INTFLAG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:243</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_a52f3d62f1bce2ec3819e43364f9753b3"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a52f3d62f1bce2ec3819e43364f9753b3">NVMCTRL_INTFLAG_Type::ERROR</a></div><div class="ttdeci">uint8_t ERROR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:240</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_a6ff1a1aa338201743b407514a1c59ba0"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a6ff1a1aa338201743b407514a1c59ba0">NVMCTRL_INTFLAG_Type::READY</a></div><div class="ttdeci">uint8_t READY</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:239</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___l_o_c_k___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:311</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___l_o_c_k___type_html_a7fc43a15f3ba5d50cf960c32a4b1577e"><div class="ttname"><a href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a7fc43a15f3ba5d50cf960c32a4b1577e">NVMCTRL_LOCK_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:315</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___l_o_c_k___type_html_ad6462ee3e7d7b13c585b9bc4bd6549aa"><div class="ttname"><a href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#ad6462ee3e7d7b13c585b9bc4bd6549aa">NVMCTRL_LOCK_Type::LOCK</a></div><div class="ttdeci">uint16_t LOCK</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:313</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___p_a_r_a_m___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:156</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___p_a_r_a_m___type_html_a06e3104745c4aa4dc7c65a7b876b3cfd"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a06e3104745c4aa4dc7c65a7b876b3cfd">NVMCTRL_PARAM_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:162</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___p_a_r_a_m___type_html_a1614279db2de41ec8c6b19e2b60c873c"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a1614279db2de41ec8c6b19e2b60c873c">NVMCTRL_PARAM_Type::PSZ</a></div><div class="ttdeci">uint32_t PSZ</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:159</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___p_a_r_a_m___type_html_ab027731ea54fbc5dc42c1f1eb988a498"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#ab027731ea54fbc5dc42c1f1eb988a498">NVMCTRL_PARAM_Type::NVMP</a></div><div class="ttdeci">uint32_t NVMP</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:158</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:258</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a2468e44fa0ad23c3c9f3105774e3c77d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2468e44fa0ad23c3c9f3105774e3c77d">NVMCTRL_STATUS_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:269</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a2edb512dfcd5306ab46a106bc18bd84d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a2edb512dfcd5306ab46a106bc18bd84d">NVMCTRL_STATUS_Type::NVME</a></div><div class="ttdeci">uint16_t NVME</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:264</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a87f34c47d760b820aa14c72de4b75079"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a87f34c47d760b820aa14c72de4b75079">NVMCTRL_STATUS_Type::SB</a></div><div class="ttdeci">uint16_t SB</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:266</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_ad0e33a5331fc75e36588f4a8245d39c7"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad0e33a5331fc75e36588f4a8245d39c7">NVMCTRL_STATUS_Type::LOCKE</a></div><div class="ttdeci">uint16_t LOCKE</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:263</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_ad39e4a3b2f9024bf91b70d5eafe0e89e"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ad39e4a3b2f9024bf91b70d5eafe0e89e">NVMCTRL_STATUS_Type::PRM</a></div><div class="ttdeci">uint16_t PRM</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:260</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_adafdfedd11c1fb246fa0642d6c125578"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#adafdfedd11c1fb246fa0642d6c125578">NVMCTRL_STATUS_Type::LOAD</a></div><div class="ttdeci">uint16_t LOAD</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:261</div></div>
<div class="ttc" id="aunion_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_aeea1d09f9165a2d5c44f07fe28e51733"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aeea1d09f9165a2d5c44f07fe28e51733">NVMCTRL_STATUS_Type::PROGE</a></div><div class="ttdeci">uint16_t PROGE</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:262</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
