Analysis & Synthesis report for Top_Module
Thu Dec 16 06:23:11 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 16 06:23:11 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Top_Module                                      ;
; Top-level Entity Name              ; Top_Module                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22A7        ;                    ;
; Top-level entity name                                                      ; Top_Module         ; Top_Module         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+---------+
; ../WB_Stage.v                    ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/WB_Stage.v              ;         ;
; ../Val2_Generator.v              ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Val2_Generator.v        ;         ;
; ../Top_Module.v                  ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v            ;         ;
; ../Status_Register.v             ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Status_Register.v       ;         ;
; ../RegisterFile.v                ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/RegisterFile.v          ;         ;
; ../MEM_Stage_Reg.v               ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/MEM_Stage_Reg.v         ;         ;
; ../MEM_Stage.v                   ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/MEM_Stage.v             ;         ;
; ../IF_Stage_Reg.v                ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/IF_Stage_Reg.v          ;         ;
; ../IF_Stage.v                    ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/IF_Stage.v              ;         ;
; ../ID_Stage_Reg.v                ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage_Reg.v          ;         ;
; ../ID_Stage.v                    ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage.v              ;         ;
; ../Hazard_Detection_Unit.v       ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Hazard_Detection_Unit.v ;         ;
; ../EXE_Stage_Reg.v               ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/EXE_Stage_Reg.v         ;         ;
; ../EXE_Stage.v                   ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/EXE_Stage.v             ;         ;
; ../controler.v                   ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/controler.v             ;         ;
; ../Condition_Check.v             ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Condition_Check.v       ;         ;
; ../ALU.v                         ; yes             ; User Verilog HDL File  ; D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ALU.v                   ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |Top_Module                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |Top_Module         ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 16 06:23:04 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/wb_stage.v
    Info (12023): Found entity 1: WB_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/val2_generator.v
    Info (12023): Found entity 1: Val2_Generator
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/top_module.v
    Info (12023): Found entity 1: Top_Module
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/status_register.v
    Info (12023): Found entity 1: Status_Register
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/mem_stage_reg.v
    Info (12023): Found entity 1: MEM_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/mem_stage.v
    Info (12023): Found entity 1: MEM_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/lab1_tb.v
    Info (12023): Found entity 1: Lab1_TB
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/if_stage_reg.v
    Info (12023): Found entity 1: IF_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/if_stage.v
    Info (12023): Found entity 1: IF_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/id_stage_reg.v
    Info (12023): Found entity 1: ID_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/id_stage.v
    Info (12023): Found entity 1: ID_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/exe_stage_reg.v
    Info (12023): Found entity 1: EXE_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/exe_stage.v
    Info (12023): Found entity 1: EXE_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/controler.v
    Info (12023): Found entity 1: controler
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/condition_check.v
    Info (12023): Found entity 1: Condition_Check
Info (12021): Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/alu.v
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "Top_Module" for the top level hierarchy
Info (12128): Elaborating entity "IF_Stage" for hierarchy "IF_Stage:ifstage"
Warning (10030): Net "InsMem[188..200]" at IF_Stage.v(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_Stage_Reg" for hierarchy "IF_Stage_Reg:ifstagereg"
Info (12128): Elaborating entity "ID_Stage" for hierarchy "ID_Stage:idstage"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ID_Stage:idstage|RegisterFile:R1"
Info (12128): Elaborating entity "controler" for hierarchy "ID_Stage:idstage|controler:C1"
Info (12128): Elaborating entity "Condition_Check" for hierarchy "ID_Stage:idstage|Condition_Check:C2"
Info (12128): Elaborating entity "ID_Stage_Reg" for hierarchy "ID_Stage_Reg:idstagereg"
Info (12128): Elaborating entity "EXE_Stage" for hierarchy "EXE_Stage:exestage"
Info (12128): Elaborating entity "ALU" for hierarchy "EXE_Stage:exestage|ALU:alu"
Warning (10036): Verilog HDL or VHDL warning at ALU.v(9): object "Nin" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALU.v(9): object "Zin" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALU.v(9): object "Vin" assigned a value but never read
Info (12128): Elaborating entity "Val2_Generator" for hierarchy "EXE_Stage:exestage|Val2_Generator:val2gen"
Info (12128): Elaborating entity "EXE_Stage_Reg" for hierarchy "EXE_Stage_Reg:exestagereg"
Info (12128): Elaborating entity "MEM_Stage" for hierarchy "MEM_Stage:memstage"
Info (12128): Elaborating entity "MEM_Stage_Reg" for hierarchy "MEM_Stage_Reg:memstagereg"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "WB_Stage:wbstage"
Info (12128): Elaborating entity "Status_Register" for hierarchy "Status_Register:statusregister"
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:hazarddetector"
Info (144001): Generated suppressed messages file D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Quartus/output_files/Top_Module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "rst"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4596 megabytes
    Info: Processing ended: Thu Dec 16 06:23:11 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Quartus/output_files/Top_Module.map.smsg.


