--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml snake_top.twx snake_top.ncd -o snake_top.twr snake_top.pcf
-ucf Nexys4_Master.ucf

Design file:              snake_top.ncd
Physical constraint file: snake_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP 
"clkgen_inst_clkout0" TS_clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46479 paths analyzed, 6342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.669ns.
--------------------------------------------------------------------------------

Paths for end point vga_inst/curr_bit_1 (SLICE_X60Y90.D2), 208 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/Inst_vsync/cnt/count_4 (FF)
  Destination:          vga_inst/curr_bit_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.550ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.783 - 0.820)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/Inst_vsync/cnt/count_4 to vga_inst/curr_bit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.AQ      Tcko                  0.456   vga_inst/Inst_vsync/cnt/count<7>
                                                       vga_inst/Inst_vsync/cnt/count_4
    SLICE_X37Y34.A2      net (fanout=603)      4.082   vga_inst/Inst_vsync/cnt/count<4>
    SLICE_X37Y34.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o2611
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_8118
    SLICE_X44Y36.C1      net (fanout=1)        0.990   vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_8118
    SLICE_X44Y36.CMUX    Tilo                  0.543   vga_inst/Inst_RAM30x40_first/_o4451
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_339
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_2_f7_38
    SLICE_X60Y37.A1      net (fanout=1)        1.488   vga_inst/data_got_first<9>
    SLICE_X60Y37.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o3247
                                                       vga_inst/Mmux_n0029_115
    SLICE_X60Y90.D2      net (fanout=1)        2.393   vga_inst/Mmux_n0029_115
    SLICE_X60Y90.CLK     Tas                   0.350   vga_inst/curr_bit<1>
                                                       vga_inst/Mmux_n0029_61
                                                       vga_inst/Mmux_n0029_4_f7_0
                                                       vga_inst/Mmux_n0029_2_f8_0
                                                       vga_inst/curr_bit_1
    -------------------------------------------------  ---------------------------
    Total                                     10.550ns (1.597ns logic, 8.953ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/Inst_vsync/cnt/count_5 (FF)
  Destination:          vga_inst/curr_bit_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.783 - 0.820)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/Inst_vsync/cnt/count_5 to vga_inst/curr_bit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.BQ      Tcko                  0.456   vga_inst/Inst_vsync/cnt/count<7>
                                                       vga_inst/Inst_vsync/cnt/count_5
    SLICE_X37Y34.A1      net (fanout=563)      3.985   vga_inst/Inst_vsync/cnt/count<5>
    SLICE_X37Y34.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o2611
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_8118
    SLICE_X44Y36.C1      net (fanout=1)        0.990   vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_8118
    SLICE_X44Y36.CMUX    Tilo                  0.543   vga_inst/Inst_RAM30x40_first/_o4451
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_339
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_2_f7_38
    SLICE_X60Y37.A1      net (fanout=1)        1.488   vga_inst/data_got_first<9>
    SLICE_X60Y37.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o3247
                                                       vga_inst/Mmux_n0029_115
    SLICE_X60Y90.D2      net (fanout=1)        2.393   vga_inst/Mmux_n0029_115
    SLICE_X60Y90.CLK     Tas                   0.350   vga_inst/curr_bit<1>
                                                       vga_inst/Mmux_n0029_61
                                                       vga_inst/Mmux_n0029_4_f7_0
                                                       vga_inst/Mmux_n0029_2_f8_0
                                                       vga_inst/curr_bit_1
    -------------------------------------------------  ---------------------------
    Total                                     10.453ns (1.597ns logic, 8.856ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/Inst_vsync/cnt/count_4 (FF)
  Destination:          vga_inst/curr_bit_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.783 - 0.820)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/Inst_vsync/cnt/count_4 to vga_inst/curr_bit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.AQ      Tcko                  0.456   vga_inst/Inst_vsync/cnt/count<7>
                                                       vga_inst/Inst_vsync/cnt/count_4
    SLICE_X43Y33.A1      net (fanout=603)      3.981   vga_inst/Inst_vsync/cnt/count<4>
    SLICE_X43Y33.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_second/_o4291
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_9118
    SLICE_X44Y36.D1      net (fanout=1)        0.957   vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_9118
    SLICE_X44Y36.CMUX    Topdc                 0.536   vga_inst/Inst_RAM30x40_first/_o4451
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_439
                                                       vga_inst/Inst_RAM30x40_first/Mmux_dataOUT_2_f7_38
    SLICE_X60Y37.A1      net (fanout=1)        1.488   vga_inst/data_got_first<9>
    SLICE_X60Y37.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o3247
                                                       vga_inst/Mmux_n0029_115
    SLICE_X60Y90.D2      net (fanout=1)        2.393   vga_inst/Mmux_n0029_115
    SLICE_X60Y90.CLK     Tas                   0.350   vga_inst/curr_bit<1>
                                                       vga_inst/Mmux_n0029_61
                                                       vga_inst/Mmux_n0029_4_f7_0
                                                       vga_inst/Mmux_n0029_2_f8_0
                                                       vga_inst/curr_bit_1
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (1.590ns logic, 8.819ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/curr_bit_0 (SLICE_X61Y90.D4), 208 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/Inst_vsync/cnt/count_4 (FF)
  Destination:          vga_inst/curr_bit_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.783 - 0.820)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/Inst_vsync/cnt/count_4 to vga_inst/curr_bit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.AQ      Tcko                  0.456   vga_inst/Inst_vsync/cnt/count<7>
                                                       vga_inst/Inst_vsync/cnt/count_4
    SLICE_X43Y31.A1      net (fanout=603)      4.087   vga_inst/Inst_vsync/cnt/count<4>
    SLICE_X43Y31.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o4291
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_1038
    SLICE_X45Y36.D4      net (fanout=1)        0.761   vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_1038
    SLICE_X45Y36.CMUX    Topdc                 0.536   vga_inst/Inst_RAM30x40_second/_o4451
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_438
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_2_f7_37
    SLICE_X61Y37.A3      net (fanout=1)        1.352   vga_inst/data_got_second<8>
    SLICE_X61Y37.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_second/_o3247
                                                       vga_inst/Mmux_n0029_112
    SLICE_X61Y90.D4      net (fanout=1)        2.134   vga_inst/Mmux_n0029_112
    SLICE_X61Y90.CLK     Tas                   0.402   vga_inst/curr_bit<0>
                                                       vga_inst/Mmux_n0029_6
                                                       vga_inst/Mmux_n0029_4_f7
                                                       vga_inst/Mmux_n0029_2_f8
                                                       vga_inst/curr_bit_0
    -------------------------------------------------  ---------------------------
    Total                                      9.976ns (1.642ns logic, 8.334ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/Inst_vsync/cnt/count_4 (FF)
  Destination:          vga_inst/curr_bit_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.783 - 0.820)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/Inst_vsync/cnt/count_4 to vga_inst/curr_bit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.AQ      Tcko                  0.456   vga_inst/Inst_vsync/cnt/count<7>
                                                       vga_inst/Inst_vsync/cnt/count_4
    SLICE_X63Y36.A1      net (fanout=603)      4.490   vga_inst/Inst_vsync/cnt/count<4>
    SLICE_X63Y36.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_o4527
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_88
    SLICE_X63Y36.D1      net (fanout=1)        0.670   vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_88
    SLICE_X63Y36.CMUX    Topdc                 0.536   vga_inst/Inst_RAM30x40_first/_o4527
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_42
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_2_f7_1
    SLICE_X61Y37.A2      net (fanout=1)        1.034   vga_inst/data_got_second<11>
    SLICE_X61Y37.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_second/_o3247
                                                       vga_inst/Mmux_n0029_112
    SLICE_X61Y90.D4      net (fanout=1)        2.134   vga_inst/Mmux_n0029_112
    SLICE_X61Y90.CLK     Tas                   0.402   vga_inst/curr_bit<0>
                                                       vga_inst/Mmux_n0029_6
                                                       vga_inst/Mmux_n0029_4_f7
                                                       vga_inst/Mmux_n0029_2_f8
                                                       vga_inst/curr_bit_0
    -------------------------------------------------  ---------------------------
    Total                                      9.970ns (1.642ns logic, 8.328ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/Inst_vsync/cnt/count_4 (FF)
  Destination:          vga_inst/curr_bit_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.783 - 0.820)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/Inst_vsync/cnt/count_4 to vga_inst/curr_bit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.AQ      Tcko                  0.456   vga_inst/Inst_vsync/cnt/count<7>
                                                       vga_inst/Inst_vsync/cnt/count_4
    SLICE_X68Y36.B5      net (fanout=603)      4.004   vga_inst/Inst_vsync/cnt/count<4>
    SLICE_X68Y36.B       Tilo                  0.124   vga_inst/Inst_RAM30x40_second/_o2929
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_83
    SLICE_X63Y38.C1      net (fanout=1)        1.127   vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_83
    SLICE_X63Y38.CMUX    Tilo                  0.543   vga_inst/Inst_RAM30x40_second/_o3249
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_31
                                                       vga_inst/Inst_RAM30x40_second/Mmux_dataOUT_2_f7_0
    SLICE_X61Y37.A1      net (fanout=1)        1.030   vga_inst/data_got_second<10>
    SLICE_X61Y37.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_second/_o3247
                                                       vga_inst/Mmux_n0029_112
    SLICE_X61Y90.D4      net (fanout=1)        2.134   vga_inst/Mmux_n0029_112
    SLICE_X61Y90.CLK     Tas                   0.402   vga_inst/curr_bit<0>
                                                       vga_inst/Mmux_n0029_6
                                                       vga_inst/Mmux_n0029_4_f7
                                                       vga_inst/Mmux_n0029_2_f8
                                                       vga_inst/curr_bit_0
    -------------------------------------------------  ---------------------------
    Total                                      9.944ns (1.649ns logic, 8.295ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_first/_o3493 (SLICE_X38Y31.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_1 (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3493 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.028ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (1.532 - 1.462)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_1 to vga_inst/Inst_RAM30x40_first/_o3493
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.AMUX    Tshcko                0.594   data<0>
                                                       data_1
    SLICE_X38Y31.A2      net (fanout=1201)     9.406   data<1>
    SLICE_X38Y31.CLK     Tas                   0.028   vga_inst/Inst_RAM30x40_second/_o3493
                                                       data<1>_rt
                                                       vga_inst/Inst_RAM30x40_first/_o3493
    -------------------------------------------------  ---------------------------
    Total                                     10.028ns (0.622ns logic, 9.406ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_kcpsm6/stack_ram_low_RAMA (SLICE_X62Y79.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          Inst_kcpsm6/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop to Inst_kcpsm6/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y79.AQ      Tcko                  0.141   Inst_kcpsm6/KCPSM6_STACK0
                                                       Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X62Y79.D1      net (fanout=9)        0.240   Inst_kcpsm6/stack_pointer<0>
    SLICE_X62Y79.CLK     Tah         (-Th)     0.310   Inst_kcpsm6/KCPSM6_STACK_RAM0
                                                       Inst_kcpsm6/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (-0.169ns logic, 0.240ns route)
                                                       (-238.0% logic, 338.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_kcpsm6/stack_ram_low_RAMA_D1 (SLICE_X62Y79.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          Inst_kcpsm6/stack_ram_low_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop to Inst_kcpsm6/stack_ram_low_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y79.AQ      Tcko                  0.141   Inst_kcpsm6/KCPSM6_STACK0
                                                       Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X62Y79.D1      net (fanout=9)        0.240   Inst_kcpsm6/stack_pointer<0>
    SLICE_X62Y79.CLK     Tah         (-Th)     0.310   Inst_kcpsm6/KCPSM6_STACK_RAM0
                                                       Inst_kcpsm6/stack_ram_low_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (-0.169ns logic, 0.240ns route)
                                                       (-238.0% logic, 338.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_kcpsm6/stack_ram_low_RAMB (SLICE_X62Y79.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          Inst_kcpsm6/stack_ram_low_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop to Inst_kcpsm6/stack_ram_low_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y79.AQ      Tcko                  0.141   Inst_kcpsm6/KCPSM6_STACK0
                                                       Inst_kcpsm6/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X62Y79.D1      net (fanout=9)        0.240   Inst_kcpsm6/stack_pointer<0>
    SLICE_X62Y79.CLK     Tah         (-Th)     0.310   Inst_kcpsm6/KCPSM6_STACK_RAM0
                                                       Inst_kcpsm6/stack_ram_low_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (-0.169ns logic, 0.240ns route)
                                                       (-238.0% logic, 338.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Logical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Location pin: RAMB18_X1Y30.RDCLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_REG0/CLK
  Logical resource: Inst_kcpsm6/lower_reg_banks_RAMA/CLK
  Location pin: SLICE_X62Y73.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_REG0/CLK
  Logical resource: Inst_kcpsm6/lower_reg_banks_RAMA/CLK
  Location pin: SLICE_X62Y73.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|      5.335ns|            0|            0|            0|        46479|
| TS_clkgen_inst_clkout0        |     20.000ns|     10.669ns|          N/A|            0|            0|        46479|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_m          |   10.669|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46479 paths, 0 nets, and 14338 connections

Design statistics:
   Minimum period:  10.669ns{1}   (Maximum frequency:  93.729MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 03 11:27:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



