# Digital Logic Circuit - Screening Task

This project contains my solution to the digital logic circuit screening task.

## ğŸ§  Logic Design

### Inputs:
- A, B, and C (Binary values: 1 or 0)

### Logic Used:
1. Input A and B are given to an AND gate.
2. Input C is given to a NOT gate.
3. Outputs from AND and NOT gates are fed into an OR gate.
4. The final output is observed from the OR gate.

### Truth Table (Sample):
| A | B | C | AND | NOT(C) | OR Output |
|---|---|---|-----|--------|-----------|
| 1 | 1 | 0 |  1  |   1    |     1     |

## ğŸ“ Screenshots Included:
- `1-input-setup.png`
- `2-gate-placement.png`
- `3-wire-connections.png`
- `4-final-output.png`
- `5-truth-table.png`

All images are placed in the folder: `screenshots`

---

Thanks for reviewing my work ğŸ˜Š