{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355721267358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355721267360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 12:14:27 2012 " "Processing started: Mon Dec 17 12:14:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355721267360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355721267360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cube_controller -c cube_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off cube_controller -c cube_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355721267361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355721267581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "planeController.v(57) " "Verilog HDL information at planeController.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1355721267678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" { { "Info" "ISGN_ENTITY_NAME" "1 planeController " "Found entity 1: planeController" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355721267682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355721267682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "planeController " "Elaborating entity \"planeController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1355721267755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwmEnabled planeController.v(21) " "Verilog HDL or VHDL warning at planeController.v(21): object \"pwmEnabled\" assigned a value but never read" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1355721267763 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 planeController.v(45) " "Verilog HDL assignment warning at planeController.v(45): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355721267763 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 planeController.v(47) " "Verilog HDL assignment warning at planeController.v(47): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355721267763 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 planeController.v(49) " "Verilog HDL assignment warning at planeController.v(49): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355721267764 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 planeController.v(62) " "Verilog HDL assignment warning at planeController.v(62): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355721267764 "|planeController"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "776 " "Implemented 776 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1355721269066 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1355721269066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "699 " "Implemented 699 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1355721269066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1355721269066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.map.smsg " "Generated suppressed messages file /home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1355721269146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355721269163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 12:14:29 2012 " "Processing ended: Mon Dec 17 12:14:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355721269163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355721269163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355721269163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355721269163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355721270942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355721270944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 12:14:30 2012 " "Processing started: Mon Dec 17 12:14:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355721270944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355721270944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cube_controller -c cube_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cube_controller -c cube_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355721270944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355721271030 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cube_controller EPM240T100C3 " "Selected device EPM240T100C3 for design \"cube_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1355721271041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355721271096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355721271096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1355721271329 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1355721271348 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Device EPM570T100C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355721271461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1355721271461 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[0\] " "Pin pwmOut\[0\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[0] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[1\] " "Pin pwmOut\[1\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[1] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[2\] " "Pin pwmOut\[2\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[2] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[3\] " "Pin pwmOut\[3\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[3] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[4\] " "Pin pwmOut\[4\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[4] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[5\] " "Pin pwmOut\[5\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[5] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[6\] " "Pin pwmOut\[6\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[6] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 346 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[7\] " "Pin pwmOut\[7\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[7] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 348 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[8\] " "Pin pwmOut\[8\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[8] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[9\] " "Pin pwmOut\[9\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[9] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[10\] " "Pin pwmOut\[10\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[10] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[11\] " "Pin pwmOut\[11\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[11] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[12\] " "Pin pwmOut\[12\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[12] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[13\] " "Pin pwmOut\[13\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[13] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[14\] " "Pin pwmOut\[14\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[14] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[15\] " "Pin pwmOut\[15\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[15] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[16\] " "Pin pwmOut\[16\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[16] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[17\] " "Pin pwmOut\[17\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[17] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[18\] " "Pin pwmOut\[18\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[18] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 370 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[19\] " "Pin pwmOut\[19\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[19] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 372 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[20\] " "Pin pwmOut\[20\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[20] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 374 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[21\] " "Pin pwmOut\[21\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[21] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[22\] " "Pin pwmOut\[22\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[22] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[23\] " "Pin pwmOut\[23\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[23] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[24\] " "Pin pwmOut\[24\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[24] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 382 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[25\] " "Pin pwmOut\[25\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[25] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 384 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[26\] " "Pin pwmOut\[26\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[26] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[27\] " "Pin pwmOut\[27\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[27] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[28\] " "Pin pwmOut\[28\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[28] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[29\] " "Pin pwmOut\[29\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[29] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[30\] " "Pin pwmOut\[30\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[30] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[31\] " "Pin pwmOut\[31\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[31] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[32\] " "Pin pwmOut\[32\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[32] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[33\] " "Pin pwmOut\[33\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[33] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[34\] " "Pin pwmOut\[34\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[34] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[35\] " "Pin pwmOut\[35\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[35] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[36\] " "Pin pwmOut\[36\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[36] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[37\] " "Pin pwmOut\[37\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[37] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[38\] " "Pin pwmOut\[38\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[38] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[39\] " "Pin pwmOut\[39\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[39] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[40\] " "Pin pwmOut\[40\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[40] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[41\] " "Pin pwmOut\[41\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[41] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[42\] " "Pin pwmOut\[42\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[42] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[43\] " "Pin pwmOut\[43\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[43] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[44\] " "Pin pwmOut\[44\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[44] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 422 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[45\] " "Pin pwmOut\[45\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[45] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[46\] " "Pin pwmOut\[46\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[46] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[47\] " "Pin pwmOut\[47\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[47] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[48\] " "Pin pwmOut\[48\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[48] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[49\] " "Pin pwmOut\[49\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[49] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[50\] " "Pin pwmOut\[50\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[50] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[51\] " "Pin pwmOut\[51\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[51] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[52\] " "Pin pwmOut\[52\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[52] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 438 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[53\] " "Pin pwmOut\[53\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[53] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[54\] " "Pin pwmOut\[54\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[54] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[55\] " "Pin pwmOut\[55\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[55] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[56\] " "Pin pwmOut\[56\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[56] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[57\] " "Pin pwmOut\[57\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[57] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[58\] " "Pin pwmOut\[58\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[58] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[59\] " "Pin pwmOut\[59\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[59] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[60\] " "Pin pwmOut\[60\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[60] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[61\] " "Pin pwmOut\[61\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[61] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[62\] " "Pin pwmOut\[62\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[62] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwmOut\[63\] " "Pin pwmOut\[63\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { pwmOut[63] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 69 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pwmOut[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mcuClk " "Pin mcuClk not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { mcuClk } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 16 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mcuClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 693 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { clk } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 9 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 689 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { reset } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 10 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 690 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[0\] " "Pin dataIn\[0\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[0] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs " "Pin rs not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { rs } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 13 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 692 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataEn " "Pin dataEn not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataEn } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 12 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataEn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 691 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[3\] " "Pin dataIn\[3\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[3] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 472 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[4\] " "Pin dataIn\[4\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[4] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 473 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[5\] " "Pin dataIn\[5\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[5] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 474 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[6\] " "Pin dataIn\[6\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[6] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 475 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[2\] " "Pin dataIn\[2\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[2] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[1\] " "Pin dataIn\[1\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[1] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[7\] " "Pin dataIn\[7\] not assigned to an exact location on the device" {  } { { "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/eugene/altera/12.1/quartus/linux/pin_planner.ppl" { dataIn[7] } } } { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 11 -1 0 } } { "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/eugene/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/eugene/Projects/embedded/led_cube_fpga/syn/" { { 0 { 0 ""} 0 476 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355721271487 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1355721271487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cube_controller.sdc " "Synopsys Design Constraints File file not found: 'cube_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1355721271579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1355721271580 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1355721271592 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1355721271592 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355721271592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355721271592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355721271592 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355721271592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1355721271613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1355721271614 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1355721271632 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1355721271664 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1355721271665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1355721271672 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1355721271720 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1355721271721 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1355721271826 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1355721271828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1355721271828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1355721271828 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 11 65 0 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 11 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1355721271830 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1355721271830 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1355721271830 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355721271831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355721271831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1355721271831 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1355721271831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355721271870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1355721271970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355721272005 ""}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 170216 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1 1355721272021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1355721272024 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1355721272033 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1355721272098 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1355721272100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1355721272100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1355721272100 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355721272103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1355721272165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355721272190 ""}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 170216 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1 1355721272204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1355721272206 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area with Chains " "Fitter is using Minimize Area with Chains packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1355721272215 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1355721272223 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1355721272225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1355721272225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1355721272225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355721272227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1355721272288 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "469 240 logic cell " "Design contains 469 blocks of type logic cell.  However, device contains only 240." {  } { { "/home/eugene/altera/12.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/eugene/Projects/embedded/led_cube_fpga/syn/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, device contains only %2!d!." 0 0 "" 0 -1 1355721272322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355721272322 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1 1355721272546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1355721272547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.fit.smsg " "Generated suppressed messages file /home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1355721272660 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355721272686 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 17 12:14:32 2012 " "Processing ended: Mon Dec 17 12:14:32 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355721272686 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355721272686 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355721272686 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355721272686 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355721273299 ""}
