Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 22 20:28:06 2025
| Host         : DESKTOP-Q2S85GV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.595     -618.282                     70                  574        0.067        0.000                      0                  574        3.500        0.000                       0                   268  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -27.595     -618.282                     70                  574        0.067        0.000                      0                  574        3.500        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           70  Failing Endpoints,  Worst Slack      -27.595ns,  Total Violation     -618.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.595ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.618ns  (logic 22.908ns (64.315%)  route 12.710ns (35.685%))
  Logic Levels:           99  (CARRY4=76 LUT2=1 LUT3=17 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 f  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.469    40.204    modul[9]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.328 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.315    40.642    modul[13]_i_2_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124    40.766 r  modul[14]_i_3/O
                         net (fo=2, routed)           0.163    40.929    modul[14]_i_3_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.124    41.053 r  modul[15]_i_3/O
                         net (fo=1, routed)           0.154    41.207    modul[15]_i_3_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124    41.331 r  modul[15]_i_1/O
                         net (fo=1, routed)           0.000    41.331    modul[15]_i_1_n_0
    SLICE_X49Y104        FDCE                                         r  modul_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.651    13.416    clk_IBUF_BUFG
    SLICE_X49Y104        FDCE                                         r  modul_reg[15]/C
                         clock pessimism              0.323    13.739    
                         clock uncertainty           -0.035    13.703    
    SLICE_X49Y104        FDCE (Setup_fdce_C_D)        0.032    13.735    modul_reg[15]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -41.331    
  -------------------------------------------------------------------
                         slack                                -27.595    

Slack (VIOLATED) :        -27.324ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.343ns  (logic 22.784ns (64.465%)  route 12.559ns (35.535%))
  Logic Levels:           98  (CARRY4=76 LUT2=1 LUT3=16 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 f  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.469    40.204    modul[9]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.328 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.315    40.642    modul[13]_i_2_n_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I2_O)        0.124    40.766 r  modul[14]_i_3/O
                         net (fo=2, routed)           0.166    40.932    modul[14]_i_3_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I3_O)        0.124    41.056 r  modul[14]_i_1/O
                         net (fo=1, routed)           0.000    41.056    modul[14]_i_1_n_0
    SLICE_X49Y104        FDCE                                         r  modul_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.651    13.416    clk_IBUF_BUFG
    SLICE_X49Y104        FDCE                                         r  modul_reg[14]/C
                         clock pessimism              0.323    13.739    
                         clock uncertainty           -0.035    13.703    
    SLICE_X49Y104        FDCE (Setup_fdce_C_D)        0.029    13.732    modul_reg[14]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                         -41.056    
  -------------------------------------------------------------------
                         slack                                -27.324    

Slack (VIOLATED) :        -27.042ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.054ns  (logic 22.660ns (64.643%)  route 12.394ns (35.357%))
  Logic Levels:           97  (CARRY4=76 LUT2=1 LUT3=15 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 f  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.469    40.204    modul[9]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.328 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.315    40.643    modul[13]_i_2_n_0
    SLICE_X52Y104        LUT4 (Prop_lut4_I1_O)        0.124    40.767 r  modul[12]_i_1/O
                         net (fo=1, routed)           0.000    40.767    modul[12]_i_1_n_0
    SLICE_X52Y104        FDCE                                         r  modul_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.640    13.405    clk_IBUF_BUFG
    SLICE_X52Y104        FDCE                                         r  modul_reg[12]/C
                         clock pessimism              0.323    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X52Y104        FDCE (Setup_fdce_C_D)        0.032    13.724    modul_reg[12]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -40.767    
  -------------------------------------------------------------------
                         slack                                -27.042    

Slack (VIOLATED) :        -27.040ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.051ns  (logic 22.660ns (64.649%)  route 12.391ns (35.351%))
  Logic Levels:           97  (CARRY4=76 LUT2=1 LUT3=15 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 f  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.469    40.204    modul[9]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.328 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.312    40.639    modul[13]_i_2_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124    40.763 r  modul[13]_i_1/O
                         net (fo=1, routed)           0.000    40.763    modul[13]_i_1_n_0
    SLICE_X52Y104        FDCE                                         r  modul_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.640    13.405    clk_IBUF_BUFG
    SLICE_X52Y104        FDCE                                         r  modul_reg[13]/C
                         clock pessimism              0.323    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X52Y104        FDCE (Setup_fdce_C_D)        0.031    13.723    modul_reg[13]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -40.763    
  -------------------------------------------------------------------
                         slack                                -27.040    

Slack (VIOLATED) :        -27.022ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.033ns  (logic 22.660ns (64.682%)  route 12.373ns (35.318%))
  Logic Levels:           97  (CARRY4=76 LUT2=1 LUT3=15 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 f  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.469    40.204    modul[9]_i_2_n_0
    SLICE_X53Y104        LUT5 (Prop_lut5_I0_O)        0.124    40.328 r  modul[11]_i_3/O
                         net (fo=2, routed)           0.294    40.621    modul[11]_i_3_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I3_O)        0.124    40.745 r  modul[11]_i_1/O
                         net (fo=1, routed)           0.000    40.745    modul[11]_i_1_n_0
    SLICE_X51Y104        FDCE                                         r  modul_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.640    13.405    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  modul_reg[11]/C
                         clock pessimism              0.323    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X51Y104        FDCE (Setup_fdce_C_D)        0.031    13.723    modul_reg[11]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -40.745    
  -------------------------------------------------------------------
                         slack                                -27.022    

Slack (VIOLATED) :        -26.892ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.903ns  (logic 22.660ns (64.923%)  route 12.243ns (35.077%))
  Logic Levels:           97  (CARRY4=76 LUT2=1 LUT3=15 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 f  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.469    40.204    modul[9]_i_2_n_0
    SLICE_X53Y104        LUT5 (Prop_lut5_I0_O)        0.124    40.328 r  modul[11]_i_3/O
                         net (fo=2, routed)           0.164    40.491    modul[11]_i_3_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I1_O)        0.124    40.615 r  modul[10]_i_1/O
                         net (fo=1, routed)           0.000    40.615    modul[10]_i_1_n_0
    SLICE_X53Y104        FDCE                                         r  modul_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.640    13.405    clk_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  modul_reg[10]/C
                         clock pessimism              0.323    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X53Y104        FDCE (Setup_fdce_C_D)        0.031    13.723    modul_reg[10]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -40.615    
  -------------------------------------------------------------------
                         slack                                -26.892    

Slack (VIOLATED) :        -26.754ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.763ns  (logic 22.536ns (64.827%)  route 12.227ns (35.173%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT3=15 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 r  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 r  modul[9]_i_2/O
                         net (fo=4, routed)           0.617    40.352    modul[9]_i_2_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.476 r  modul[9]_i_1/O
                         net (fo=1, routed)           0.000    40.476    modul[9]_i_1_n_0
    SLICE_X53Y104        FDCE                                         r  modul_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.640    13.405    clk_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  modul_reg[9]/C
                         clock pessimism              0.323    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X53Y104        FDCE (Setup_fdce_C_D)        0.029    13.721    modul_reg[9]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -40.476    
  -------------------------------------------------------------------
                         slack                                -26.754    

Slack (VIOLATED) :        -26.531ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.544ns  (logic 22.536ns (65.239%)  route 12.008ns (34.761%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT3=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 r  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.615    39.582    modul[5]_i_2_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I0_O)        0.124    39.706 r  modul[7]_i_3/O
                         net (fo=2, routed)           0.427    40.132    modul[7]_i_3_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I3_O)        0.124    40.256 r  modul[6]_i_1/O
                         net (fo=1, routed)           0.000    40.256    modul[6]_i_1_n_0
    SLICE_X52Y101        FDCE                                         r  modul_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.641    13.406    clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  modul_reg[6]/C
                         clock pessimism              0.323    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X52Y101        FDCE (Setup_fdce_C_D)        0.032    13.725    modul_reg[6]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -40.256    
  -------------------------------------------------------------------
                         slack                                -26.531    

Slack (VIOLATED) :        -26.486ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.548ns  (logic 22.536ns (65.231%)  route 12.012ns (34.769%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT3=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 r  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.615    39.582    modul[5]_i_2_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I0_O)        0.124    39.706 r  modul[7]_i_3/O
                         net (fo=2, routed)           0.431    40.136    modul[7]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I2_O)        0.124    40.260 r  modul[7]_i_1/O
                         net (fo=1, routed)           0.000    40.260    modul[7]_i_1_n_0
    SLICE_X50Y101        FDCE                                         r  modul_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.641    13.406    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  modul_reg[7]/C
                         clock pessimism              0.323    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y101        FDCE (Setup_fdce_C_D)        0.081    13.774    modul_reg[7]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -40.260    
  -------------------------------------------------------------------
                         slack                                -26.486    

Slack (VIOLATED) :        -26.464ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.476ns  (logic 22.536ns (65.367%)  route 11.940ns (34.633%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT3=15 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.713ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.639     5.713    clk_IBUF_BUFG
    SLICE_X50Y55         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     6.231 r  b_reg[0]/Q
                         net (fo=44, routed)          0.456     6.687    b_reg_n_0_[0]
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.811 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.811    modul[15]_i_322_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.343 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.343    modul_reg[15]_i_284_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000     7.457    modul_reg[15]_i_279_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.571    modul_reg[15]_i_274_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.685    modul_reg[15]_i_271_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.956 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.718     8.674    modul_reg[15]_i_270_n_3
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.047 r  modul[15]_i_291/O
                         net (fo=1, routed)           0.000     9.047    modul[15]_i_291_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.597 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.597    modul_reg[15]_i_262_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.711    modul_reg[15]_i_257_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.825    modul_reg[15]_i_252_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.939    modul_reg[15]_i_249_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.096 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.578    10.674    modul_reg[15]_i_248_n_2
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.329    11.003 r  modul[15]_i_269/O
                         net (fo=1, routed)           0.000    11.003    modul[15]_i_269_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  modul_reg[15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    11.553    modul_reg[15]_i_240_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.667    modul_reg[15]_i_235_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.781    modul_reg[15]_i_230_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.895    modul_reg[15]_i_227_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.052 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.927    12.980    modul_reg[15]_i_226_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    13.309 r  modul[15]_i_247/O
                         net (fo=1, routed)           0.000    13.309    modul[15]_i_247_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.859 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.859    modul_reg[15]_i_218_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.973 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.973    modul_reg[15]_i_213_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.087 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    14.087    modul_reg[15]_i_208_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.201 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.201    modul_reg[15]_i_205_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.358 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.667    15.025    modul_reg[15]_i_204_n_2
    SLICE_X51Y67         LUT3 (Prop_lut3_I0_O)        0.329    15.354 r  modul[15]_i_224/O
                         net (fo=1, routed)           0.000    15.354    modul[15]_i_224_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.752 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.752    modul_reg[15]_i_196_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.866 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.866    modul_reg[15]_i_191_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.980    modul_reg[15]_i_186_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    16.094    modul_reg[15]_i_183_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.251 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.557    16.807    modul_reg[15]_i_182_n_2
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.329    17.136 r  modul[15]_i_203/O
                         net (fo=1, routed)           0.000    17.136    modul[15]_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.669 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.669    modul_reg[15]_i_174_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.786 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.786    modul_reg[15]_i_169_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.903 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.903    modul_reg[15]_i_164_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.020 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.020    modul_reg[15]_i_161_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.177 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.649    18.827    modul_reg[15]_i_160_n_2
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.332    19.159 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    19.159    modul[15]_i_181_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.709 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.709    modul_reg[15]_i_152_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.823 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.009    19.832    modul_reg[15]_i_147_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.946 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.946    modul_reg[15]_i_142_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.060 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.060    modul_reg[15]_i_139_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.217 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.788    21.005    modul_reg[15]_i_138_n_2
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.329    21.334 r  modul[15]_i_159/O
                         net (fo=1, routed)           0.000    21.334    modul[15]_i_159_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.884 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.884    modul_reg[15]_i_130_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.998 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.998    modul_reg[15]_i_125_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.112    modul_reg[15]_i_120_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.226    modul_reg[15]_i_117_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.383 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.641    23.024    modul_reg[15]_i_116_n_2
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.329    23.353 r  modul[15]_i_137/O
                         net (fo=1, routed)           0.000    23.353    modul[15]_i_137_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.903 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.903    modul_reg[15]_i_108_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.017 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.017    modul_reg[15]_i_103_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.131 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    24.131    modul_reg[15]_i_98_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    24.245    modul_reg[15]_i_95_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.402 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.653    25.054    modul_reg[15]_i_94_n_2
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.329    25.383 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    25.383    modul[15]_i_115_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.933 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    25.933    modul_reg[15]_i_86_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.047 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    26.047    modul_reg[15]_i_81_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.161 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    26.161    modul_reg[15]_i_76_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.275    modul_reg[15]_i_73_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.432 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.650    27.082    modul_reg[15]_i_72_n_2
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.329    27.411 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    27.411    modul[15]_i_93_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.961 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.961    modul_reg[15]_i_64_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.075    modul_reg[15]_i_59_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.189    modul_reg[15]_i_54_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.303    modul_reg[15]_i_51_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.460 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.560    29.020    modul_reg[15]_i_50_n_2
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.329    29.349 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    29.349    modul[15]_i_71_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.882 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.882    modul_reg[15]_i_45_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.999 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.999    modul_reg[15]_i_40_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.116 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.116    modul_reg[15]_i_35_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.233 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.233    modul_reg[15]_i_32_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.390 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.635    31.025    modul_reg[15]_i_31_n_2
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.332    31.357 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    31.357    modul[14]_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.907 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.907    modul_reg[14]_i_14_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.021 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.021    modul_reg[15]_i_26_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.135 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.135    modul_reg[15]_i_21_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.249 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.249    modul_reg[15]_i_18_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.406 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.560    32.966    modul_reg[15]_i_17_n_2
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.329    33.295 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    33.295    modul[11]_i_16_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.828 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.828    modul_reg[11]_i_9_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.945    modul_reg[14]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.062    modul_reg[15]_i_12_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    34.179    modul_reg[15]_i_9_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.642    34.978    modul_reg[15]_i_8_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.332    35.310 r  modul[6]_i_10/O
                         net (fo=1, routed)           0.000    35.310    modul[6]_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.860 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.860    modul_reg[6]_i_3_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.974 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.001    35.974    modul_reg[11]_i_4_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.088 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.088    modul_reg[14]_i_4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.202 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.202    modul_reg[15]_i_5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.359 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.417    36.776    modul_reg[15]_i_4_n_2
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    37.105 r  modul[3]_i_6/O
                         net (fo=1, routed)           0.000    37.105    modul[3]_i_6_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.683 r  modul_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.443    38.126    modul_reg[3]_i_2_n_5
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.301    38.427 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.416    38.843    modul[3]_i_3_n_0
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    38.967 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.644    39.611    modul[5]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    39.735 r  modul[9]_i_2/O
                         net (fo=4, routed)           0.330    40.065    modul[9]_i_2_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I1_O)        0.124    40.189 r  modul[8]_i_1/O
                         net (fo=1, routed)           0.000    40.189    modul[8]_i_1_n_0
    SLICE_X51Y103        FDCE                                         r  modul_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.640    13.405    clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  modul_reg[8]/C
                         clock pessimism              0.323    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X51Y103        FDCE (Setup_fdce_C_D)        0.032    13.724    modul_reg[8]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -40.189    
  -------------------------------------------------------------------
                         slack                                -26.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.270ns (58.800%)  route 0.189ns (41.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X49Y64         FDCE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  a_reg[0]/Q
                         net (fo=12, routed)          0.189     1.967    a_reg_n_0_[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.096 r  sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.096    sum_reg[3]_i_1_n_6
    SLICE_X50Y65         FDCE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.814     2.156    clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  sum_reg[1]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.134     2.029    sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.305ns (61.717%)  route 0.189ns (38.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X49Y64         FDCE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  a_reg[0]/Q
                         net (fo=12, routed)          0.189     1.967    a_reg_n_0_[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.131 r  sum_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.131    sum_reg[3]_i_1_n_5
    SLICE_X50Y65         FDCE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.814     2.156    clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  sum_reg[2]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.134     2.029    sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.327ns (63.349%)  route 0.189ns (36.651%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X49Y64         FDCE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  a_reg[0]/Q
                         net (fo=12, routed)          0.189     1.967    a_reg_n_0_[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     2.153 r  sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.153    sum_reg[3]_i_1_n_4
    SLICE_X50Y65         FDCE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.814     2.156    clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  sum_reg[3]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.134     2.029    sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.256ns (48.376%)  route 0.273ns (51.624%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X49Y64         FDCE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  a_reg[0]/Q
                         net (fo=12, routed)          0.273     2.051    a_reg_n_0_[0]
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.096 r  sum[3]_i_5/O
                         net (fo=1, routed)           0.000     2.096    sum[3]_i_5_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.166 r  sum_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.166    sum_reg[3]_i_1_n_7
    SLICE_X50Y65         FDCE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.814     2.156    clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  sum_reg[0]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.134     2.029    sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.363ns (65.739%)  route 0.189ns (34.261%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X49Y64         FDCE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  a_reg[0]/Q
                         net (fo=12, routed)          0.189     1.967    a_reg_n_0_[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.136 r  sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    sum_reg[3]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.189 r  sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    sum_reg[7]_i_1_n_7
    SLICE_X50Y66         FDCE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.813     2.155    clk_IBUF_BUFG
    SLICE_X50Y66         FDCE                                         r  sum_reg[4]/C
                         clock pessimism             -0.261     1.894    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.134     2.028    sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ans_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.569     1.655    clk_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     1.796 r  res_reg[0]/Q
                         net (fo=1, routed)           0.118     1.914    res[0]
    SLICE_X58Y68         FDCE                                         r  ans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.838     2.180    clk_IBUF_BUFG
    SLICE_X58Y68         FDCE                                         r  ans_reg[0]/C
                         clock pessimism             -0.490     1.690    
    SLICE_X58Y68         FDCE (Hold_fdce_C_D)         0.059     1.749    ans_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 res_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ans_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.570     1.656    clk_IBUF_BUFG
    SLICE_X56Y68         FDCE                                         r  res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  res_reg[3]/Q
                         net (fo=1, routed)           0.119     1.917    res[3]
    SLICE_X56Y67         FDCE                                         r  ans_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.839     2.181    clk_IBUF_BUFG
    SLICE_X56Y67         FDCE                                         r  ans_reg[3]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X56Y67         FDCE (Hold_fdce_C_D)         0.075     1.746    ans_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.376ns (66.527%)  route 0.189ns (33.473%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X49Y64         FDCE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  a_reg[0]/Q
                         net (fo=12, routed)          0.189     1.967    a_reg_n_0_[0]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.136 r  sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    sum_reg[3]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.202 r  sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.202    sum_reg[7]_i_1_n_5
    SLICE_X50Y66         FDCE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.813     2.155    clk_IBUF_BUFG
    SLICE_X50Y66         FDCE                                         r  sum_reg[6]/C
                         clock pessimism             -0.261     1.894    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.134     2.028    sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 res_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ans_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.573     1.659    clk_IBUF_BUFG
    SLICE_X56Y65         FDCE                                         r  res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  res_reg[8]/Q
                         net (fo=1, routed)           0.114     1.914    res[8]
    SLICE_X56Y66         FDCE                                         r  ans_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.840     2.182    clk_IBUF_BUFG
    SLICE_X56Y66         FDCE                                         r  ans_reg[8]/C
                         clock pessimism             -0.510     1.672    
    SLICE_X56Y66         FDCE (Hold_fdce_C_D)         0.066     1.738    ans_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 res_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ans_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.573     1.659    clk_IBUF_BUFG
    SLICE_X56Y65         FDCE                                         r  res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  res_reg[4]/Q
                         net (fo=1, routed)           0.121     1.922    res[4]
    SLICE_X56Y66         FDCE                                         r  ans_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.840     2.182    clk_IBUF_BUFG
    SLICE_X56Y66         FDCE                                         r  ans_reg[4]/C
                         clock pessimism             -0.510     1.672    
    SLICE_X56Y66         FDCE (Hold_fdce_C_D)         0.070     1.742    ans_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X2Y26     mul0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X58Y67    done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X58Y66    output_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X57Y65    output_data_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X57Y65    output_data_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X58Y66    output_data_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X57Y65    output_data_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X55Y65    output_data_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X55Y66    output_data_reg[15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X45Y67    and_result_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X43Y67    and_result_reg[15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X43Y67    sub_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X43Y67    sub_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X43Y67    sub_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X43Y67    sub_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X66Y78    uut/button_sync_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X56Y63    output_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X57Y64    output_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X57Y64    output_data_reg[9]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X58Y67    done_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X58Y67    done_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X58Y66    output_data_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X58Y66    output_data_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X57Y65    output_data_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X57Y65    output_data_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X57Y65    output_data_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X57Y65    output_data_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X58Y66    output_data_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X58Y66    output_data_reg[12]/C



