Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Gertjan\OneDrive\Projects\Courses_FPGA\TESTING\VGANIOS\nios.qsys --block-symbol-file --output-directory=C:\Users\Gertjan\OneDrive\Projects\Courses_FPGA\TESTING\VGANIOS\nios --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VGANIOS/nios.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Gertjan\OneDrive\Projects\Courses_FPGA\TESTING\VGANIOS\nios.qsys --synthesis=VERILOG --output-directory=C:\Users\Gertjan\OneDrive\Projects\Courses_FPGA\TESTING\VGANIOS\nios\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VGANIOS/nios.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink1
Info: altpll_0: "nios" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/software/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/software/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/software/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/Gertjan/AppData/Local/Temp/alt8425_5595769725557879983.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/software/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Gertjan/AppData/Local/Temp/alt8425_5595769725557879983.dir/0005_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/software/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/software/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/software/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/Gertjan/AppData/Local/Temp/alt8425_5595769725557879983.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/software/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Gertjan/AppData/Local/Temp/alt8425_5595769725557879983.dir/0006_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "nios" instantiated altera_up_avalon_sram "sram_0"
Info: video_dma_controller_0: Starting Generation of Video DMA Controller
Info: video_dma_controller_0: "nios" instantiated altera_up_avalon_video_dma_controller "video_dma_controller_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "nios" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/Software/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Software/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/software/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=C:/Users/Gertjan/AppData/Local/Temp/alt8425_5595769725557879983.dir/0012_cpu_gen/ --quartus_bindir=C:/Software/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Gertjan/AppData/Local/Temp/alt8425_5595769725557879983.dir/0012_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.06.12 13:19:22 (*) Starting Nios II generation
Info: cpu: # 2020.06.12 13:19:22 (*)   Checking for plaintext license.
Info: cpu: # 2020.06.12 13:19:23 (*)   Couldn't query license setup in Quartus directory C:/Software/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.06.12 13:19:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.06.12 13:19:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.06.12 13:19:23 (*)   Plaintext license not found.
Info: cpu: # 2020.06.12 13:19:23 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.06.12 13:19:23 (*)   Couldn't query license setup in Quartus directory C:/Software/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.06.12 13:19:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.06.12 13:19:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.06.12 13:19:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.06.12 13:19:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.06.12 13:19:23 (*)   Creating all objects for CPU
Info: cpu: # 2020.06.12 13:19:23 (*)     Testbench
Info: cpu: # 2020.06.12 13:19:24 (*)     Instruction decoding
Info: cpu: # 2020.06.12 13:19:24 (*)       Instruction fields
Info: cpu: # 2020.06.12 13:19:24 (*)       Instruction decodes
Info: cpu: # 2020.06.12 13:19:24 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.06.12 13:19:24 (*)       Instruction controls
Info: cpu: # 2020.06.12 13:19:24 (*)     Pipeline frontend
Info: cpu: # 2020.06.12 13:19:24 (*)     Pipeline backend
Info: cpu: # 2020.06.12 13:19:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.06.12 13:19:29 (*)   Creating encrypted RTL
Info: cpu: # 2020.06.12 13:19:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: video_dma_controller_0_avalon_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_dma_controller_0_avalon_dma_master_translator"
Info: sram_0_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sram_0_avalon_sram_slave_translator"
Info: video_dma_controller_0_avalon_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_dma_controller_0_avalon_dma_master_agent"
Info: sram_0_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sram_0_avalon_sram_slave_agent"
Info: sram_0_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sram_0_avalon_sram_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_0_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_0_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 41 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
