
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 331.344 ; gain = 101.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
INFO: [Synth 8-638] synthesizing module 'keyboard_driver' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:127]
WARNING: [Synth 8-6014] Unused sequential element column_debounce_d_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:43]
WARNING: [Synth 8-6014] Unused sequential element cnt_scan_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:56]
WARNING: [Synth 8-5788] Register restart_reg in module keyboard_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:59]
WARNING: [Synth 8-5788] Register sign_reg in module keyboard_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:98]
INFO: [Synth 8-256] done synthesizing module 'keyboard_driver' (1#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider.v:23]
	Parameter period bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_enable' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
	Parameter period bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_enable' (3#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_debounce' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_debounce.v:22]
	Parameter period bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_debounce' (4#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:2]
	Parameter A0 bound to: 0 - type: integer 
	Parameter A1 bound to: 1 - type: integer 
	Parameter A2 bound to: 2 - type: integer 
	Parameter A3 bound to: 3 - type: integer 
	Parameter A4 bound to: 4 - type: integer 
	Parameter A5 bound to: 5 - type: integer 
	Parameter A6 bound to: 6 - type: integer 
	Parameter Ed bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:56]
INFO: [Synth 8-256] done synthesizing module 'timer' (5#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:2]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
WARNING: [Synth 8-3848] Net an in module/entity seven_segment_display does not have driver. [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:8]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (6#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
WARNING: [Synth 8-350] instance 'display_inst' of module 'seven_segment_display' requires 9 connections, but only 8 given [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:115]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
	Parameter wait_period_S3 bound to: 1000 - type: integer 
	Parameter wait_period_clean bound to: 3000 - type: integer 
	Parameter DEBOUNCE_THRESHOLD bound to: 4'b0001 
	Parameter divider bound to: 100 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:160]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (7#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
INFO: [Synth 8-638] synthesizing module 'lighting_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lighting_function' (8#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
INFO: [Synth 8-638] synthesizing module 'search_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
	Parameter show_current_time bound to: 2'b00 
	Parameter show_work_time bound to: 2'b01 
	Parameter show_power_time bound to: 2'b10 
	Parameter zero bound to: 6'b000000 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'search_function' (9#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
INFO: [Synth 8-638] synthesizing module 'smart_reminder' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'smart_reminder' (10#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:23]
INFO: [Synth 8-638] synthesizing module 'lcd1602_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:23]
	Parameter Mode_Set bound to: 8'b00110001 
	Parameter Cursor_Set bound to: 8'b00001100 
	Parameter Address_Set bound to: 8'b00000110 
	Parameter Clear_Set bound to: 8'b00000001 
	Parameter S3 bound to: 3'b011 
	Parameter S7 bound to: 3'b111 
	Parameter S4 bound to: 3'b100 
WARNING: [Synth 8-567] referenced signal 'work_count_down' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:51]
INFO: [Synth 8-256] done synthesizing module 'lcd1602_display' (11#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:23]
WARNING: [Synth 8-350] instance 'lcd_inst' of module 'lcd1602_display' requires 12 connections, but only 11 given [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:177]
INFO: [Synth 8-638] synthesizing module 'power_set' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/power_set.v:22]
INFO: [Synth 8-256] done synthesizing module 'power_set' (12#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/power_set.v:22]
INFO: [Synth 8-256] done synthesizing module 'top_module' (13#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
WARNING: [Synth 8-3331] design lcd1602_display has unconnected port state_03
WARNING: [Synth 8-3331] design state_machine has unconnected port clk
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[7]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[6]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[5]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[4]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[0]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 383.246 ; gain = 153.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 383.246 ; gain = 153.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 721.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 721.305 ; gain = 491.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 721.305 ; gain = 491.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 721.305 ; gain = 491.676
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "column_debounce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "restart" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scan_key" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:41]
WARNING: [Synth 8-6014] Unused sequential element row_debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:78]
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:244]
INFO: [Synth 8-5544] ROM "seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:160]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'state_machine'
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_entered_S3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_count_down" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:86]
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:87]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:88]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:89]
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "power_flag_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "power_flag_right" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/power_set.v:71]
WARNING: [Synth 8-6014] Unused sequential element scan_key_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'next_count_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'next_tmp_count_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S6 |                              001 |                              110
                      S3 |                              010 |                              011
                      S7 |                              011 |                              111
                      S2 |                              100 |                              010
                      S1 |                              101 |                              001
                      S4 |                              110 |                              100
                      S5 |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'next_time_count_S3_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'next_time_count_clean_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'work_count_down_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'next_cleaned_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:167]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 721.305 ; gain = 491.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 21    
+---Multipliers : 
	                 7x26  Multipliers := 1     
	                 4x29  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 46    
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	  27 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 12    
	  27 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module keyboard_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider_enable 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
+---Multipliers : 
	                 7x26  Multipliers := 1     
	                 4x29  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 9     
Module search_function 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
Module smart_reminder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lcd1602_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
Module power_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "column_debounce" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:41]
WARNING: [Synth 8-6014] Unused sequential element row_debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:78]
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP next_count1, operation Mode is: (A:0x57e40)*B.
DSP Report: operator next_count1 is absorbed into DSP next_count1.
DSP Report: Generating DSP next_count0, operation Mode is: PCIN+A*(B:0x64).
DSP Report: operator next_count0 is absorbed into DSP next_count0.
DSP Report: operator next_count2 is absorbed into DSP next_count0.
DSP Report: Generating DSP next_count0, operation Mode is: PCIN+(A:0x1770)*B.
DSP Report: operator next_count0 is absorbed into DSP next_count0.
DSP Report: operator next_count2 is absorbed into DSP next_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: (A:0x186a0)*B.
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: A*(B:0x2710).
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: A*(B:0x3e8).
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:87]
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:86]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:88]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:89]
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP power_flag_left2, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator power_flag_left2 is absorbed into DSP power_flag_left2.
DSP Report: operator power_flag_left2 is absorbed into DSP power_flag_left2.
WARNING: [Synth 8-6014] Unused sequential element scan_key_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:214]
WARNING: [Synth 8-3331] design lcd1602_display has unconnected port state_03
WARNING: [Synth 8-3331] design state_machine has unconnected port clk
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[7]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[6]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[5]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[4]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[0]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timer_inst/\next_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'timer_inst/state_reg[3]' (FDC) to 'timer_inst/hour_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (state_inst/\hour_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timer_inst/\hour_reg[5] )
INFO: [Synth 8-3886] merging instance 'power_inst/time_limit_reg[4]' (FDCE) to 'power_inst/time_limit_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\power_inst/time_limit_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_inst/seg2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_inst/seg1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (next_count_reg[31]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[30]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[29]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[28]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[27]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[26]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[25]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[24]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[23]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[22]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[21]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[20]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[19]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[18]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[17]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[16]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[15]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[14]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[13]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[12]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[11]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[10]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[9]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[8]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[7]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[6]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[5]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[4]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[3]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[2]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[1]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[0]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[31]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[30]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[29]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[28]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[27]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[26]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[25]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[24]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[23]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[22]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[21]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[20]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[19]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[18]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[17]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[16]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[15]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[14]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[13]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[12]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[11]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[10]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[9]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[8]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[7]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[6]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[5]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[4]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[3]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[2]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[1]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[0]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[3]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[2]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (hour_reg[5]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (display_inst/seg1_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (display_inst/seg2_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (hour_reg[5]) is unused and will be removed from module state_machine.
WARNING: [Synth 8-3332] Sequential element (power_inst/time_limit_reg[5]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (select_reg[3]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 721.305 ; gain = 491.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|lcd1602_display | state      | 32x5          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_en     | 32x1          | LUT            | 
|lcd1602_display | state      | 32x5          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_en     | 32x1          | LUT            | 
+----------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timer       | (A:0x57e40)*B     | 19     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | PCIN+A*(B:0x64)   | 7      | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | PCIN+(A:0x1770)*B | 13     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | (A:0x186a0)*B     | 16     | 17     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | A*(B:0x2710)      | 19     | 14     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | A*(B:0x3e8)       | 23     | 10     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|power_set   | (A:0xf5e100)*B    | 25     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 876.621 ; gain = 646.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 887.004 ; gain = 657.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |  1373|
|3     |DSP48E1 |     7|
|4     |LUT1    |   227|
|5     |LUT2    |  1551|
|6     |LUT3    |  1916|
|7     |LUT4    |  1924|
|8     |LUT5    |  1118|
|9     |LUT6    |  2016|
|10    |MUXF7   |    39|
|11    |MUXF8   |     1|
|12    |FDCE    |   286|
|13    |FDPE    |    40|
|14    |FDRE    |   140|
|15    |LD      |    53|
|16    |IBUF    |    18|
|17    |OBUF    |    49|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       | 10760|
|2     |  clk_de_inst   |clock_divider_debounce |    64|
|3     |  clk_div_inst  |clock_divider          |    73|
|4     |  clk_en_inst   |clock_divider_enable   |    64|
|5     |  display_inst  |seven_segment_display  |    22|
|6     |  key_dri_inst  |keyboard_driver        |   129|
|7     |  lcd_inst      |lcd1602_display        |   212|
|8     |  power_inst    |power_set              |   387|
|9     |  reminder_inst |smart_reminder         |     5|
|10    |  state_inst    |state_machine          |  3023|
|11    |  timer_inst    |timer                  |  5447|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1109.082 ; gain = 541.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.082 ; gain = 879.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  LD => LDCE: 46 instances
  LD => LDCE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1109.082 ; gain = 883.379
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/DigitalProject/DigitalProject.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1109.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 23:25:16 2024...
