

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Mon Dec 30 01:10:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.963|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|   1107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    311|    -|
|Register         |        -|      -|     659|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     659|   1418|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_9ns_5ns_14_1_1_U42  |network_mac_muladd_6ns_9ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_30_1_1_U34         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U35         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U36         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U37         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U38         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U39         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U40         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U41         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U43         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln38_1_fu_550_p2          |     *    |      0|  0|  33|           5|           7|
    |mul_ln38_fu_478_p2            |     *    |      0|  0|  33|           5|           7|
    |mul_ln46_1_fu_757_p2          |     *    |      0|  0|  26|           5|           6|
    |mul_ln46_fu_1001_p2           |     *    |      0|  0|  26|           5|           6|
    |mul_ln4_fu_428_p2             |     *    |      0|  0|  17|           5|           5|
    |tmp10_0_0_mid2_fu_645_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp10_1_0_mid2_fu_660_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp10_2_0_mid2_fu_700_p2      |     *    |      0|  0|  51|           7|           9|
    |add_ln23_fu_789_p2            |     +    |      0|  0|  19|           1|          14|
    |add_ln24_1_fu_585_p2          |     +    |      0|  0|  15|           2|           8|
    |add_ln24_2_fu_671_p2          |     +    |      0|  0|  15|           2|           8|
    |add_ln24_3_fu_681_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_4_fu_737_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_5_fu_747_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_6_fu_803_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_7_fu_813_p2          |     +    |      0|  0|  15|           4|           8|
    |add_ln24_fu_575_p2            |     +    |      0|  0|  15|           1|           8|
    |add_ln27_1_fu_531_p2          |     +    |      0|  0|  15|           8|           8|
    |add_ln27_fu_472_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln32_1_fu_665_p2          |     +    |      0|  0|  14|           1|          10|
    |add_ln38_10_fu_940_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln38_2_fu_727_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_3_fu_761_p2          |     +    |      0|  0|  15|           2|           5|
    |add_ln38_4_fu_770_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_5_fu_780_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_6_fu_860_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_7_fu_869_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_8_fu_922_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_9_fu_931_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln38_fu_708_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln46_1_fu_981_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln46_2_fu_986_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln46_3_fu_990_p2          |     +    |      0|  0|  16|          16|          16|
    |add_ln46_4_fu_995_p2          |     +    |      0|  0|  16|          16|          16|
    |add_ln46_5_fu_1068_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln46_6_fu_1092_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln46_7_fu_1096_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln46_8_fu_1101_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln46_9_fu_1106_p2         |     +    |      0|  0|  16|          16|          16|
    |out_d_fu_488_p2               |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_560_p2               |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_718_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp10_1_0_mid2_v_v_fu_650_p2  |     +    |      0|  0|  15|           1|           9|
    |tmp10_2_0_mid2_v_v_fu_691_p2  |     +    |      0|  0|  15|           2|           9|
    |tmp11_fu_1005_p2              |     +    |      0|  0|  15|           9|           9|
    |tmp11_mid1_fu_1030_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_fu_570_p2             |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_627_p2        |     +    |      0|  0|  15|           9|           9|
    |ap_condition_135              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_150              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_483_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln32_fu_494_p2           |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln33_1_fu_555_p2         |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln33_fu_442_p2           |   icmp   |      0|  0|  11|           5|           1|
    |empty_60_fu_611_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_616_p3        |  select  |      0|  0|   5|           1|           1|
    |select_ln24_1_fu_537_p3       |  select  |      0|  0|   8|           1|           8|
    |select_ln24_2_fu_823_p3       |  select  |      0|  0|   5|           1|           5|
    |select_ln24_3_fu_595_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_4_fu_1018_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln24_5_fu_600_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_6_fu_1024_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln24_7_fu_606_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln24_fu_499_p3         |  select  |      0|  0|   5|           1|           1|
    |select_ln32_1_fu_878_p3       |  select  |      0|  0|  10|           1|           1|
    |select_ln32_fu_829_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp10_0_0_mid2_v_v_fu_633_p3  |  select  |      0|  0|   9|           1|           9|
    |tmp12_mid2_v_v_fu_1035_p3     |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|1107|         450|         617|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten48_phi_fu_308_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_332_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_320_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_344_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_356_p4           |   9|          2|    5|         10|
    |indvar_flatten48_reg_304                   |   9|          2|   14|         28|
    |indvar_flatten_reg_328                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_address0                            |  33|          6|    8|         48|
    |kernel_address1                            |  27|          5|    8|         40|
    |out_d_0_reg_316                            |   9|          2|    5|         10|
    |out_h_0_reg_340                            |   9|          2|    5|         10|
    |out_w_0_reg_352                            |   9|          2|    5|         10|
    |reg_364                                    |   9|          2|   16|         32|
    |reg_377                                    |   9|          2|   16|         32|
    |reg_382                                    |   9|          2|   16|         32|
    |reg_387                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 311|         63|  189|        539|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln23_reg_1443                            |  14|   0|   14|          0|
    |add_ln32_1_reg_1356                          |  10|   0|   10|          0|
    |add_ln38_10_reg_1519                         |  14|   0|   14|          0|
    |add_ln46_4_reg_1539                          |  16|   0|   16|          0|
    |add_ln46_5_reg_1559                          |  16|   0|   16|          0|
    |add_ln46_9_reg_1574                          |  16|   0|   16|          0|
    |add_ln46_reg_1569                            |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |empty_reg_1208                               |   5|   0|    5|          0|
    |icmp_ln23_reg_1239                           |   1|   0|    1|          0|
    |icmp_ln23_reg_1239_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln32_reg_1248                           |   1|   0|    1|          0|
    |icmp_ln32_reg_1248_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln33_1_reg_1293                         |   1|   0|    1|          0|
    |icmp_ln33_reg_1223                           |   1|   0|    1|          0|
    |indvar_flatten48_reg_304                     |  14|   0|   14|          0|
    |indvar_flatten_reg_328                       |  10|   0|   10|          0|
    |kernel_load_4_reg_1406                       |  16|   0|   16|          0|
    |mul_ln38_1_reg_1287                          |   9|   0|    9|          0|
    |mul_ln38_reg_1233                            |   9|   0|    9|          0|
    |mul_ln46_1_reg_1421                          |   9|   0|    9|          0|
    |mul_ln4_reg_1213                             |  10|   0|   10|          0|
    |out_d_0_reg_316                              |   5|   0|    5|          0|
    |out_d_reg_1243                               |   5|   0|    5|          0|
    |out_h_0_reg_340                              |   5|   0|    5|          0|
    |out_h_reg_1298                               |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1325                        |   5|   0|    5|          0|
    |out_w_0_reg_352                              |   5|   0|    5|          0|
    |out_w_reg_1390                               |   5|   0|    5|          0|
    |reg_364                                      |  16|   0|   16|          0|
    |reg_369                                      |  16|   0|   16|          0|
    |reg_373                                      |  16|   0|   16|          0|
    |reg_377                                      |  16|   0|   16|          0|
    |reg_382                                      |  16|   0|   16|          0|
    |reg_387                                      |  16|   0|   16|          0|
    |select_ln24_1_reg_1270                       |   8|   0|    8|          0|
    |select_ln24_2_reg_1458                       |   5|   0|    5|          0|
    |select_ln24_7_reg_1319                       |   1|   0|    1|          0|
    |select_ln24_7_reg_1319_pp0_iter1_reg         |   1|   0|    1|          0|
    |select_ln24_reg_1260                         |   5|   0|    5|          0|
    |select_ln32_1_reg_1489                       |  10|   0|   10|          0|
    |select_ln32_reg_1464                         |   5|   0|    5|          0|
    |tmp10_0_0_mid2_reg_1342                      |  14|   0|   14|          0|
    |tmp10_0_0_mid2_v_v_reg_1337                  |   9|   0|    9|          0|
    |tmp10_1_0_mid2_reg_1349                      |  14|   0|   14|          0|
    |tmp10_2_0_mid2_reg_1371                      |  14|   0|   14|          0|
    |tmp12_mid2_v_v_reg_1544                      |   9|   0|    9|          0|
    |tmp_1_reg_1218                               |  10|   0|   14|          4|
    |trunc_ln46_1_reg_1499                        |  16|   0|   16|          0|
    |trunc_ln46_2_reg_1504                        |  16|   0|   16|          0|
    |trunc_ln46_3_reg_1524                        |  16|   0|   16|          0|
    |trunc_ln46_4_reg_1529                        |  16|   0|   16|          0|
    |trunc_ln46_5_reg_1549                        |  16|   0|   16|          0|
    |trunc_ln46_6_reg_1554                        |  16|   0|   16|          0|
    |trunc_ln46_7_reg_1564                        |  16|   0|   16|          0|
    |trunc_ln46_s_reg_1474                        |  16|   0|   16|          0|
    |trunc_ln_reg_1469                            |  16|   0|   16|          0|
    |zext_ln38_1_cast14_reg_1190                  |   7|   0|   14|          7|
    |zext_ln38_1_reg_1378                         |   5|   0|   14|          9|
    |zext_ln38_1_reg_1378_pp0_iter1_reg           |   5|   0|   14|          9|
    |zext_ln38_2_cast_mid_reg_1332                |   5|   0|    9|          4|
    |zext_ln38_2_cast_mid_reg_1332_pp0_iter1_reg  |   5|   0|    9|          4|
    |zext_ln38_2_cast_reg_1304                    |   5|   0|    9|          4|
    |zext_ln38_2_cast_reg_1304_pp0_iter1_reg      |   5|   0|    9|          4|
    |zext_ln38_3_reg_1395                         |   5|   0|   14|          9|
    |zext_ln38_5_reg_1427                         |   5|   0|   14|          9|
    |zext_ln38_reg_1184                           |   7|   0|    9|          2|
    |zext_ln46_1_cast_reg_1203                    |   6|   0|   14|          8|
    |zext_ln46_1_reg_1228                         |   5|   0|    9|          4|
    |zext_ln46_1_reg_1228_pp0_iter1_reg           |   5|   0|    9|          4|
    |zext_ln46_2_reg_1265                         |   5|   0|    9|          4|
    |zext_ln46_reg_1197                           |   6|   0|    9|          3|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 659|   0|  747|         88|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    8|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    8|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

