

================================================================
== Vitis HLS Report for 'decode_1'
================================================================
* Date:           Tue Jun 18 12:24:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214  |decode_1_Pipeline_VITIS_LOOP_805_1  |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
        |grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220  |decode_1_Pipeline_VITIS_LOOP_814_2  |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
        |grp_decode_block_1_fu_230                      |decode_block_1                      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271  |decode_1_Pipeline_VITIS_LOOP_482_1  |      134|      134|   0.670 us|   0.670 us|  134|  134|       no|
        |grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278  |decode_1_Pipeline_VITIS_LOOP_383_2  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_824_3     |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_825_4    |        ?|        ?|         ?|          -|          -|      3|        no|
        | + VITIS_LOOP_832_5    |        6|      318|   2 ~ 106|          -|          -|      3|        no|
        |  ++ VITIS_LOOP_379_1  |        0|      104|    5 ~ 13|          -|          -|  0 ~ 8|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 4 
9 --> 10 8 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%CurrentMCU = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:797]   --->   Operation 12 'alloca' 'CurrentMCU' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_data_comp_hpos4_2 = alloca i32 1"   --->   Operation 13 'alloca' 'out_data_comp_hpos4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_data_comp_hpos3_2 = alloca i32 1"   --->   Operation 14 'alloca' 'out_data_comp_hpos3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln376_loc = alloca i64 1"   --->   Operation 15 'alloca' 'add_ln376_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idx_loc = alloca i64 1"   --->   Operation 16 'alloca' 'idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_data_comp_hpos_0_loc = alloca i64 1"   --->   Operation 17 'alloca' 'out_data_comp_hpos_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_data_comp_vpos2_0_loc = alloca i64 1"   --->   Operation 18 'alloca' 'out_data_comp_vpos2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_data_comp_vpos12_0_loc = alloca i64 1"   --->   Operation 19 'alloca' 'out_data_comp_vpos12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_data_comp_vpos_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'out_data_comp_vpos_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%HuffBuff = alloca i64 1"   --->   Operation 21 'alloca' 'HuffBuff' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%IDCTBuff = alloca i64 1"   --->   Operation 22 'alloca' 'IDCTBuff' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_jinfo_jpeg_data_load = load i8 %p_jinfo_jpeg_data" [benchmarks/chstone/jpeg/src/jpeg_decode.c:802]   --->   Operation 23 'load' 'p_jinfo_jpeg_data_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln802 = store i8 %p_jinfo_jpeg_data_load, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:802]   --->   Operation 24 'store' 'store_ln802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decode.1_Pipeline_VITIS_LOOP_805_1, i32 %HuffBuff"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decode.1_Pipeline_VITIS_LOOP_814_2, i29 %out_data_comp_vpos_0_loc, i29 %out_data_comp_vpos12_0_loc, i29 %out_data_comp_vpos2_0_loc, i29 %out_data_comp_hpos_0_loc, i32 %out_data_comp_hpos3_2, i32 %out_data_comp_hpos4_2"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln797 = store i32 0, i32 %CurrentMCU" [benchmarks/chstone/jpeg/src/jpeg_decode.c:797]   --->   Operation 27 'store' 'store_ln797' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode.1_Pipeline_VITIS_LOOP_805_1, i32 %HuffBuff"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (1.08ns)   --->   "%call_ln0 = call void @decode.1_Pipeline_VITIS_LOOP_814_2, i29 %out_data_comp_vpos_0_loc, i29 %out_data_comp_vpos12_0_loc, i29 %out_data_comp_vpos2_0_loc, i29 %out_data_comp_hpos_0_loc, i32 %out_data_comp_hpos3_2, i32 %out_data_comp_hpos4_2"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_data_comp_vpos_0_loc_load = load i29 %out_data_comp_vpos_0_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 31 'load' 'out_data_comp_vpos_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_data_comp_vpos12_0_loc_load = load i29 %out_data_comp_vpos12_0_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 32 'load' 'out_data_comp_vpos12_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_data_comp_vpos2_0_loc_load = load i29 %out_data_comp_vpos2_0_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 33 'load' 'out_data_comp_vpos2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_data_comp_hpos_0_loc_load = load i29 %out_data_comp_hpos_0_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 34 'load' 'out_data_comp_hpos_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln824 = br void %while.cond" [benchmarks/chstone/jpeg/src/jpeg_decode.c:824]   --->   Operation 35 'br' 'br_ln824' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%CurrentMCU_1 = load i32 %CurrentMCU" [benchmarks/chstone/jpeg/src/jpeg_decode.c:836]   --->   Operation 36 'load' 'CurrentMCU_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_jinfo_NumMCU_load = load i32 %p_jinfo_NumMCU" [benchmarks/chstone/jpeg/src/jpeg_decode.c:824]   --->   Operation 37 'load' 'p_jinfo_NumMCU_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.14ns)   --->   "%icmp_ln824 = icmp_slt  i32 %CurrentMCU_1, i32 %p_jinfo_NumMCU_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:824]   --->   Operation 38 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.14ns)   --->   "%CurrentMCU_2 = add i32 %CurrentMCU_1, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:836]   --->   Operation 39 'add' 'CurrentMCU_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln824 = br i1 %icmp_ln824, void %if.end, void %VITIS_LOOP_825_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:824]   --->   Operation 40 'br' 'br_ln824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln824 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [benchmarks/chstone/jpeg/src/jpeg_decode.c:824]   --->   Operation 41 'specloopname' 'specloopname_ln824' <Predicate = (icmp_ln824)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.46ns)   --->   "%br_ln825 = br void %for.inc23" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 42 'br' 'br_ln825' <Predicate = (icmp_ln824)> <Delay = 0.46>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (!icmp_ln824)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i_5 = phi i2 %add_ln825, void %for.inc23.split, i2 0, void %VITIS_LOOP_825_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 44 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.62ns)   --->   "%icmp_ln825 = icmp_eq  i2 %i_5, i2 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 45 'icmp' 'icmp_ln825' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.62ns)   --->   "%add_ln825 = add i2 %i_5, i2 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 46 'add' 'add_ln825' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln825 = br i1 %icmp_ln825, void %for.inc23.split, void %for.body.i.preheader" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 47 'br' 'br_ln825' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %i_5, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:826]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln825)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (1.29ns)   --->   "%call_ln826 = call void @decode_block.1, i32 %IDCTBuff, i10 %shl_ln, i32 %HuffBuff, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:826]   --->   Operation 49 'call' 'call_ln826' <Predicate = (!icmp_ln825)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decode.1_Pipeline_VITIS_LOOP_482_1, i32 %IDCTBuff, i8 %rgb_buf"   --->   Operation 50 'call' 'call_ln0' <Predicate = (icmp_ln825)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln796 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln825 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 52 'specloopname' 'specloopname_ln825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln826 = call void @decode_block.1, i32 %IDCTBuff, i10 %shl_ln, i32 %HuffBuff, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:826]   --->   Operation 53 'call' 'call_ln826' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln825 = br void %for.inc23" [benchmarks/chstone/jpeg/src/jpeg_decode.c:825]   --->   Operation 54 'br' 'br_ln825' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.46>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decode.1_Pipeline_VITIS_LOOP_482_1, i32 %IDCTBuff, i8 %rgb_buf"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_jinfo_image_width_load = load i16 %p_jinfo_image_width" [benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 56 'load' 'p_jinfo_image_width_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%p_jinfo_image_height_load = load i16 %p_jinfo_image_height" [benchmarks/chstone/jpeg/src/jpeg_decode.c:407->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 57 'load' 'p_jinfo_image_height_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln413 = sext i16 %p_jinfo_image_height_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 58 'sext' 'sext_ln413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%p_jinfo_MCUWidth_load = load i17 %p_jinfo_MCUWidth" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 59 'load' 'p_jinfo_MCUWidth_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln832 = sext i17 %p_jinfo_MCUWidth_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 60 'sext' 'sext_ln832' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.46ns)   --->   "%br_ln832 = br void %for.inc45" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 61 'br' 'br_ln832' <Predicate = true> <Delay = 0.46>

State 8 <SV = 6> <Delay = 1.64>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %for.body.i.preheader, i2 %add_ln410, void %WriteBlock.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 62 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.62ns)   --->   "%icmp_ln832 = icmp_eq  i2 %i, i2 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 63 'icmp' 'icmp_ln832' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.62ns)   --->   "%add_ln410 = add i2 %i, i2 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:410->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 64 'add' 'add_ln410' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln832 = br i1 %icmp_ln832, void %for.inc45.split, void %for.end47" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 65 'br' 'br_ln832' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%out_data_comp_hpos4_2_load = load i32 %out_data_comp_hpos4_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 66 'load' 'out_data_comp_hpos4_2_load' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%out_data_comp_hpos3_2_load = load i32 %out_data_comp_hpos3_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 67 'load' 'out_data_comp_hpos3_2_load' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %i, i14 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:385->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln832 = trunc i32 %out_data_comp_hpos4_2_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 69 'trunc' 'trunc_ln832' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln832_1 = trunc i32 %out_data_comp_hpos3_2_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 70 'trunc' 'trunc_ln832_1' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln796 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln796' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln832 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 72 'specloopname' 'specloopname_ln832' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%store_assign = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %i, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 73 'bitconcatenate' 'store_assign' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln833 = zext i10 %store_assign" [benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 74 'zext' 'zext_ln833' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.50ns)   --->   "%tmp = mux i29 @_ssdm_op_Mux.ap_auto.3i29.i2, i29 %out_data_comp_vpos_0_loc_load, i29 %out_data_comp_vpos12_0_loc_load, i29 %out_data_comp_vpos2_0_loc_load, i2 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:402->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 75 'mux' 'tmp' <Predicate = (!icmp_ln832)> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%voffs = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp, i3 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:402->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 76 'bitconcatenate' 'voffs' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.50ns)   --->   "%tmp_2 = mux i29 @_ssdm_op_Mux.ap_auto.3i29.i2, i29 %out_data_comp_hpos_0_loc_load, i29 %trunc_ln832_1, i29 %trunc_ln832, i2 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:403->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 77 'mux' 'tmp_2' <Predicate = (!icmp_ln832)> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%hoffs = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_2, i3 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:403->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 78 'bitconcatenate' 'hoffs' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.14ns)   --->   "%add_i_i = add i32 %voffs, i32 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:402->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 79 'add' 'add_i_i' <Predicate = (!icmp_ln832)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (1.14ns)   --->   "%add3_i_i = add i32 %hoffs, i32 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:403->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 80 'add' 'add3_i_i' <Predicate = (!icmp_ln832)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.46ns)   --->   "%br_ln379 = br void %for.body.i.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 81 'br' 'br_ln379' <Predicate = (!icmp_ln832)> <Delay = 0.46>
ST_8 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln797 = store i32 %CurrentMCU_2, i32 %CurrentMCU" [benchmarks/chstone/jpeg/src/jpeg_decode.c:797]   --->   Operation 82 'store' 'store_ln797' <Predicate = (icmp_ln832)> <Delay = 0.46>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln824 = br void %while.cond" [benchmarks/chstone/jpeg/src/jpeg_decode.c:824]   --->   Operation 83 'br' 'br_ln824' <Predicate = (icmp_ln832)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%i_9 = phi i32 %voffs, void %for.inc45.split, i32 %add_ln379, void %for.inc10.i.i"   --->   Operation 84 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%store_assign_1 = phi i64 %zext_ln833, void %for.inc45.split, i64 %store_assign_3, void %for.inc10.i.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 85 'phi' 'store_assign_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.14ns)   --->   "%icmp_ln379 = icmp_slt  i32 %i_9, i32 %add_i_i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 86 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %WriteOneBlock.exit.i_ifconv, void %for.body.i.i.split" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 87 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln376 = trunc i32 %i_9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:376->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 88 'trunc' 'trunc_ln376' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln376 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:376->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln376' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 90 'specloopname' 'specloopname_ln379' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.14ns)   --->   "%icmp_ln380 = icmp_slt  i32 %i_9, i32 %sext_ln413" [benchmarks/chstone/jpeg/src/jpeg_decode.c:380->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 91 'icmp' 'icmp_ln380' <Predicate = (icmp_ln379)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %WriteOneBlock.exit.i_ifconv, void %VITIS_LOOP_383_2.i.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:380->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 92 'br' 'br_ln380' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (2.54ns)   --->   "%mul_ln376 = mul i16 %trunc_ln376, i16 %p_jinfo_image_width_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:376->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 93 'mul' 'mul_ln376' <Predicate = (icmp_ln379 & icmp_ln380)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [2/2] (0.46ns)   --->   "%targetBlock = call i1 @decode.1_Pipeline_VITIS_LOOP_383_2, i32 %hoffs, i32 %add3_i_i, i16 %mul_ln376, i16 %tmp_s, i8 %outputVector, i64 %store_assign_1, i16 %p_jinfo_image_width_load, i32 %idx_loc, i64 %add_ln376_loc, i8 %rgb_buf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:403->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 94 'call' 'targetBlock' <Predicate = (icmp_ln379 & icmp_ln380)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%out_data_comp_hpos4_2_load_1 = load i32 %out_data_comp_hpos4_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 95 'load' 'out_data_comp_hpos4_2_load_1' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%out_data_comp_hpos3_2_load_1 = load i32 %out_data_comp_hpos3_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 96 'load' 'out_data_comp_hpos3_2_load_1' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.62ns)   --->   "%icmp_ln413_1 = icmp_eq  i2 %i, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 97 'icmp' 'icmp_ln413_1' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln413)   --->   "%select_ln413 = select i1 %icmp_ln413_1, i32 %out_data_comp_hpos3_2_load_1, i32 %out_data_comp_hpos4_2_load_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 98 'select' 'select_ln413' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln413 = icmp_slt  i32 %select_ln413, i32 %sext_ln832" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 99 'icmp' 'icmp_ln413' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %if.else.i, void %WriteBlock.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:413->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 100 'br' 'br_ln413' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.28ns)   --->   "%select_ln416 = select i1 %icmp_ln413_1, i32 0, i32 %out_data_comp_hpos3_2_load_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:416->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 101 'select' 'select_ln416' <Predicate = (!icmp_ln380 & !icmp_ln413) | (!icmp_ln379 & !icmp_ln413)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.28ns)   --->   "%select_ln416_1 = select i1 %icmp_ln413_1, i32 %out_data_comp_hpos4_2_load_1, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:416->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 102 'select' 'select_ln416_1' <Predicate = (!icmp_ln380 & !icmp_ln413) | (!icmp_ln379 & !icmp_ln413)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln416 = store i32 %select_ln416, i32 %out_data_comp_hpos3_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:416->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 103 'store' 'store_ln416' <Predicate = (!icmp_ln380 & !icmp_ln413) | (!icmp_ln379 & !icmp_ln413)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln416 = store i32 %select_ln416_1, i32 %out_data_comp_hpos4_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:416->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 104 'store' 'store_ln416' <Predicate = (!icmp_ln380 & !icmp_ln413) | (!icmp_ln379 & !icmp_ln413)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %WriteBlock.exit"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln380 & !icmp_ln413) | (!icmp_ln379 & !icmp_ln413)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln832 = br void %for.inc45" [benchmarks/chstone/jpeg/src/jpeg_decode.c:832]   --->   Operation 106 'br' 'br_ln832' <Predicate = (!icmp_ln380) | (!icmp_ln379)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.36>
ST_10 : Operation 107 [1/2] (1.36ns)   --->   "%targetBlock = call i1 @decode.1_Pipeline_VITIS_LOOP_383_2, i32 %hoffs, i32 %add3_i_i, i16 %mul_ln376, i16 %tmp_s, i8 %outputVector, i64 %store_assign_1, i16 %p_jinfo_image_width_load, i32 %idx_loc, i64 %add_ln376_loc, i8 %rgb_buf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:403->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 107 'call' 'targetBlock' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 1.82>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%idx_loc_load = load i32 %idx_loc"   --->   Operation 108 'load' 'idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%add_ln376_loc_load = load i64 %add_ln376_loc"   --->   Operation 109 'load' 'add_ln376_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.46ns)   --->   "%br_ln403 = br i1 %targetBlock, void %for.inc10.i.i, void %for.inc10.i.i.split.loop.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:403->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 110 'br' 'br_ln403' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %idx_loc_load, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:385->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 111 'bitconcatenate' 'shl_ln1' <Predicate = (targetBlock)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i34 %shl_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:385->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 112 'zext' 'zext_ln385' <Predicate = (targetBlock)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.36ns)   --->   "%add_ln385 = add i64 %zext_ln385, i64 %store_assign_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:385->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 113 'add' 'add_ln385' <Predicate = (targetBlock)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.46ns)   --->   "%br_ln379 = br void %for.inc10.i.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 114 'br' 'br_ln379' <Predicate = (targetBlock)> <Delay = 0.46>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%store_assign_3 = phi i64 %add_ln385, void %for.inc10.i.i.split.loop.exit, i64 %add_ln376_loc_load, void %VITIS_LOOP_383_2.i.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:385->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 115 'phi' 'store_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (1.14ns)   --->   "%add_ln379 = add i32 %i_9, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 116 'add' 'add_ln379' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln379 = br void %for.body.i.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:379->benchmarks/chstone/jpeg/src/jpeg_decode.c:406->benchmarks/chstone/jpeg/src/jpeg_decode.c:833]   --->   Operation 117 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputVector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_jinfo_jpeg_data]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CurHuffReadBuf]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_NumMCU]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rgb_buf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_jinfo_image_width]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_image_height]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_MCUWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_dc_dhuff_tbl_ml_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ read_position]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ current_read_byte]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bit_set_mask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_xhuff_tbl_huffval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lmask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ extend_mask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_ml_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_ac_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zigzag_index]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_jinfo_quant_tbl_quantval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
CurrentMCU                      (alloca           ) [ 011111111111]
out_data_comp_hpos4_2           (alloca           ) [ 011111111111]
out_data_comp_hpos3_2           (alloca           ) [ 011111111111]
add_ln376_loc                   (alloca           ) [ 001111111111]
idx_loc                         (alloca           ) [ 001111111111]
out_data_comp_hpos_0_loc        (alloca           ) [ 011100000000]
out_data_comp_vpos2_0_loc       (alloca           ) [ 011100000000]
out_data_comp_vpos12_0_loc      (alloca           ) [ 011100000000]
out_data_comp_vpos_0_loc        (alloca           ) [ 011100000000]
HuffBuff                        (alloca           ) [ 001111111111]
IDCTBuff                        (alloca           ) [ 001111111111]
p_jinfo_jpeg_data_load          (load             ) [ 000000000000]
store_ln802                     (store            ) [ 000000000000]
store_ln797                     (store            ) [ 000000000000]
call_ln0                        (call             ) [ 000000000000]
call_ln0                        (call             ) [ 000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000]
out_data_comp_vpos_0_loc_load   (load             ) [ 000011111111]
out_data_comp_vpos12_0_loc_load (load             ) [ 000011111111]
out_data_comp_vpos2_0_loc_load  (load             ) [ 000011111111]
out_data_comp_hpos_0_loc_load   (load             ) [ 000011111111]
br_ln824                        (br               ) [ 000000000000]
CurrentMCU_1                    (load             ) [ 000000000000]
p_jinfo_NumMCU_load             (load             ) [ 000000000000]
icmp_ln824                      (icmp             ) [ 000011111111]
CurrentMCU_2                    (add              ) [ 000001111111]
br_ln824                        (br               ) [ 000000000000]
specloopname_ln824              (specloopname     ) [ 000000000000]
br_ln825                        (br               ) [ 000011111111]
ret_ln0                         (ret              ) [ 000000000000]
i_5                             (phi              ) [ 000001000000]
icmp_ln825                      (icmp             ) [ 000011111111]
add_ln825                       (add              ) [ 000011111111]
br_ln825                        (br               ) [ 000000000000]
shl_ln                          (bitconcatenate   ) [ 000000100000]
speclooptripcount_ln796         (speclooptripcount) [ 000000000000]
specloopname_ln825              (specloopname     ) [ 000000000000]
call_ln826                      (call             ) [ 000000000000]
br_ln825                        (br               ) [ 000011111111]
call_ln0                        (call             ) [ 000000000000]
p_jinfo_image_width_load        (load             ) [ 000000001111]
p_jinfo_image_height_load       (load             ) [ 000000000000]
sext_ln413                      (sext             ) [ 000000001111]
p_jinfo_MCUWidth_load           (load             ) [ 000000000000]
sext_ln832                      (sext             ) [ 000000001111]
br_ln832                        (br               ) [ 000011111111]
i                               (phi              ) [ 000000001111]
icmp_ln832                      (icmp             ) [ 000011111111]
add_ln410                       (add              ) [ 000011111111]
br_ln832                        (br               ) [ 000000000000]
out_data_comp_hpos4_2_load      (load             ) [ 000000000000]
out_data_comp_hpos3_2_load      (load             ) [ 000000000000]
tmp_s                           (bitconcatenate   ) [ 000000000111]
trunc_ln832                     (trunc            ) [ 000000000000]
trunc_ln832_1                   (trunc            ) [ 000000000000]
speclooptripcount_ln796         (speclooptripcount) [ 000000000000]
specloopname_ln832              (specloopname     ) [ 000000000000]
store_assign                    (bitconcatenate   ) [ 000000000000]
zext_ln833                      (zext             ) [ 000011111111]
tmp                             (mux              ) [ 000000000000]
voffs                           (bitconcatenate   ) [ 000011111111]
tmp_2                           (mux              ) [ 000000000000]
hoffs                           (bitconcatenate   ) [ 000000000111]
add_i_i                         (add              ) [ 000000000111]
add3_i_i                        (add              ) [ 000000000111]
br_ln379                        (br               ) [ 000011111111]
store_ln797                     (store            ) [ 000000000000]
br_ln824                        (br               ) [ 000000000000]
i_9                             (phi              ) [ 000000000111]
store_assign_1                  (phi              ) [ 000000000111]
icmp_ln379                      (icmp             ) [ 000011111111]
br_ln379                        (br               ) [ 000000000000]
trunc_ln376                     (trunc            ) [ 000000000000]
speclooptripcount_ln376         (speclooptripcount) [ 000000000000]
specloopname_ln379              (specloopname     ) [ 000000000000]
icmp_ln380                      (icmp             ) [ 000011111111]
br_ln380                        (br               ) [ 000000000000]
mul_ln376                       (mul              ) [ 000000000010]
out_data_comp_hpos4_2_load_1    (load             ) [ 000000000000]
out_data_comp_hpos3_2_load_1    (load             ) [ 000000000000]
icmp_ln413_1                    (icmp             ) [ 000000000000]
select_ln413                    (select           ) [ 000000000000]
icmp_ln413                      (icmp             ) [ 000011111111]
br_ln413                        (br               ) [ 000000000000]
select_ln416                    (select           ) [ 000000000000]
select_ln416_1                  (select           ) [ 000000000000]
store_ln416                     (store            ) [ 000000000000]
store_ln416                     (store            ) [ 000000000000]
br_ln0                          (br               ) [ 000000000000]
br_ln832                        (br               ) [ 000011111111]
targetBlock                     (call             ) [ 000000000001]
idx_loc_load                    (load             ) [ 000000000000]
add_ln376_loc_load              (load             ) [ 000000000000]
br_ln403                        (br               ) [ 000000000000]
shl_ln1                         (bitconcatenate   ) [ 000000000000]
zext_ln385                      (zext             ) [ 000000000000]
add_ln385                       (add              ) [ 000000000000]
br_ln379                        (br               ) [ 000000000000]
store_assign_3                  (phi              ) [ 000011111111]
add_ln379                       (add              ) [ 000011111111]
br_ln379                        (br               ) [ 000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputVector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputVector"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_jinfo_jpeg_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_jpeg_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CurHuffReadBuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurHuffReadBuf"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_NumMCU">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_NumMCU"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rgb_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_buf"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_jinfo_image_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_image_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_jinfo_image_height">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_image_height"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_jinfo_MCUWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_MCUWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_jinfo_dc_dhuff_tbl_ml_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_ml_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="read_position">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="current_read_byte">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bit_set_mask">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_set_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_jinfo_dc_dhuff_tbl_maxcode">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_jinfo_dc_dhuff_tbl_valptr">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_jinfo_dc_dhuff_tbl_mincode">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_jinfo_ac_xhuff_tbl_huffval">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="lmask">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lmask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="extend_mask">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extend_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_jinfo_ac_dhuff_tbl_ml_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_ml_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_jinfo_ac_dhuff_tbl_maxcode">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_jinfo_ac_dhuff_tbl_valptr">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_jinfo_ac_dhuff_tbl_mincode">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="zigzag_index">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zigzag_index"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_jinfo_quant_tbl_quantval">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode.1_Pipeline_VITIS_LOOP_805_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode.1_Pipeline_VITIS_LOOP_814_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_block.1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode.1_Pipeline_VITIS_LOOP_482_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i2.i14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i29.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode.1_Pipeline_VITIS_LOOP_383_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="CurrentMCU_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="CurrentMCU/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_data_comp_hpos4_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_comp_hpos4_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_data_comp_hpos3_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_comp_hpos3_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln376_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln376_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="idx_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_data_comp_hpos_0_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_comp_hpos_0_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_data_comp_vpos2_0_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_comp_vpos2_0_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="out_data_comp_vpos12_0_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_comp_vpos12_0_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_data_comp_vpos_0_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_comp_vpos_0_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="HuffBuff_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HuffBuff/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="IDCTBuff_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IDCTBuff/1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_5_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_5_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_9_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_9 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_9_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_9/9 "/>
</bind>
</comp>

<comp id="193" class="1005" name="store_assign_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="store_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_assign_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="store_assign_1/9 "/>
</bind>
</comp>

<comp id="203" class="1005" name="store_assign_3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="store_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_assign_3_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="64" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="store_assign_3/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="29" slack="0"/>
<pin id="223" dir="0" index="2" bw="29" slack="0"/>
<pin id="224" dir="0" index="3" bw="29" slack="0"/>
<pin id="225" dir="0" index="4" bw="29" slack="0"/>
<pin id="226" dir="0" index="5" bw="32" slack="0"/>
<pin id="227" dir="0" index="6" bw="32" slack="0"/>
<pin id="228" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_decode_block_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="7" slack="0"/>
<pin id="236" dir="0" index="5" bw="32" slack="0"/>
<pin id="237" dir="0" index="6" bw="8" slack="0"/>
<pin id="238" dir="0" index="7" bw="32" slack="0"/>
<pin id="239" dir="0" index="8" bw="32" slack="0"/>
<pin id="240" dir="0" index="9" bw="32" slack="0"/>
<pin id="241" dir="0" index="10" bw="11" slack="0"/>
<pin id="242" dir="0" index="11" bw="11" slack="0"/>
<pin id="243" dir="0" index="12" bw="8" slack="0"/>
<pin id="244" dir="0" index="13" bw="32" slack="0"/>
<pin id="245" dir="0" index="14" bw="21" slack="0"/>
<pin id="246" dir="0" index="15" bw="7" slack="0"/>
<pin id="247" dir="0" index="16" bw="32" slack="0"/>
<pin id="248" dir="0" index="17" bw="11" slack="0"/>
<pin id="249" dir="0" index="18" bw="11" slack="0"/>
<pin id="250" dir="0" index="19" bw="6" slack="0"/>
<pin id="251" dir="0" index="20" bw="16" slack="0"/>
<pin id="252" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln826/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="16" slack="0"/>
<pin id="283" dir="0" index="4" bw="16" slack="1"/>
<pin id="284" dir="0" index="5" bw="8" slack="0"/>
<pin id="285" dir="0" index="6" bw="64" slack="0"/>
<pin id="286" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="287" dir="0" index="8" bw="32" slack="7"/>
<pin id="288" dir="0" index="9" bw="64" slack="7"/>
<pin id="289" dir="0" index="10" bw="8" slack="0"/>
<pin id="290" dir="1" index="11" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="6"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_comp_hpos4_2_load/8 out_data_comp_hpos4_2_load_1/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="6"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_comp_hpos3_2_load/8 out_data_comp_hpos3_2_load_1/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_jinfo_jpeg_data_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_jpeg_data_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln802_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln802/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln797_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln797/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="out_data_comp_vpos_0_loc_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="29" slack="2"/>
<pin id="318" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_comp_vpos_0_loc_load/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="out_data_comp_vpos12_0_loc_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="29" slack="2"/>
<pin id="321" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_comp_vpos12_0_loc_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="out_data_comp_vpos2_0_loc_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="29" slack="2"/>
<pin id="324" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_comp_vpos2_0_loc_load/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="out_data_comp_hpos_0_loc_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="29" slack="2"/>
<pin id="327" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_comp_hpos_0_loc_load/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="CurrentMCU_1_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="3"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CurrentMCU_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_jinfo_NumMCU_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_NumMCU_load/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln824_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="CurrentMCU_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CurrentMCU_2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln825_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln825/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln825_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln825/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_jinfo_image_width_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_image_width_load/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_jinfo_image_height_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_image_height_load/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln413_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln413/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_jinfo_MCUWidth_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="17" slack="0"/>
<pin id="382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_MCUWidth_load/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln832_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln832/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln832_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln832/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln410_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln832_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln832/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln832_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln832_1/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_assign_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="store_assign/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln833_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln833/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="29" slack="0"/>
<pin id="430" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="432" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="433" dir="0" index="4" bw="2" slack="0"/>
<pin id="434" dir="1" index="5" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="voffs_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="29" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="voffs/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="29" slack="0"/>
<pin id="447" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="29" slack="0"/>
<pin id="449" dir="0" index="3" bw="29" slack="0"/>
<pin id="450" dir="0" index="4" bw="2" slack="0"/>
<pin id="451" dir="1" index="5" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="hoffs_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="29" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="hoffs/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_i_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add3_i_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add3_i_i/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln797_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="0" index="1" bw="32" slack="6"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln797/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln379_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln376_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln376/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln380_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="2"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln380/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mul_ln376_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="497" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln376/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln413_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="1"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln413_1/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln413_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln413/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln413_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="17" slack="2"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln413/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln416_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln416_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416_1/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln416_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="7"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln416_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="7"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="idx_loc_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="9"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_loc_load/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln376_loc_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="9"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln376_loc_load/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="34" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln385_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="34" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln385/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln385_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="34" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="2"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln385/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln379_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379/11 "/>
</bind>
</comp>

<comp id="577" class="1005" name="CurrentMCU_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="CurrentMCU "/>
</bind>
</comp>

<comp id="584" class="1005" name="out_data_comp_hpos4_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_data_comp_hpos4_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="out_data_comp_hpos3_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_data_comp_hpos3_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln376_loc_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="7"/>
<pin id="600" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="add_ln376_loc "/>
</bind>
</comp>

<comp id="604" class="1005" name="idx_loc_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="7"/>
<pin id="606" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="idx_loc "/>
</bind>
</comp>

<comp id="610" class="1005" name="out_data_comp_hpos_0_loc_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="29" slack="0"/>
<pin id="612" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="out_data_comp_hpos_0_loc "/>
</bind>
</comp>

<comp id="616" class="1005" name="out_data_comp_vpos2_0_loc_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="29" slack="0"/>
<pin id="618" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="out_data_comp_vpos2_0_loc "/>
</bind>
</comp>

<comp id="622" class="1005" name="out_data_comp_vpos12_0_loc_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="29" slack="0"/>
<pin id="624" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="out_data_comp_vpos12_0_loc "/>
</bind>
</comp>

<comp id="628" class="1005" name="out_data_comp_vpos_0_loc_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="29" slack="0"/>
<pin id="630" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="out_data_comp_vpos_0_loc "/>
</bind>
</comp>

<comp id="649" class="1005" name="CurrentMCU_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="3"/>
<pin id="651" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="CurrentMCU_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln825_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln825 "/>
</bind>
</comp>

<comp id="662" class="1005" name="shl_ln_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="670" class="1005" name="sext_ln413_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="2"/>
<pin id="672" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln413 "/>
</bind>
</comp>

<comp id="675" class="1005" name="sext_ln832_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2"/>
<pin id="677" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln832 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln410_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln410 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_s_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="1"/>
<pin id="690" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln833_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln833 "/>
</bind>
</comp>

<comp id="698" class="1005" name="voffs_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="voffs "/>
</bind>
</comp>

<comp id="703" class="1005" name="hoffs_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hoffs "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_i_i_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i "/>
</bind>
</comp>

<comp id="713" class="1005" name="add3_i_i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i "/>
</bind>
</comp>

<comp id="724" class="1005" name="mul_ln376_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln376 "/>
</bind>
</comp>

<comp id="732" class="1005" name="targetBlock_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln379_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln379 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="192"><net_src comp="186" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="202"><net_src comp="196" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="152" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="253"><net_src comp="80" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="230" pin=6"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="230" pin=7"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="230" pin=8"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="230" pin=9"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="230" pin=10"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="230" pin=11"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="230" pin=12"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="230" pin=13"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="230" pin=14"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="230" pin=15"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="230" pin=16"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="230" pin=17"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="230" pin=18"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="230" pin=19"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="230" pin=20"/></net>

<net id="276"><net_src comp="82" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="8" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="291"><net_src comp="112" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="293"><net_src comp="196" pin="4"/><net_sink comp="278" pin=6"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="278" pin=10"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="334"><net_src comp="6" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="164" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="164" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="164" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="78" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="175" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="72" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="175" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="74" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="90" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="175" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="92" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="295" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="298" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="175" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="96" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="175" pin="4"/><net_sink comp="428" pin=4"/></net>

<net id="442"><net_src comp="98" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="428" pin="5"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="100" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="452"><net_src comp="96" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="412" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="408" pin="1"/><net_sink comp="445" pin=3"/></net>

<net id="455"><net_src comp="175" pin="4"/><net_sink comp="445" pin=4"/></net>

<net id="461"><net_src comp="98" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="445" pin="5"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="100" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="437" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="102" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="456" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="102" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="484"><net_src comp="186" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="186" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="186" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="485" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="494" pin="2"/><net_sink comp="278" pin=3"/></net>

<net id="504"><net_src comp="171" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="298" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="295" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="500" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="298" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="500" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="295" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="519" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="527" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="557"><net_src comp="114" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="545" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="193" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="564" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="575"><net_src comp="183" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="48" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="116" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="587"><net_src comp="120" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="220" pin=6"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="594"><net_src comp="124" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="220" pin=5"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="601"><net_src comp="128" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="278" pin=9"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="607"><net_src comp="132" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="278" pin=8"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="613"><net_src comp="136" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="619"><net_src comp="140" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="625"><net_src comp="144" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="631"><net_src comp="148" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="652"><net_src comp="341" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="660"><net_src comp="353" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="665"><net_src comp="359" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="673"><net_src comp="376" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="678"><net_src comp="384" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="686"><net_src comp="394" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="691"><net_src comp="400" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="696"><net_src comp="424" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="701"><net_src comp="437" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="706"><net_src comp="456" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="711"><net_src comp="464" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="716"><net_src comp="470" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="727"><net_src comp="494" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="735"><net_src comp="278" pin="11"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="571" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputVector | {9 10 }
	Port: CurHuffReadBuf | {1 5 6 }
	Port: rgb_buf | {5 7 }
	Port: read_position | {5 6 }
	Port: current_read_byte | {5 6 }
 - Input state : 
	Port: decode.1 : p_jinfo_jpeg_data | {1 }
	Port: decode.1 : CurHuffReadBuf | {5 6 }
	Port: decode.1 : p_jinfo_NumMCU | {4 }
	Port: decode.1 : rgb_buf | {9 10 }
	Port: decode.1 : p_jinfo_image_width | {7 }
	Port: decode.1 : p_jinfo_image_height | {7 }
	Port: decode.1 : p_jinfo_MCUWidth | {7 }
	Port: decode.1 : p_jinfo_dc_dhuff_tbl_ml_0 | {5 6 }
	Port: decode.1 : read_position | {5 6 }
	Port: decode.1 : current_read_byte | {5 6 }
	Port: decode.1 : bit_set_mask | {5 6 }
	Port: decode.1 : p_jinfo_dc_dhuff_tbl_maxcode | {5 6 }
	Port: decode.1 : p_jinfo_dc_dhuff_tbl_valptr | {5 6 }
	Port: decode.1 : p_jinfo_dc_dhuff_tbl_mincode | {5 6 }
	Port: decode.1 : p_jinfo_ac_xhuff_tbl_huffval | {5 6 }
	Port: decode.1 : lmask | {5 6 }
	Port: decode.1 : extend_mask | {5 6 }
	Port: decode.1 : p_jinfo_ac_dhuff_tbl_ml_0 | {5 6 }
	Port: decode.1 : p_jinfo_ac_dhuff_tbl_maxcode | {5 6 }
	Port: decode.1 : p_jinfo_ac_dhuff_tbl_valptr | {5 6 }
	Port: decode.1 : p_jinfo_ac_dhuff_tbl_mincode | {5 6 }
	Port: decode.1 : zigzag_index | {5 6 }
	Port: decode.1 : p_jinfo_quant_tbl_quantval | {5 6 }
  - Chain level:
	State 1
		store_ln802 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln797 : 1
	State 2
	State 3
	State 4
		icmp_ln824 : 1
		CurrentMCU_2 : 1
		br_ln824 : 2
	State 5
		icmp_ln825 : 1
		add_ln825 : 1
		br_ln825 : 2
		shl_ln : 1
		call_ln826 : 2
	State 6
	State 7
		sext_ln413 : 1
		sext_ln832 : 1
	State 8
		icmp_ln832 : 1
		add_ln410 : 1
		br_ln832 : 2
		tmp_s : 1
		trunc_ln832 : 1
		trunc_ln832_1 : 1
		store_assign : 1
		zext_ln833 : 2
		tmp : 1
		voffs : 2
		tmp_2 : 2
		hoffs : 3
		add_i_i : 3
		add3_i_i : 4
	State 9
		icmp_ln379 : 1
		br_ln379 : 2
		trunc_ln376 : 1
		icmp_ln380 : 1
		br_ln380 : 2
		mul_ln376 : 2
		targetBlock : 3
		select_ln413 : 1
		icmp_ln413 : 2
		br_ln413 : 3
		select_ln416 : 1
		select_ln416_1 : 1
		store_ln416 : 2
		store_ln416 : 2
	State 10
	State 11
		shl_ln1 : 1
		zext_ln385 : 2
		add_ln385 : 3
		store_assign_3 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214 |    0    |    0    |    0    |    2    |    18   |    0    |
|          | grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220 |    0    |    0    |    0    |   130   |    18   |    0    |
|   call   |           grp_decode_block_1_fu_230           |    2    |    20   | 29.2548 |   6903  |   7117  |    0    |
|          | grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271 |    0    |    4    | 3.76429 |   806   |   522   |    0    |
|          | grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278 |    0    |    0    |   0.46  |   253   |   268   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              CurrentMCU_2_fu_341              |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                add_ln825_fu_353               |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                add_ln410_fu_394               |    0    |    0    |    0    |    0    |    9    |    0    |
|    add   |                 add_i_i_fu_464                |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                add3_i_i_fu_470                |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                add_ln385_fu_564               |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                add_ln379_fu_571               |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               icmp_ln824_fu_335               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |               icmp_ln825_fu_347               |    0    |    0    |    0    |    0    |    9    |    0    |
|          |               icmp_ln832_fu_388               |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |               icmp_ln379_fu_480               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |               icmp_ln380_fu_489               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |              icmp_ln413_1_fu_500              |    0    |    0    |    0    |    0    |    9    |    0    |
|          |               icmp_ln413_fu_514               |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              select_ln413_fu_506              |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |              select_ln416_fu_519              |    0    |    0    |    0    |    0    |    32   |    0    |
|          |             select_ln416_1_fu_527             |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mux   |                   tmp_fu_428                  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                  tmp_2_fu_445                 |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                mul_ln376_fu_494               |    0    |    1    |    0    |    0    |    5    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 shl_ln_fu_359                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_s_fu_400                 |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|              store_assign_fu_416              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  voffs_fu_437                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  hoffs_fu_456                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 shl_ln1_fu_552                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |               sext_ln413_fu_376               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               sext_ln832_fu_384               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               trunc_ln832_fu_408              |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln832_1_fu_412             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               trunc_ln376_fu_485              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |               zext_ln833_fu_424               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln385_fu_560               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                               |    2    |    25   | 33.4791 |   8094  |   8500  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|HuffBuff|    1   |    0   |    0   |    0   |
|IDCTBuff|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       CurrentMCU_2_reg_649       |   32   |
|        CurrentMCU_reg_577        |   32   |
|         add3_i_i_reg_713         |   32   |
|          add_i_i_reg_708         |   32   |
|       add_ln376_loc_reg_598      |   64   |
|         add_ln379_reg_736        |   32   |
|         add_ln410_reg_683        |    2   |
|         add_ln825_reg_657        |    2   |
|           hoffs_reg_703          |   32   |
|            i_5_reg_160           |    2   |
|            i_9_reg_183           |   32   |
|             i_reg_171            |    2   |
|          idx_loc_reg_604         |   32   |
|         mul_ln376_reg_724        |   16   |
|   out_data_comp_hpos3_2_reg_591  |   32   |
|   out_data_comp_hpos4_2_reg_584  |   32   |
| out_data_comp_hpos_0_loc_reg_610 |   29   |
|out_data_comp_vpos12_0_loc_reg_622|   29   |
| out_data_comp_vpos2_0_loc_reg_616|   29   |
| out_data_comp_vpos_0_loc_reg_628 |   29   |
|        sext_ln413_reg_670        |   32   |
|        sext_ln832_reg_675        |   32   |
|          shl_ln_reg_662          |   10   |
|      store_assign_1_reg_193      |   64   |
|      store_assign_3_reg_203      |   64   |
|        targetBlock_reg_732       |    1   |
|           tmp_s_reg_688          |   16   |
|           voffs_reg_698          |   32   |
|        zext_ln833_reg_693        |   64   |
+----------------------------------+--------+
|               Total              |   839  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                   i_reg_171                   |  p0  |   2  |   2  |    4   ||    9    |
|           grp_decode_block_1_fu_230           |  p2  |   2  |  10  |   20   ||    9    |
| grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278 |  p3  |   2  |  16  |   32   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   56   ||   1.38  ||    27   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   25   |   33   |  8094  |  8500  |    0   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   839  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |   25   |   34   |  8933  |  8527  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
