<?xml version="1.0" encoding="UTF-8"?>

<memory
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
    
    
    <!-- DOCUMENTATION
       https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Memory-Map
       https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Mapping-Summary
	-->
    <!-- TODO: this is addr map is the initial one. Later, we'll have to support relocated one. -->
    <banks> 
        <bank>
            <name>OCM0</name> <!-- Bank 0 of On chip mem -->
            <address><offset>0x00000000</offset></address> <!-- Range is 0xFFFC_0000 to 0xFFFC_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- The docs says it's a RAM. I could not find if it is a SRAM or DRAM.
                                But it should be DRAM because SRAM is usually used for cache mem -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>OCM1</name> <!-- Bank 1 of On chip mem -->
            <address><offset>0x00010000</offset></address> <!-- Range is 0xFFFD_0000 to 0xFFFD_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>OCM2</name> <!-- Bank 2 of On chip mem -->
            <address><offset>0x00020000</offset></address> <!-- Range is 0xFFFE_0000 to 0xFFFE_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>OCM3</name> <!-- Bank 3 of On chip mem -->
            <address><offset>0xFFFF0000</offset></address> <!-- Range is 0xFFFF_0000 to 0xFFFF_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>A9_ROM</name>
            <address><offset>0xF8880000</offset></address>
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>ROM</type> <!-- Same as bank 0 -->
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
    </banks>
</memory>
