Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 21 20:04:44 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: C/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: C/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: C/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.435        0.000                      0                   37        0.288        0.000                      0                   37        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.435        0.000                      0                   37        0.288        0.000                      0                   37        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 5.200ns (61.555%)  route 3.248ns (38.445%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.556     5.077    A/clk_IBUF_BUFG
    SLICE_X54Y88         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  A/left_motor_reg[9]/Q
                         net (fo=3, routed)           0.752     6.346    A/m0/pwm_0/B[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[9]_P[20])
                                                      3.656    10.002 r  A/m0/pwm_0/count_duty0/P[20]
                         net (fo=2, routed)           1.110    11.113    A/m0/pwm_0/count_duty0_n_85
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.237 r  A/m0/pwm_0/PWM0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.237    A/m0/pwm_0/PWM0_carry__0_i_7_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.787 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.787    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  A/m0/pwm_0/PWM0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    A/m0/pwm_0/PWM0_carry__1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  A/m0/pwm_0/PWM0_carry__2/CO[3]
                         net (fo=1, routed)           0.761    12.776    A/m0/pwm_0/PWM0_carry__2_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.900 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=2, routed)           0.625    13.525    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X56Y89         FDCE                                         r  A/m0/pwm_0/PWM_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.441    14.782    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  A/m0/pwm_0/PWM_reg_lopt_replica/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y89         FDCE (Setup_fdce_C_D)       -0.045    14.960    A/m0/pwm_0/PWM_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 5.200ns (62.576%)  route 3.110ns (37.424%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.556     5.077    A/clk_IBUF_BUFG
    SLICE_X54Y88         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  A/left_motor_reg[9]/Q
                         net (fo=3, routed)           0.752     6.346    A/m0/pwm_0/B[0]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[9]_P[20])
                                                      3.656    10.002 r  A/m0/pwm_0/count_duty0/P[20]
                         net (fo=2, routed)           1.110    11.113    A/m0/pwm_0/count_duty0_n_85
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.237 r  A/m0/pwm_0/PWM0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.237    A/m0/pwm_0/PWM0_carry__0_i_7_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.787 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.787    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  A/m0/pwm_0/PWM0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    A/m0/pwm_0/PWM0_carry__1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  A/m0/pwm_0/PWM0_carry__2/CO[3]
                         net (fo=1, routed)           0.761    12.776    A/m0/pwm_0/PWM0_carry__2_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.900 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=2, routed)           0.487    13.387    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X56Y89         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.441    14.782    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y89         FDCE (Setup_fdce_C_D)       -0.031    14.974    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.436ns (50.342%)  route 3.389ns (49.658%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.894 r  A/m0/pwm_0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.894    A/m0/pwm_0/count_reg[28]_i_1_n_6
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[29]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDCE (Setup_fdce_C_D)        0.109    15.125    A/m0/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.428ns (50.283%)  route 3.389ns (49.717%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.886 r  A/m0/pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.886    A/m0/pwm_0/count_reg[28]_i_1_n_4
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDCE (Setup_fdce_C_D)        0.109    15.125    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 3.352ns (49.723%)  route 3.389ns (50.277%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.810 r  A/m0/pwm_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.810    A/m0/pwm_0/count_reg[28]_i_1_n_5
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[30]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDCE (Setup_fdce_C_D)        0.109    15.125    A/m0/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.332ns (49.573%)  route 3.389ns (50.427%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 r  A/m0/pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    A/m0/pwm_0/count_reg[24]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.790 r  A/m0/pwm_0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.790    A/m0/pwm_0/count_reg[28]_i_1_n_7
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[28]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y87         FDCE (Setup_fdce_C_D)        0.109    15.125    A/m0/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 3.319ns (49.476%)  route 3.389ns (50.524%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.777 r  A/m0/pwm_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.777    A/m0/pwm_0/count_reg[24]_i_1_n_6
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[25]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.109    15.124    A/m0/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 3.311ns (49.415%)  route 3.389ns (50.585%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.769 r  A/m0/pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.769    A/m0/pwm_0/count_reg[24]_i_1_n_4
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[27]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.109    15.124    A/m0/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 3.235ns (48.835%)  route 3.389ns (51.165%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.693 r  A/m0/pwm_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.693    A/m0/pwm_0/count_reg[24]_i_1_n_5
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[26]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.109    15.124    A/m0/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 3.215ns (48.680%)  route 3.389ns (51.320%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.548     5.069    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.716    A/m0/pwm_0/count_reg[4]
    SLICE_X56Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  A/m0/pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.840    A/m0/pwm_0/count1_carry_i_8_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.353 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    A/m0/pwm_0/count1_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.260    10.004    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.332    10.336 r  A/m0/pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.336    A/m0/pwm_0/count[0]_i_4_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.869 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.986 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.986    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.103    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  A/m0/pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.220    A/m0/pwm_0/count_reg[12]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  A/m0/pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.337    A/m0/pwm_0/count_reg[16]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  A/m0/pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    A/m0/pwm_0/count_reg[20]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.673 r  A/m0/pwm_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.673    A/m0/pwm_0/count_reg[24]_i_1_n_7
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.437    14.778    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[24]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.109    15.124    A/m0/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  3.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  A/m0/pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  A/m0/pwm_0/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.753    A/m0/pwm_0/count_reg[3]
    SLICE_X54Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.798 r  A/m0/pwm_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.798    A/m0/pwm_0/count[0]_i_2_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  A/m0/pwm_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    A/m0/pwm_0/count_reg[0]_i_1_n_4
    SLICE_X54Y80         FDCE                                         r  A/m0/pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.952    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  A/m0/pwm_0/count_reg[3]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.134     1.573    A/m0/pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.149     1.754    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  A/m0/pwm_0/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.799    A/m0/pwm_0/count[4]_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  A/m0/pwm_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    A/m0/pwm_0/count_reg[4]_i_1_n_4
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.953    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.134     1.574    A/m0/pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.443    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  A/m0/pwm_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  A/m0/pwm_0/count_reg[23]/Q
                         net (fo=3, routed)           0.160     1.768    A/m0/pwm_0/count_reg[23]
    SLICE_X54Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  A/m0/pwm_0/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.813    A/m0/pwm_0/count[20]_i_2_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  A/m0/pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    A/m0/pwm_0/count_reg[20]_i_1_n_4
    SLICE_X54Y85         FDCE                                         r  A/m0/pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.957    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  A/m0/pwm_0/count_reg[23]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X54Y85         FDCE (Hold_fdce_C_D)         0.134     1.577    A/m0/pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.989%)  route 0.160ns (37.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.443    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  A/m0/pwm_0/count_reg[27]/Q
                         net (fo=3, routed)           0.160     1.768    A/m0/pwm_0/count_reg[27]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  A/m0/pwm_0/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.813    A/m0/pwm_0/count[24]_i_2_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  A/m0/pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    A/m0/pwm_0/count_reg[24]_i_1_n_4
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.957    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y86         FDCE                                         r  A/m0/pwm_0/count_reg[27]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.134     1.577    A/m0/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.559     1.442    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y83         FDCE                                         r  A/m0/pwm_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  A/m0/pwm_0/count_reg[15]/Q
                         net (fo=4, routed)           0.161     1.768    A/m0/pwm_0/count_reg[15]
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  A/m0/pwm_0/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.813    A/m0/pwm_0/count[12]_i_2_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  A/m0/pwm_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    A/m0/pwm_0/count_reg[12]_i_1_n_4
    SLICE_X54Y83         FDCE                                         r  A/m0/pwm_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.827     1.955    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y83         FDCE                                         r  A/m0/pwm_0/count_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y83         FDCE (Hold_fdce_C_D)         0.134     1.576    A/m0/pwm_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.443    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  A/m0/pwm_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  A/m0/pwm_0/count_reg[19]/Q
                         net (fo=4, routed)           0.161     1.769    A/m0/pwm_0/count_reg[19]
    SLICE_X54Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.814 r  A/m0/pwm_0/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.814    A/m0/pwm_0/count[16]_i_2_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.878 r  A/m0/pwm_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    A/m0/pwm_0/count_reg[16]_i_1_n_4
    SLICE_X54Y84         FDCE                                         r  A/m0/pwm_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  A/m0/pwm_0/count_reg[19]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y84         FDCE (Hold_fdce_C_D)         0.134     1.577    A/m0/pwm_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.558     1.441    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  A/m0/pwm_0/count_reg[11]/Q
                         net (fo=5, routed)           0.161     1.767    A/m0/pwm_0/count_reg[11]
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  A/m0/pwm_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.812    A/m0/pwm_0/count[8]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.876 r  A/m0/pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    A/m0/pwm_0/count_reg[8]_i_1_n_4
    SLICE_X54Y82         FDCE                                         r  A/m0/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.826     1.954    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.134     1.575    A/m0/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.444    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  A/m0/pwm_0/count_reg[31]/Q
                         net (fo=3, routed)           0.161     1.770    A/m0/pwm_0/count_reg[31]
    SLICE_X54Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.815 r  A/m0/pwm_0/count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.815    A/m0/pwm_0/count[28]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.879 r  A/m0/pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    A/m0/pwm_0/count_reg[28]_i_1_n_4
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.134     1.578    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  A/m0/pwm_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  A/m0/pwm_0/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.779    A/m0/pwm_0/count_reg[0]
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  A/m0/pwm_0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.824    A/m0/pwm_0/count[0]_i_5_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  A/m0/pwm_0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    A/m0/pwm_0/count_reg[0]_i_1_n_7
    SLICE_X54Y80         FDCE                                         r  A/m0/pwm_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.952    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  A/m0/pwm_0/count_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.134     1.573    A/m0/pwm_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           0.175     1.780    A/m0/pwm_0/count_reg[4]
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.825 r  A/m0/pwm_0/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.825    A/m0/pwm_0/count[4]_i_5_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  A/m0/pwm_0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    A/m0/pwm_0/count_reg[4]_i_1_n_7
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.953    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.134     1.574    A/m0/pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y88   A/left_motor_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y80   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y83   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y83   A/m0/pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y83   A/m0/pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y83   A/m0/pwm_0/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y84   A/m0/pwm_0/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   A/m0/pwm_0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   A/m0/pwm_0/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   A/m0/pwm_0/count_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   A/m0/pwm_0/count_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   A/m0/pwm_0/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   A/m0/pwm_0/count_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   A/m0/pwm_0/count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   A/m0/pwm_0/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y81   A/m0/pwm_0/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y81   A/m0/pwm_0/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y88   A/left_motor_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   A/m0/pwm_0/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   A/m0/pwm_0/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   A/m0/pwm_0/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   A/m0/pwm_0/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   A/m0/pwm_0/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   A/m0/pwm_0/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   A/m0/pwm_0/count_reg[26]/C



