digraph "CFG for '_Z9matrixSubPdS_S_ii' function" {
	label="CFG for '_Z9matrixSubPdS_S_ii' function";

	Node0x5f4a4e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = zext i32 %14 to i64\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = zext i32 %23 to i64\l  %25 = sext i32 %4 to i64\l  %26 = icmp slt i64 %15, %25\l  %27 = sext i32 %3 to i64\l  %28 = icmp slt i64 %24, %27\l  %29 = select i1 %26, i1 %28, i1 false\l  br i1 %29, label %30, label %39\l|{<s0>T|<s1>F}}"];
	Node0x5f4a4e0:s0 -> Node0x5f4e110;
	Node0x5f4a4e0:s1 -> Node0x5f4e1a0;
	Node0x5f4e110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%30:\l30:                                               \l  %31 = mul nsw i64 %24, %25\l  %32 = add nsw i64 %31, %15\l  %33 = getelementptr inbounds double, double addrspace(1)* %0, i64 %32\l  %34 = load double, double addrspace(1)* %33, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = getelementptr inbounds double, double addrspace(1)* %1, i64 %32\l  %36 = load double, double addrspace(1)* %35, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fsub contract double %34, %36\l  %38 = getelementptr inbounds double, double addrspace(1)* %2, i64 %32\l  store double %37, double addrspace(1)* %38, align 8, !tbaa !7\l  br label %39\l}"];
	Node0x5f4e110 -> Node0x5f4e1a0;
	Node0x5f4e1a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  ret void\l}"];
}
