<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4831" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4831{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4831{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4831{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4831{left:70px;bottom:572px;letter-spacing:0.13px;}
#t5_4831{left:152px;bottom:572px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_4831{left:70px;bottom:548px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_4831{left:70px;bottom:531px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t8_4831{left:70px;bottom:514px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_4831{left:190px;bottom:979px;letter-spacing:-0.14px;}
#ta_4831{left:533px;bottom:979px;letter-spacing:-0.14px;}
#tb_4831{left:533px;bottom:958px;letter-spacing:-0.11px;}
#tc_4831{left:533px;bottom:941px;letter-spacing:-0.12px;}
#td_4831{left:190px;bottom:917px;letter-spacing:-0.14px;}
#te_4831{left:533px;bottom:917px;letter-spacing:-0.14px;}
#tf_4831{left:82px;bottom:892px;letter-spacing:-0.17px;}
#tg_4831{left:139px;bottom:892px;letter-spacing:-0.16px;}
#th_4831{left:190px;bottom:892px;letter-spacing:-0.14px;}
#ti_4831{left:440px;bottom:892px;letter-spacing:-0.13px;}
#tj_4831{left:533px;bottom:892px;letter-spacing:-0.11px;}
#tk_4831{left:533px;bottom:871px;letter-spacing:-0.11px;}
#tl_4831{left:533px;bottom:854px;letter-spacing:-0.12px;}
#tm_4831{left:190px;bottom:830px;letter-spacing:-0.1px;}
#tn_4831{left:533px;bottom:830px;letter-spacing:-0.15px;}
#to_4831{left:533px;bottom:808px;letter-spacing:-0.1px;}
#tp_4831{left:533px;bottom:791px;letter-spacing:-0.12px;}
#tq_4831{left:190px;bottom:767px;}
#tr_4831{left:533px;bottom:767px;letter-spacing:-0.14px;}
#ts_4831{left:190px;bottom:742px;letter-spacing:-0.14px;}
#tt_4831{left:533px;bottom:742px;letter-spacing:-0.13px;}
#tu_4831{left:533px;bottom:721px;letter-spacing:-0.11px;}
#tv_4831{left:533px;bottom:704px;letter-spacing:-0.11px;}
#tw_4831{left:190px;bottom:680px;letter-spacing:-0.14px;}
#tx_4831{left:533px;bottom:680px;letter-spacing:-0.14px;}
#ty_4831{left:71px;bottom:652px;letter-spacing:-0.14px;}
#tz_4831{left:70px;bottom:633px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_4831{left:171px;bottom:470px;letter-spacing:0.11px;word-spacing:0.03px;}
#t11_4831{left:257px;bottom:470px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t12_4831{left:320px;bottom:451px;letter-spacing:0.13px;}
#t13_4831{left:101px;bottom:429px;letter-spacing:-0.12px;}
#t14_4831{left:102px;bottom:412px;letter-spacing:-0.14px;}
#t15_4831{left:229px;bottom:412px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t16_4831{left:463px;bottom:412px;letter-spacing:-0.14px;}
#t17_4831{left:645px;bottom:412px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t18_4831{left:88px;bottom:387px;letter-spacing:-0.17px;}
#t19_4831{left:144px;bottom:387px;letter-spacing:-0.16px;}
#t1a_4831{left:86px;bottom:363px;letter-spacing:-0.15px;}
#t1b_4831{left:147px;bottom:363px;letter-spacing:-0.12px;}
#t1c_4831{left:190px;bottom:363px;letter-spacing:-0.15px;}
#t1d_4831{left:441px;bottom:363px;letter-spacing:-0.14px;}
#t1e_4831{left:534px;bottom:363px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_4831{left:534px;bottom:342px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1g_4831{left:190px;bottom:317px;}
#t1h_4831{left:534px;bottom:317px;letter-spacing:-0.11px;}
#t1i_4831{left:190px;bottom:293px;}
#t1j_4831{left:534px;bottom:293px;letter-spacing:-0.12px;}
#t1k_4831{left:190px;bottom:268px;}
#t1l_4831{left:534px;bottom:268px;letter-spacing:-0.12px;}
#t1m_4831{left:190px;bottom:244px;letter-spacing:-0.14px;}
#t1n_4831{left:534px;bottom:244px;letter-spacing:-0.12px;}
#t1o_4831{left:190px;bottom:219px;letter-spacing:-0.21px;}
#t1p_4831{left:534px;bottom:219px;letter-spacing:-0.12px;}
#t1q_4831{left:74px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1r_4831{left:160px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1s_4831{left:202px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1t_4831{left:666px;bottom:1068px;letter-spacing:0.12px;}
#t1u_4831{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t1v_4831{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t1w_4831{left:228px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1x_4831{left:462px;bottom:1028px;letter-spacing:-0.14px;}
#t1y_4831{left:644px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1z_4831{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t20_4831{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4831{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4831{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4831{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4831{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4831{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4831{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4831{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4831{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4831" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4831Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4831" style="-webkit-user-select: none;"><object width="935" height="1210" data="4831/4831.svg" type="image/svg+xml" id="pdf4831" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4831" class="t s1_4831">Vol. 4 </span><span id="t2_4831" class="t s1_4831">2-309 </span>
<span id="t3_4831" class="t s2_4831">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4831" class="t s3_4831">2.17.2 </span><span id="t5_4831" class="t s3_4831">MSRs Specific to 8th Generation Intel® Core™ i3 Processors </span>
<span id="t6_4831" class="t s4_4831">Table 2-42 lists additional MSRs for 8th generation Intel Core i3 processors with a CPUID Signature </span>
<span id="t7_4831" class="t s4_4831">DisplayFamily_DisplayModel value of 06_66H. For an MSR listed in Table 2-42 that also appears in the model- </span>
<span id="t8_4831" class="t s4_4831">specific tables of prior generations, Table 2-42 supersede prior generation tables. </span>
<span id="t9_4831" class="t s5_4831">38:12 </span><span id="ta_4831" class="t s5_4831">Range_Mask </span>
<span id="tb_4831" class="t s5_4831">This field indicates which address bits must match </span>
<span id="tc_4831" class="t s5_4831">PRMRR base in order to qualify as an PRMRR access. </span>
<span id="td_4831" class="t s5_4831">63:39 </span><span id="te_4831" class="t s5_4831">Reserved </span>
<span id="tf_4831" class="t s5_4831">620H </span><span id="tg_4831" class="t s5_4831">1568 </span><span id="th_4831" class="t s5_4831">MSR_RING_RATIO_LIMIT </span><span id="ti_4831" class="t s5_4831">Package </span><span id="tj_4831" class="t s5_4831">Ring Ratio Limit (R/W) </span>
<span id="tk_4831" class="t s5_4831">This register provides Min/Max Ratio Limits for the </span>
<span id="tl_4831" class="t s5_4831">LLC and Ring. </span>
<span id="tm_4831" class="t s5_4831">6:0 </span><span id="tn_4831" class="t s5_4831">MAX_Ratio </span>
<span id="to_4831" class="t s5_4831">This field is used to limit the max ratio of the </span>
<span id="tp_4831" class="t s5_4831">LLC/Ring. </span>
<span id="tq_4831" class="t s5_4831">7 </span><span id="tr_4831" class="t s5_4831">Reserved </span>
<span id="ts_4831" class="t s5_4831">14:8 </span><span id="tt_4831" class="t s5_4831">MIN_Ratio </span>
<span id="tu_4831" class="t s5_4831">Writing to this field controls the minimum possible </span>
<span id="tv_4831" class="t s5_4831">ratio of the LLC/Ring. </span>
<span id="tw_4831" class="t s5_4831">63:15 </span><span id="tx_4831" class="t s5_4831">Reserved </span>
<span id="ty_4831" class="t s6_4831">NOTES: </span>
<span id="tz_4831" class="t s5_4831">1. This MSR is specific to 7th generation and 8th generation Intel® Core™ processors. </span>
<span id="t10_4831" class="t s7_4831">Table 2-42. </span><span id="t11_4831" class="t s7_4831">Additional MSRs Supported by 8th Generation Intel® Core™ i3 Processors </span>
<span id="t12_4831" class="t s7_4831">Based on Cannon Lake Microarchitecture </span>
<span id="t13_4831" class="t s8_4831">Register </span>
<span id="t14_4831" class="t s8_4831">Address </span><span id="t15_4831" class="t s8_4831">Register Name / Bit Fields </span><span id="t16_4831" class="t s8_4831">Scope </span><span id="t17_4831" class="t s8_4831">Bit Description </span>
<span id="t18_4831" class="t s8_4831">Hex </span><span id="t19_4831" class="t s8_4831">Dec </span>
<span id="t1a_4831" class="t s5_4831">3AH </span><span id="t1b_4831" class="t s5_4831">58 </span><span id="t1c_4831" class="t s5_4831">IA32_FEATURE_CONTROL </span><span id="t1d_4831" class="t s5_4831">Thread </span><span id="t1e_4831" class="t s5_4831">Control Features in Intel 64 Processor (R/W) </span>
<span id="t1f_4831" class="t s5_4831">See Table 2-2. </span>
<span id="t1g_4831" class="t s5_4831">0 </span><span id="t1h_4831" class="t s5_4831">Lock (R/WL) </span>
<span id="t1i_4831" class="t s5_4831">1 </span><span id="t1j_4831" class="t s5_4831">Enable VMX Inside SMX Operation (R/WL) </span>
<span id="t1k_4831" class="t s5_4831">2 </span><span id="t1l_4831" class="t s5_4831">Enable VMX Outside SMX Operation (R/WL) </span>
<span id="t1m_4831" class="t s5_4831">14:8 </span><span id="t1n_4831" class="t s5_4831">SENTER Local Functions Enables (R/WL) </span>
<span id="t1o_4831" class="t s5_4831">15 </span><span id="t1p_4831" class="t s5_4831">SENTER Global Functions Enable (R/WL) </span>
<span id="t1q_4831" class="t s7_4831">Table 2-41. </span><span id="t1r_4831" class="t s7_4831">Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t1s_4831" class="t s7_4831">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span><span id="t1t_4831" class="t s7_4831">(Contd.) </span>
<span id="t1u_4831" class="t s8_4831">Register </span>
<span id="t1v_4831" class="t s8_4831">Address </span><span id="t1w_4831" class="t s8_4831">Register Name / Bit Fields </span><span id="t1x_4831" class="t s8_4831">Scope </span><span id="t1y_4831" class="t s8_4831">Bit Description </span>
<span id="t1z_4831" class="t s8_4831">Hex </span><span id="t20_4831" class="t s8_4831">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
