
getting-started-HRTIM-nucleog4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003988  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003b60  08003b60  00004b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b70  08003b70  0000501c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b70  08003b70  0000501c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b70  08003b70  0000501c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b70  08003b70  00004b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b74  08003b74  00004b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08003b78  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  2000001c  08003b94  0000501c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08003b94  0000513c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000501c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b218  00000000  00000000  0000504c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001937  00000000  00000000  00010264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  00011ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000845  00000000  00000000  00012678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025a25  00000000  00000000  00012ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c1c4  00000000  00000000  000388e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fefd5  00000000  00000000  00044aa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143a7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e98  00000000  00000000  00143ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  00146958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000001c 	.word	0x2000001c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003b48 	.word	0x08003b48

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000020 	.word	0x20000020
 8000214:	08003b48 	.word	0x08003b48

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	f107 030c 	add.w	r3, r7, #12
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
 80009a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ae:	4a1d      	ldr	r2, [pc, #116]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009b0:	f043 0320 	orr.w	r3, r3, #32
 80009b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ba:	f003 0320 	and.w	r3, r3, #32
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b18      	ldr	r3, [pc, #96]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c6:	4a17      	ldr	r2, [pc, #92]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009da:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009de:	4a11      	ldr	r2, [pc, #68]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009e0:	f043 0302 	orr.w	r3, r3, #2
 80009e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <MX_GPIO_Init+0x90>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ea:	f003 0302 	and.w	r3, r3, #2
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDGREEN_GPIO_Port, LEDGREEN_Pin, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	2120      	movs	r1, #32
 80009f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009fa:	f000 ff9f 	bl	800193c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LEDGREEN_Pin;
 80009fe:	2320      	movs	r3, #32
 8000a00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LEDGREEN_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	4619      	mov	r1, r3
 8000a14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a18:	f000 fe0e 	bl	8001638 <HAL_GPIO_Init>

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40021000 	.word	0x40021000

08000a28 <MX_HRTIM1_Init>:

HRTIM_HandleTypeDef hhrtim1;

/* HRTIM1 init function */
void MX_HRTIM1_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b0b8      	sub	sp, #224	@ 0xe0
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000a2e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]
 8000a38:	609a      	str	r2, [r3, #8]
 8000a3a:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000a3c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a40:	2260      	movs	r2, #96	@ 0x60
 8000a42:	2100      	movs	r1, #0
 8000a44:	4618      	mov	r0, r3
 8000a46:	f003 f853 	bl	8003af0 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8000a4a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000a56:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	605a      	str	r2, [r3, #4]
 8000a60:	609a      	str	r2, [r3, #8]
 8000a62:	60da      	str	r2, [r3, #12]
 8000a64:	611a      	str	r2, [r3, #16]
 8000a66:	615a      	str	r2, [r3, #20]
 8000a68:	619a      	str	r2, [r3, #24]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8000a6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6e:	2224      	movs	r2, #36	@ 0x24
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f003 f83c 	bl	8003af0 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	2220      	movs	r2, #32
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f003 f836 	bl	8003af0 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000a84:	4bc6      	ldr	r3, [pc, #792]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000a86:	4ac7      	ldr	r2, [pc, #796]	@ (8000da4 <MX_HRTIM1_Init+0x37c>)
 8000a88:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000a8a:	4bc5      	ldr	r3, [pc, #788]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_MASTER;
 8000a90:	4bc3      	ldr	r3, [pc, #780]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	609a      	str	r2, [r3, #8]
  hhrtim1.Init.SyncOutputSource = HRTIM_SYNCOUTPUTSOURCE_MASTER_START;
 8000a96:	4bc2      	ldr	r3, [pc, #776]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	611a      	str	r2, [r3, #16]
  hhrtim1.Init.SyncOutputPolarity = HRTIM_SYNCOUTPUTPOLARITY_POSITIVE;
 8000a9c:	4bc0      	ldr	r3, [pc, #768]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aa2:	615a      	str	r2, [r3, #20]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000aa4:	48be      	ldr	r0, [pc, #760]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000aa6:	f000 ff7b 	bl	80019a0 <HAL_HRTIM_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_HRTIM1_Init+0x8c>
  {
    Error_Handler();
 8000ab0:	f000 fbb6 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000ab4:	210c      	movs	r1, #12
 8000ab6:	48ba      	ldr	r0, [pc, #744]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000ab8:	f001 f842 	bl	8001b40 <HAL_HRTIM_DLLCalibrationStart>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_HRTIM1_Init+0x9e>
  {
    Error_Handler();
 8000ac2:	f000 fbad 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000ac6:	210a      	movs	r1, #10
 8000ac8:	48b5      	ldr	r0, [pc, #724]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000aca:	f001 f891 	bl	8001bf0 <HAL_HRTIM_PollForDLLCalibration>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_HRTIM1_Init+0xb0>
  {
    Error_Handler();
 8000ad4:	f000 fba4 	bl	8001220 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMMASTER_PRESCALER;
 8000ad8:	f24d 4380 	movw	r3, #54400	@ 0xd480
 8000adc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000aec:	2308      	movs	r3, #8
 8000aee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 8000af2:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000af6:	461a      	mov	r2, r3
 8000af8:	2106      	movs	r1, #6
 8000afa:	48a9      	ldr	r0, [pc, #676]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000afc:	f001 f8ac 	bl	8001c58 <HAL_HRTIM_TimeBaseConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_HRTIM1_Init+0xe2>
  {
    Error_Handler();
 8000b06:	f000 fb8b 	bl	8001220 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.DMASrcAddress = 0x0000;
 8000b12:	2300      	movs	r3, #0
 8000b14:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.DMADstAddress = 0x0000;
 8000b16:	2300      	movs	r3, #0
 8000b18:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.DMASize = 0x1;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000b20:	2300      	movs	r3, #0
 8000b22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000b26:	2300      	movs	r3, #0
 8000b28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000b32:	2300      	movs	r3, #0
 8000b34:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000b44:	2300      	movs	r3, #0
 8000b46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000b50:	2300      	movs	r3, #0
 8000b52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8000b5c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000b60:	461a      	mov	r2, r3
 8000b62:	2106      	movs	r1, #6
 8000b64:	488e      	ldr	r0, [pc, #568]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000b66:	f001 f8ce 	bl	8001d06 <HAL_HRTIM_WaveformTimerConfig>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_HRTIM1_Init+0x14c>
  {
    Error_Handler();
 8000b70:	f000 fb56 	bl	8001220 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMMASTER_PRESCALER*0.5;
 8000b74:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8000b78:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000b7a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2106      	movs	r1, #6
 8000b82:	4887      	ldr	r0, [pc, #540]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000b84:	f001 fa00 	bl	8001f88 <HAL_HRTIM_WaveformCompareConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_HRTIM1_Init+0x16a>
  {
    Error_Handler();
 8000b8e:	f000 fb47 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8000b92:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b96:	2202      	movs	r2, #2
 8000b98:	2106      	movs	r1, #6
 8000b9a:	4881      	ldr	r0, [pc, #516]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000b9c:	f001 f9f4 	bl	8001f88 <HAL_HRTIM_WaveformCompareConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_HRTIM1_Init+0x182>
  {
    Error_Handler();
 8000ba6:	f000 fb3b 	bl	8001220 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMA_PRESCALER;
 8000baa:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8000bae:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.Mode = HRTIM_MODE_SINGLESHOT_RETRIGGERABLE;
 8000bb2:	2310      	movs	r3, #16
 8000bb4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000bb8:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4877      	ldr	r0, [pc, #476]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000bc2:	f001 f849 	bl	8001c58 <HAL_HRTIM_TimeBaseConfig>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_HRTIM1_Init+0x1a8>
  {
    Error_Handler();
 8000bcc:	f000 fb28 	bl	8001220 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UPDOWN;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000bdc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000be0:	461a      	mov	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	486e      	ldr	r0, [pc, #440]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000be6:	f001 f91b 	bl	8001e20 <HAL_HRTIM_WaveformTimerControl>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_HRTIM1_Init+0x1cc>
  {
    Error_Handler();
 8000bf0:	f000 fb16 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4869      	ldr	r0, [pc, #420]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000bfa:	f001 f855 	bl	8001ca8 <HAL_HRTIM_RollOverModeConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_HRTIM1_Init+0x1e0>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8000c04:	f000 fb0c 	bl	8001220 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000c10:	2300      	movs	r3, #0
 8000c12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8000c22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000c30:	2300      	movs	r3, #0
 8000c32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP1;
 8000c36:	2320      	movs	r3, #32
 8000c38:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_ENABLED;
 8000c3c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000c40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000c44:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000c48:	461a      	mov	r2, r3
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4854      	ldr	r0, [pc, #336]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000c4e:	f001 f85a 	bl	8001d06 <HAL_HRTIM_WaveformTimerConfig>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_HRTIM1_Init+0x234>
  {
    Error_Handler();
 8000c58:	f000 fae2 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8000c5c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000c60:	461a      	mov	r2, r3
 8000c62:	2101      	movs	r1, #1
 8000c64:	484e      	ldr	r0, [pc, #312]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000c66:	f001 f84e 	bl	8001d06 <HAL_HRTIM_WaveformTimerConfig>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_HRTIM1_Init+0x24c>
  {
    Error_Handler();
 8000c70:	f000 fad6 	bl	8001220 <Error_Handler>
  }
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP2;
 8000c74:	2340      	movs	r3, #64	@ 0x40
 8000c76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000c7a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000c7e:	461a      	mov	r2, r3
 8000c80:	2102      	movs	r1, #2
 8000c82:	4847      	ldr	r0, [pc, #284]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000c84:	f001 f83f 	bl	8001d06 <HAL_HRTIM_WaveformTimerConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_HRTIM1_Init+0x26a>
  {
    Error_Handler();
 8000c8e:	f000 fac7 	bl	8001220 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000c98:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	2103      	movs	r1, #3
 8000ca0:	483f      	ldr	r0, [pc, #252]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000ca2:	f001 f830 	bl	8001d06 <HAL_HRTIM_WaveformTimerConfig>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_HRTIM1_Init+0x288>
  {
    Error_Handler();
 8000cac:	f000 fab8 	bl	8001220 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMA_PRESCALER*TIMA_DUTY_CYCLE;
 8000cb0:	f243 5320 	movw	r3, #13600	@ 0x3520
 8000cb4:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000cb6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cba:	2201      	movs	r2, #1
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4838      	ldr	r0, [pc, #224]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000cc0:	f001 f962 	bl	8001f88 <HAL_HRTIM_WaveformCompareConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_HRTIM1_Init+0x2a6>
  {
    Error_Handler();
 8000cca:	f000 faa9 	bl	8001220 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = DEADTIME;
 8000cd2:	2388      	movs	r3, #136	@ 0x88
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = DEADTIME;
 8000ce2:	2388      	movs	r3, #136	@ 0x88
 8000ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 8000cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4829      	ldr	r0, [pc, #164]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000cfc:	f001 f8c4 	bl	8001e88 <HAL_HRTIM_DeadTimeConfig>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_HRTIM1_Init+0x2e2>
  {
    Error_Handler();
 8000d06:	f000 fa8b 	bl	8001220 <Error_Handler>
  }
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_NEGATIVE;
 8000d0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_NEGATIVE;
 8000d10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pDeadTimeCfg) != HAL_OK)
 8000d16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	4820      	ldr	r0, [pc, #128]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000d20:	f001 f8b2 	bl	8001e88 <HAL_HRTIM_DeadTimeConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_HRTIM1_Init+0x306>
  {
    Error_Handler();
 8000d2a:	f000 fa79 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pDeadTimeCfg) != HAL_OK)
 8000d2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d32:	461a      	mov	r2, r3
 8000d34:	2102      	movs	r1, #2
 8000d36:	481a      	ldr	r0, [pc, #104]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000d38:	f001 f8a6 	bl	8001e88 <HAL_HRTIM_DeadTimeConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_HRTIM1_Init+0x31e>
  {
    Error_Handler();
 8000d42:	f000 fa6d 	bl	8001220 <Error_Handler>
  }
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pDeadTimeCfg) != HAL_OK)
 8000d4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d52:	461a      	mov	r2, r3
 8000d54:	2103      	movs	r1, #3
 8000d56:	4812      	ldr	r0, [pc, #72]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000d58:	f001 f896 	bl	8001e88 <HAL_HRTIM_DeadTimeConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_HRTIM1_Init+0x33e>
  {
    Error_Handler();
 8000d62:	f000 fa5d 	bl	8001220 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1;
 8000d6a:	2308      	movs	r3, #8
 8000d6c:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000d82:	2300      	movs	r3, #0
 8000d84:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2201      	movs	r2, #1
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <MX_HRTIM1_Init+0x378>)
 8000d8e:	f001 fa69 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d007      	beq.n	8000da8 <MX_HRTIM1_Init+0x380>
  {
    Error_Handler();
 8000d98:	f000 fa42 	bl	8001220 <Error_Handler>
 8000d9c:	e004      	b.n	8000da8 <MX_HRTIM1_Init+0x380>
 8000d9e:	bf00      	nop
 8000da0:	20000038 	.word	0x20000038
 8000da4:	40016800 	.word	0x40016800
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8000da8:	2302      	movs	r3, #2
 8000daa:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	2204      	movs	r2, #4
 8000db0:	2101      	movs	r1, #1
 8000db2:	4878      	ldr	r0, [pc, #480]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000db4:	f001 fa56 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_HRTIM1_Init+0x39a>
  {
    Error_Handler();
 8000dbe:	f000 fa2f 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	2210      	movs	r2, #16
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4872      	ldr	r0, [pc, #456]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000dca:	f001 fa4b 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_HRTIM1_Init+0x3b0>
  {
    Error_Handler();
 8000dd4:	f000 fa24 	bl	8001220 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	2240      	movs	r2, #64	@ 0x40
 8000de0:	2103      	movs	r1, #3
 8000de2:	486c      	ldr	r0, [pc, #432]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000de4:	f001 fa3e 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_HRTIM1_Init+0x3ca>
  {
    Error_Handler();
 8000dee:	f000 fa17 	bl	8001220 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8000df6:	1d3b      	adds	r3, r7, #4
 8000df8:	2202      	movs	r2, #2
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	4865      	ldr	r0, [pc, #404]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000dfe:	f001 fa31 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_HRTIM1_Init+0x3e4>
  {
    Error_Handler();
 8000e08:	f000 fa0a 	bl	8001220 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8000e10:	1d3b      	adds	r3, r7, #4
 8000e12:	2208      	movs	r2, #8
 8000e14:	2101      	movs	r1, #1
 8000e16:	485f      	ldr	r0, [pc, #380]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000e18:	f001 fa24 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_HRTIM1_Init+0x3fe>
  {
    Error_Handler();
 8000e22:	f000 f9fd 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	2220      	movs	r2, #32
 8000e2a:	2102      	movs	r1, #2
 8000e2c:	4859      	ldr	r0, [pc, #356]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000e2e:	f001 fa19 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_HRTIM1_Init+0x414>
  {
    Error_Handler();
 8000e38:	f000 f9f2 	bl	8001220 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000e40:	1d3b      	adds	r3, r7, #4
 8000e42:	2280      	movs	r2, #128	@ 0x80
 8000e44:	2103      	movs	r1, #3
 8000e46:	4853      	ldr	r0, [pc, #332]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000e48:	f001 fa0c 	bl	8002264 <HAL_HRTIM_WaveformOutputConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_HRTIM1_Init+0x42e>
  {
    Error_Handler();
 8000e52:	f000 f9e5 	bl	8001220 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMB_PRESCALER;
 8000e56:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8000e5a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8000e5e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000e62:	461a      	mov	r2, r3
 8000e64:	2101      	movs	r1, #1
 8000e66:	484b      	ldr	r0, [pc, #300]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000e68:	f000 fef6 	bl	8001c58 <HAL_HRTIM_TimeBaseConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_HRTIM1_Init+0x44e>
  {
    Error_Handler();
 8000e72:	f000 f9d5 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCtl) != HAL_OK)
 8000e76:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	4845      	ldr	r0, [pc, #276]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000e80:	f000 ffce 	bl	8001e20 <HAL_HRTIM_WaveformTimerControl>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_HRTIM1_Init+0x466>
  {
    Error_Handler();
 8000e8a:	f000 f9c9 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2101      	movs	r1, #1
 8000e92:	4840      	ldr	r0, [pc, #256]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000e94:	f000 ff08 	bl	8001ca8 <HAL_HRTIM_RollOverModeConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_HRTIM1_Init+0x47a>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8000e9e:	f000 f9bf 	bl	8001220 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMB_PRESCALER*TIMB_DUTY_CYCLE;
 8000ea2:	f243 5320 	movw	r3, #13600	@ 0x3520
 8000ea6:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000ea8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000eac:	2201      	movs	r2, #1
 8000eae:	2101      	movs	r1, #1
 8000eb0:	4838      	ldr	r0, [pc, #224]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000eb2:	f001 f869 	bl	8001f88 <HAL_HRTIM_WaveformCompareConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_HRTIM1_Init+0x498>
  {
    Error_Handler();
 8000ebc:	f000 f9b0 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000ec0:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	2102      	movs	r1, #2
 8000ec8:	4832      	ldr	r0, [pc, #200]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000eca:	f000 fec5 	bl	8001c58 <HAL_HRTIM_TimeBaseConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_HRTIM1_Init+0x4b0>
  {
    Error_Handler();
 8000ed4:	f000 f9a4 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000ed8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000edc:	461a      	mov	r2, r3
 8000ede:	2102      	movs	r1, #2
 8000ee0:	482c      	ldr	r0, [pc, #176]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000ee2:	f000 ff9d 	bl	8001e20 <HAL_HRTIM_WaveformTimerControl>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_HRTIM1_Init+0x4c8>
  {
    Error_Handler();
 8000eec:	f000 f998 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2102      	movs	r1, #2
 8000ef4:	4827      	ldr	r0, [pc, #156]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000ef6:	f000 fed7 	bl	8001ca8 <HAL_HRTIM_RollOverModeConfig>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_HRTIM1_Init+0x4dc>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8000f00:	f000 f98e 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000f04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2102      	movs	r1, #2
 8000f0c:	4821      	ldr	r0, [pc, #132]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000f0e:	f001 f83b 	bl	8001f88 <HAL_HRTIM_WaveformCompareConfig>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_HRTIM1_Init+0x4f4>
  {
    Error_Handler();
 8000f18:	f000 f982 	bl	8001220 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMA_PRESCALER;
 8000f1c:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8000f20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000f24:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000f28:	461a      	mov	r2, r3
 8000f2a:	2103      	movs	r1, #3
 8000f2c:	4819      	ldr	r0, [pc, #100]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000f2e:	f000 fe93 	bl	8001c58 <HAL_HRTIM_TimeBaseConfig>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_HRTIM1_Init+0x514>
  {
    Error_Handler();
 8000f38:	f000 f972 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000f3c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f40:	461a      	mov	r2, r3
 8000f42:	2103      	movs	r1, #3
 8000f44:	4813      	ldr	r0, [pc, #76]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000f46:	f000 ff6b 	bl	8001e20 <HAL_HRTIM_WaveformTimerControl>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_HRTIM1_Init+0x52c>
  {
    Error_Handler();
 8000f50:	f000 f966 	bl	8001220 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8000f54:	2200      	movs	r2, #0
 8000f56:	2103      	movs	r1, #3
 8000f58:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000f5a:	f000 fea5 	bl	8001ca8 <HAL_HRTIM_RollOverModeConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_HRTIM1_Init+0x540>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8000f64:	f000 f95c 	bl	8001220 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMA_PRESCALER*TIMA_DUTY_CYCLE;
 8000f68:	f243 5320 	movw	r3, #13600	@ 0x3520
 8000f6c:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000f6e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f72:	2201      	movs	r2, #1
 8000f74:	2103      	movs	r1, #3
 8000f76:	4807      	ldr	r0, [pc, #28]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000f78:	f001 f806 	bl	8001f88 <HAL_HRTIM_WaveformCompareConfig>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_HRTIM1_Init+0x55e>
  {
    Error_Handler();
 8000f82:	f000 f94d 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000f86:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <MX_HRTIM1_Init+0x56c>)
 8000f88:	f000 f826 	bl	8000fd8 <HAL_HRTIM_MspPostInit>

}
 8000f8c:	bf00      	nop
 8000f8e:	37e0      	adds	r7, #224	@ 0xe0
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000038 	.word	0x20000038

08000f98 <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  if(hrtimHandle->Instance==HRTIM1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <HAL_HRTIM_MspInit+0x38>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d10b      	bne.n	8000fc2 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8000faa:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <HAL_HRTIM_MspInit+0x3c>)
 8000fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fae:	4a09      	ldr	r2, [pc, #36]	@ (8000fd4 <HAL_HRTIM_MspInit+0x3c>)
 8000fb0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fb6:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <HAL_HRTIM_MspInit+0x3c>)
 8000fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	40016800 	.word	0x40016800
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	@ 0x28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a20      	ldr	r2, [pc, #128]	@ (8001078 <HAL_HRTIM_MspPostInit+0xa0>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d13a      	bne.n	8001070 <HAL_HRTIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffa:	4b20      	ldr	r3, [pc, #128]	@ (800107c <HAL_HRTIM_MspPostInit+0xa4>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800107c <HAL_HRTIM_MspPostInit+0xa4>)
 8001000:	f043 0302 	orr.w	r3, r3, #2
 8001004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001006:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <HAL_HRTIM_MspPostInit+0xa4>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <HAL_HRTIM_MspPostInit+0xa4>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	4a19      	ldr	r2, [pc, #100]	@ (800107c <HAL_HRTIM_MspPostInit+0xa4>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101e:	4b17      	ldr	r3, [pc, #92]	@ (800107c <HAL_HRTIM_MspPostInit+0xa4>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800102a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800102e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001038:	2303      	movs	r3, #3
 800103a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 800103c:	230d      	movs	r3, #13
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4619      	mov	r1, r3
 8001046:	480e      	ldr	r0, [pc, #56]	@ (8001080 <HAL_HRTIM_MspPostInit+0xa8>)
 8001048:	f000 faf6 	bl	8001638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800104c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105a:	2303      	movs	r3, #3
 800105c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 800105e:	230d      	movs	r3, #13
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	4619      	mov	r1, r3
 8001068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106c:	f000 fae4 	bl	8001638 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001070:	bf00      	nop
 8001072:	3728      	adds	r7, #40	@ 0x28
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40016800 	.word	0x40016800
 800107c:	40021000 	.word	0x40021000
 8001080:	48000400 	.word	0x48000400
 8001084:	00000000 	.word	0x00000000

08001088 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001088:	b5b0      	push	{r4, r5, r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800108c:	f000 f95d 	bl	800134a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001090:	f000 f87c 	bl	800118c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001094:	f7ff fc7e 	bl	8000994 <MX_GPIO_Init>
  MX_HRTIM1_Init();
 8001098:	f7ff fcc6 	bl	8000a28 <MX_HRTIM1_Init>
  /* USER CODE BEGIN 2 */
  HRTIM_dcdc_setup(&hhrtim1);
 800109c:	4836      	ldr	r0, [pc, #216]	@ (8001178 <main+0xf0>)
 800109e:	f002 fb8b 	bl	80037b8 <HRTIM_dcdc_setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80010a2:	2064      	movs	r0, #100	@ 0x64
 80010a4:	f000 f9c2 	bl	800142c <HAL_Delay>
	  HAL_GPIO_TogglePin(LEDGREEN_GPIO_Port, LEDGREEN_Pin);
 80010a8:	2120      	movs	r1, #32
 80010aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ae:	f000 fc5d 	bl	800196c <HAL_GPIO_TogglePin>

	  if(phase_diff>0.3 || phase_diff<-0.3){
 80010b2:	4b32      	ldr	r3, [pc, #200]	@ (800117c <main+0xf4>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fb3c 	bl	8000734 <__aeabi_f2d>
 80010bc:	a328      	add	r3, pc, #160	@ (adr r3, 8001160 <main+0xd8>)
 80010be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c2:	f7ff fc0d 	bl	80008e0 <__aeabi_dcmpgt>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10c      	bne.n	80010e6 <main+0x5e>
 80010cc:	4b2b      	ldr	r3, [pc, #172]	@ (800117c <main+0xf4>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fb2f 	bl	8000734 <__aeabi_f2d>
 80010d6:	a324      	add	r3, pc, #144	@ (adr r3, 8001168 <main+0xe0>)
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f7ff fbe2 	bl	80008a4 <__aeabi_dcmplt>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d007      	beq.n	80010f6 <main+0x6e>
		  toggle*=-1;
 80010e6:	4b26      	ldr	r3, [pc, #152]	@ (8001180 <main+0xf8>)
 80010e8:	edd3 7a00 	vldr	s15, [r3]
 80010ec:	eef1 7a67 	vneg.f32	s15, s15
 80010f0:	4b23      	ldr	r3, [pc, #140]	@ (8001180 <main+0xf8>)
 80010f2:	edc3 7a00 	vstr	s15, [r3]
	  }

	  phase_diff+=0.01*toggle;
 80010f6:	4b21      	ldr	r3, [pc, #132]	@ (800117c <main+0xf4>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fb1a 	bl	8000734 <__aeabi_f2d>
 8001100:	4604      	mov	r4, r0
 8001102:	460d      	mov	r5, r1
 8001104:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <main+0xf8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fb13 	bl	8000734 <__aeabi_f2d>
 800110e:	a318      	add	r3, pc, #96	@ (adr r3, 8001170 <main+0xe8>)
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	f7ff f880 	bl	8000218 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4620      	mov	r0, r4
 800111e:	4629      	mov	r1, r5
 8001120:	f7ff f9aa 	bl	8000478 <__adddf3>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4610      	mov	r0, r2
 800112a:	4619      	mov	r1, r3
 800112c:	f7ff fbe2 	bl	80008f4 <__aeabi_d2f>
 8001130:	4603      	mov	r3, r0
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <main+0xf4>)
 8001134:	6013      	str	r3, [r2, #0]

	  HRTIM_set_phase(phase_diff);
 8001136:	4b11      	ldr	r3, [pc, #68]	@ (800117c <main+0xf4>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	eeb0 0a67 	vmov.f32	s0, s15
 8001140:	f002 fbdc 	bl	80038fc <HRTIM_set_phase>
	  HRTIM_set_duty(dutyA, dutyB);
 8001144:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <main+0xfc>)
 8001146:	edd3 7a00 	vldr	s15, [r3]
 800114a:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <main+0x100>)
 800114c:	ed93 7a00 	vldr	s14, [r3]
 8001150:	eef0 0a47 	vmov.f32	s1, s14
 8001154:	eeb0 0a67 	vmov.f32	s0, s15
 8001158:	f002 fc42 	bl	80039e0 <HRTIM_set_duty>
	  HAL_Delay(100);
 800115c:	e7a1      	b.n	80010a2 <main+0x1a>
 800115e:	bf00      	nop
 8001160:	33333333 	.word	0x33333333
 8001164:	3fd33333 	.word	0x3fd33333
 8001168:	33333333 	.word	0x33333333
 800116c:	bfd33333 	.word	0xbfd33333
 8001170:	47ae147b 	.word	0x47ae147b
 8001174:	3f847ae1 	.word	0x3f847ae1
 8001178:	20000038 	.word	0x20000038
 800117c:	20000000 	.word	0x20000000
 8001180:	20000004 	.word	0x20000004
 8001184:	20000008 	.word	0x20000008
 8001188:	2000000c 	.word	0x2000000c

0800118c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b094      	sub	sp, #80	@ 0x50
 8001190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001192:	f107 0318 	add.w	r3, r7, #24
 8001196:	2238      	movs	r2, #56	@ 0x38
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f002 fca8 	bl	8003af0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80011ae:	2000      	movs	r0, #0
 80011b0:	f001 fd58 	bl	8002c64 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b4:	2301      	movs	r3, #1
 80011b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011bc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	2303      	movs	r3, #3
 80011c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80011c6:	2306      	movs	r3, #6
 80011c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80011ca:	2355      	movs	r3, #85	@ 0x55
 80011cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ce:	2302      	movs	r3, #2
 80011d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011d2:	2302      	movs	r3, #2
 80011d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011d6:	2302      	movs	r3, #2
 80011d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011da:	f107 0318 	add.w	r3, r7, #24
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 fdf4 	bl	8002dcc <HAL_RCC_OscConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0x62>
  {
    Error_Handler();
 80011ea:	f000 f819 	bl	8001220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ee:	230f      	movs	r3, #15
 80011f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f2:	2303      	movs	r3, #3
 80011f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001202:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	2104      	movs	r1, #4
 8001208:	4618      	mov	r0, r3
 800120a:	f002 f8f1 	bl	80033f0 <HAL_RCC_ClockConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001214:	f000 f804 	bl	8001220 <Error_Handler>
  }
}
 8001218:	bf00      	nop
 800121a:	3750      	adds	r7, #80	@ 0x50
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001224:	b672      	cpsid	i
}
 8001226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <Error_Handler+0x8>

0800122c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001232:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <HAL_MspInit+0x44>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	4a0e      	ldr	r2, [pc, #56]	@ (8001270 <HAL_MspInit+0x44>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6613      	str	r3, [r2, #96]	@ 0x60
 800123e:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <HAL_MspInit+0x44>)
 8001240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124a:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <HAL_MspInit+0x44>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	4a08      	ldr	r2, [pc, #32]	@ (8001270 <HAL_MspInit+0x44>)
 8001250:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001254:	6593      	str	r3, [r2, #88]	@ 0x58
 8001256:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <HAL_MspInit+0x44>)
 8001258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800125a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001262:	f001 fda3 	bl	8002dac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000

08001274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <NMI_Handler+0x4>

0800127c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <HardFault_Handler+0x4>

08001284 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <MemManage_Handler+0x4>

0800128c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <BusFault_Handler+0x4>

08001294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <UsageFault_Handler+0x4>

0800129c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ca:	f000 f891 	bl	80013f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <SystemInit+0x20>)
 80012da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012de:	4a05      	ldr	r2, [pc, #20]	@ (80012f4 <SystemInit+0x20>)
 80012e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012f8:	480d      	ldr	r0, [pc, #52]	@ (8001330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012fc:	f7ff ffea 	bl	80012d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001300:	480c      	ldr	r0, [pc, #48]	@ (8001334 <LoopForever+0x6>)
  ldr r1, =_edata
 8001302:	490d      	ldr	r1, [pc, #52]	@ (8001338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001304:	4a0d      	ldr	r2, [pc, #52]	@ (800133c <LoopForever+0xe>)
  movs r3, #0
 8001306:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001308:	e002      	b.n	8001310 <LoopCopyDataInit>

0800130a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800130a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800130c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130e:	3304      	adds	r3, #4

08001310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001314:	d3f9      	bcc.n	800130a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001318:	4c0a      	ldr	r4, [pc, #40]	@ (8001344 <LoopForever+0x16>)
  movs r3, #0
 800131a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800131c:	e001      	b.n	8001322 <LoopFillZerobss>

0800131e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001320:	3204      	adds	r2, #4

08001322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001324:	d3fb      	bcc.n	800131e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001326:	f002 fbeb 	bl	8003b00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800132a:	f7ff fead 	bl	8001088 <main>

0800132e <LoopForever>:

LoopForever:
    b LoopForever
 800132e:	e7fe      	b.n	800132e <LoopForever>
  ldr   r0, =_estack
 8001330:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001338:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800133c:	08003b78 	.word	0x08003b78
  ldr r2, =_sbss
 8001340:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001344:	2000013c 	.word	0x2000013c

08001348 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001348:	e7fe      	b.n	8001348 <ADC1_2_IRQHandler>

0800134a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001354:	2003      	movs	r0, #3
 8001356:	f000 f93d 	bl	80015d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800135a:	200f      	movs	r0, #15
 800135c:	f000 f80e 	bl	800137c <HAL_InitTick>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	71fb      	strb	r3, [r7, #7]
 800136a:	e001      	b.n	8001370 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800136c:	f7ff ff5e 	bl	800122c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001370:	79fb      	ldrb	r3, [r7, #7]

}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001388:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <HAL_InitTick+0x68>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d022      	beq.n	80013d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001390:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_InitTick+0x6c>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <HAL_InitTick+0x68>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800139c:	fbb1 f3f3 	udiv	r3, r1, r3
 80013a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 f93a 	bl	800161e <HAL_SYSTICK_Config>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d10f      	bne.n	80013d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b0f      	cmp	r3, #15
 80013b4:	d809      	bhi.n	80013ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013b6:	2200      	movs	r2, #0
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	f04f 30ff 	mov.w	r0, #4294967295
 80013be:	f000 f914 	bl	80015ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013c2:	4a0a      	ldr	r2, [pc, #40]	@ (80013ec <HAL_InitTick+0x70>)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	e007      	b.n	80013da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	73fb      	strb	r3, [r7, #15]
 80013ce:	e004      	b.n	80013da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	e001      	b.n	80013da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000018 	.word	0x20000018
 80013e8:	20000010 	.word	0x20000010
 80013ec:	20000014 	.word	0x20000014

080013f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f4:	4b05      	ldr	r3, [pc, #20]	@ (800140c <HAL_IncTick+0x1c>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_IncTick+0x20>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	4a03      	ldr	r2, [pc, #12]	@ (800140c <HAL_IncTick+0x1c>)
 8001400:	6013      	str	r3, [r2, #0]
}
 8001402:	bf00      	nop
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	20000134 	.word	0x20000134
 8001410:	20000018 	.word	0x20000018

08001414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return uwTick;
 8001418:	4b03      	ldr	r3, [pc, #12]	@ (8001428 <HAL_GetTick+0x14>)
 800141a:	681b      	ldr	r3, [r3, #0]
}
 800141c:	4618      	mov	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000134 	.word	0x20000134

0800142c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001434:	f7ff ffee 	bl	8001414 <HAL_GetTick>
 8001438:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001444:	d004      	beq.n	8001450 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_Delay+0x40>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4413      	add	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001450:	bf00      	nop
 8001452:	f7ff ffdf 	bl	8001414 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	429a      	cmp	r2, r3
 8001460:	d8f7      	bhi.n	8001452 <HAL_Delay+0x26>
  {
  }
}
 8001462:	bf00      	nop
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000018 	.word	0x20000018

08001470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800148c:	4013      	ands	r3, r2
 800148e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800149c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014a2:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	60d3      	str	r3, [r2, #12]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <__NVIC_GetPriorityGrouping+0x18>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	f003 0307 	and.w	r3, r3, #7
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	6039      	str	r1, [r7, #0]
 80014de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	db0a      	blt.n	80014fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	b2da      	uxtb	r2, r3
 80014ec:	490c      	ldr	r1, [pc, #48]	@ (8001520 <__NVIC_SetPriority+0x4c>)
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	0112      	lsls	r2, r2, #4
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	440b      	add	r3, r1
 80014f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014fc:	e00a      	b.n	8001514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4908      	ldr	r1, [pc, #32]	@ (8001524 <__NVIC_SetPriority+0x50>)
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	f003 030f 	and.w	r3, r3, #15
 800150a:	3b04      	subs	r3, #4
 800150c:	0112      	lsls	r2, r2, #4
 800150e:	b2d2      	uxtb	r2, r2
 8001510:	440b      	add	r3, r1
 8001512:	761a      	strb	r2, [r3, #24]
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	e000e100 	.word	0xe000e100
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001528:	b480      	push	{r7}
 800152a:	b089      	sub	sp, #36	@ 0x24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	f1c3 0307 	rsb	r3, r3, #7
 8001542:	2b04      	cmp	r3, #4
 8001544:	bf28      	it	cs
 8001546:	2304      	movcs	r3, #4
 8001548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	3304      	adds	r3, #4
 800154e:	2b06      	cmp	r3, #6
 8001550:	d902      	bls.n	8001558 <NVIC_EncodePriority+0x30>
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	3b03      	subs	r3, #3
 8001556:	e000      	b.n	800155a <NVIC_EncodePriority+0x32>
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800155c:	f04f 32ff 	mov.w	r2, #4294967295
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43da      	mvns	r2, r3
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	401a      	ands	r2, r3
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001570:	f04f 31ff 	mov.w	r1, #4294967295
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	fa01 f303 	lsl.w	r3, r1, r3
 800157a:	43d9      	mvns	r1, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001580:	4313      	orrs	r3, r2
         );
}
 8001582:	4618      	mov	r0, r3
 8001584:	3724      	adds	r7, #36	@ 0x24
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
	...

08001590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b01      	subs	r3, #1
 800159c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015a0:	d301      	bcc.n	80015a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015a2:	2301      	movs	r3, #1
 80015a4:	e00f      	b.n	80015c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015a6:	4a0a      	ldr	r2, [pc, #40]	@ (80015d0 <SysTick_Config+0x40>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ae:	210f      	movs	r1, #15
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	f7ff ff8e 	bl	80014d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b8:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <SysTick_Config+0x40>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015be:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <SysTick_Config+0x40>)
 80015c0:	2207      	movs	r2, #7
 80015c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	e000e010 	.word	0xe000e010

080015d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff ff47 	bl	8001470 <__NVIC_SetPriorityGrouping>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015f8:	f7ff ff5e 	bl	80014b8 <__NVIC_GetPriorityGrouping>
 80015fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	6978      	ldr	r0, [r7, #20]
 8001604:	f7ff ff90 	bl	8001528 <NVIC_EncodePriority>
 8001608:	4602      	mov	r2, r0
 800160a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff5f 	bl	80014d4 <__NVIC_SetPriority>
}
 8001616:	bf00      	nop
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ffb2 	bl	8001590 <SysTick_Config>
 800162c:	4603      	mov	r3, r0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001638:	b480      	push	{r7}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001646:	e15a      	b.n	80018fe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2101      	movs	r1, #1
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	fa01 f303 	lsl.w	r3, r1, r3
 8001654:	4013      	ands	r3, r2
 8001656:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	f000 814c 	beq.w	80018f8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	2b01      	cmp	r3, #1
 800166a:	d005      	beq.n	8001678 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001674:	2b02      	cmp	r3, #2
 8001676:	d130      	bne.n	80016da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	2203      	movs	r2, #3
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68da      	ldr	r2, [r3, #12]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	4313      	orrs	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016ae:	2201      	movs	r2, #1
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43db      	mvns	r3, r3
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	091b      	lsrs	r3, r3, #4
 80016c4:	f003 0201 	and.w	r2, r3, #1
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 0303 	and.w	r3, r3, #3
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d017      	beq.n	8001716 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	2203      	movs	r2, #3
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43db      	mvns	r3, r3
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	4013      	ands	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f003 0303 	and.w	r3, r3, #3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d123      	bne.n	800176a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	08da      	lsrs	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3208      	adds	r2, #8
 800172a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800172e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	220f      	movs	r2, #15
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	691a      	ldr	r2, [r3, #16]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	08da      	lsrs	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3208      	adds	r2, #8
 8001764:	6939      	ldr	r1, [r7, #16]
 8001766:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	2203      	movs	r2, #3
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43db      	mvns	r3, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4013      	ands	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0203 	and.w	r2, r3, #3
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f000 80a6 	beq.w	80018f8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ac:	4b5b      	ldr	r3, [pc, #364]	@ (800191c <HAL_GPIO_Init+0x2e4>)
 80017ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b0:	4a5a      	ldr	r2, [pc, #360]	@ (800191c <HAL_GPIO_Init+0x2e4>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80017b8:	4b58      	ldr	r3, [pc, #352]	@ (800191c <HAL_GPIO_Init+0x2e4>)
 80017ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017c4:	4a56      	ldr	r2, [pc, #344]	@ (8001920 <HAL_GPIO_Init+0x2e8>)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	089b      	lsrs	r3, r3, #2
 80017ca:	3302      	adds	r3, #2
 80017cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	220f      	movs	r2, #15
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017ee:	d01f      	beq.n	8001830 <HAL_GPIO_Init+0x1f8>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a4c      	ldr	r2, [pc, #304]	@ (8001924 <HAL_GPIO_Init+0x2ec>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d019      	beq.n	800182c <HAL_GPIO_Init+0x1f4>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a4b      	ldr	r2, [pc, #300]	@ (8001928 <HAL_GPIO_Init+0x2f0>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d013      	beq.n	8001828 <HAL_GPIO_Init+0x1f0>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4a4a      	ldr	r2, [pc, #296]	@ (800192c <HAL_GPIO_Init+0x2f4>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d00d      	beq.n	8001824 <HAL_GPIO_Init+0x1ec>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a49      	ldr	r2, [pc, #292]	@ (8001930 <HAL_GPIO_Init+0x2f8>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d007      	beq.n	8001820 <HAL_GPIO_Init+0x1e8>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a48      	ldr	r2, [pc, #288]	@ (8001934 <HAL_GPIO_Init+0x2fc>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d101      	bne.n	800181c <HAL_GPIO_Init+0x1e4>
 8001818:	2305      	movs	r3, #5
 800181a:	e00a      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 800181c:	2306      	movs	r3, #6
 800181e:	e008      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001820:	2304      	movs	r3, #4
 8001822:	e006      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001824:	2303      	movs	r3, #3
 8001826:	e004      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001828:	2302      	movs	r3, #2
 800182a:	e002      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001830:	2300      	movs	r3, #0
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	f002 0203 	and.w	r2, r2, #3
 8001838:	0092      	lsls	r2, r2, #2
 800183a:	4093      	lsls	r3, r2
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001842:	4937      	ldr	r1, [pc, #220]	@ (8001920 <HAL_GPIO_Init+0x2e8>)
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	089b      	lsrs	r3, r3, #2
 8001848:	3302      	adds	r3, #2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001850:	4b39      	ldr	r3, [pc, #228]	@ (8001938 <HAL_GPIO_Init+0x300>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	43db      	mvns	r3, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4013      	ands	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001874:	4a30      	ldr	r2, [pc, #192]	@ (8001938 <HAL_GPIO_Init+0x300>)
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800187a:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <HAL_GPIO_Init+0x300>)
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	43db      	mvns	r3, r3
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	4013      	ands	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4313      	orrs	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800189e:	4a26      	ldr	r2, [pc, #152]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80018a4:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	43db      	mvns	r3, r3
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018f2:	4a11      	ldr	r2, [pc, #68]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	3301      	adds	r3, #1
 80018fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	fa22 f303 	lsr.w	r3, r2, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	f47f ae9d 	bne.w	8001648 <HAL_GPIO_Init+0x10>
  }
}
 800190e:	bf00      	nop
 8001910:	bf00      	nop
 8001912:	371c      	adds	r7, #28
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40021000 	.word	0x40021000
 8001920:	40010000 	.word	0x40010000
 8001924:	48000400 	.word	0x48000400
 8001928:	48000800 	.word	0x48000800
 800192c:	48000c00 	.word	0x48000c00
 8001930:	48001000 	.word	0x48001000
 8001934:	48001400 	.word	0x48001400
 8001938:	40010400 	.word	0x40010400

0800193c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	807b      	strh	r3, [r7, #2]
 8001948:	4613      	mov	r3, r2
 800194a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800194c:	787b      	ldrb	r3, [r7, #1]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001952:	887a      	ldrh	r2, [r7, #2]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001958:	e002      	b.n	8001960 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800195a:	887a      	ldrh	r2, [r7, #2]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800197e:	887a      	ldrh	r2, [r7, #2]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4013      	ands	r3, r2
 8001984:	041a      	lsls	r2, r3, #16
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	43d9      	mvns	r1, r3
 800198a:	887b      	ldrh	r3, [r7, #2]
 800198c:	400b      	ands	r3, r1
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	619a      	str	r2, [r3, #24]
}
 8001994:	bf00      	nop
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e0be      	b.n	8001b30 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2202      	movs	r2, #2
 80019b6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d02e      	beq.n	8001a5c <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a4d      	ldr	r2, [pc, #308]	@ (8001b38 <HAL_HRTIM_Init+0x198>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d10b      	bne.n	8001a20 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001a08:	4b4c      	ldr	r3, [pc, #304]	@ (8001b3c <HAL_HRTIM_Init+0x19c>)
 8001a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0c:	4a4b      	ldr	r2, [pc, #300]	@ (8001b3c <HAL_HRTIM_Init+0x19c>)
 8001a0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a12:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a14:	4b49      	ldr	r3, [pc, #292]	@ (8001b3c <HAL_HRTIM_Init+0x19c>)
 8001a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a2e:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a44:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff fa9b 	bl	8000f98 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d012      	beq.n	8001a94 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a7c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	75fb      	strb	r3, [r7, #23]
 8001aa8:	e03e      	b.n	8001b28 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8001aaa:	7dfa      	ldrb	r2, [r7, #23]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	1a9b      	subs	r3, r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	3318      	adds	r3, #24
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8001abe:	7dfa      	ldrb	r2, [r7, #23]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	1a9b      	subs	r3, r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	331c      	adds	r3, #28
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8001ad2:	7dfa      	ldrb	r2, [r7, #23]
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	3320      	adds	r3, #32
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8001ae6:	7dfa      	ldrb	r2, [r7, #23]
 8001ae8:	6879      	ldr	r1, [r7, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	1a9b      	subs	r3, r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	440b      	add	r3, r1
 8001af4:	3324      	adds	r3, #36	@ 0x24
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8001afa:	7dfa      	ldrb	r2, [r7, #23]
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	1a9b      	subs	r3, r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	440b      	add	r3, r1
 8001b08:	3328      	adds	r3, #40	@ 0x28
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8001b0e:	7dfa      	ldrb	r2, [r7, #23]
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	4613      	mov	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	1a9b      	subs	r3, r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	3330      	adds	r3, #48	@ 0x30
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	3301      	adds	r3, #1
 8001b26:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8001b28:	7dfb      	ldrb	r3, [r7, #23]
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d9bd      	bls.n	8001aaa <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40016800 	.word	0x40016800
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e045      	b.n	8001be4 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2202      	movs	r2, #2
 8001b64:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b6e:	d114      	bne.n	8001b9a <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0202 	bic.w	r2, r2, #2
 8001b80:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f042 0201 	orr.w	r2, r2, #1
 8001b94:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8001b98:	e01f      	b.n	8001bda <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f042 0202 	orr.w	r2, r2, #2
 8001baa:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8001bb6:	f023 010c 	bic.w	r1, r3, #12
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f042 0201 	orr.w	r2, r2, #1
 8001bd6:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8001bfa:	f7ff fc0b 	bl	8001414 <HAL_GetTick>
 8001bfe:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8001c00:	e014      	b.n	8001c2c <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c08:	d010      	beq.n	8001c2c <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c0a:	f7ff fc03 	bl	8001414 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d302      	bcc.n	8001c20 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d105      	bne.n	8001c2c <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2207      	movs	r2, #7
 8001c24:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e011      	b.n	8001c50 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001c34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c3c:	d1e1      	bne.n	8001c02 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2201      	movs	r2, #1
 8001c42:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d101      	bne.n	8001c74 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8001c70:	2302      	movs	r3, #2
 8001c72:	e015      	b.n	8001ca0 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2202      	movs	r2, #2
 8001c78:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	2b06      	cmp	r3, #6
 8001c80:	d104      	bne.n	8001c8c <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f000 fb76 	bl	8002376 <HRTIM_MasterBase_Config>
 8001c8a:	e004      	b.n	8001c96 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 fb9f 	bl	80023d4 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <HAL_HRTIM_RollOverModeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_RollOverModeConfig(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t TimerIdx,
                                               uint32_t RollOverCfg)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMING_UNIT(TimerIdx));
  assert_param(IS_HRTIM_ROLLOVERMODE(RollOverCfg));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d101      	bne.n	8001cc4 <HAL_HRTIM_RollOverModeConfig+0x1c>
  {
    return HAL_BUSY;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	e01c      	b.n	8001cfe <HAL_HRTIM_RollOverModeConfig+0x56>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d101      	bne.n	8001cd2 <HAL_HRTIM_RollOverModeConfig+0x2a>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e015      	b.n	8001cfe <HAL_HRTIM_RollOverModeConfig+0x56>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2202      	movs	r2, #2
 8001cde:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  HRTIM_TimingUnitRollOver_Config(hhrtim, TimerIdx, RollOverCfg);
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	68b9      	ldr	r1, [r7, #8]
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f000 fe38 	bl	800295c <HRTIM_TimingUnitRollOver_Config>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b084      	sub	sp, #16
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	60f8      	str	r0, [r7, #12]
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d101      	bne.n	8001d22 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	e07a      	b.n	8001e18 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d101      	bne.n	8001d30 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	e073      	b.n	8001e18 <HAL_HRTIM_WaveformTimerConfig+0x112>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d104      	bne.n	8001d50 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	68f8      	ldr	r0, [r7, #12]
 8001d4a:	f000 fb83 	bl	8002454 <HRTIM_MasterWaveform_Config>
 8001d4e:	e004      	b.n	8001d5a <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	68b9      	ldr	r1, [r7, #8]
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f000 fc1b 	bl	8002590 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6819      	ldr	r1, [r3, #0]
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	4613      	mov	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	1a9b      	subs	r3, r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4403      	add	r3, r0
 8001d6c:	3320      	adds	r3, #32
 8001d6e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6859      	ldr	r1, [r3, #4]
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	1a9b      	subs	r3, r3, r2
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	4403      	add	r3, r0
 8001d82:	3324      	adds	r3, #36	@ 0x24
 8001d84:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6899      	ldr	r1, [r3, #8]
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	68ba      	ldr	r2, [r7, #8]
 8001d8e:	4613      	mov	r3, r2
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	1a9b      	subs	r3, r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4403      	add	r3, r0
 8001d98:	3328      	adds	r3, #40	@ 0x28
 8001d9a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68d9      	ldr	r1, [r3, #12]
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	4613      	mov	r3, r2
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	1a9b      	subs	r3, r3, r2
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4403      	add	r3, r0
 8001dae:	332c      	adds	r3, #44	@ 0x2c
 8001db0:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6919      	ldr	r1, [r3, #16]
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	1a9b      	subs	r3, r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4403      	add	r3, r0
 8001dc4:	3330      	adds	r3, #48	@ 0x30
 8001dc6:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8001dc8:	68b9      	ldr	r1, [r7, #8]
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f000 fedc 	bl	8002b88 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b06      	cmp	r3, #6
 8001dd4:	d017      	beq.n	8001e06 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d113      	bne.n	8001e06 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	3301      	adds	r3, #1
 8001de6:	01db      	lsls	r3, r3, #7
 8001de8:	4413      	add	r3, r2
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df4:	025b      	lsls	r3, r3, #9
 8001df6:	68f9      	ldr	r1, [r7, #12]
 8001df8:	6809      	ldr	r1, [r1, #0]
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	01db      	lsls	r3, r3, #7
 8001e02:	440b      	add	r3, r1
 8001e04:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d101      	bne.n	8001e3c <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e020      	b.n	8001e7e <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <HAL_HRTIM_WaveformTimerControl+0x2a>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e019      	b.n	8001e7e <HAL_HRTIM_WaveformTimerControl+0x5e>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2202      	movs	r2, #2
 8001e56:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	68b9      	ldr	r1, [r7, #8]
 8001e5e:	68f8      	ldr	r0, [r7, #12]
 8001e60:	f000 fd1c 	bl	800289c <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8001e64:	68b9      	ldr	r1, [r7, #8]
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f000 fe8e 	bl	8002b88 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef *pDeadTimeCfg)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d101      	bne.n	8001ea4 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
    return HAL_BUSY;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e067      	b.n	8001f74 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_HRTIM_DeadTimeConfig+0x2a>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e060      	b.n	8001f74 <HAL_HRTIM_DeadTimeConfig+0xec>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001eca:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ee2:	697a      	ldr	r2, [r7, #20]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	695b      	ldr	r3, [r3, #20]
 8001f08:	041a      	lsls	r2, r3, #16
 8001f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f80 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	01db      	lsls	r3, r3, #7
 8001f46:	4413      	add	r3, r2
 8001f48:	33b8      	adds	r3, #184	@ 0xb8
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	6811      	ldr	r1, [r2, #0]
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	431a      	orrs	r2, r3
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	01db      	lsls	r3, r3, #7
 8001f5c:	440b      	add	r3, r1
 8001f5e:	33b8      	adds	r3, #184	@ 0xb8
 8001f60:	601a      	str	r2, [r3, #0]
               HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
               HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
               HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	371c      	adds	r7, #28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	01ff0000 	.word	0x01ff0000
 8001f84:	3c002000 	.word	0x3c002000

08001f88 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef *pCompareCfg)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d101      	bne.n	8001fa6 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
    return HAL_BUSY;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e157      	b.n	8002256 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e150      	b.n	8002256 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	2b06      	cmp	r3, #6
 8001fc8:	d140      	bne.n	800204c <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3b01      	subs	r3, #1
 8001fce:	2b07      	cmp	r3, #7
 8001fd0:	d82a      	bhi.n	8002028 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8001fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8001fd8 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8001fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd8:	08001ff9 	.word	0x08001ff9
 8001fdc:	08002005 	.word	0x08002005
 8001fe0:	08002029 	.word	0x08002029
 8001fe4:	08002011 	.word	0x08002011
 8001fe8:	08002029 	.word	0x08002029
 8001fec:	08002029 	.word	0x08002029
 8001ff0:	08002029 	.word	0x08002029
 8001ff4:	0800201d 	.word	0x0800201d
    {
      case HRTIM_COMPAREUNIT_1:
      {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	683a      	ldr	r2, [r7, #0]
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	61da      	str	r2, [r3, #28]
        break;
 8002002:	e01a      	b.n	800203a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_2:
      {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 800200e:	e014      	b.n	800203a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	6812      	ldr	r2, [r2, #0]
 8002018:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 800201a:	e00e      	b.n	800203a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_4:
      {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8002026:	e008      	b.n	800203a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2207      	movs	r2, #7
 800202c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 8002038:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b07      	cmp	r3, #7
 8002044:	f040 80fe 	bne.w	8002244 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e104      	b.n	8002256 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3b01      	subs	r3, #1
 8002050:	2b07      	cmp	r3, #7
 8002052:	f200 80e3 	bhi.w	800221c <HAL_HRTIM_WaveformCompareConfig+0x294>
 8002056:	a201      	add	r2, pc, #4	@ (adr r2, 800205c <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8002058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205c:	0800207d 	.word	0x0800207d
 8002060:	08002091 	.word	0x08002091
 8002064:	0800221d 	.word	0x0800221d
 8002068:	0800214d 	.word	0x0800214d
 800206c:	0800221d 	.word	0x0800221d
 8002070:	0800221d 	.word	0x0800221d
 8002074:	0800221d 	.word	0x0800221d
 8002078:	08002161 	.word	0x08002161
    {
      case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6819      	ldr	r1, [r3, #0]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	01db      	lsls	r3, r3, #7
 8002088:	440b      	add	r3, r1
 800208a:	339c      	adds	r3, #156	@ 0x9c
 800208c:	601a      	str	r2, [r3, #0]
        break;
 800208e:	e0d1      	b.n	8002234 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6819      	ldr	r1, [r3, #0]
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	01db      	lsls	r3, r3, #7
 800209c:	440b      	add	r3, r1
 800209e:	33a4      	adds	r3, #164	@ 0xa4
 80020a0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d03f      	beq.n	800212a <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	3301      	adds	r3, #1
 80020b2:	01db      	lsls	r3, r3, #7
 80020b4:	4413      	add	r3, r2
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	6811      	ldr	r1, [r2, #0]
 80020bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	3301      	adds	r3, #1
 80020c4:	01db      	lsls	r3, r3, #7
 80020c6:	440b      	add	r3, r1
 80020c8:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	3301      	adds	r3, #1
 80020d2:	01db      	lsls	r3, r3, #7
 80020d4:	4413      	add	r3, r2
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	68f9      	ldr	r1, [r7, #12]
 80020de:	6809      	ldr	r1, [r1, #0]
 80020e0:	431a      	orrs	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	3301      	adds	r3, #1
 80020e6:	01db      	lsls	r3, r3, #7
 80020e8:	440b      	add	r3, r1
 80020ea:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020f4:	d109      	bne.n	800210a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6819      	ldr	r1, [r3, #0]
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	01db      	lsls	r3, r3, #7
 8002102:	440b      	add	r3, r1
 8002104:	339c      	adds	r3, #156	@ 0x9c
 8002106:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
        break;
 8002108:	e091      	b.n	800222e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002112:	f040 808c 	bne.w	800222e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	01db      	lsls	r3, r3, #7
 8002122:	440b      	add	r3, r1
 8002124:	33a8      	adds	r3, #168	@ 0xa8
 8002126:	601a      	str	r2, [r3, #0]
        break;
 8002128:	e081      	b.n	800222e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	3301      	adds	r3, #1
 8002132:	01db      	lsls	r3, r3, #7
 8002134:	4413      	add	r3, r2
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	6811      	ldr	r1, [r2, #0]
 800213c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	3301      	adds	r3, #1
 8002144:	01db      	lsls	r3, r3, #7
 8002146:	440b      	add	r3, r1
 8002148:	601a      	str	r2, [r3, #0]
        break;
 800214a:	e070      	b.n	800222e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6819      	ldr	r1, [r3, #0]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	01db      	lsls	r3, r3, #7
 8002158:	440b      	add	r3, r1
 800215a:	33a8      	adds	r3, #168	@ 0xa8
 800215c:	601a      	str	r2, [r3, #0]
        break;
 800215e:	e069      	b.n	8002234 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6819      	ldr	r1, [r3, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	01db      	lsls	r3, r3, #7
 800216c:	440b      	add	r3, r1
 800216e:	33ac      	adds	r3, #172	@ 0xac
 8002170:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d03f      	beq.n	80021fa <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	3301      	adds	r3, #1
 8002182:	01db      	lsls	r3, r3, #7
 8002184:	4413      	add	r3, r2
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	6811      	ldr	r1, [r2, #0]
 800218c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	3301      	adds	r3, #1
 8002194:	01db      	lsls	r3, r3, #7
 8002196:	440b      	add	r3, r1
 8002198:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	3301      	adds	r3, #1
 80021a2:	01db      	lsls	r3, r3, #7
 80021a4:	4413      	add	r3, r2
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	68f9      	ldr	r1, [r7, #12]
 80021b0:	6809      	ldr	r1, [r1, #0]
 80021b2:	431a      	orrs	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	3301      	adds	r3, #1
 80021b8:	01db      	lsls	r3, r3, #7
 80021ba:	440b      	add	r3, r1
 80021bc:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021c6:	d109      	bne.n	80021dc <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6819      	ldr	r1, [r3, #0]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	01db      	lsls	r3, r3, #7
 80021d4:	440b      	add	r3, r1
 80021d6:	339c      	adds	r3, #156	@ 0x9c
 80021d8:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
        break;
 80021da:	e02a      	b.n	8002232 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80021e4:	d125      	bne.n	8002232 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6819      	ldr	r1, [r3, #0]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	01db      	lsls	r3, r3, #7
 80021f2:	440b      	add	r3, r1
 80021f4:	33a8      	adds	r3, #168	@ 0xa8
 80021f6:	601a      	str	r2, [r3, #0]
        break;
 80021f8:	e01b      	b.n	8002232 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	3301      	adds	r3, #1
 8002202:	01db      	lsls	r3, r3, #7
 8002204:	4413      	add	r3, r2
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	6811      	ldr	r1, [r2, #0]
 800220c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	3301      	adds	r3, #1
 8002214:	01db      	lsls	r3, r3, #7
 8002216:	440b      	add	r3, r1
 8002218:	601a      	str	r2, [r3, #0]
        break;
 800221a:	e00a      	b.n	8002232 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2207      	movs	r2, #7
 8002220:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 800222c:	e002      	b.n	8002234 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 800222e:	bf00      	nop
 8002230:	e000      	b.n	8002234 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 8002232:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b07      	cmp	r3, #7
 800223e:	d101      	bne.n	8002244 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e008      	b.n	8002256 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop

08002264 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
 8002270:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d101      	bne.n	8002282 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 800227e:	2302      	movs	r3, #2
 8002280:	e01d      	b.n	80022be <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 800228c:	2302      	movs	r3, #2
 800228e:	e016      	b.n	80022be <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2202      	movs	r2, #2
 800229c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	68b9      	ldr	r1, [r7, #8]
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 fb86 	bl	80029b8 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t OutputsToStart)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
 80022ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d101      	bne.n	80022de <HAL_HRTIM_WaveformOutputStart+0x18>
 80022da:	2302      	movs	r3, #2
 80022dc:	e01a      	b.n	8002314 <HAL_HRTIM_WaveformOutputStart+0x4e>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2202      	movs	r2, #2
 80022ea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Timers)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_HRTIM_WaveformCountStart+0x18>
 8002334:	2302      	movs	r3, #2
 8002336:	e018      	b.n	800236a <HAL_HRTIM_WaveformCountStart+0x4a>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6819      	ldr	r1, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8002376:	b480      	push	{r7}
 8002378:	b085      	sub	sp, #20
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
 800237e:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 0307 	bic.w	r3, r3, #7
 800238e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	4313      	orrs	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f023 0318 	bic.w	r3, r3, #24
 80023a0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	683a      	ldr	r2, [r7, #0]
 80023c4:	6852      	ldr	r2, [r2, #4]
 80023c6:	619a      	str	r2, [r3, #24]
}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b087      	sub	sp, #28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	3301      	adds	r3, #1
 80023e8:	01db      	lsls	r3, r3, #7
 80023ea:	4413      	add	r3, r2
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	f023 0307 	bic.w	r3, r3, #7
 80023f6:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	4313      	orrs	r3, r2
 8002400:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	f023 0318 	bic.w	r3, r3, #24
 8002408:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	4313      	orrs	r3, r2
 8002412:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	3301      	adds	r3, #1
 800241c:	01db      	lsls	r3, r3, #7
 800241e:	4413      	add	r3, r2
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6819      	ldr	r1, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	01db      	lsls	r3, r3, #7
 8002430:	440b      	add	r3, r1
 8002432:	3394      	adds	r3, #148	@ 0x94
 8002434:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6819      	ldr	r1, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	01db      	lsls	r3, r3, #7
 8002442:	440b      	add	r3, r1
 8002444:	3398      	adds	r3, #152	@ 0x98
 8002446:	601a      	str	r2, [r3, #0]
}
 8002448:	bf00      	nop
 800244a:	371c      	adds	r7, #28
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800246e:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f023 0320 	bic.w	r3, r3, #32
 8002476:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	695b      	ldr	r3, [r3, #20]
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002488:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	2b20      	cmp	r3, #32
 8002490:	d003      	beq.n	800249a <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	2b02      	cmp	r3, #2
 8002498:	d108      	bne.n	80024ac <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80024a0:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f043 0320 	orr.w	r3, r3, #32
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	e021      	b.n	80024f0 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d108      	bne.n	80024c6 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024ba:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	e014      	b.n	80024f0 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d108      	bne.n	80024e0 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024d4:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	e007      	b.n	80024f0 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f023 0320 	bic.w	r3, r3, #32
 80024e6:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80024ee:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024f6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	4313      	orrs	r3, r2
 8002500:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002508:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	4313      	orrs	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800251a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800252c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	4313      	orrs	r3, r2
 8002536:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800253e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	4313      	orrs	r3, r2
 800254a:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002552:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	4313      	orrs	r3, r2
 800255c:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002564:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	4313      	orrs	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8002582:	bf00      	nop
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8002590:	b480      	push	{r7}
 8002592:	b08b      	sub	sp, #44	@ 0x2c
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	3301      	adds	r3, #1
 80025a4:	01db      	lsls	r3, r3, #7
 80025a6:	4413      	add	r3, r2
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	6811      	ldr	r1, [r2, #0]
 80025ae:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	3301      	adds	r3, #1
 80025b6:	01db      	lsls	r3, r3, #7
 80025b8:	440b      	add	r3, r1
 80025ba:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	3301      	adds	r3, #1
 80025c4:	01db      	lsls	r3, r3, #7
 80025c6:	4413      	add	r3, r2
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	01db      	lsls	r3, r3, #7
 80025d4:	4413      	add	r3, r2
 80025d6:	33e8      	adds	r3, #232	@ 0xe8
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	01db      	lsls	r3, r3, #7
 80025e4:	4413      	add	r3, r2
 80025e6:	33e4      	adds	r3, #228	@ 0xe4
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80025f4:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	f023 0320 	bic.w	r3, r3, #32
 80025fc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002604:	4313      	orrs	r3, r2
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	2b20      	cmp	r3, #32
 800260e:	d003      	beq.n	8002618 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d108      	bne.n	800262a <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8002618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261a:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8002620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002622:	f043 0320 	orr.w	r3, r3, #32
 8002626:	627b      	str	r3, [r7, #36]	@ 0x24
 8002628:	e021      	b.n	800266e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	2b03      	cmp	r3, #3
 8002630:	d108      	bne.n	8002644 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8002632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
 8002642:	e014      	b.n	800266e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	2b04      	cmp	r3, #4
 800264a:	d108      	bne.n	800265e <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 800264c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8002654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002656:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
 800265c:	e007      	b.n	800266e <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	f023 0320 	bic.w	r3, r3, #32
 8002664:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8002666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002668:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800266c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800267c:	4313      	orrs	r3, r2
 800267e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002686:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268e:	4313      	orrs	r3, r2
 8002690:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8002692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002694:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002698:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026a0:	4313      	orrs	r3, r2
 80026a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80026a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a6:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026b2:	4313      	orrs	r3, r2
 80026b4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 80026b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80026bc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026c4:	4313      	orrs	r3, r2
 80026c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026d8:	d103      	bne.n	80026e2 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026e0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026e8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026f0:	4313      	orrs	r3, r2
 80026f2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 80026f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026fa:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002702:	4313      	orrs	r3, r2
 8002704:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8002706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002708:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 800270c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002710:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002718:	4313      	orrs	r3, r2
 800271a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002722:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002728:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002738:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4313      	orrs	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8002744:	6a3b      	ldr	r3, [r7, #32]
 8002746:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800274a:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002750:	6a3a      	ldr	r2, [r7, #32]
 8002752:	4313      	orrs	r3, r2
 8002754:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800275a:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800275e:	d004      	beq.n	800276a <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002764:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8002768:	d103      	bne.n	8002772 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800276e:	2b40      	cmp	r3, #64	@ 0x40
 8002770:	d108      	bne.n	8002784 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8002778:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800277e:	6a3a      	ldr	r2, [r7, #32]
 8002780:	4313      	orrs	r3, r2
 8002782:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800278a:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002790:	6a3a      	ldr	r2, [r7, #32]
 8002792:	4313      	orrs	r3, r2
 8002794:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800279a:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2b05      	cmp	r3, #5
 80027a0:	d850      	bhi.n	8002844 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 80027a2:	a201      	add	r2, pc, #4	@ (adr r2, 80027a8 <HRTIM_TimingUnitWaveform_Config+0x218>)
 80027a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a8:	080027c1 	.word	0x080027c1
 80027ac:	080027d7 	.word	0x080027d7
 80027b0:	080027ed 	.word	0x080027ed
 80027b4:	08002803 	.word	0x08002803
 80027b8:	08002819 	.word	0x08002819
 80027bc:	0800282f 	.word	0x0800282f
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80027c6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	69fa      	ldr	r2, [r7, #28]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61fb      	str	r3, [r7, #28]
      break;
 80027d4:	e037      	b.n	8002846 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027dc:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	69fa      	ldr	r2, [r7, #28]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61fb      	str	r3, [r7, #28]
      break;
 80027ea:	e02c      	b.n	8002846 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80027f2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61fb      	str	r3, [r7, #28]
      break;
 8002800:	e021      	b.n	8002846 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002808:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	69fa      	ldr	r2, [r7, #28]
 8002812:	4313      	orrs	r3, r2
 8002814:	61fb      	str	r3, [r7, #28]
      break;
 8002816:	e016      	b.n	8002846 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800281e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002824:	015b      	lsls	r3, r3, #5
 8002826:	69fa      	ldr	r2, [r7, #28]
 8002828:	4313      	orrs	r3, r2
 800282a:	61fb      	str	r3, [r7, #28]
      break;
 800282c:	e00b      	b.n	8002846 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002834:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	019b      	lsls	r3, r3, #6
 800283c:	69fa      	ldr	r2, [r7, #28]
 800283e:	4313      	orrs	r3, r2
 8002840:	61fb      	str	r3, [r7, #28]
      break;
 8002842:	e000      	b.n	8002846 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8002844:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	3301      	adds	r3, #1
 800284e:	01db      	lsls	r3, r3, #7
 8002850:	4413      	add	r3, r2
 8002852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002854:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	01db      	lsls	r3, r3, #7
 800285e:	4413      	add	r3, r2
 8002860:	33e8      	adds	r3, #232	@ 0xe8
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	01db      	lsls	r3, r3, #7
 800286e:	4413      	add	r3, r2
 8002870:	33e4      	adds	r3, #228	@ 0xe4
 8002872:	6a3a      	ldr	r2, [r7, #32]
 8002874:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	01db      	lsls	r3, r3, #7
 800287e:	4413      	add	r3, r2
 8002880:	33d4      	adds	r3, #212	@ 0xd4
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8002890:	bf00      	nop
 8002892:	372c      	adds	r7, #44	@ 0x2c
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	01db      	lsls	r3, r3, #7
 80028b0:	4413      	add	r3, r2
 80028b2:	33ec      	adds	r3, #236	@ 0xec
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f023 0310 	bic.w	r3, r3, #16
 80028be:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80028d2:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028e4:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80028f6:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	4313      	orrs	r3, r2
 8002900:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d11a      	bne.n	8002940 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f023 0304 	bic.w	r3, r3, #4
 8002910:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4313      	orrs	r3, r2
 800291a:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f023 0302 	bic.w	r3, r3, #2
 8002922:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	695b      	ldr	r3, [r3, #20]
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	4313      	orrs	r3, r2
 800292c:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f023 0301 	bic.w	r3, r3, #1
 8002934:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	4313      	orrs	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	01db      	lsls	r3, r3, #7
 8002948:	4413      	add	r3, r2
 800294a:	33ec      	adds	r3, #236	@ 0xec
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	601a      	str	r2, [r3, #0]

}
 8002950:	bf00      	nop
 8002952:	371c      	adds	r7, #28
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <HRTIM_TimingUnitRollOver_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitRollOver_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             uint32_t pRollOverMode)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	01db      	lsls	r3, r3, #7
 8002970:	4413      	add	r3, r2
 8002972:	33ec      	adds	r3, #236	@ 0xec
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	617b      	str	r3, [r7, #20]

  if ((hrtim_timcr2 & HRTIM_TIMCR2_UDM) != 0U)
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	2b00      	cmp	r3, #0
 8002980:	d014      	beq.n	80029ac <HRTIM_TimingUnitRollOver_Config+0x50>
  {
    /* xxROM bitfield must be reset before programming a new value */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_ROM | HRTIM_TIMCR2_OUTROM |
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002988:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800298c:	617b      	str	r3, [r7, #20]
                      HRTIM_TIMCR2_ADROM | HRTIM_TIMCR2_BMROM | HRTIM_TIMCR2_FEROM);

    /* Update the HRTIM TIMxCR2 register */
    hrtim_timcr2 |= pRollOverMode & (HRTIM_TIMCR2_ROM | HRTIM_TIMCR2_OUTROM |
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	f64f 73c0 	movw	r3, #65472	@ 0xffc0
 8002994:	4013      	ands	r3, r2
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	4313      	orrs	r3, r2
 800299a:	617b      	str	r3, [r7, #20]
                                     HRTIM_TIMCR2_ADROM | HRTIM_TIMCR2_BMROM | HRTIM_TIMCR2_FEROM);

    hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2 = hrtim_timcr2;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	01db      	lsls	r3, r3, #7
 80029a4:	4413      	add	r3, r2
 80029a6:	33ec      	adds	r3, #236	@ 0xec
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	601a      	str	r2, [r3, #0]
  }
}
 80029ac:	bf00      	nop
 80029ae:	371c      	adds	r7, #28
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b089      	sub	sp, #36	@ 0x24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
 80029c4:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	01db      	lsls	r3, r3, #7
 80029d2:	4413      	add	r3, r2
 80029d4:	33e4      	adds	r3, #228	@ 0xe4
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	01db      	lsls	r3, r3, #7
 80029e2:	4413      	add	r3, r2
 80029e4:	33b8      	adds	r3, #184	@ 0xb8
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	617b      	str	r3, [r7, #20]

  switch (Output)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029f0:	d05d      	beq.n	8002aae <HRTIM_OutputConfig+0xf6>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029f8:	d86e      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a00:	d042      	beq.n	8002a88 <HRTIM_OutputConfig+0xd0>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a08:	d866      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a10:	d04d      	beq.n	8002aae <HRTIM_OutputConfig+0xf6>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a18:	d85e      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a20:	d032      	beq.n	8002a88 <HRTIM_OutputConfig+0xd0>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a28:	d856      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b80      	cmp	r3, #128	@ 0x80
 8002a2e:	d03e      	beq.n	8002aae <HRTIM_OutputConfig+0xf6>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b80      	cmp	r3, #128	@ 0x80
 8002a34:	d850      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b40      	cmp	r3, #64	@ 0x40
 8002a3a:	d025      	beq.n	8002a88 <HRTIM_OutputConfig+0xd0>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b40      	cmp	r3, #64	@ 0x40
 8002a40:	d84a      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d01f      	beq.n	8002a88 <HRTIM_OutputConfig+0xd0>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d044      	beq.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b20      	cmp	r3, #32
 8002a52:	d841      	bhi.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d33e      	bcc.n	8002ad8 <HRTIM_OutputConfig+0x120>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3b02      	subs	r3, #2
 8002a5e:	2201      	movs	r2, #1
 8002a60:	409a      	lsls	r2, r3
 8002a62:	4b48      	ldr	r3, [pc, #288]	@ (8002b84 <HRTIM_OutputConfig+0x1cc>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	bf14      	ite	ne
 8002a6a:	2301      	movne	r3, #1
 8002a6c:	2300      	moveq	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d11c      	bne.n	8002aae <HRTIM_OutputConfig+0xf6>
 8002a74:	f244 0304 	movw	r3, #16388	@ 0x4004
 8002a78:	4013      	ands	r3, r2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	bf14      	ite	ne
 8002a7e:	2301      	movne	r3, #1
 8002a80:	2300      	moveq	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d027      	beq.n	8002ad8 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6819      	ldr	r1, [r3, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	01db      	lsls	r3, r3, #7
 8002a94:	440b      	add	r3, r1
 8002a96:	33bc      	adds	r3, #188	@ 0xbc
 8002a98:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6819      	ldr	r1, [r3, #0]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	01db      	lsls	r3, r3, #7
 8002aa6:	440b      	add	r3, r1
 8002aa8:	33c0      	adds	r3, #192	@ 0xc0
 8002aaa:	601a      	str	r2, [r3, #0]
      break;
 8002aac:	e015      	b.n	8002ada <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6819      	ldr	r1, [r3, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	01db      	lsls	r3, r3, #7
 8002aba:	440b      	add	r3, r1
 8002abc:	33c4      	adds	r3, #196	@ 0xc4
 8002abe:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6819      	ldr	r1, [r3, #0]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	01db      	lsls	r3, r3, #7
 8002acc:	440b      	add	r3, r1
 8002ace:	33c8      	adds	r3, #200	@ 0xc8
 8002ad0:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8002ad2:	2310      	movs	r3, #16
 8002ad4:	61bb      	str	r3, [r7, #24]
      break;
 8002ad6:	e000      	b.n	8002ada <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8002ad8:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8002ada:	22fe      	movs	r2, #254	@ 0xfe
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	69fa      	ldr	r2, [r7, #28]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	69fa      	ldr	r2, [r7, #28]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68da      	ldr	r2, [r3, #12]
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	69fa      	ldr	r2, [r7, #28]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	691a      	ldr	r2, [r3, #16]
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	695a      	ldr	r2, [r3, #20]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	69fa      	ldr	r2, [r7, #28]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	699a      	ldr	r2, [r3, #24]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	69fa      	ldr	r2, [r7, #28]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d111      	bne.n	8002b66 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10c      	bne.n	8002b66 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d107      	bne.n	8002b66 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	69da      	ldr	r2, [r3, #28]
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	69fa      	ldr	r2, [r7, #28]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	01db      	lsls	r3, r3, #7
 8002b6e:	4413      	add	r3, r2
 8002b70:	33e4      	adds	r3, #228	@ 0xe4
 8002b72:	69fa      	ldr	r2, [r7, #28]
 8002b74:	601a      	str	r2, [r3, #0]
}
 8002b76:	bf00      	nop
 8002b78:	3724      	adds	r7, #36	@ 0x24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	40000041 	.word	0x40000041

08002b88 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b06      	cmp	r3, #6
 8002b96:	d85e      	bhi.n	8002c56 <HRTIM_ForceRegistersUpdate+0xce>
 8002b98:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba0 <HRTIM_ForceRegistersUpdate+0x18>)
 8002b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b9e:	bf00      	nop
 8002ba0:	08002bd3 	.word	0x08002bd3
 8002ba4:	08002be9 	.word	0x08002be9
 8002ba8:	08002bff 	.word	0x08002bff
 8002bac:	08002c15 	.word	0x08002c15
 8002bb0:	08002c2b 	.word	0x08002c2b
 8002bb4:	08002c41 	.word	0x08002c41
 8002bb8:	08002bbd 	.word	0x08002bbd
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f042 0201 	orr.w	r2, r2, #1
 8002bcc:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002bd0:	e042      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0202 	orr.w	r2, r2, #2
 8002be2:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002be6:	e037      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f042 0204 	orr.w	r2, r2, #4
 8002bf8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002bfc:	e02c      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0208 	orr.w	r2, r2, #8
 8002c0e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002c12:	e021      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f042 0210 	orr.w	r2, r2, #16
 8002c24:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002c28:	e016      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0220 	orr.w	r2, r2, #32
 8002c3a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002c3e:	e00b      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c50:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002c54:	e000      	b.n	8002c58 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 8002c56:	bf00      	nop
  }
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d141      	bne.n	8002cf6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c72:	4b4b      	ldr	r3, [pc, #300]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c7e:	d131      	bne.n	8002ce4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c80:	4b47      	ldr	r3, [pc, #284]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c86:	4a46      	ldr	r2, [pc, #280]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c90:	4b43      	ldr	r3, [pc, #268]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c98:	4a41      	ldr	r2, [pc, #260]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ca0:	4b40      	ldr	r3, [pc, #256]	@ (8002da4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2232      	movs	r2, #50	@ 0x32
 8002ca6:	fb02 f303 	mul.w	r3, r2, r3
 8002caa:	4a3f      	ldr	r2, [pc, #252]	@ (8002da8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002cac:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb0:	0c9b      	lsrs	r3, r3, #18
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cb6:	e002      	b.n	8002cbe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cbe:	4b38      	ldr	r3, [pc, #224]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cca:	d102      	bne.n	8002cd2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f2      	bne.n	8002cb8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002cd2:	4b33      	ldr	r3, [pc, #204]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cde:	d158      	bne.n	8002d92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e057      	b.n	8002d94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cea:	4a2d      	ldr	r2, [pc, #180]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002cf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002cf4:	e04d      	b.n	8002d92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cfc:	d141      	bne.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cfe:	4b28      	ldr	r3, [pc, #160]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d0a:	d131      	bne.n	8002d70 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d0c:	4b24      	ldr	r3, [pc, #144]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d12:	4a23      	ldr	r2, [pc, #140]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d1c:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d24:	4a1e      	ldr	r2, [pc, #120]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002da4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2232      	movs	r2, #50	@ 0x32
 8002d32:	fb02 f303 	mul.w	r3, r2, r3
 8002d36:	4a1c      	ldr	r2, [pc, #112]	@ (8002da8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d38:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3c:	0c9b      	lsrs	r3, r3, #18
 8002d3e:	3301      	adds	r3, #1
 8002d40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d42:	e002      	b.n	8002d4a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d4a:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d56:	d102      	bne.n	8002d5e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f2      	bne.n	8002d44 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d5e:	4b10      	ldr	r3, [pc, #64]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d6a:	d112      	bne.n	8002d92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e011      	b.n	8002d94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d70:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d76:	4a0a      	ldr	r2, [pc, #40]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002d80:	e007      	b.n	8002d92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d82:	4b07      	ldr	r3, [pc, #28]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d8a:	4a05      	ldr	r2, [pc, #20]	@ (8002da0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d90:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	40007000 	.word	0x40007000
 8002da4:	20000010 	.word	0x20000010
 8002da8:	431bde83 	.word	0x431bde83

08002dac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002db0:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002db6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dba:	6093      	str	r3, [r2, #8]
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	40007000 	.word	0x40007000

08002dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e2fe      	b.n	80033dc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d075      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dea:	4b97      	ldr	r3, [pc, #604]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 030c 	and.w	r3, r3, #12
 8002df2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002df4:	4b94      	ldr	r3, [pc, #592]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	2b0c      	cmp	r3, #12
 8002e02:	d102      	bne.n	8002e0a <HAL_RCC_OscConfig+0x3e>
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d002      	beq.n	8002e10 <HAL_RCC_OscConfig+0x44>
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	d10b      	bne.n	8002e28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e10:	4b8d      	ldr	r3, [pc, #564]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d05b      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x108>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d157      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e2d9      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e30:	d106      	bne.n	8002e40 <HAL_RCC_OscConfig+0x74>
 8002e32:	4b85      	ldr	r3, [pc, #532]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a84      	ldr	r2, [pc, #528]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e3c:	6013      	str	r3, [r2, #0]
 8002e3e:	e01d      	b.n	8002e7c <HAL_RCC_OscConfig+0xb0>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x98>
 8002e4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a7e      	ldr	r2, [pc, #504]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b7c      	ldr	r3, [pc, #496]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a7b      	ldr	r2, [pc, #492]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e00b      	b.n	8002e7c <HAL_RCC_OscConfig+0xb0>
 8002e64:	4b78      	ldr	r3, [pc, #480]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a77      	ldr	r2, [pc, #476]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	4b75      	ldr	r3, [pc, #468]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a74      	ldr	r2, [pc, #464]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002e76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d013      	beq.n	8002eac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7fe fac6 	bl	8001414 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8c:	f7fe fac2 	bl	8001414 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b64      	cmp	r3, #100	@ 0x64
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e29e      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e9e:	4b6a      	ldr	r3, [pc, #424]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f0      	beq.n	8002e8c <HAL_RCC_OscConfig+0xc0>
 8002eaa:	e014      	b.n	8002ed6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7fe fab2 	bl	8001414 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb4:	f7fe faae 	bl	8001414 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b64      	cmp	r3, #100	@ 0x64
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e28a      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ec6:	4b60      	ldr	r3, [pc, #384]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0xe8>
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d075      	beq.n	8002fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ee2:	4b59      	ldr	r3, [pc, #356]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002eec:	4b56      	ldr	r3, [pc, #344]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	f003 0303 	and.w	r3, r3, #3
 8002ef4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	2b0c      	cmp	r3, #12
 8002efa:	d102      	bne.n	8002f02 <HAL_RCC_OscConfig+0x136>
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d002      	beq.n	8002f08 <HAL_RCC_OscConfig+0x13c>
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	2b04      	cmp	r3, #4
 8002f06:	d11f      	bne.n	8002f48 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f08:	4b4f      	ldr	r3, [pc, #316]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d005      	beq.n	8002f20 <HAL_RCC_OscConfig+0x154>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e25d      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f20:	4b49      	ldr	r3, [pc, #292]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	061b      	lsls	r3, r3, #24
 8002f2e:	4946      	ldr	r1, [pc, #280]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002f34:	4b45      	ldr	r3, [pc, #276]	@ (800304c <HAL_RCC_OscConfig+0x280>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fe fa1f 	bl	800137c <HAL_InitTick>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d043      	beq.n	8002fcc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e249      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d023      	beq.n	8002f98 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f50:	4b3d      	ldr	r3, [pc, #244]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a3c      	ldr	r2, [pc, #240]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fa5a 	bl	8001414 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f64:	f7fe fa56 	bl	8001414 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e232      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f76:	4b34      	ldr	r3, [pc, #208]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f82:	4b31      	ldr	r3, [pc, #196]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	061b      	lsls	r3, r3, #24
 8002f90:	492d      	ldr	r1, [pc, #180]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	604b      	str	r3, [r1, #4]
 8002f96:	e01a      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f98:	4b2b      	ldr	r3, [pc, #172]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002f9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fa36 	bl	8001414 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fac:	f7fe fa32 	bl	8001414 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e20e      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fbe:	4b22      	ldr	r3, [pc, #136]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0x1e0>
 8002fca:	e000      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fcc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d041      	beq.n	800305e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d01c      	beq.n	800301c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe2:	4b19      	ldr	r3, [pc, #100]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fe8:	4a17      	ldr	r2, [pc, #92]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff2:	f7fe fa0f 	bl	8001414 <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ff8:	e008      	b.n	800300c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ffa:	f7fe fa0b 	bl	8001414 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e1e7      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800300c:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 800300e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0ef      	beq.n	8002ffa <HAL_RCC_OscConfig+0x22e>
 800301a:	e020      	b.n	800305e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800301c:	4b0a      	ldr	r3, [pc, #40]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 800301e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003022:	4a09      	ldr	r2, [pc, #36]	@ (8003048 <HAL_RCC_OscConfig+0x27c>)
 8003024:	f023 0301 	bic.w	r3, r3, #1
 8003028:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302c:	f7fe f9f2 	bl	8001414 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003032:	e00d      	b.n	8003050 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003034:	f7fe f9ee 	bl	8001414 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d906      	bls.n	8003050 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e1ca      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
 8003046:	bf00      	nop
 8003048:	40021000 	.word	0x40021000
 800304c:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003050:	4b8c      	ldr	r3, [pc, #560]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003052:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1ea      	bne.n	8003034 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0304 	and.w	r3, r3, #4
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 80a6 	beq.w	80031b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800306c:	2300      	movs	r3, #0
 800306e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003070:	4b84      	ldr	r3, [pc, #528]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_RCC_OscConfig+0x2b4>
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <HAL_RCC_OscConfig+0x2b6>
 8003080:	2300      	movs	r3, #0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00d      	beq.n	80030a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003086:	4b7f      	ldr	r3, [pc, #508]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308a:	4a7e      	ldr	r2, [pc, #504]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800308c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003090:	6593      	str	r3, [r2, #88]	@ 0x58
 8003092:	4b7c      	ldr	r3, [pc, #496]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309a:	60fb      	str	r3, [r7, #12]
 800309c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800309e:	2301      	movs	r3, #1
 80030a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030a2:	4b79      	ldr	r3, [pc, #484]	@ (8003288 <HAL_RCC_OscConfig+0x4bc>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d118      	bne.n	80030e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030ae:	4b76      	ldr	r3, [pc, #472]	@ (8003288 <HAL_RCC_OscConfig+0x4bc>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a75      	ldr	r2, [pc, #468]	@ (8003288 <HAL_RCC_OscConfig+0x4bc>)
 80030b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ba:	f7fe f9ab 	bl	8001414 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c2:	f7fe f9a7 	bl	8001414 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e183      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003288 <HAL_RCC_OscConfig+0x4bc>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0f0      	beq.n	80030c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d108      	bne.n	80030fa <HAL_RCC_OscConfig+0x32e>
 80030e8:	4b66      	ldr	r3, [pc, #408]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80030ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ee:	4a65      	ldr	r2, [pc, #404]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030f8:	e024      	b.n	8003144 <HAL_RCC_OscConfig+0x378>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b05      	cmp	r3, #5
 8003100:	d110      	bne.n	8003124 <HAL_RCC_OscConfig+0x358>
 8003102:	4b60      	ldr	r3, [pc, #384]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003108:	4a5e      	ldr	r2, [pc, #376]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800310a:	f043 0304 	orr.w	r3, r3, #4
 800310e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003112:	4b5c      	ldr	r3, [pc, #368]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003118:	4a5a      	ldr	r2, [pc, #360]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003122:	e00f      	b.n	8003144 <HAL_RCC_OscConfig+0x378>
 8003124:	4b57      	ldr	r3, [pc, #348]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312a:	4a56      	ldr	r2, [pc, #344]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800312c:	f023 0301 	bic.w	r3, r3, #1
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003134:	4b53      	ldr	r3, [pc, #332]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313a:	4a52      	ldr	r2, [pc, #328]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800313c:	f023 0304 	bic.w	r3, r3, #4
 8003140:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d016      	beq.n	800317a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314c:	f7fe f962 	bl	8001414 <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003152:	e00a      	b.n	800316a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003154:	f7fe f95e 	bl	8001414 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003162:	4293      	cmp	r3, r2
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e138      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800316a:	4b46      	ldr	r3, [pc, #280]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800316c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d0ed      	beq.n	8003154 <HAL_RCC_OscConfig+0x388>
 8003178:	e015      	b.n	80031a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800317a:	f7fe f94b 	bl	8001414 <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003180:	e00a      	b.n	8003198 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003182:	f7fe f947 	bl	8001414 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003190:	4293      	cmp	r3, r2
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e121      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003198:	4b3a      	ldr	r3, [pc, #232]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800319a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1ed      	bne.n	8003182 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031a6:	7ffb      	ldrb	r3, [r7, #31]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d105      	bne.n	80031b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ac:	4b35      	ldr	r3, [pc, #212]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80031ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b0:	4a34      	ldr	r2, [pc, #208]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80031b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031b6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d03c      	beq.n	800323e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d01c      	beq.n	8003206 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80031ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031dc:	f7fe f91a 	bl	8001414 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031e4:	f7fe f916 	bl	8001414 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e0f2      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031f6:	4b23      	ldr	r3, [pc, #140]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 80031f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0ef      	beq.n	80031e4 <HAL_RCC_OscConfig+0x418>
 8003204:	e01b      	b.n	800323e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003206:	4b1f      	ldr	r3, [pc, #124]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003208:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800320c:	4a1d      	ldr	r2, [pc, #116]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800320e:	f023 0301 	bic.w	r3, r3, #1
 8003212:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003216:	f7fe f8fd 	bl	8001414 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800321e:	f7fe f8f9 	bl	8001414 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e0d5      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003230:	4b14      	ldr	r3, [pc, #80]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003232:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1ef      	bne.n	800321e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	2b00      	cmp	r3, #0
 8003244:	f000 80c9 	beq.w	80033da <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003248:	4b0e      	ldr	r3, [pc, #56]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 030c 	and.w	r3, r3, #12
 8003250:	2b0c      	cmp	r3, #12
 8003252:	f000 8083 	beq.w	800335c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d15e      	bne.n	800331c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325e:	4b09      	ldr	r3, [pc, #36]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a08      	ldr	r2, [pc, #32]	@ (8003284 <HAL_RCC_OscConfig+0x4b8>)
 8003264:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003268:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326a:	f7fe f8d3 	bl	8001414 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003270:	e00c      	b.n	800328c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003272:	f7fe f8cf 	bl	8001414 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d905      	bls.n	800328c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e0ab      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
 8003284:	40021000 	.word	0x40021000
 8003288:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800328c:	4b55      	ldr	r3, [pc, #340]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1ec      	bne.n	8003272 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003298:	4b52      	ldr	r3, [pc, #328]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 800329a:	68da      	ldr	r2, [r3, #12]
 800329c:	4b52      	ldr	r3, [pc, #328]	@ (80033e8 <HAL_RCC_OscConfig+0x61c>)
 800329e:	4013      	ands	r3, r2
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6a11      	ldr	r1, [r2, #32]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032a8:	3a01      	subs	r2, #1
 80032aa:	0112      	lsls	r2, r2, #4
 80032ac:	4311      	orrs	r1, r2
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80032b2:	0212      	lsls	r2, r2, #8
 80032b4:	4311      	orrs	r1, r2
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032ba:	0852      	lsrs	r2, r2, #1
 80032bc:	3a01      	subs	r2, #1
 80032be:	0552      	lsls	r2, r2, #21
 80032c0:	4311      	orrs	r1, r2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032c6:	0852      	lsrs	r2, r2, #1
 80032c8:	3a01      	subs	r2, #1
 80032ca:	0652      	lsls	r2, r2, #25
 80032cc:	4311      	orrs	r1, r2
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032d2:	06d2      	lsls	r2, r2, #27
 80032d4:	430a      	orrs	r2, r1
 80032d6:	4943      	ldr	r1, [pc, #268]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032dc:	4b41      	ldr	r3, [pc, #260]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a40      	ldr	r2, [pc, #256]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 80032e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032e6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032e8:	4b3e      	ldr	r3, [pc, #248]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	4a3d      	ldr	r2, [pc, #244]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 80032ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f4:	f7fe f88e 	bl	8001414 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fc:	f7fe f88a 	bl	8001414 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e066      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800330e:	4b35      	ldr	r3, [pc, #212]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0f0      	beq.n	80032fc <HAL_RCC_OscConfig+0x530>
 800331a:	e05e      	b.n	80033da <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331c:	4b31      	ldr	r3, [pc, #196]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a30      	ldr	r2, [pc, #192]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 8003322:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003326:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003328:	f7fe f874 	bl	8001414 <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800332e:	e008      	b.n	8003342 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003330:	f7fe f870 	bl	8001414 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b02      	cmp	r3, #2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e04c      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003342:	4b28      	ldr	r3, [pc, #160]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f0      	bne.n	8003330 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800334e:	4b25      	ldr	r3, [pc, #148]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	4924      	ldr	r1, [pc, #144]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 8003354:	4b25      	ldr	r3, [pc, #148]	@ (80033ec <HAL_RCC_OscConfig+0x620>)
 8003356:	4013      	ands	r3, r2
 8003358:	60cb      	str	r3, [r1, #12]
 800335a:	e03e      	b.n	80033da <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	69db      	ldr	r3, [r3, #28]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e039      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003368:	4b1e      	ldr	r3, [pc, #120]	@ (80033e4 <HAL_RCC_OscConfig+0x618>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f003 0203 	and.w	r2, r3, #3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	429a      	cmp	r2, r3
 800337a:	d12c      	bne.n	80033d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003386:	3b01      	subs	r3, #1
 8003388:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338a:	429a      	cmp	r2, r3
 800338c:	d123      	bne.n	80033d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003398:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800339a:	429a      	cmp	r2, r3
 800339c:	d11b      	bne.n	80033d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d113      	bne.n	80033d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	3b01      	subs	r3, #1
 80033bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033be:	429a      	cmp	r2, r3
 80033c0:	d109      	bne.n	80033d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033cc:	085b      	lsrs	r3, r3, #1
 80033ce:	3b01      	subs	r3, #1
 80033d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d001      	beq.n	80033da <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3720      	adds	r7, #32
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40021000 	.word	0x40021000
 80033e8:	019f800c 	.word	0x019f800c
 80033ec:	feeefffc 	.word	0xfeeefffc

080033f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e11e      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003408:	4b91      	ldr	r3, [pc, #580]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 030f 	and.w	r3, r3, #15
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	429a      	cmp	r2, r3
 8003414:	d910      	bls.n	8003438 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003416:	4b8e      	ldr	r3, [pc, #568]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f023 020f 	bic.w	r2, r3, #15
 800341e:	498c      	ldr	r1, [pc, #560]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	4313      	orrs	r3, r2
 8003424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003426:	4b8a      	ldr	r3, [pc, #552]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	429a      	cmp	r2, r3
 8003432:	d001      	beq.n	8003438 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e106      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	d073      	beq.n	800352c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2b03      	cmp	r3, #3
 800344a:	d129      	bne.n	80034a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800344c:	4b81      	ldr	r3, [pc, #516]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e0f4      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800345c:	f000 f966 	bl	800372c <RCC_GetSysClockFreqFromPLLSource>
 8003460:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	4a7c      	ldr	r2, [pc, #496]	@ (8003658 <HAL_RCC_ClockConfig+0x268>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d93f      	bls.n	80034ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800346a:	4b7a      	ldr	r3, [pc, #488]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d009      	beq.n	800348a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800347e:	2b00      	cmp	r3, #0
 8003480:	d033      	beq.n	80034ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003486:	2b00      	cmp	r3, #0
 8003488:	d12f      	bne.n	80034ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800348a:	4b72      	ldr	r3, [pc, #456]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003492:	4a70      	ldr	r2, [pc, #448]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003498:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800349a:	2380      	movs	r3, #128	@ 0x80
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	e024      	b.n	80034ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d107      	bne.n	80034b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d109      	bne.n	80034c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e0c6      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b8:	4b66      	ldr	r3, [pc, #408]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0be      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80034c8:	f000 f8ce 	bl	8003668 <HAL_RCC_GetSysClockFreq>
 80034cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4a61      	ldr	r2, [pc, #388]	@ (8003658 <HAL_RCC_ClockConfig+0x268>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d909      	bls.n	80034ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034de:	4a5d      	ldr	r2, [pc, #372]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80034e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80034e6:	2380      	movs	r3, #128	@ 0x80
 80034e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034ea:	4b5a      	ldr	r3, [pc, #360]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f023 0203 	bic.w	r2, r3, #3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	4957      	ldr	r1, [pc, #348]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034fc:	f7fd ff8a 	bl	8001414 <HAL_GetTick>
 8003500:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003502:	e00a      	b.n	800351a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003504:	f7fd ff86 	bl	8001414 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e095      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351a:	4b4e      	ldr	r3, [pc, #312]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 020c 	and.w	r2, r3, #12
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	429a      	cmp	r2, r3
 800352a:	d1eb      	bne.n	8003504 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d023      	beq.n	8003580 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003544:	4b43      	ldr	r3, [pc, #268]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	4a42      	ldr	r2, [pc, #264]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800354a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800354e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800355c:	4b3d      	ldr	r3, [pc, #244]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003564:	4a3b      	ldr	r2, [pc, #236]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003566:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800356a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800356c:	4b39      	ldr	r3, [pc, #228]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	4936      	ldr	r1, [pc, #216]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800357a:	4313      	orrs	r3, r2
 800357c:	608b      	str	r3, [r1, #8]
 800357e:	e008      	b.n	8003592 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	2b80      	cmp	r3, #128	@ 0x80
 8003584:	d105      	bne.n	8003592 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003586:	4b33      	ldr	r3, [pc, #204]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	4a32      	ldr	r2, [pc, #200]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 800358c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003590:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003592:	4b2f      	ldr	r3, [pc, #188]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d21d      	bcs.n	80035dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f023 020f 	bic.w	r2, r3, #15
 80035a8:	4929      	ldr	r1, [pc, #164]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035b0:	f7fd ff30 	bl	8001414 <HAL_GetTick>
 80035b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b6:	e00a      	b.n	80035ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b8:	f7fd ff2c 	bl	8001414 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e03b      	b.n	8003646 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b20      	ldr	r3, [pc, #128]	@ (8003650 <HAL_RCC_ClockConfig+0x260>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d1ed      	bne.n	80035b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4917      	ldr	r1, [pc, #92]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d009      	beq.n	800361a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003606:	4b13      	ldr	r3, [pc, #76]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	490f      	ldr	r1, [pc, #60]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003616:	4313      	orrs	r3, r2
 8003618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800361a:	f000 f825 	bl	8003668 <HAL_RCC_GetSysClockFreq>
 800361e:	4602      	mov	r2, r0
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <HAL_RCC_ClockConfig+0x264>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	091b      	lsrs	r3, r3, #4
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	490c      	ldr	r1, [pc, #48]	@ (800365c <HAL_RCC_ClockConfig+0x26c>)
 800362c:	5ccb      	ldrb	r3, [r1, r3]
 800362e:	f003 031f 	and.w	r3, r3, #31
 8003632:	fa22 f303 	lsr.w	r3, r2, r3
 8003636:	4a0a      	ldr	r2, [pc, #40]	@ (8003660 <HAL_RCC_ClockConfig+0x270>)
 8003638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800363a:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <HAL_RCC_ClockConfig+0x274>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fd fe9c 	bl	800137c <HAL_InitTick>
 8003644:	4603      	mov	r3, r0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3718      	adds	r7, #24
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40022000 	.word	0x40022000
 8003654:	40021000 	.word	0x40021000
 8003658:	04c4b400 	.word	0x04c4b400
 800365c:	08003b60 	.word	0x08003b60
 8003660:	20000010 	.word	0x20000010
 8003664:	20000014 	.word	0x20000014

08003668 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800366e:	4b2c      	ldr	r3, [pc, #176]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 030c 	and.w	r3, r3, #12
 8003676:	2b04      	cmp	r3, #4
 8003678:	d102      	bne.n	8003680 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800367a:	4b2a      	ldr	r3, [pc, #168]	@ (8003724 <HAL_RCC_GetSysClockFreq+0xbc>)
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	e047      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003680:	4b27      	ldr	r3, [pc, #156]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f003 030c 	and.w	r3, r3, #12
 8003688:	2b08      	cmp	r3, #8
 800368a:	d102      	bne.n	8003692 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800368c:	4b26      	ldr	r3, [pc, #152]	@ (8003728 <HAL_RCC_GetSysClockFreq+0xc0>)
 800368e:	613b      	str	r3, [r7, #16]
 8003690:	e03e      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003692:	4b23      	ldr	r3, [pc, #140]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 030c 	and.w	r3, r3, #12
 800369a:	2b0c      	cmp	r3, #12
 800369c:	d136      	bne.n	800370c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800369e:	4b20      	ldr	r3, [pc, #128]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	f003 0303 	and.w	r3, r3, #3
 80036a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	091b      	lsrs	r3, r3, #4
 80036ae:	f003 030f 	and.w	r3, r3, #15
 80036b2:	3301      	adds	r3, #1
 80036b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d10c      	bne.n	80036d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036bc:	4a1a      	ldr	r2, [pc, #104]	@ (8003728 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c4:	4a16      	ldr	r2, [pc, #88]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036c6:	68d2      	ldr	r2, [r2, #12]
 80036c8:	0a12      	lsrs	r2, r2, #8
 80036ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	617b      	str	r3, [r7, #20]
      break;
 80036d4:	e00c      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036d6:	4a13      	ldr	r2, [pc, #76]	@ (8003724 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	fbb2 f3f3 	udiv	r3, r2, r3
 80036de:	4a10      	ldr	r2, [pc, #64]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036e0:	68d2      	ldr	r2, [r2, #12]
 80036e2:	0a12      	lsrs	r2, r2, #8
 80036e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036e8:	fb02 f303 	mul.w	r3, r2, r3
 80036ec:	617b      	str	r3, [r7, #20]
      break;
 80036ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003720 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	0e5b      	lsrs	r3, r3, #25
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	3301      	adds	r3, #1
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	fbb2 f3f3 	udiv	r3, r2, r3
 8003708:	613b      	str	r3, [r7, #16]
 800370a:	e001      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003710:	693b      	ldr	r3, [r7, #16]
}
 8003712:	4618      	mov	r0, r3
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	00f42400 	.word	0x00f42400
 8003728:	016e3600 	.word	0x016e3600

0800372c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800372c:	b480      	push	{r7}
 800372e:	b087      	sub	sp, #28
 8003730:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003732:	4b1e      	ldr	r3, [pc, #120]	@ (80037ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800373c:	4b1b      	ldr	r3, [pc, #108]	@ (80037ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	091b      	lsrs	r3, r3, #4
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	3301      	adds	r3, #1
 8003748:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	2b03      	cmp	r3, #3
 800374e:	d10c      	bne.n	800376a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003750:	4a17      	ldr	r2, [pc, #92]	@ (80037b0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	fbb2 f3f3 	udiv	r3, r2, r3
 8003758:	4a14      	ldr	r2, [pc, #80]	@ (80037ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800375a:	68d2      	ldr	r2, [r2, #12]
 800375c:	0a12      	lsrs	r2, r2, #8
 800375e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003762:	fb02 f303 	mul.w	r3, r2, r3
 8003766:	617b      	str	r3, [r7, #20]
    break;
 8003768:	e00c      	b.n	8003784 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800376a:	4a12      	ldr	r2, [pc, #72]	@ (80037b4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003772:	4a0e      	ldr	r2, [pc, #56]	@ (80037ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003774:	68d2      	ldr	r2, [r2, #12]
 8003776:	0a12      	lsrs	r2, r2, #8
 8003778:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800377c:	fb02 f303 	mul.w	r3, r2, r3
 8003780:	617b      	str	r3, [r7, #20]
    break;
 8003782:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003784:	4b09      	ldr	r3, [pc, #36]	@ (80037ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	0e5b      	lsrs	r3, r3, #25
 800378a:	f003 0303 	and.w	r3, r3, #3
 800378e:	3301      	adds	r3, #1
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	fbb2 f3f3 	udiv	r3, r2, r3
 800379c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800379e:	687b      	ldr	r3, [r7, #4]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	371c      	adds	r7, #28
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	40021000 	.word	0x40021000
 80037b0:	016e3600 	.word	0x016e3600
 80037b4:	00f42400 	.word	0x00f42400

080037b8 <HRTIM_dcdc_setup>:

//local functions contained in this .c
float saturatefloat(float number, float max, float min);
uint32_t saturateuint32_t(uint32_t number, uint32_t max, uint32_t min);

void HRTIM_dcdc_setup(HRTIM_HandleTypeDef * hrtim){
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	p_hrtim=hrtim;
 80037c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6013      	str	r3, [r2, #0]
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM1);  // Enable the generation of the waveform signal on the designated output
 80037c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2101      	movs	r1, #1
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7fe fd7a 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM2);
 80037d2:	4b28      	ldr	r3, [pc, #160]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2102      	movs	r1, #2
 80037d8:	4618      	mov	r0, r3
 80037da:	f7fe fd74 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM3);
 80037de:	4b25      	ldr	r3, [pc, #148]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2104      	movs	r1, #4
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fe fd6e 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM4);
 80037ea:	4b22      	ldr	r3, [pc, #136]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2108      	movs	r1, #8
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fe fd68 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM5);
 80037f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2140      	movs	r1, #64	@ 0x40
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7fe fd62 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM6);
 8003802:	4b1c      	ldr	r3, [pc, #112]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2180      	movs	r1, #128	@ 0x80
 8003808:	4618      	mov	r0, r3
 800380a:	f7fe fd5c 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM7);
 800380e:	4b19      	ldr	r3, [pc, #100]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2110      	movs	r1, #16
 8003814:	4618      	mov	r0, r3
 8003816:	f7fe fd56 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM8);
 800381a:	4b16      	ldr	r3, [pc, #88]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2120      	movs	r1, #32
 8003820:	4618      	mov	r0, r3
 8003822:	f7fe fd50 	bl	80022c6 <HAL_HRTIM_WaveformOutputStart>

	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_MASTER);  // Start the counter of the MASTER operating in waveform mode
 8003826:	4b13      	ldr	r3, [pc, #76]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800382e:	4618      	mov	r0, r3
 8003830:	f7fe fd76 	bl	8002320 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_A);
 8003834:	4b0f      	ldr	r3, [pc, #60]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 800383c:	4618      	mov	r0, r3
 800383e:	f7fe fd6f 	bl	8002320 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_B);
 8003842:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe fd68 	bl	8002320 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_C);
 8003850:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8003858:	4618      	mov	r0, r3
 800385a:	f7fe fd61 	bl	8002320 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_D);
 800385e:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <HRTIM_dcdc_setup+0xbc>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8003866:	4618      	mov	r0, r3
 8003868:	f7fe fd5a 	bl	8002320 <HAL_HRTIM_WaveformCountStart>
}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20000138 	.word	0x20000138

08003878 <saturatefloat>:

float saturatefloat(float number, float max, float min){
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003882:	edc7 0a02 	vstr	s1, [r7, #8]
 8003886:	ed87 1a01 	vstr	s2, [r7, #4]
	if(number>=max){
 800388a:	ed97 7a03 	vldr	s14, [r7, #12]
 800388e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003892:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800389a:	db01      	blt.n	80038a0 <saturatefloat+0x28>
		return max;
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	e00b      	b.n	80038b8 <saturatefloat+0x40>
	}else if (number<=min){
 80038a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80038a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80038a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b0:	d801      	bhi.n	80038b6 <saturatefloat+0x3e>
		return min;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	e000      	b.n	80038b8 <saturatefloat+0x40>
	}else{
		return number;
 80038b6:	68fb      	ldr	r3, [r7, #12]
	}
}
 80038b8:	ee07 3a90 	vmov	s15, r3
 80038bc:	eeb0 0a67 	vmov.f32	s0, s15
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <saturateuint32_t>:

uint32_t saturateuint32_t(uint32_t number, uint32_t max, uint32_t min){
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
	if(number>=max){
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d301      	bcc.n	80038e2 <saturateuint32_t+0x18>
		return max;
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	e006      	b.n	80038f0 <saturateuint32_t+0x26>
	}else if (number<=min){
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d801      	bhi.n	80038ee <saturateuint32_t+0x24>
		return min;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	e000      	b.n	80038f0 <saturateuint32_t+0x26>
	}else{
		return number;
 80038ee:	68fb      	ldr	r3, [r7, #12]
	}
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <HRTIM_set_phase>:

void HRTIM_set_phase(float phase_diff){
 80038fc:	b590      	push	{r4, r7, lr}
 80038fe:	ed2d 8b02 	vpush	{d8}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	ed87 0a01 	vstr	s0, [r7, #4]
	//full cnt range from master timer p_hrtim->Instance->sMasterRegs.MPER;
	//50% range from master timer p_hrtim->Instance->sMasterRegs.MPER/2;
	uint32_t reg_phaseA=(p_hrtim->Instance->sMasterRegs.MPER/2)*(1+saturatefloat(phase_diff,PHASE_DIFF_MAX,PHASE_DIFF_MIN)/2);
 800390a:	4b33      	ldr	r3, [pc, #204]	@ (80039d8 <HRTIM_set_phase+0xdc>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	085b      	lsrs	r3, r3, #1
 8003914:	ee07 3a90 	vmov	s15, r3
 8003918:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800391c:	eebd 1a00 	vmov.f32	s2, #208	@ 0xbe800000 -0.250
 8003920:	eef5 0a00 	vmov.f32	s1, #80	@ 0x3e800000  0.250
 8003924:	ed97 0a01 	vldr	s0, [r7, #4]
 8003928:	f7ff ffa6 	bl	8003878 <saturatefloat>
 800392c:	eeb0 7a40 	vmov.f32	s14, s0
 8003930:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003934:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003938:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800393c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003940:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003948:	ee17 3a90 	vmov	r3, s15
 800394c:	60fb      	str	r3, [r7, #12]
	uint32_t reg_phaseB=(p_hrtim->Instance->sMasterRegs.MPER/2)*(1-saturatefloat(phase_diff,PHASE_DIFF_MAX,PHASE_DIFF_MIN)/2);
 800394e:	4b22      	ldr	r3, [pc, #136]	@ (80039d8 <HRTIM_set_phase+0xdc>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	085b      	lsrs	r3, r3, #1
 8003958:	ee07 3a90 	vmov	s15, r3
 800395c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8003960:	eebd 1a00 	vmov.f32	s2, #208	@ 0xbe800000 -0.250
 8003964:	eef5 0a00 	vmov.f32	s1, #80	@ 0x3e800000  0.250
 8003968:	ed97 0a01 	vldr	s0, [r7, #4]
 800396c:	f7ff ff84 	bl	8003878 <saturatefloat>
 8003970:	eeb0 7a40 	vmov.f32	s14, s0
 8003974:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003978:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800397c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003980:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003984:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003988:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800398c:	ee17 3a90 	vmov	r3, s15
 8003990:	60bb      	str	r3, [r7, #8]

	hhrtim1.Instance->sMasterRegs.MCMP1R=saturateuint32_t(reg_phaseA,p_hrtim->Instance->sMasterRegs.MPER-1,1);
 8003992:	4b11      	ldr	r3, [pc, #68]	@ (80039d8 <HRTIM_set_phase+0xdc>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	3b01      	subs	r3, #1
 800399c:	4a0f      	ldr	r2, [pc, #60]	@ (80039dc <HRTIM_set_phase+0xe0>)
 800399e:	6814      	ldr	r4, [r2, #0]
 80039a0:	2201      	movs	r2, #1
 80039a2:	4619      	mov	r1, r3
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f7ff ff90 	bl	80038ca <saturateuint32_t>
 80039aa:	4603      	mov	r3, r0
 80039ac:	61e3      	str	r3, [r4, #28]
	hhrtim1.Instance->sMasterRegs.MCMP2R=saturateuint32_t(reg_phaseB,p_hrtim->Instance->sMasterRegs.MPER-1,1);
 80039ae:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <HRTIM_set_phase+0xdc>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	3b01      	subs	r3, #1
 80039b8:	4a08      	ldr	r2, [pc, #32]	@ (80039dc <HRTIM_set_phase+0xe0>)
 80039ba:	6814      	ldr	r4, [r2, #0]
 80039bc:	2201      	movs	r2, #1
 80039be:	4619      	mov	r1, r3
 80039c0:	68b8      	ldr	r0, [r7, #8]
 80039c2:	f7ff ff82 	bl	80038ca <saturateuint32_t>
 80039c6:	4603      	mov	r3, r0
 80039c8:	6263      	str	r3, [r4, #36]	@ 0x24
}
 80039ca:	bf00      	nop
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	ecbd 8b02 	vpop	{d8}
 80039d4:	bd90      	pop	{r4, r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20000138 	.word	0x20000138
 80039dc:	20000038 	.word	0x20000038

080039e0 <HRTIM_set_duty>:

void HRTIM_set_duty(float dutyPRI, float dutySEC){
 80039e0:	b590      	push	{r4, r7, lr}
 80039e2:	ed2d 8b02 	vpush	{d8}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	ed87 0a01 	vstr	s0, [r7, #4]
 80039ee:	edc7 0a00 	vstr	s1, [r7]
	uint32_t reg_dutyPRI=p_hrtim->Instance->sTimerxRegs[0].PERxR * saturatefloat(dutyPRI,MAX_DUTY,MIN_DUTY);
 80039f2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039fc:	ee07 3a90 	vmov	s15, r3
 8003a00:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8003a04:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 8003aec <HRTIM_set_duty+0x10c>
 8003a08:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003a0c:	ed97 0a01 	vldr	s0, [r7, #4]
 8003a10:	f7ff ff32 	bl	8003878 <saturatefloat>
 8003a14:	eef0 7a40 	vmov.f32	s15, s0
 8003a18:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003a1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a20:	ee17 3a90 	vmov	r3, s15
 8003a24:	60fb      	str	r3, [r7, #12]
	uint32_t reg_dutySEC=p_hrtim->Instance->sTimerxRegs[2].PERxR * saturatefloat(dutySEC,MAX_DUTY,MIN_DUTY);
 8003a26:	4b30      	ldr	r3, [pc, #192]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8003a30:	ee07 3a90 	vmov	s15, r3
 8003a34:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8003a38:	ed9f 1a2c 	vldr	s2, [pc, #176]	@ 8003aec <HRTIM_set_duty+0x10c>
 8003a3c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003a40:	ed97 0a00 	vldr	s0, [r7]
 8003a44:	f7ff ff18 	bl	8003878 <saturatefloat>
 8003a48:	eef0 7a40 	vmov.f32	s15, s0
 8003a4c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a54:	ee17 3a90 	vmov	r3, s15
 8003a58:	60bb      	str	r3, [r7, #8]

	p_hrtim->Instance->sTimerxRegs[0].CMP1xR=saturateuint32_t(reg_dutyPRI,p_hrtim->Instance->sTimerxRegs[0].PERxR-1,1);
 8003a5a:	4b23      	ldr	r3, [pc, #140]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a64:	1e59      	subs	r1, r3, #1
 8003a66:	4b20      	ldr	r3, [pc, #128]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681c      	ldr	r4, [r3, #0]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f7ff ff2b 	bl	80038ca <saturateuint32_t>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
	p_hrtim->Instance->sTimerxRegs[1].CMP1xR=saturateuint32_t(reg_dutyPRI,p_hrtim->Instance->sTimerxRegs[1].PERxR-1,1);
 8003a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003a84:	1e59      	subs	r1, r3, #1
 8003a86:	4b18      	ldr	r3, [pc, #96]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681c      	ldr	r4, [r3, #0]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f7ff ff1b 	bl	80038ca <saturateuint32_t>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f8c4 311c 	str.w	r3, [r4, #284]	@ 0x11c

	p_hrtim->Instance->sTimerxRegs[2].CMP1xR=saturateuint32_t(reg_dutySEC,p_hrtim->Instance->sTimerxRegs[2].PERxR-1,1);
 8003a9a:	4b13      	ldr	r3, [pc, #76]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8003aa4:	1e59      	subs	r1, r3, #1
 8003aa6:	4b10      	ldr	r3, [pc, #64]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681c      	ldr	r4, [r3, #0]
 8003aac:	2201      	movs	r2, #1
 8003aae:	68b8      	ldr	r0, [r7, #8]
 8003ab0:	f7ff ff0b 	bl	80038ca <saturateuint32_t>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f8c4 319c 	str.w	r3, [r4, #412]	@ 0x19c
	p_hrtim->Instance->sTimerxRegs[3].CMP1xR=saturateuint32_t(reg_dutySEC,p_hrtim->Instance->sTimerxRegs[3].PERxR-1,1);
 8003aba:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8003ac4:	1e59      	subs	r1, r3, #1
 8003ac6:	4b08      	ldr	r3, [pc, #32]	@ (8003ae8 <HRTIM_set_duty+0x108>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681c      	ldr	r4, [r3, #0]
 8003acc:	2201      	movs	r2, #1
 8003ace:	68b8      	ldr	r0, [r7, #8]
 8003ad0:	f7ff fefb 	bl	80038ca <saturateuint32_t>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f8c4 321c 	str.w	r3, [r4, #540]	@ 0x21c
}
 8003ada:	bf00      	nop
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	ecbd 8b02 	vpop	{d8}
 8003ae4:	bd90      	pop	{r4, r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20000138 	.word	0x20000138
 8003aec:	00000000 	.word	0x00000000

08003af0 <memset>:
 8003af0:	4402      	add	r2, r0
 8003af2:	4603      	mov	r3, r0
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d100      	bne.n	8003afa <memset+0xa>
 8003af8:	4770      	bx	lr
 8003afa:	f803 1b01 	strb.w	r1, [r3], #1
 8003afe:	e7f9      	b.n	8003af4 <memset+0x4>

08003b00 <__libc_init_array>:
 8003b00:	b570      	push	{r4, r5, r6, lr}
 8003b02:	4d0d      	ldr	r5, [pc, #52]	@ (8003b38 <__libc_init_array+0x38>)
 8003b04:	4c0d      	ldr	r4, [pc, #52]	@ (8003b3c <__libc_init_array+0x3c>)
 8003b06:	1b64      	subs	r4, r4, r5
 8003b08:	10a4      	asrs	r4, r4, #2
 8003b0a:	2600      	movs	r6, #0
 8003b0c:	42a6      	cmp	r6, r4
 8003b0e:	d109      	bne.n	8003b24 <__libc_init_array+0x24>
 8003b10:	4d0b      	ldr	r5, [pc, #44]	@ (8003b40 <__libc_init_array+0x40>)
 8003b12:	4c0c      	ldr	r4, [pc, #48]	@ (8003b44 <__libc_init_array+0x44>)
 8003b14:	f000 f818 	bl	8003b48 <_init>
 8003b18:	1b64      	subs	r4, r4, r5
 8003b1a:	10a4      	asrs	r4, r4, #2
 8003b1c:	2600      	movs	r6, #0
 8003b1e:	42a6      	cmp	r6, r4
 8003b20:	d105      	bne.n	8003b2e <__libc_init_array+0x2e>
 8003b22:	bd70      	pop	{r4, r5, r6, pc}
 8003b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b28:	4798      	blx	r3
 8003b2a:	3601      	adds	r6, #1
 8003b2c:	e7ee      	b.n	8003b0c <__libc_init_array+0xc>
 8003b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b32:	4798      	blx	r3
 8003b34:	3601      	adds	r6, #1
 8003b36:	e7f2      	b.n	8003b1e <__libc_init_array+0x1e>
 8003b38:	08003b70 	.word	0x08003b70
 8003b3c:	08003b70 	.word	0x08003b70
 8003b40:	08003b70 	.word	0x08003b70
 8003b44:	08003b74 	.word	0x08003b74

08003b48 <_init>:
 8003b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b4a:	bf00      	nop
 8003b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b4e:	bc08      	pop	{r3}
 8003b50:	469e      	mov	lr, r3
 8003b52:	4770      	bx	lr

08003b54 <_fini>:
 8003b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b56:	bf00      	nop
 8003b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b5a:	bc08      	pop	{r3}
 8003b5c:	469e      	mov	lr, r3
 8003b5e:	4770      	bx	lr
