; SMT-LIBv2 description generated by Yosys 0.36+8 (git sha1 e6021b2b4, clang 11.0.1-2 -fPIC -Os)
; yosys-smt2-module uCore
(declare-sort |uCore_s| 0)
(declare-fun |uCore_is| (|uCore_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["\\s_ready"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |uCore#0| (|uCore_s|) (_ BitVec 1)) ; \s_ready
; yosys-smt2-register s_ready 1
; yosys-smt2-wire s_ready 1
(define-fun |uCore_n s_ready| ((state |uCore_s|)) Bool (= ((_ extract 0 0) (|uCore#0| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\s_done"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |uCore#1| (|uCore_s|) (_ BitVec 1)) ; \s_done
; yosys-smt2-register s_done 1
; yosys-smt2-wire s_done 1
(define-fun |uCore_n s_done| ((state |uCore_s|)) Bool (= ((_ extract 0 0) (|uCore#1| state)) #b1))
(declare-fun |uCore#2| (|uCore_s|) Bool) ; \run
; yosys-smt2-input run 1
; yosys-smt2-wire run 1
; yosys-smt2-witness {"offset": 0, "path": ["\\run"], "smtname": "run", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |uCore_n run| ((state |uCore_s|)) Bool (|uCore#2| state))
(declare-fun |uCore#3| (|uCore_s|) Bool) ; \rst
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst"], "smtname": "rst", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |uCore_n rst| ((state |uCore_s|)) Bool (|uCore#3| state))
; yosys-smt2-anyinit uCore#4 54 /1724
; yosys-smt2-witness {"offset": 0, "path": ["\\result_regs"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 54}
(declare-fun |uCore#4| (|uCore_s|) (_ BitVec 54)) ; \result_regs
; yosys-smt2-register result_regs 54
; yosys-smt2-wire result_regs 54
(define-fun |uCore_n result_regs| ((state |uCore_s|)) (_ BitVec 54) (|uCore#4| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\output_regs"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 54}
(declare-fun |uCore#5| (|uCore_s|) (_ BitVec 54)) ; \output_regs
; yosys-smt2-register output_regs 54
; yosys-smt2-wire output_regs 54
(define-fun |uCore_n output_regs| ((state |uCore_s|)) (_ BitVec 54) (|uCore#5| state))
; yosys-smt2-output output_Z 18
; yosys-smt2-wire output_Z 18
(define-fun |uCore_n output_Z| ((state |uCore_s|)) (_ BitVec 18) ((_ extract 17 0) (|uCore#5| state)))
; yosys-smt2-output output_Y 18
; yosys-smt2-wire output_Y 18
(define-fun |uCore_n output_Y| ((state |uCore_s|)) (_ BitVec 18) ((_ extract 35 18) (|uCore#5| state)))
; yosys-smt2-output output_X 18
; yosys-smt2-wire output_X 18
(define-fun |uCore_n output_X| ((state |uCore_s|)) (_ BitVec 18) ((_ extract 53 36) (|uCore#5| state)))
(declare-fun |uCore#6| (|uCore_s|) (_ BitVec 5)) ; \instruction_start_pointer
; yosys-smt2-input instruction_start_pointer 5
; yosys-smt2-wire instruction_start_pointer 5
; yosys-smt2-witness {"offset": 0, "path": ["\\instruction_start_pointer"], "smtname": "instruction_start_pointer", "smtoffset": 0, "type": "input", "width": 5}
(define-fun |uCore_n instruction_start_pointer| ((state |uCore_s|)) (_ BitVec 5) (|uCore#6| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\instruction_pointer"], "smtname": 7, "smtoffset": 0, "type": "reg", "width": 5}
(declare-fun |uCore#7| (|uCore_s|) (_ BitVec 5)) ; \instruction_pointer
; yosys-smt2-register instruction_pointer 5
; yosys-smt2-wire instruction_pointer 5
(define-fun |uCore_n instruction_pointer| ((state |uCore_s|)) (_ BitVec 5) (|uCore#7| state))
(declare-fun |uCore#8| (|uCore_s|) (_ BitVec 18)) ; \input_C_Z
; yosys-smt2-input input_C_Z 18
; yosys-smt2-wire input_C_Z 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_C_Z"], "smtname": "input_C_Z", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_C_Z| ((state |uCore_s|)) (_ BitVec 18) (|uCore#8| state))
(declare-fun |uCore#9| (|uCore_s|) (_ BitVec 18)) ; \input_C_Y
; yosys-smt2-input input_C_Y 18
; yosys-smt2-wire input_C_Y 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_C_Y"], "smtname": "input_C_Y", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_C_Y| ((state |uCore_s|)) (_ BitVec 18) (|uCore#9| state))
(declare-fun |uCore#10| (|uCore_s|) (_ BitVec 18)) ; \input_C_X
; yosys-smt2-input input_C_X 18
; yosys-smt2-wire input_C_X 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_C_X"], "smtname": "input_C_X", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_C_X| ((state |uCore_s|)) (_ BitVec 18) (|uCore#10| state))
(declare-fun |uCore#11| (|uCore_s|) (_ BitVec 18)) ; \input_B_Z
; yosys-smt2-input input_B_Z 18
; yosys-smt2-wire input_B_Z 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_B_Z"], "smtname": "input_B_Z", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_B_Z| ((state |uCore_s|)) (_ BitVec 18) (|uCore#11| state))
(declare-fun |uCore#12| (|uCore_s|) (_ BitVec 18)) ; \input_B_Y
; yosys-smt2-input input_B_Y 18
; yosys-smt2-wire input_B_Y 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_B_Y"], "smtname": "input_B_Y", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_B_Y| ((state |uCore_s|)) (_ BitVec 18) (|uCore#12| state))
(declare-fun |uCore#13| (|uCore_s|) (_ BitVec 18)) ; \input_B_X
; yosys-smt2-input input_B_X 18
; yosys-smt2-wire input_B_X 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_B_X"], "smtname": "input_B_X", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_B_X| ((state |uCore_s|)) (_ BitVec 18) (|uCore#13| state))
(declare-fun |uCore#14| (|uCore_s|) (_ BitVec 18)) ; \input_A_Z
; yosys-smt2-input input_A_Z 18
; yosys-smt2-wire input_A_Z 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_A_Z"], "smtname": "input_A_Z", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_A_Z| ((state |uCore_s|)) (_ BitVec 18) (|uCore#14| state))
(declare-fun |uCore#15| (|uCore_s|) (_ BitVec 18)) ; \input_A_Y
; yosys-smt2-input input_A_Y 18
; yosys-smt2-wire input_A_Y 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_A_Y"], "smtname": "input_A_Y", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_A_Y| ((state |uCore_s|)) (_ BitVec 18) (|uCore#15| state))
(declare-fun |uCore#16| (|uCore_s|) (_ BitVec 18)) ; \input_A_X
; yosys-smt2-input input_A_X 18
; yosys-smt2-wire input_A_X 18
; yosys-smt2-witness {"offset": 0, "path": ["\\input_A_X"], "smtname": "input_A_X", "smtoffset": 0, "type": "input", "width": 18}
(define-fun |uCore_n input_A_X| ((state |uCore_s|)) (_ BitVec 18) (|uCore#16| state))
; yosys-smt2-memory /1728 5 17 1 0 sync
; yosys-smt2-witness {"path": ["\\1728"], "rom": true, "size": 32, "smtname": "/1728", "statebv": false, "type": "mem", "uninitialized": [], "width": 17}
(declare-fun |uCore#17#0| (|uCore_s|) (Array (_ BitVec 5) (_ BitVec 17))) ; /1728
(define-fun |uCore_m /1728| ((state |uCore_s|)) (Array (_ BitVec 5) (_ BitVec 17)) (|uCore#17#0| state))
(define-fun |uCore#18| ((state |uCore_s|)) (_ BitVec 5) (bvsub #b11111 (|uCore#7| state))) ; $auto$ghdl.cc:806:import_module$1
(define-fun |uCore_m:R0A /1728| ((state |uCore_s|)) (_ BitVec 5) (|uCore#18| state)) ; $auto$ghdl.cc:806:import_module$1
(define-fun |uCore#19| ((state |uCore_s|)) (_ BitVec 17) (select (|uCore#17#0| state) (|uCore_m:R0A /1728| state))) ; \current_instruction
(define-fun |uCore_m:R0D /1728| ((state |uCore_s|)) (_ BitVec 17) (|uCore#19| state))
; yosys-smt2-wire current_instruction 17
(define-fun |uCore_n current_instruction| ((state |uCore_s|)) (_ BitVec 17) (|uCore#19| state))
; yosys-smt2-output core_ready 1
; yosys-smt2-wire core_ready 1
(define-fun |uCore_n core_ready| ((state |uCore_s|)) Bool (= ((_ extract 0 0) (|uCore#0| state)) #b1))
; yosys-smt2-output core_done 1
; yosys-smt2-wire core_done 1
(define-fun |uCore_n core_done| ((state |uCore_s|)) Bool (= ((_ extract 0 0) (|uCore#1| state)) #b1))
(declare-fun |uCore#20| (|uCore_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |uCore_n clk| ((state |uCore_s|)) Bool (|uCore#20| state))
; yosys-smt2-anyinit uCore#21 54 /1723
; yosys-smt2-witness {"offset": 0, "path": ["\\c_regs"], "smtname": 21, "smtoffset": 0, "type": "init", "width": 54}
(declare-fun |uCore#21| (|uCore_s|) (_ BitVec 54)) ; \c_regs
; yosys-smt2-register c_regs 54
; yosys-smt2-wire c_regs 54
(define-fun |uCore_n c_regs| ((state |uCore_s|)) (_ BitVec 54) (|uCore#21| state))
; yosys-smt2-anyinit uCore#22 54 /1722
; yosys-smt2-witness {"offset": 0, "path": ["\\b_regs"], "smtname": 22, "smtoffset": 0, "type": "init", "width": 54}
(declare-fun |uCore#22| (|uCore_s|) (_ BitVec 54)) ; \b_regs
; yosys-smt2-register b_regs 54
; yosys-smt2-wire b_regs 54
(define-fun |uCore_n b_regs| ((state |uCore_s|)) (_ BitVec 54) (|uCore#22| state))
; yosys-smt2-anyinit uCore#23 54 /1721
; yosys-smt2-witness {"offset": 0, "path": ["\\a_regs"], "smtname": 23, "smtoffset": 0, "type": "init", "width": 54}
(declare-fun |uCore#23| (|uCore_s|) (_ BitVec 54)) ; \a_regs
; yosys-smt2-register a_regs 54
; yosys-smt2-wire a_regs 54
(define-fun |uCore_n a_regs| ((state |uCore_s|)) (_ BitVec 54) (|uCore#23| state))
; yosys-smt2-anyseq uCore#24 18 $auto$setundef.cc:533:execute$408
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_408"], "smtname": 24, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#24| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_408
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_408 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_408| ((state |uCore_s|)) (_ BitVec 18) (|uCore#24| state))
; yosys-smt2-anyseq uCore#25 18 $auto$setundef.cc:533:execute$406
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_406"], "smtname": 25, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#25| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_406
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_406 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_406| ((state |uCore_s|)) (_ BitVec 18) (|uCore#25| state))
; yosys-smt2-anyseq uCore#26 18 $auto$setundef.cc:533:execute$404
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_404"], "smtname": 26, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#26| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_404
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_404 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_404| ((state |uCore_s|)) (_ BitVec 18) (|uCore#26| state))
; yosys-smt2-anyseq uCore#27 18 $auto$setundef.cc:533:execute$402
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_402"], "smtname": 27, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#27| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_402
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_402 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_402| ((state |uCore_s|)) (_ BitVec 18) (|uCore#27| state))
; yosys-smt2-anyseq uCore#28 18 $auto$setundef.cc:533:execute$400
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_400"], "smtname": 28, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#28| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_400
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_400 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_400| ((state |uCore_s|)) (_ BitVec 18) (|uCore#28| state))
; yosys-smt2-anyseq uCore#29 18 $auto$setundef.cc:533:execute$398
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_398"], "smtname": 29, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#29| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_398
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_398 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_398| ((state |uCore_s|)) (_ BitVec 18) (|uCore#29| state))
; yosys-smt2-anyseq uCore#30 18 $auto$setundef.cc:533:execute$396
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_396"], "smtname": 30, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#30| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_396
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_396 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_396| ((state |uCore_s|)) (_ BitVec 18) (|uCore#30| state))
; yosys-smt2-anyseq uCore#31 18 $auto$setundef.cc:533:execute$394
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_394"], "smtname": 31, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#31| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_394
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_394 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_394| ((state |uCore_s|)) (_ BitVec 18) (|uCore#31| state))
; yosys-smt2-anyseq uCore#32 18 $auto$setundef.cc:533:execute$392
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_392"], "smtname": 32, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#32| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_392
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_392 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_392| ((state |uCore_s|)) (_ BitVec 18) (|uCore#32| state))
; yosys-smt2-anyseq uCore#33 18 $auto$setundef.cc:533:execute$390
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_390"], "smtname": 33, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#33| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_390
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_390 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_390| ((state |uCore_s|)) (_ BitVec 18) (|uCore#33| state))
; yosys-smt2-anyseq uCore#34 18 $auto$setundef.cc:533:execute$388
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_388"], "smtname": 34, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#34| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_388
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_388 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_388| ((state |uCore_s|)) (_ BitVec 18) (|uCore#34| state))
; yosys-smt2-anyseq uCore#35 1 $auto$setundef.cc:533:execute$386
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_386"], "smtname": 35, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |uCore#35| (|uCore_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_386
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_386 1
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_386| ((state |uCore_s|)) Bool (= ((_ extract 0 0) (|uCore#35| state)) #b1))
; yosys-smt2-anyseq uCore#36 1 $auto$setundef.cc:533:execute$384
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_384"], "smtname": 36, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |uCore#36| (|uCore_s|) (_ BitVec 1)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_384
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_384 1
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_384| ((state |uCore_s|)) Bool (= ((_ extract 0 0) (|uCore#36| state)) #b1))
; yosys-smt2-anyseq uCore#37 18 $auto$setundef.cc:533:execute$382
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_382"], "smtname": 37, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#37| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_382
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_382 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_382| ((state |uCore_s|)) (_ BitVec 18) (|uCore#37| state))
; yosys-smt2-anyseq uCore#38 18 $auto$setundef.cc:533:execute$380
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_380"], "smtname": 38, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#38| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_380
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_380 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_380| ((state |uCore_s|)) (_ BitVec 18) (|uCore#38| state))
; yosys-smt2-anyseq uCore#39 18 $auto$setundef.cc:533:execute$378
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_378"], "smtname": 39, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#39| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_378
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_378 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_378| ((state |uCore_s|)) (_ BitVec 18) (|uCore#39| state))
; yosys-smt2-anyseq uCore#40 18 $auto$setundef.cc:533:execute$376
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_376"], "smtname": 40, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#40| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_376
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_376 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_376| ((state |uCore_s|)) (_ BitVec 18) (|uCore#40| state))
; yosys-smt2-anyseq uCore#41 18 $auto$setundef.cc:533:execute$374
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_374"], "smtname": 41, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#41| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_374
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_374 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_374| ((state |uCore_s|)) (_ BitVec 18) (|uCore#41| state))
; yosys-smt2-anyseq uCore#42 18 $auto$setundef.cc:533:execute$372
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_372"], "smtname": 42, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#42| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_372
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_372 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_372| ((state |uCore_s|)) (_ BitVec 18) (|uCore#42| state))
; yosys-smt2-anyseq uCore#43 18 $auto$setundef.cc:533:execute$370
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_370"], "smtname": 43, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#43| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_370
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_370 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_370| ((state |uCore_s|)) (_ BitVec 18) (|uCore#43| state))
; yosys-smt2-anyseq uCore#44 18 $auto$setundef.cc:533:execute$368
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_368"], "smtname": 44, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#44| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_368
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_368 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_368| ((state |uCore_s|)) (_ BitVec 18) (|uCore#44| state))
; yosys-smt2-anyseq uCore#45 18 $auto$setundef.cc:533:execute$366
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_366"], "smtname": 45, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#45| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_366
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_366 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_366| ((state |uCore_s|)) (_ BitVec 18) (|uCore#45| state))
; yosys-smt2-anyseq uCore#46 18 $auto$setundef.cc:533:execute$364
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_364"], "smtname": 46, "smtoffset": 0, "type": "seq", "width": 18}
(declare-fun |uCore#46| (|uCore_s|) (_ BitVec 18)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_364
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_364 18
(define-fun |uCore_n _witness_.anyseq_auto_setundef_cc_533_execute_364| ((state |uCore_s|)) (_ BitVec 18) (|uCore#46| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$ghdl.cc:806:import_module$261"], "smtname": 47, "smtoffset": 0, "type": "reg", "width": 17}
(declare-fun |uCore#47| (|uCore_s|) (_ BitVec 17)) ; $auto$ghdl.cc:806:import_module$261 [16:0]
(declare-fun |uCore#48| (|uCore_s|) (_ BitVec 1)) ; $auto$ghdl.cc:806:import_module$261 [17]
; yosys-smt2-register $auto$ghdl.cc:806:import_module$261 18
(define-fun |uCore_n $auto$ghdl.cc:806:import_module$261| ((state |uCore_s|)) (_ BitVec 18) (concat (|uCore#48| state) (|uCore#47| state)))
(define-fun |uCore#49| ((state |uCore_s|)) (_ BitVec 1) (bvnot (ite (|uCore#20| state) #b1 #b0))) ; $auto$rtlil.cc:2461:Not$411
; yosys-smt2-assume 0 $auto$formalff.cc:758:execute$412
(define-fun |uCore_u 0| ((state |uCore_s|)) Bool (or (= ((_ extract 0 0) (|uCore#49| state)) #b1) (not true))) ; $auto$formalff.cc:758:execute$412
(define-fun |uCore#50| ((state |uCore_s|)) (_ BitVec 1) (bvnot (|uCore#1| state))) ; $auto$ghdl.cc:806:import_module$265
(define-fun |uCore#51| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 16 16) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$298
(define-fun |uCore#52| ((state |uCore_s|)) (_ BitVec 1) (bvnot (|uCore#51| state))) ; $auto$ghdl.cc:806:import_module$299
; yosys-smt2-assert 0 s2
(define-fun |uCore_a 0| ((state |uCore_s|)) Bool (or (= ((_ extract 0 0) (|uCore#52| state)) #b1) (not true))) ; s2
; yosys-smt2-assert 1 /1116
(define-fun |uCore_a 1| ((state |uCore_s|)) Bool (or true (not true))) ; /1116
(define-fun |uCore#53| ((state |uCore_s|)) (_ BitVec 1) (bvand (ite (|uCore#2| state) #b1 #b0) (|uCore#0| state))) ; $auto$ghdl.cc:806:import_module$2
(define-fun |uCore#54| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|uCore#47| state)) (|uCore#53| state))) ; $auto$ghdl.cc:806:import_module$264
(define-fun |uCore#55| ((state |uCore_s|)) (_ BitVec 1) (bvand (|uCore#50| state) (|uCore#0| state))) ; $auto$ghdl.cc:806:import_module$266
(define-fun |uCore#56| ((state |uCore_s|)) (_ BitVec 1) (bvand (|uCore#55| state) (ite (|uCore#2| state) #b1 #b0))) ; $auto$ghdl.cc:806:import_module$267
(define-fun |uCore#57| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|uCore#47| state)) (|uCore#56| state))) ; $auto$ghdl.cc:806:import_module$268
(define-fun |uCore#58| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 2 2) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$270
(define-fun |uCore#59| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 3 3) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$272
(define-fun |uCore#60| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 4 4) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$274
(define-fun |uCore#61| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 5 5) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$276
(define-fun |uCore#62| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 6 6) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$278
(define-fun |uCore#63| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 7 7) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$280
(define-fun |uCore#64| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 8 8) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$282
(define-fun |uCore#65| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 9 9) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$284
(define-fun |uCore#66| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 10 10) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$286
(define-fun |uCore#67| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 11 11) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$288
(define-fun |uCore#68| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 12 12) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$290
(define-fun |uCore#69| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 13 13) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$292
(define-fun |uCore#70| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 14 14) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$294
(define-fun |uCore#71| ((state |uCore_s|)) (_ BitVec 1) (bvand ((_ extract 15 15) (|uCore#47| state)) (|uCore#50| state))) ; $auto$ghdl.cc:806:import_module$296
(define-fun |uCore#72| ((state |uCore_s|)) Bool (not (or  (= ((_ extract 2 2) (|uCore#19| state)) #b1) (= ((_ extract 3 3) (|uCore#19| state)) #b1) (= ((_ extract 4 4) (|uCore#19| state)) #b1) (= ((_ extract 5 5) (|uCore#19| state)) #b1)))) ; $auto$ghdl.cc:806:import_module$162
(define-fun |uCore#73| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1111)) ; $auto$ghdl.cc:806:import_module$163
(define-fun |uCore#74| ((state |uCore_s|)) (_ BitVec 1) (bvor (ite (|uCore#72| state) #b1 #b0) (ite (|uCore#73| state) #b1 #b0))) ; $auto$ghdl.cc:806:import_module$164
(define-fun |uCore#75| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0001)) ; $auto$ghdl.cc:806:import_module$165
(define-fun |uCore#76| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1011)) ; $auto$ghdl.cc:806:import_module$166
(define-fun |uCore#77| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1100)) ; $auto$ghdl.cc:806:import_module$167
(define-fun |uCore#78| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1101)) ; $auto$ghdl.cc:806:import_module$168
(define-fun |uCore#79| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1110)) ; $auto$ghdl.cc:806:import_module$169
(define-fun |uCore#80| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0010)) ; $auto$ghdl.cc:806:import_module$170
(define-fun |uCore#81| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0011)) ; $auto$ghdl.cc:806:import_module$171
(define-fun |uCore#82| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0100)) ; $auto$ghdl.cc:806:import_module$172
(define-fun |uCore#83| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0101)) ; $auto$ghdl.cc:806:import_module$173
(define-fun |uCore#84| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0110)) ; $auto$ghdl.cc:806:import_module$174
(define-fun |uCore#85| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b0111)) ; $auto$ghdl.cc:806:import_module$175
(define-fun |uCore#86| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1000)) ; $auto$ghdl.cc:806:import_module$176
(define-fun |uCore#87| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1001)) ; $auto$ghdl.cc:806:import_module$177
(define-fun |uCore#88| ((state |uCore_s|)) Bool (= ((_ extract 5 2) (|uCore#19| state)) #b1010)) ; $auto$ghdl.cc:806:import_module$178
(define-fun |uCore#89| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#88| state) (|uCore#8| state) (ite (|uCore#87| state) (|uCore#9| state) (ite (|uCore#86| state) (|uCore#10| state) (ite (|uCore#85| state) (|uCore#11| state) (ite (|uCore#84| state) (|uCore#12| state) (ite (|uCore#83| state) (|uCore#13| state) (ite (|uCore#82| state) (|uCore#14| state) (ite (|uCore#81| state) (|uCore#15| state) (ite (|uCore#80| state) (|uCore#16| state) (ite (|uCore#79| state) ((_ extract 17 0) (|uCore#4| state)) (ite (|uCore#78| state) ((_ extract 17 0) (|uCore#21| state)) (ite (|uCore#77| state) ((_ extract 17 0) (|uCore#22| state)) (ite (|uCore#76| state) ((_ extract 17 0) (|uCore#23| state)) (ite (|uCore#75| state) #b000001000000000000 (ite (= ((_ extract 0 0) (|uCore#74| state)) #b1) #b000000000000000000 (|uCore#42| state))))))))))))))))) ; $auto$ghdl.cc:806:import_module$179
(define-fun |uCore#90| ((state |uCore_s|)) (_ BitVec 19) (bvneg (concat ((_ extract 17 17) (|uCore#89| state)) (|uCore#89| state)))) ; $auto$ghdl.cc:806:import_module$204
(define-fun |uCore#91| ((state |uCore_s|)) (_ BitVec 17) (ite (= ((_ extract 17 17) (|uCore#90| state)) #b1) #b11111111111111111 ((_ extract 16 0) (|uCore#90| state)))) ; $auto$ghdl.cc:806:import_module$210
(define-fun |uCore#92| ((state |uCore_s|)) (_ BitVec 17) (ite (= ((_ extract 17 17) (|uCore#90| state)) #b1) ((_ extract 16 0) (|uCore#90| state)) #b00000000000000000)) ; $auto$ghdl.cc:806:import_module$214
(define-fun |uCore#93| ((state |uCore_s|)) (_ BitVec 18) (ite (= ((_ extract 18 18) (|uCore#90| state)) #b1) (concat #b1 (|uCore#92| state)) (concat #b0 (|uCore#91| state)))) ; $auto$ghdl.cc:806:import_module$215
(define-fun |uCore#94| ((state |uCore_s|)) Bool (= ((_ extract 1 0) (|uCore#19| state)) #b10)) ; $auto$ghdl.cc:806:import_module$124
(define-fun |uCore#95| ((state |uCore_s|)) Bool (= ((_ extract 1 0) (|uCore#19| state)) #b01)) ; $auto$ghdl.cc:806:import_module$140
(define-fun |uCore#96| ((state |uCore_s|)) Bool (not (or  (= ((_ extract 0 0) (|uCore#19| state)) #b1) (= ((_ extract 1 1) (|uCore#19| state)) #b1)))) ; $auto$ghdl.cc:806:import_module$141
(define-fun |uCore#97| ((state |uCore_s|)) Bool (or  (|uCore#94| state) (|uCore#95| state) (|uCore#96| state))) ; $auto$opt_reduce.cc:134:opt_pmux$324
(define-fun |uCore#98| ((state |uCore_s|)) Bool (= ((_ extract 1 0) (|uCore#19| state)) #b11)) ; $auto$ghdl.cc:806:import_module$139
(define-fun |uCore#99| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#98| state) (|uCore#93| state) (ite (|uCore#97| state) (|uCore#89| state) (|uCore#40| state)))) ; $auto$ghdl.cc:806:import_module$220
(define-fun |uCore#100| ((state |uCore_s|)) Bool (not (or  (= ((_ extract 14 14) (|uCore#19| state)) #b1) (= ((_ extract 15 15) (|uCore#19| state)) #b1) (= ((_ extract 16 16) (|uCore#19| state)) #b1)))) ; $auto$ghdl.cc:806:import_module$151
(define-fun |uCore#101| ((state |uCore_s|)) Bool (= ((_ extract 16 14) (|uCore#19| state)) #b010)) ; $auto$ghdl.cc:806:import_module$153
(define-fun |uCore#102| ((state |uCore_s|)) Bool (= ((_ extract 16 14) (|uCore#19| state)) #b011)) ; $auto$ghdl.cc:806:import_module$154
(define-fun |uCore#103| ((state |uCore_s|)) Bool (= ((_ extract 16 14) (|uCore#19| state)) #b100)) ; $auto$ghdl.cc:806:import_module$155
(define-fun |uCore#104| ((state |uCore_s|)) Bool (or  (|uCore#100| state) (|uCore#101| state) (|uCore#102| state) (|uCore#103| state))) ; $auto$opt_reduce.cc:134:opt_pmux$314
(define-fun |uCore#105| ((state |uCore_s|)) Bool (= ((_ extract 16 14) (|uCore#19| state)) #b001)) ; $auto$ghdl.cc:806:import_module$152
(define-fun |uCore#106| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#105| state) (|uCore#99| state) (ite (|uCore#104| state) ((_ extract 17 0) (|uCore#23| state)) (|uCore#39| state)))) ; $auto$ghdl.cc:806:import_module$233
(define-fun |uCore#107| ((state |uCore_s|)) Bool (not (or  (= ((_ extract 6 6) (|uCore#19| state)) #b1) (= ((_ extract 7 7) (|uCore#19| state)) #b1) (= ((_ extract 8 8) (|uCore#19| state)) #b1) (= ((_ extract 9 9) (|uCore#19| state)) #b1)))) ; $auto$ghdl.cc:806:import_module$85
(define-fun |uCore#108| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1111)) ; $auto$ghdl.cc:806:import_module$86
(define-fun |uCore#109| ((state |uCore_s|)) (_ BitVec 1) (bvor (ite (|uCore#107| state) #b1 #b0) (ite (|uCore#108| state) #b1 #b0))) ; $auto$ghdl.cc:806:import_module$87
(define-fun |uCore#110| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0001)) ; $auto$ghdl.cc:806:import_module$88
(define-fun |uCore#111| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1011)) ; $auto$ghdl.cc:806:import_module$89
(define-fun |uCore#112| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1100)) ; $auto$ghdl.cc:806:import_module$90
(define-fun |uCore#113| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1101)) ; $auto$ghdl.cc:806:import_module$91
(define-fun |uCore#114| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1110)) ; $auto$ghdl.cc:806:import_module$92
(define-fun |uCore#115| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0010)) ; $auto$ghdl.cc:806:import_module$93
(define-fun |uCore#116| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0011)) ; $auto$ghdl.cc:806:import_module$94
(define-fun |uCore#117| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0100)) ; $auto$ghdl.cc:806:import_module$95
(define-fun |uCore#118| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0101)) ; $auto$ghdl.cc:806:import_module$96
(define-fun |uCore#119| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0110)) ; $auto$ghdl.cc:806:import_module$97
(define-fun |uCore#120| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b0111)) ; $auto$ghdl.cc:806:import_module$98
(define-fun |uCore#121| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1000)) ; $auto$ghdl.cc:806:import_module$99
(define-fun |uCore#122| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1001)) ; $auto$ghdl.cc:806:import_module$100
(define-fun |uCore#123| ((state |uCore_s|)) Bool (= ((_ extract 9 6) (|uCore#19| state)) #b1010)) ; $auto$ghdl.cc:806:import_module$101
(define-fun |uCore#124| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#123| state) (|uCore#8| state) (ite (|uCore#122| state) (|uCore#9| state) (ite (|uCore#121| state) (|uCore#10| state) (ite (|uCore#120| state) (|uCore#11| state) (ite (|uCore#119| state) (|uCore#12| state) (ite (|uCore#118| state) (|uCore#13| state) (ite (|uCore#117| state) (|uCore#14| state) (ite (|uCore#116| state) (|uCore#15| state) (ite (|uCore#115| state) (|uCore#16| state) (ite (|uCore#114| state) ((_ extract 35 18) (|uCore#4| state)) (ite (|uCore#113| state) ((_ extract 35 18) (|uCore#21| state)) (ite (|uCore#112| state) ((_ extract 35 18) (|uCore#22| state)) (ite (|uCore#111| state) ((_ extract 35 18) (|uCore#23| state)) (ite (|uCore#110| state) #b000001000000000000 (ite (= ((_ extract 0 0) (|uCore#109| state)) #b1) #b000000000000000000 (|uCore#27| state))))))))))))))))) ; $auto$ghdl.cc:806:import_module$102
(define-fun |uCore#125| ((state |uCore_s|)) (_ BitVec 19) (bvneg (concat ((_ extract 17 17) (|uCore#124| state)) (|uCore#124| state)))) ; $auto$ghdl.cc:806:import_module$127
(define-fun |uCore#126| ((state |uCore_s|)) (_ BitVec 17) (ite (= ((_ extract 17 17) (|uCore#125| state)) #b1) #b11111111111111111 ((_ extract 16 0) (|uCore#125| state)))) ; $auto$ghdl.cc:806:import_module$133
(define-fun |uCore#127| ((state |uCore_s|)) (_ BitVec 17) (ite (= ((_ extract 17 17) (|uCore#125| state)) #b1) ((_ extract 16 0) (|uCore#125| state)) #b00000000000000000)) ; $auto$ghdl.cc:806:import_module$137
(define-fun |uCore#128| ((state |uCore_s|)) (_ BitVec 18) (ite (= ((_ extract 18 18) (|uCore#125| state)) #b1) (concat #b1 (|uCore#127| state)) (concat #b0 (|uCore#126| state)))) ; $auto$ghdl.cc:806:import_module$138
(define-fun |uCore#129| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#98| state) (|uCore#128| state) (ite (|uCore#97| state) (|uCore#124| state) (|uCore#24| state)))) ; $auto$ghdl.cc:806:import_module$143
(define-fun |uCore#130| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#105| state) (|uCore#129| state) (ite (|uCore#104| state) ((_ extract 35 18) (|uCore#23| state)) (|uCore#46| state)))) ; $auto$ghdl.cc:806:import_module$156
(define-fun |uCore#131| ((state |uCore_s|)) Bool (not (or  (= ((_ extract 10 10) (|uCore#19| state)) #b1) (= ((_ extract 11 11) (|uCore#19| state)) #b1) (= ((_ extract 12 12) (|uCore#19| state)) #b1) (= ((_ extract 13 13) (|uCore#19| state)) #b1)))) ; $auto$ghdl.cc:806:import_module$8
(define-fun |uCore#132| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1111)) ; $auto$ghdl.cc:806:import_module$9
(define-fun |uCore#133| ((state |uCore_s|)) (_ BitVec 1) (bvor (ite (|uCore#131| state) #b1 #b0) (ite (|uCore#132| state) #b1 #b0))) ; $auto$ghdl.cc:806:import_module$10
(define-fun |uCore#134| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0001)) ; $auto$ghdl.cc:806:import_module$11
(define-fun |uCore#135| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1011)) ; $auto$ghdl.cc:806:import_module$12
(define-fun |uCore#136| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1100)) ; $auto$ghdl.cc:806:import_module$13
(define-fun |uCore#137| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1101)) ; $auto$ghdl.cc:806:import_module$14
(define-fun |uCore#138| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1110)) ; $auto$ghdl.cc:806:import_module$15
(define-fun |uCore#139| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0010)) ; $auto$ghdl.cc:806:import_module$16
(define-fun |uCore#140| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0011)) ; $auto$ghdl.cc:806:import_module$17
(define-fun |uCore#141| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0100)) ; $auto$ghdl.cc:806:import_module$18
(define-fun |uCore#142| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0101)) ; $auto$ghdl.cc:806:import_module$19
(define-fun |uCore#143| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0110)) ; $auto$ghdl.cc:806:import_module$20
(define-fun |uCore#144| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b0111)) ; $auto$ghdl.cc:806:import_module$21
(define-fun |uCore#145| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1000)) ; $auto$ghdl.cc:806:import_module$22
(define-fun |uCore#146| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1001)) ; $auto$ghdl.cc:806:import_module$23
(define-fun |uCore#147| ((state |uCore_s|)) Bool (= ((_ extract 13 10) (|uCore#19| state)) #b1010)) ; $auto$ghdl.cc:806:import_module$24
(define-fun |uCore#148| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#147| state) (|uCore#8| state) (ite (|uCore#146| state) (|uCore#9| state) (ite (|uCore#145| state) (|uCore#10| state) (ite (|uCore#144| state) (|uCore#11| state) (ite (|uCore#143| state) (|uCore#12| state) (ite (|uCore#142| state) (|uCore#13| state) (ite (|uCore#141| state) (|uCore#14| state) (ite (|uCore#140| state) (|uCore#15| state) (ite (|uCore#139| state) (|uCore#16| state) (ite (|uCore#138| state) ((_ extract 53 36) (|uCore#4| state)) (ite (|uCore#137| state) ((_ extract 53 36) (|uCore#21| state)) (ite (|uCore#136| state) ((_ extract 53 36) (|uCore#22| state)) (ite (|uCore#135| state) ((_ extract 53 36) (|uCore#23| state)) (ite (|uCore#134| state) #b000001000000000000 (ite (= ((_ extract 0 0) (|uCore#133| state)) #b1) #b000000000000000000 (|uCore#26| state))))))))))))))))) ; $auto$ghdl.cc:806:import_module$25
(define-fun |uCore#149| ((state |uCore_s|)) (_ BitVec 19) (bvneg (concat ((_ extract 17 17) (|uCore#148| state)) (|uCore#148| state)))) ; $auto$ghdl.cc:806:import_module$50
(define-fun |uCore#150| ((state |uCore_s|)) (_ BitVec 17) (ite (= ((_ extract 17 17) (|uCore#149| state)) #b1) #b11111111111111111 ((_ extract 16 0) (|uCore#149| state)))) ; $auto$ghdl.cc:806:import_module$56
(define-fun |uCore#151| ((state |uCore_s|)) (_ BitVec 17) (ite (= ((_ extract 17 17) (|uCore#149| state)) #b1) ((_ extract 16 0) (|uCore#149| state)) #b00000000000000000)) ; $auto$ghdl.cc:806:import_module$60
(define-fun |uCore#152| ((state |uCore_s|)) (_ BitVec 18) (ite (= ((_ extract 18 18) (|uCore#149| state)) #b1) (concat #b1 (|uCore#151| state)) (concat #b0 (|uCore#150| state)))) ; $auto$ghdl.cc:806:import_module$61
(define-fun |uCore#153| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#98| state) (|uCore#152| state) (ite (|uCore#97| state) (|uCore#148| state) (|uCore#32| state)))) ; $auto$ghdl.cc:806:import_module$66
(define-fun |uCore#154| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#105| state) (|uCore#153| state) (ite (|uCore#104| state) ((_ extract 53 36) (|uCore#23| state)) (|uCore#31| state)))) ; $auto$ghdl.cc:806:import_module$79
(define-fun |uCore#155| ((state |uCore_s|)) Bool (or  (|uCore#100| state) (|uCore#105| state) (|uCore#102| state) (|uCore#103| state))) ; $auto$opt_reduce.cc:134:opt_pmux$316
(define-fun |uCore#156| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#101| state) (|uCore#99| state) (ite (|uCore#155| state) ((_ extract 17 0) (|uCore#22| state)) (|uCore#38| state)))) ; $auto$ghdl.cc:806:import_module$234
(define-fun |uCore#157| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#101| state) (|uCore#129| state) (ite (|uCore#155| state) ((_ extract 35 18) (|uCore#22| state)) (|uCore#45| state)))) ; $auto$ghdl.cc:806:import_module$157
(define-fun |uCore#158| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#101| state) (|uCore#153| state) (ite (|uCore#155| state) ((_ extract 53 36) (|uCore#22| state)) (|uCore#30| state)))) ; $auto$ghdl.cc:806:import_module$80
(define-fun |uCore#159| ((state |uCore_s|)) Bool (or  (|uCore#100| state) (|uCore#105| state) (|uCore#101| state) (|uCore#103| state))) ; $auto$opt_reduce.cc:134:opt_pmux$318
(define-fun |uCore#160| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#102| state) (|uCore#99| state) (ite (|uCore#159| state) ((_ extract 17 0) (|uCore#21| state)) (|uCore#37| state)))) ; $auto$ghdl.cc:806:import_module$235
(define-fun |uCore#161| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#102| state) (|uCore#129| state) (ite (|uCore#159| state) ((_ extract 35 18) (|uCore#21| state)) (|uCore#44| state)))) ; $auto$ghdl.cc:806:import_module$158
(define-fun |uCore#162| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#102| state) (|uCore#153| state) (ite (|uCore#159| state) ((_ extract 53 36) (|uCore#21| state)) (|uCore#29| state)))) ; $auto$ghdl.cc:806:import_module$81
(define-fun |uCore#163| ((state |uCore_s|)) (_ BitVec 5) (bvadd (|uCore#7| state) #b00001)) ; $auto$ghdl.cc:806:import_module$6
(define-fun |uCore#164| ((state |uCore_s|)) (_ BitVec 5) (ite (= ((_ extract 0 0) (|uCore#53| state)) #b1) (|uCore#6| state) (|uCore#7| state))) ; $auto$ghdl.cc:806:import_module$3
(define-fun |uCore#165| ((state |uCore_s|)) (_ BitVec 5) (ite (= ((_ extract 0 0) (|uCore#0| state)) #b1) (|uCore#164| state) (|uCore#163| state))) ; $auto$ghdl.cc:806:import_module$7
(define-fun |uCore#166| ((state |uCore_s|)) Bool (or  (|uCore#100| state) (|uCore#105| state) (|uCore#101| state) (|uCore#102| state))) ; $auto$opt_reduce.cc:134:opt_pmux$320
(define-fun |uCore#167| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#103| state) (|uCore#99| state) (ite (|uCore#166| state) ((_ extract 17 0) (|uCore#5| state)) (|uCore#34| state)))) ; $auto$ghdl.cc:806:import_module$238
(define-fun |uCore#168| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#103| state) (|uCore#129| state) (ite (|uCore#166| state) ((_ extract 35 18) (|uCore#5| state)) (|uCore#43| state)))) ; $auto$ghdl.cc:806:import_module$161
(define-fun |uCore#169| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#103| state) (|uCore#153| state) (ite (|uCore#166| state) ((_ extract 53 36) (|uCore#5| state)) (|uCore#28| state)))) ; $auto$ghdl.cc:806:import_module$84
(define-fun |uCore#170| ((state |uCore_s|)) (_ BitVec 36) (bvmul (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) (concat ((_ extract 17 17) (|uCore#23| state)) ((_ extract 17 0) (|uCore#23| state)))))))))))))))))))) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) (concat ((_ extract 17 17) (|uCore#22| state)) ((_ extract 17 0) (|uCore#22| state)))))))))))))))))))))) ; $auto$ghdl.cc:806:import_module$184
(define-fun |uCore#171| ((state |uCore_s|)) (_ BitVec 37) (bvadd (concat ((_ extract 35 35) (|uCore#170| state)) (|uCore#170| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 17) (|uCore#21| state)) (concat ((_ extract 17 0) (|uCore#21| state)) #b000000000000)))))))))) ; $auto$ghdl.cc:806:import_module$189
(define-fun |uCore#172| ((state |uCore_s|)) Bool (distinct ((_ extract 35 29) (|uCore#171| state)) #b0000000)) ; $auto$ghdl.cc:806:import_module$193
(define-fun |uCore#173| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#172| state) #b011111111111111111 ((_ extract 29 12) (|uCore#171| state)))) ; $auto$ghdl.cc:806:import_module$195
(define-fun |uCore#174| ((state |uCore_s|)) Bool (= ((_ extract 35 29) (|uCore#171| state)) #b1111111)) ; $auto$ghdl.cc:806:import_module$196
(define-fun |uCore#175| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#174| state) ((_ extract 29 12) (|uCore#171| state)) #b100000000000000000)) ; $auto$ghdl.cc:806:import_module$199
(define-fun |uCore#176| ((state |uCore_s|)) (_ BitVec 18) (ite (= ((_ extract 36 36) (|uCore#171| state)) #b1) (|uCore#175| state) (|uCore#173| state))) ; $auto$ghdl.cc:806:import_module$200
(define-fun |uCore#177| ((state |uCore_s|)) Bool (or  (|uCore#98| state) (|uCore#95| state) (|uCore#96| state))) ; $auto$opt_reduce.cc:134:opt_pmux$322
(define-fun |uCore#178| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#177| state) ((_ extract 17 0) (|uCore#4| state)) (ite (|uCore#94| state) (|uCore#176| state) (|uCore#41| state)))) ; $auto$ghdl.cc:806:import_module$219
(define-fun |uCore#179| ((state |uCore_s|)) (_ BitVec 36) (bvmul (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) (concat ((_ extract 35 35) (|uCore#23| state)) ((_ extract 35 18) (|uCore#23| state)))))))))))))))))))) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) (concat ((_ extract 35 35) (|uCore#22| state)) ((_ extract 35 18) (|uCore#22| state)))))))))))))))))))))) ; $auto$ghdl.cc:806:import_module$107
(define-fun |uCore#180| ((state |uCore_s|)) (_ BitVec 37) (bvadd (concat ((_ extract 35 35) (|uCore#179| state)) (|uCore#179| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 35) (|uCore#21| state)) (concat ((_ extract 35 18) (|uCore#21| state)) #b000000000000)))))))))) ; $auto$ghdl.cc:806:import_module$112
(define-fun |uCore#181| ((state |uCore_s|)) Bool (distinct ((_ extract 35 29) (|uCore#180| state)) #b0000000)) ; $auto$ghdl.cc:806:import_module$116
(define-fun |uCore#182| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#181| state) #b011111111111111111 ((_ extract 29 12) (|uCore#180| state)))) ; $auto$ghdl.cc:806:import_module$118
(define-fun |uCore#183| ((state |uCore_s|)) Bool (= ((_ extract 35 29) (|uCore#180| state)) #b1111111)) ; $auto$ghdl.cc:806:import_module$119
(define-fun |uCore#184| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#183| state) ((_ extract 29 12) (|uCore#180| state)) #b100000000000000000)) ; $auto$ghdl.cc:806:import_module$122
(define-fun |uCore#185| ((state |uCore_s|)) (_ BitVec 18) (ite (= ((_ extract 36 36) (|uCore#180| state)) #b1) (|uCore#184| state) (|uCore#182| state))) ; $auto$ghdl.cc:806:import_module$123
(define-fun |uCore#186| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#177| state) ((_ extract 35 18) (|uCore#4| state)) (ite (|uCore#94| state) (|uCore#185| state) (|uCore#25| state)))) ; $auto$ghdl.cc:806:import_module$142
(define-fun |uCore#187| ((state |uCore_s|)) (_ BitVec 36) (bvmul (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) (concat ((_ extract 53 53) (|uCore#23| state)) ((_ extract 53 36) (|uCore#23| state)))))))))))))))))))) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) (concat ((_ extract 53 53) (|uCore#22| state)) ((_ extract 53 36) (|uCore#22| state)))))))))))))))))))))) ; $auto$ghdl.cc:806:import_module$30
(define-fun |uCore#188| ((state |uCore_s|)) (_ BitVec 37) (bvadd (concat ((_ extract 35 35) (|uCore#187| state)) (|uCore#187| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 53) (|uCore#21| state)) (concat ((_ extract 53 36) (|uCore#21| state)) #b000000000000)))))))))) ; $auto$ghdl.cc:806:import_module$35
(define-fun |uCore#189| ((state |uCore_s|)) Bool (distinct ((_ extract 35 29) (|uCore#188| state)) #b0000000)) ; $auto$ghdl.cc:806:import_module$39
(define-fun |uCore#190| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#189| state) #b011111111111111111 ((_ extract 29 12) (|uCore#188| state)))) ; $auto$ghdl.cc:806:import_module$41
(define-fun |uCore#191| ((state |uCore_s|)) Bool (= ((_ extract 35 29) (|uCore#188| state)) #b1111111)) ; $auto$ghdl.cc:806:import_module$42
(define-fun |uCore#192| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#191| state) ((_ extract 29 12) (|uCore#188| state)) #b100000000000000000)) ; $auto$ghdl.cc:806:import_module$45
(define-fun |uCore#193| ((state |uCore_s|)) (_ BitVec 18) (ite (= ((_ extract 36 36) (|uCore#188| state)) #b1) (|uCore#192| state) (|uCore#190| state))) ; $auto$ghdl.cc:806:import_module$46
(define-fun |uCore#194| ((state |uCore_s|)) (_ BitVec 18) (ite (|uCore#177| state) ((_ extract 53 36) (|uCore#4| state)) (ite (|uCore#94| state) (|uCore#193| state) (|uCore#33| state)))) ; $auto$ghdl.cc:806:import_module$65
(define-fun |uCore#195| ((state |uCore_s|)) (_ BitVec 1) (ite (|uCore#103| state) #b1 (ite (|uCore#166| state) #b0 (|uCore#36| state)))) ; $auto$ghdl.cc:806:import_module$236
(define-fun |uCore#196| ((state |uCore_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|uCore#53| state)) #b1) #b0 (|uCore#0| state))) ; $auto$ghdl.cc:806:import_module$160
(define-fun |uCore#197| ((state |uCore_s|)) (_ BitVec 1) (ite (|uCore#103| state) #b1 (ite (|uCore#166| state) (|uCore#196| state) (|uCore#35| state)))) ; $auto$ghdl.cc:806:import_module$237
(define-fun |uCore_a| ((state |uCore_s|)) Bool (and
  (|uCore_a 0| state)
  (|uCore_a 1| state)
))
(define-fun |uCore_u| ((state |uCore_s|)) Bool 
  (|uCore_u 0| state)
)
(define-fun |uCore_i| ((state |uCore_s|)) Bool (and
  (= (= ((_ extract 0 0) (|uCore#0| state)) #b1) true) ; s_ready
  (= (= ((_ extract 0 0) (|uCore#1| state)) #b1) false) ; s_done
  (= (|uCore#5| state) #b000000000000000000000000000000000000000000000000000000) ; output_regs
  (= (|uCore#7| state) #b00000) ; instruction_pointer
  (= (bvand (concat (|uCore#48| state) (|uCore#47| state)) #b011111111111111111) #b000000000000000001) ; $auto$ghdl.cc:806:import_module$261
  (= (bvand (select (|uCore#17#0| state) #b00000) #b11111111111111111) #b00000000000000000) ; /1728[0]
  (= (bvand (select (|uCore#17#0| state) #b00001) #b11111111111111111) #b00000000000000000) ; /1728[1]
  (= (bvand (select (|uCore#17#0| state) #b00010) #b11111111111111111) #b00000000000000000) ; /1728[2]
  (= (bvand (select (|uCore#17#0| state) #b00011) #b11111111111111111) #b00000000000000000) ; /1728[3]
  (= (bvand (select (|uCore#17#0| state) #b00100) #b11111111111111111) #b00000000000000000) ; /1728[4]
  (= (bvand (select (|uCore#17#0| state) #b00101) #b11111111111111111) #b00000000000000000) ; /1728[5]
  (= (bvand (select (|uCore#17#0| state) #b00110) #b11111111111111111) #b00000000000000000) ; /1728[6]
  (= (bvand (select (|uCore#17#0| state) #b00111) #b11111111111111111) #b00000000000000000) ; /1728[7]
  (= (bvand (select (|uCore#17#0| state) #b01000) #b11111111111111111) #b00000000000000000) ; /1728[8]
  (= (bvand (select (|uCore#17#0| state) #b01001) #b11111111111111111) #b00000000000000000) ; /1728[9]
  (= (bvand (select (|uCore#17#0| state) #b01010) #b11111111111111111) #b00000000000000000) ; /1728[10]
  (= (bvand (select (|uCore#17#0| state) #b01011) #b11111111111111111) #b00000000000000000) ; /1728[11]
  (= (bvand (select (|uCore#17#0| state) #b01100) #b11111111111111111) #b00000000000000000) ; /1728[12]
  (= (bvand (select (|uCore#17#0| state) #b01101) #b11111111111111111) #b00000000000000000) ; /1728[13]
  (= (bvand (select (|uCore#17#0| state) #b01110) #b11111111111111111) #b00000000000000000) ; /1728[14]
  (= (bvand (select (|uCore#17#0| state) #b01111) #b11111111111111111) #b00000000000000000) ; /1728[15]
  (= (bvand (select (|uCore#17#0| state) #b10000) #b11111111111111111) #b00000000000000000) ; /1728[16]
  (= (bvand (select (|uCore#17#0| state) #b10001) #b11111111111111111) #b00000000000000000) ; /1728[17]
  (= (bvand (select (|uCore#17#0| state) #b10010) #b11111111111111111) #b10011101110111001) ; /1728[18]
  (= (bvand (select (|uCore#17#0| state) #b10011) #b11111111111111111) #b00011111111111110) ; /1728[19]
  (= (bvand (select (|uCore#17#0| state) #b10100) #b11111111111111111) #b01000010001000101) ; /1728[20]
  (= (bvand (select (|uCore#17#0| state) #b10101) #b11111111111111111) #b00100100011010001) ; /1728[21]
  (= (bvand (select (|uCore#17#0| state) #b10110) #b11111111111111111) #b01111101110111001) ; /1728[22]
  (= (bvand (select (|uCore#17#0| state) #b10111) #b11111111111111111) #b00011111111111110) ; /1728[23]
  (= (bvand (select (|uCore#17#0| state) #b11000) #b11111111111111111) #b01001110101011001) ; /1728[24]
  (= (bvand (select (|uCore#17#0| state) #b11001) #b11111111111111111) #b00100110100001011) ; /1728[25]
  (= (bvand (select (|uCore#17#0| state) #b11010) #b11111111111111111) #b01111101110111001) ; /1728[26]
  (= (bvand (select (|uCore#17#0| state) #b11011) #b11111111111111111) #b00011111111111110) ; /1728[27]
  (= (bvand (select (|uCore#17#0| state) #b11100) #b11111111111111111) #b01100000000000001) ; /1728[28]
  (= (bvand (select (|uCore#17#0| state) #b11101) #b11111111111111111) #b01001100111010101) ; /1728[29]
  (= (bvand (select (|uCore#17#0| state) #b11110) #b11111111111111111) #b00101000010001101) ; /1728[30]
  (= (bvand (select (|uCore#17#0| state) #b11111) #b11111111111111111) #b00000000000000000) ; /1728[31]
))
(define-fun |uCore_h| ((state |uCore_s|)) Bool true)
(define-fun |uCore_t| ((state |uCore_s|) (next_state |uCore_s|)) Bool (and
  (= (concat (|uCore#71| state) (concat (|uCore#70| state) (concat (|uCore#69| state) (concat (|uCore#68| state) (concat (|uCore#67| state) (concat (|uCore#66| state) (concat (|uCore#65| state) (concat (|uCore#64| state) (concat (|uCore#63| state) (concat (|uCore#62| state) (concat (|uCore#61| state) (concat (|uCore#60| state) (concat (|uCore#59| state) (concat (|uCore#58| state) (concat (|uCore#57| state) (concat (|uCore#54| state) ((_ extract 0 0) (|uCore#47| state)))))))))))))))))) (|uCore#47| next_state)) ; /1642 $auto$ghdl.cc:806:import_module$261 [16:0]
  (= (concat (|uCore#154| state) (concat (|uCore#130| state) (|uCore#106| state))) (|uCore#23| next_state)) ; /1721 \a_regs
  (= (concat (|uCore#158| state) (concat (|uCore#157| state) (|uCore#156| state))) (|uCore#22| next_state)) ; /1722 \b_regs
  (= (concat (|uCore#162| state) (concat (|uCore#161| state) (|uCore#160| state))) (|uCore#21| next_state)) ; /1723 \c_regs
  (= (|uCore#165| state) (|uCore#7| next_state)) ; /1720 \instruction_pointer
  (= (concat (|uCore#169| state) (concat (|uCore#168| state) (|uCore#167| state))) (|uCore#5| next_state)) ; /1727 \output_regs
  (= (concat (|uCore#194| state) (concat (|uCore#186| state) (|uCore#178| state))) (|uCore#4| next_state)) ; /1724 \result_regs
  (= (|uCore#195| state) (|uCore#1| next_state)) ; /1725 \s_done
  (= (|uCore#197| state) (|uCore#0| next_state)) ; /1726 \s_ready
  (= (|uCore#17#0| state) (|uCore#17#0| next_state)) ; /1728
)) ; end of module uCore
; yosys-smt2-topmod uCore
; end of yosys output
