Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 12 22:35:13 2021
| Host         : BryanDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |              67 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------+-------------------------------+------------------+----------------+--------------+
|         Clock Signal        |           Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1 |                                  | vga_driver/hsync0             |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp                  |                               |                1 |              1 |         1.00 |
|  VGA_vsync_OBUF_BUFG        |                                  | add_bb/scorecount2            |                2 |              5 |         2.50 |
|  VGA_vsync_OBUF_BUFG        |                                  |                               |                3 |              6 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                  | add_bb/ball_y[10]_i_1_n_0     |                3 |              6 |         2.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/ball_x_motion[10]_i_1_n_0 |                               |                2 |              7 |         3.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/ball_y_motion_0           |                               |                2 |              7 |         3.50 |
|  clk_in_IBUF_BUFG           |                                  |                               |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp                  | vga_driver/v_cnt0             |                3 |             10 |         3.33 |
|  VGA_vsync_OBUF_BUFG        |                                  | add_bb/ball_x_reg[10]_i_1_n_4 |                3 |             11 |         3.67 |
|  clk_wiz_0_inst/U0/clk_out1 |                                  | vga_driver/clear              |                4 |             11 |         2.75 |
|  ADC_CS_2_OBUF              |                                  |                               |                9 |             18 |         2.00 |
|  count_reg[4]               | adc/pdata2[11]_i_1_n_0           |                               |                8 |             22 |         2.75 |
|  clk_wiz_0_inst/U0/clk_out1 |                                  |                               |                7 |             26 |         3.71 |
|  VGA_vsync_OBUF_BUFG        | add_bb/scorecount[15]_i_1_n_0    |                               |               11 |             32 |         2.91 |
+-----------------------------+----------------------------------+-------------------------------+------------------+----------------+--------------+


