$date
2021-01-27T11:41+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module FullAdder $end
 $var wire 1 ! _T $end
 $var wire 1 " io_cIn $end
 $var wire 1 # io_b $end
 $var wire 1 $ io_cOut $end
 $var wire 1 % clock $end
 $var wire 1 & io_s $end
 $var wire 1 ' io_a $end
 $var wire 1 ( reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
0"
0&
0#
0'
0$
0!
0(
$end
#0
1(
#1
1%
#6
0%
#11
1%
#16
0%
#21
1%
#26
0%
#31
1%
#36
0%
#41
1%
#46
0%
0(
#51
1%
#56
0%
#61
1%
#66
0%
#71
1%
#76
0%
#81
1%
#86
0%
1"
1&
#91
1%
#96
1!
0%
0"
1#
#101
1%
#106
0%
1"
0&
1$
#111
1%
#116
0%
0"
1&
0#
1'
0$
#121
1%
#126
0%
1"
0&
1$
#131
1%
#136
0!
0%
0"
1#
#141
1%
#146
0%
1"
