{
    "functionName": "test_ParallelToSerialConverter16To1",
    "className": "TestParallelToSerialConverter16To1",
    "fileName": "/jamesjiang52_&_Bitwise/tests_&_state_&_test_ParallelToSerialConverter16To1.py",
    "projectName": "repos",
    "Label": false,
    "isTest": true,
    "Body": "enable = bw.wire.Wire()\nreset_n = bw.wire.Wire()\nparallel_load_n = bw.wire.Wire()\ndata_1 = bw.wire.Wire()\ndata_2 = bw.wire.Wire()\ndata_3 = bw.wire.Wire()\ndata_4 = bw.wire.Wire()\ndata_5 = bw.wire.Wire()\ndata_6 = bw.wire.Wire()\ndata_7 = bw.wire.Wire()\ndata_8 = bw.wire.Wire()\ndata_9 = bw.wire.Wire()\ndata_10 = bw.wire.Wire()\ndata_11 = bw.wire.Wire()\ndata_12 = bw.wire.Wire()\ndata_13 = bw.wire.Wire()\ndata_14 = bw.wire.Wire()\ndata_15 = bw.wire.Wire()\ndata_16 = bw.wire.Wire()\nclock = bw.wire.Wire()\noutput = bw.wire.Wire()\ndata_bus = bw.wire.Bus16(data_1, data_2, data_3, data_4, data_5, data_6,\n    data_7, data_8, data_9, data_10, data_11, data_12, data_13, data_14,\n    data_15, data_16)\na = bw.state.ParallelToSerialConverter16To1(enable, reset_n,\n    parallel_load_n, data_bus, clock, output)\nenable.value = 1\nreset_n.value = 0\nassert output.value == 0\nreset_n.value = 1\nclock.value = 0\nparallel_load_n.value = 0\ndata_1.value = 1\ndata_2.value = 0\ndata_3.value = 0\ndata_4.value = 1\ndata_5.value = 1\ndata_6.value = 0\ndata_7.value = 0\ndata_8.value = 1\ndata_9.value = 1\ndata_10.value = 0\ndata_11.value = 0\ndata_12.value = 1\ndata_13.value = 1\ndata_14.value = 0\ndata_15.value = 0\ndata_16.value = 1\nclock.value = 1\nparallel_load_n.value = 1\nassert output.value == 1\nenable.value = 0\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nenable.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 0\nclock.value = 0\nparallel_load_n.value = 0\ndata_1.value = 1\ndata_2.value = 1\ndata_3.value = 1\ndata_4.value = 1\ndata_5.value = 1\ndata_6.value = 1\ndata_7.value = 1\ndata_8.value = 1\ndata_9.value = 1\ndata_10.value = 1\ndata_11.value = 1\ndata_12.value = 1\ndata_13.value = 1\ndata_14.value = 1\ndata_15.value = 1\ndata_16.value = 1\nclock.value = 1\nparallel_load_n.value = 1\nassert output.value == 1\nclock.value = 0\nclock.value = 1\nassert output.value == 1\nreset_n.value = 0\nassert output.value == 0\nprint(a.__doc__)\nprint(a)\na(enable=1, clear_n=1, load_n=0, data_bus=(0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0,\n    1, 0, 1, 0, 1), clock=0, output=None)\nassert output.value == 0\na(clock=1)\nassert output.value == 1\n"
}