[tasks]
task_cover cover
task_prove prove

[options]
depth   20

prove: mode bmc
cover: mode cover

[engines]
smtbmc  boolector

[script]
echo on
verilog_defaults -add -IREPO_HOME/rtl/core/
read_verilog -sv -formal REPO_HOME/verif/core/design-assertions/wrapper.sv
read_verilog -sv -formal REPO_HOME/verif/core/design-assertions/fairness.sv
tcl REPO_HOME/flow/design-assertions/read_core_rtl.tcl
read_verilog -sv -formal REPO_HOME/rtl/prim/*.sv
prep -flatten -nordff -top design_assertions_wrapper 
chformal -early

[files]
REPO_HOME/extern/riscv-formal/checks/rvfi_macros.vh

[file defines.svh]
`define DESIGNER_ASSERTION_CORE_FETCH_BUFFER 1
`define CLOCK_GATE_NO_LATCH 1


