---
title: Yesheng Liang
---

<!-- ## About -->

I am Yesheng Liang (梁业升), a master student at [CSE, UC San Diego](https://cse.ucsd.edu). I received my Bachelor's degree in Computer Science and Technology from [Tsinghua University](https://www.tsinghua.edu.cn/en/). I like building interesting applications.

If you’re curious about me beyond academics, feel free to explore the non-academic about page on my [blog](https://liang2kl.github.io/blog/about) as well as other posts (in Chinese).

## Education

<!-- <div class="card"> -->

**Tsinghua University**<br/>
*B.Eng. in Computer Science and Technology*

- 2019.8 - 2023.6
- GPA: 3.75/4.0

<div class="dashed-line"></div>

**University of California, San Diego**<br/>
*Master in Computer Science and Technology*

- 2024.9 - expected 2026
- GPA: N/A

<!-- </div> -->

## Experience

<!-- <div class="card"> -->

**Research Intern**<br/>
*@ Xtra Computing Group, National University of Singapore*

- 2023.8 - 2024.1
- Language models and prompting
- Federated learning

<!-- Advised by [Prof. Bingsheng He](https://www.comp.nus.edu.sg/~hebs/) -->

<div class="dashed-line"></div>

**Intern**<br/>
*@ Qihoo 360*

- 2023.7
- Vulnerability mining in IoT devices

<div class="dashed-line"></div>

**Research Intern**<br/>
*@ Storage Research Group, Tsinghua University*

- 2022.1 - 2023.3
- User-Space scheduling in HTAP systems

<!-- Advised by [Prof. Youyou Lu](https://storage.cs.tsinghua.edu.cn/~lu/) -->

<div class="dashed-line"></div>

**Research Intern**<br/>
*@ Institute of Trustworthy Networks and Systems, Tsinghua University*

- 2020.9 - 2021.3
- Indoor positioning with Wi-Fi NICs

<!-- Advised by [Prof. Jiliang Wang](http://tns.thss.tsinghua.edu.cn/~jiliang/) -->

<!-- </div> -->

<!-- ## Publications -->

<!-- # Interests -->


<!-- ## Selected Projects

An exhaustive list of all my noteworthy projects can be found on my [blog](https://liang2kl.github.io/blog/about#项目). -->

## Skills

**Programming Languages** <br/> C/C++, Python, Swift, Rust, Go, JavaScript, Bash, SQL, VHDL, SystemVerilog

**Frameworks** <br/> UIKit & SwiftUI, React, Django, Flask, Gin

**Tools** <br/> Git, LaTex, Docker, Make, CMake, Bazel

<style>
.post {
    padding-top: 0 !important;
    margin-top: 0 !important;
}
h2 {
    margin-top: 1.5em !important;
    margin-bottom: .5em !important;
    color: black;
    background-color: #23B0FF;
    display:inline-block;
    padding-left: 3em;
    padding-right: 0.1em;
}
.card {
    padding: 20px;
    /* border-radius: 0.5em; */
    background-color: #00000044;
    /* margin-bottom: 1em; */
    /* margin-left: calc(25% - 25vw);
    margin-right: calc(25% - 25vw);
    padding-left: calc(25vw - 25%);
    padding-right: calc(25vw - 25%); */
}
/* .card > :last-child {
    margin-bottom: 0;
}
.card > :first-child {
    margin-top: 0;
}
.card:not(:last-child) {
    margin-bottom: 20px;
}
.card > p {
    margin-bottom: 0;
} */

.dashed-line {
  position: relative;
  border-bottom: 2px dashed #ffffff33; /* dashed line */
}

.hanchor {
    display: none;
}

</style>

