{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "77a1449c_18b01a83",
        "filename": "plat/rpi/rpi4/include/rpi_hw.h",
        "patchSetId": 5
      },
      "lineNbr": 17,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2021-04-03T15:56:12Z",
      "side": 1,
      "message": "According to the kernel DT this BMC2711 specific range starts at 0xfc000000 (even though indeed PCI only starts at 0xfd500000), can you please adjust this, to be consistent?",
      "revId": "2f30f57dba3f549ba427eec16df0b00672bbf52c",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "57b53ee0_fec1cfd6",
        "filename": "plat/rpi/rpi4/include/rpi_hw.h",
        "patchSetId": 5
      },
      "lineNbr": 17,
      "author": {
        "id": 1000503
      },
      "writtenOn": "2021-04-06T20:03:13Z",
      "side": 1,
      "message": "Sure, the public PDF describes the range as starting @ fc000000 too, but it wasn\u0027t apparent what was between fc00 and fd50. Although the DT claims whatever it is is part of the SCB.\n\nEither way the one advantage is that everything goes back to LV2.",
      "parentUuid": "77a1449c_18b01a83",
      "revId": "2f30f57dba3f549ba427eec16df0b00672bbf52c",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "373239a0_094187de",
        "filename": "plat/rpi/rpi4/include/rpi_hw.h",
        "patchSetId": 5
      },
      "lineNbr": 17,
      "author": {
        "id": 1000503
      },
      "writtenOn": "2021-04-13T14:53:42Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "57b53ee0_fec1cfd6",
      "revId": "2f30f57dba3f549ba427eec16df0b00672bbf52c",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}