(kicad_pcb (version 20170123) (host pcbnew no-vcs-found-7602~57~ubuntu16.04.1)

  (general
    (links 0)
    (no_connects 0)
    (area 93.230699 75.196699 211.569301 130.543301)
    (thickness 1.6)
    (drawings 2)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (title_block
    (title template_5x3)
    (rev 1.0)
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user hide)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (trace_clearance 0.0254)
    (zone_clearance 0.2032)
    (zone_45_only no)
    (trace_min 0.254)
    (segment_width 0.2286)
    (edge_width 0.2286)
    (via_size 0.889)
    (via_drill 0.635)
    (via_min_size 0.889)
    (via_min_drill 0.508)
    (uvia_size 0.508)
    (uvia_drill 0.127)
    (uvias_allowed no)
    (uvia_min_size 0.508)
    (uvia_min_drill 0.127)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.381)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.016 4.4958)
    (pad_drill 0)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFF77F)
    (pcbplotparams
      (layerselection 0x000f0_ffffffff)
      (usegerberextensions true)
      (excludeedgelayer false)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk true)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers/))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.0254)
    (trace_width 0.254)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (net_class GND ""
    (clearance 0.1016)
    (trace_width 0.4064)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (net_class LEDPOWER ""
    (clearance 0.254)
    (trace_width 0.6096)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (net_class POWER ""
    (clearance 0.254)
    (trace_width 0.8128)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (net_class SIGNAL ""
    (clearance 0.1016)
    (trace_width 0.4064)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (net_class SUPERPOWER ""
    (clearance 0.254)
    (trace_width 1.2192)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (diff_pair_gap 0.254)
    (diff_pair_width 0.254)
  )

  (gr_text https://github.com/janelia-modular-devices (at 100.33 118.11) (layer F.SilkS)
    (effects (font (size 1.016 1.016) (thickness 0.1905)))
  )
  (gr_text "Janelia Modular Device\ntemplate\npart_number: 1000\n02/2017 ver 1.0\n5x3" (at 93.98 125.73) (layer F.SilkS)
    (effects (font (size 1.016 1.016) (thickness 0.254)) (justify left))
  )

)
