#+BEGIN_SRC C
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
  /* USER CODE BEGIN TIM4_IRQn 1 */
  if(i < 3)
    {
      /* Capture the timer value when interrupt occured */
      tmp[1] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_3);
  
      if(tmp[1] > tmp[0])
	{
	  uwDiffCapture = tmp[1] - tmp[0];
	}
      else /* if tmp[1] <= tmp[0]*/
	{
	  uwDiffCapture = (0xFFFF - tmp[0]) + tmp[1];
	}
      /* Left shifting the vector */
      tmp[0] = tmp[1];

      if (clock_sync == 1)
	{
	  if(update_variable == 0)
	    {
	      if ((uwDiffCapture > 6000) && (uwDiffCapture < 7000))
		{
                  update_variable = 1;
		  i = i-1;
		  
		}
	      else if ((uwDiffCapture > 12000) && (uwDiffCapture < 13000))
		{
		  msg[i] = !Current_bit;
		  if(i == 2)
		    {
		      HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
		    }
		}
	      else 
		{
                  Manch_Error();
		}
	      Current_bit = msg[i];
	      i++;
	      
	    }
	  else if(update_variable == 1)
	    {
	      /* only execute the next block if that some variable =1; */
	  
	      /* Wait for next interupt but How ?? */
	      if((uwDiffCapture > 6000) && (uwDiffCapture < 7000))
		{
                  HAL_GPIO_WritePin(LED_Yellow_GPIO_Port, LED_Yellow_Pin, GPIO_PIN_SET);
		  msg[i] = Current_bit;
                  update_variable = 0;
		  
		}
	      else
		{
                  
		  Manch_Error();
		}
              
	    }
	  
	}
  
      if(clock_sync == 0)
	{
      
	  if((uwDiffCapture > 12700) && (uwDiffCapture < 12900 ))
	    {
          
	      clock_sync = 1;
	      if(HAL_GPIO_ReadPin(TIM_4_3_GPIO_Port, TIM_4_3_Pin) == GPIO_PIN_RESET)
		{
		  Current_bit = 0;
                  
		}
	      else if(HAL_GPIO_ReadPin(TIM_4_3_GPIO_Port, TIM_4_3_Pin) == GPIO_PIN_SET)
		{
		  Current_bit = 1;
                  
		}
	      else
		{
                  
		  Manch_Error();
		}
	     
	      
	    }
      
	}
      
      
      
     
    }
    
  

  /* USER CODE END TIM4_IRQn 1 */
}


#+END_SRC
