// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from glfwChooseFBConfig_bb_B2_stall_region
// SystemVerilog created on Sun May 24 22:33:25 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module glfwChooseFBConfig_bb_B2_stall_region (
    input wire [63:0] in_lm11_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm11_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm11_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm11_glfwChooseFBConfig_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [63:0] in_intel_reserved_ffwd_10_0,
    input wire [63:0] in_intel_reserved_ffwd_11_0,
    input wire [31:0] in_intel_reserved_ffwd_12_0,
    input wire [63:0] in_intel_reserved_ffwd_13_0,
    input wire [63:0] in_intel_reserved_ffwd_14_0,
    input wire [63:0] in_intel_reserved_ffwd_15_0,
    input wire [63:0] in_intel_reserved_ffwd_16_0,
    input wire [63:0] in_intel_reserved_ffwd_17_0,
    input wire [63:0] in_intel_reserved_ffwd_18_0,
    input wire [63:0] in_intel_reserved_ffwd_19_0,
    input wire [31:0] in_intel_reserved_ffwd_1_0,
    input wire [32:0] in_intel_reserved_ffwd_20_0,
    input wire [0:0] in_intel_reserved_ffwd_2_0,
    input wire [0:0] in_intel_reserved_ffwd_3_0,
    input wire [63:0] in_intel_reserved_ffwd_4_0,
    input wire [63:0] in_intel_reserved_ffwd_5_0,
    input wire [63:0] in_intel_reserved_ffwd_6_0,
    input wire [63:0] in_intel_reserved_ffwd_7_0,
    input wire [63:0] in_intel_reserved_ffwd_8_0,
    input wire [63:0] in_intel_reserved_ffwd_9_0,
    output wire [63:0] out_intel_reserved_ffwd_21_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_lm3912_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm3912_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm3912_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm3912_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm11_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm11_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm11_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm11_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm11_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm11_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm11_glfwChooseFBConfig_avm_burstcount,
    output wire [0:0] out_c0_exe21,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_lm4113_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm4113_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm4113_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm4113_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm3912_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm3912_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm3912_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm3912_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm3912_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm3912_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm3912_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm4514_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm4514_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm4514_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm4514_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm4113_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm4113_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm4113_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm4113_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm4113_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm4113_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm4113_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm5216_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm5216_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm5216_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm5216_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm4514_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm4514_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm4514_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm4514_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm4514_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm4514_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm4514_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm5918_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm5918_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm5918_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm5918_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm5216_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm5216_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm5216_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm5216_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm5216_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm5216_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm5216_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm6620_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm6620_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm6620_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm6620_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm5918_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm5918_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm5918_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm5918_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm5918_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm5918_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm5918_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm7322_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm7322_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm7322_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm7322_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm6620_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm6620_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm6620_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm6620_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm6620_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm6620_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm6620_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm8024_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm8024_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm8024_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm8024_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm7322_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm7322_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm7322_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm7322_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm7322_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm7322_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm7322_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm8225_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm8225_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm8225_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm8225_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm8024_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm8024_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm8024_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm8024_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm8024_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm8024_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm8024_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm8426_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm8426_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm8426_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm8426_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm8225_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm8225_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm8225_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm8225_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm8225_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm8225_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm8225_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm9128_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm9128_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm9128_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm9128_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm8426_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm8426_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm8426_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm8426_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm8426_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm8426_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm8426_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm9830_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm9830_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm9830_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm9830_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm9128_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm9128_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm9128_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm9128_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm9128_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm9128_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm9128_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm12032_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm12032_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm12032_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm12032_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm9830_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm9830_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm9830_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm9830_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm9830_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm9830_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm9830_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm12734_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm12734_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm12734_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm12734_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm12032_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm12032_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm12032_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm12032_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm12032_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm12032_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm12032_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm13436_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm13436_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm13436_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm13436_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm12734_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm12734_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm12734_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm12734_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm12734_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm12734_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm12734_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm14138_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm14138_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm14138_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm14138_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm13436_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm13436_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm13436_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm13436_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm13436_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm13436_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm13436_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm15340_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm15340_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm15340_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm15340_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm14138_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm14138_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm14138_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm14138_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm14138_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm14138_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm14138_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm7121_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm7121_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm7121_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm7121_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm15340_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm15340_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm15340_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm15340_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm15340_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm15340_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm15340_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm8927_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm8927_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm8927_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm8927_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm7121_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm7121_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm7121_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm7121_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm7121_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm7121_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm7121_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm9629_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm9629_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm9629_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm9629_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm8927_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm8927_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm8927_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm8927_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm8927_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm8927_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm8927_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm10331_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm10331_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm10331_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm10331_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm9629_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm9629_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm9629_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm9629_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm9629_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm9629_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm9629_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm12533_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm12533_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm12533_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm12533_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm10331_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm10331_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm10331_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm10331_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm10331_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm10331_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm10331_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm13235_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm13235_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm13235_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm13235_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm12533_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm12533_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm12533_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm12533_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm12533_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm12533_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm12533_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm13937_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm13937_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm13937_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm13937_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm13235_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm13235_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm13235_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm13235_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm13235_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm13235_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm13235_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm14639_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm14639_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm14639_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm14639_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm13937_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm13937_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm13937_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm13937_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm13937_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm13937_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm13937_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm15841_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm15841_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm15841_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm15841_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm14639_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm14639_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm14639_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm14639_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm14639_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm14639_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm14639_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm5015_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm5015_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm5015_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm5015_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm15841_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm15841_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm15841_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm15841_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm15841_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm15841_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm15841_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm5717_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm5717_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm5717_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm5717_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm5015_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm5015_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm5015_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm5015_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm5015_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm5015_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm5015_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm6419_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm6419_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm6419_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm6419_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm5717_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm5717_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm5717_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm5717_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm5717_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm5717_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm5717_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_lm7823_glfwChooseFBConfig_avm_readdata,
    input wire [0:0] in_lm7823_glfwChooseFBConfig_avm_writeack,
    input wire [0:0] in_lm7823_glfwChooseFBConfig_avm_waitrequest,
    input wire [0:0] in_lm7823_glfwChooseFBConfig_avm_readdatavalid,
    output wire [63:0] out_lm6419_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm6419_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm6419_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm6419_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm6419_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm6419_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm6419_glfwChooseFBConfig_avm_burstcount,
    output wire [63:0] out_lm7823_glfwChooseFBConfig_avm_address,
    output wire [0:0] out_lm7823_glfwChooseFBConfig_avm_enable,
    output wire [0:0] out_lm7823_glfwChooseFBConfig_avm_read,
    output wire [0:0] out_lm7823_glfwChooseFBConfig_avm_write,
    output wire [63:0] out_lm7823_glfwChooseFBConfig_avm_writedata,
    output wire [7:0] out_lm7823_glfwChooseFBConfig_avm_byteenable,
    output wire [0:0] out_lm7823_glfwChooseFBConfig_avm_burstcount,
    input wire [63:0] in_intel_reserved_ffwd_0_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_0_0_1_tpl,
    input wire [31:0] in_intel_reserved_ffwd_0_0_2_tpl,
    input wire [63:0] in_intel_reserved_ffwd_0_0_3_tpl,
    input wire [63:0] in_intel_reserved_ffwd_0_0_4_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [0:0] i_acl_100_glfwchoosefbconfig115_q;
    wire [0:0] i_acl_100_not_glfwchoosefbconfig128_q;
    wire [0:0] i_acl_102_not_glfwchoosefbconfig141_q;
    wire [0:0] i_acl_1052_glfwchoosefbconfig108_q;
    wire [0:0] i_acl_107_not1_demorgan_glfwchoosefbconfig121_q;
    wire [0:0] i_acl_107_not1_glfwchoosefbconfig134_q;
    wire [0:0] i_acl_1104_glfwchoosefbconfig109_q;
    wire [0:0] i_acl_112_not3_demorgan_glfwchoosefbconfig122_q;
    wire [0:0] i_acl_112_not3_glfwchoosefbconfig135_q;
    wire [0:0] i_acl_1156_glfwchoosefbconfig110_q;
    wire [0:0] i_acl_117_not5_demorgan_glfwchoosefbconfig123_q;
    wire [0:0] i_acl_117_not5_glfwchoosefbconfig136_q;
    wire [0:0] i_acl_122_glfwchoosefbconfig116_q;
    wire [0:0] i_acl_122_not_glfwchoosefbconfig129_q;
    wire [0:0] i_acl_124_not_glfwchoosefbconfig142_q;
    wire [0:0] i_acl_129_glfwchoosefbconfig117_q;
    wire [0:0] i_acl_129_not_glfwchoosefbconfig130_q;
    wire [0:0] i_acl_131_not_glfwchoosefbconfig143_q;
    wire [0:0] i_acl_136_glfwchoosefbconfig118_q;
    wire [0:0] i_acl_136_not_glfwchoosefbconfig131_q;
    wire [0:0] i_acl_138_not_glfwchoosefbconfig144_q;
    wire [0:0] i_acl_143_glfwchoosefbconfig119_q;
    wire [0:0] i_acl_143_not_glfwchoosefbconfig132_q;
    wire [0:0] i_acl_145_not_glfwchoosefbconfig145_q;
    wire [0:0] i_acl_1488_glfwchoosefbconfig112_q;
    wire [0:0] i_acl_150_not7_demorgan_glfwchoosefbconfig125_q;
    wire [0:0] i_acl_150_not7_glfwchoosefbconfig138_q;
    wire [0:0] i_acl_155_glfwchoosefbconfig120_q;
    wire [0:0] i_acl_155_not_glfwchoosefbconfig133_q;
    wire [0:0] i_acl_157_not_glfwchoosefbconfig146_q;
    wire [0:0] i_acl_38_demorgan_glfwchoosefbconfig48_q;
    wire [0:0] i_acl_44_not_glfwchoosefbconfig56_q;
    wire [0:0] i_acl_68_glfwchoosefbconfig111_q;
    wire [0:0] i_acl_68_not_glfwchoosefbconfig124_q;
    wire [0:0] i_acl_70_not_glfwchoosefbconfig137_q;
    wire [0:0] i_acl_86_glfwchoosefbconfig113_q;
    wire [0:0] i_acl_86_not_glfwchoosefbconfig126_q;
    wire [0:0] i_acl_88_not_glfwchoosefbconfig139_q;
    wire [0:0] i_acl_93_glfwchoosefbconfig114_q;
    wire [0:0] i_acl_93_not_glfwchoosefbconfig127_q;
    wire [0:0] i_acl_95_not_glfwchoosefbconfig140_q;
    wire [0:0] i_cmp106_glfwchoosefbconfig84_qi;
    reg [0:0] i_cmp106_glfwchoosefbconfig84_q;
    wire [0:0] i_cmp117_glfwchoosefbconfig98_q;
    wire [0:0] i_cmp128_glfwchoosefbconfig100_q;
    wire [0:0] i_cmp139_glfwchoosefbconfig102_q;
    wire [33:0] i_cmp14_glfwchoosefbconfig78_a;
    wire [33:0] i_cmp14_glfwchoosefbconfig78_b;
    logic [33:0] i_cmp14_glfwchoosefbconfig78_o;
    wire [0:0] i_cmp14_glfwchoosefbconfig78_c;
    wire [0:0] i_cmp150_glfwchoosefbconfig104_q;
    wire [0:0] i_cmp162_glfwchoosefbconfig90_qi;
    reg [0:0] i_cmp162_glfwchoosefbconfig90_q;
    wire [33:0] i_cmp21_glfwchoosefbconfig82_a;
    wire [33:0] i_cmp21_glfwchoosefbconfig82_b;
    logic [33:0] i_cmp21_glfwchoosefbconfig82_o;
    wire [0:0] i_cmp21_glfwchoosefbconfig82_c;
    wire [33:0] i_cmp28_glfwchoosefbconfig86_a;
    wire [33:0] i_cmp28_glfwchoosefbconfig86_b;
    logic [33:0] i_cmp28_glfwchoosefbconfig86_o;
    wire [0:0] i_cmp28_glfwchoosefbconfig86_c;
    wire [33:0] i_cmp37_glfwchoosefbconfig88_a;
    wire [33:0] i_cmp37_glfwchoosefbconfig88_b;
    logic [33:0] i_cmp37_glfwchoosefbconfig88_o;
    wire [0:0] i_cmp37_glfwchoosefbconfig88_c;
    wire [0:0] i_cmp3_glfwchoosefbconfig46_q;
    wire [0:0] i_cmp49_glfwchoosefbconfig92_q;
    wire [0:0] i_cmp59_glfwchoosefbconfig94_q;
    wire [0:0] i_cmp5_glfwchoosefbconfig53_q;
    wire [0:0] i_cmp5_not_glfwchoosefbconfig55_q;
    wire [0:0] i_cmp70_glfwchoosefbconfig96_q;
    wire [0:0] i_cmp82_glfwchoosefbconfig76_qi;
    reg [0:0] i_cmp82_glfwchoosefbconfig76_q;
    wire [33:0] i_cmp8_glfwchoosefbconfig74_a;
    wire [33:0] i_cmp8_glfwchoosefbconfig74_b;
    logic [33:0] i_cmp8_glfwchoosefbconfig74_o;
    wire [0:0] i_cmp8_glfwchoosefbconfig74_c;
    wire [0:0] i_cmp94_glfwchoosefbconfig80_qi;
    reg [0:0] i_cmp94_glfwchoosefbconfig80_q;
    wire [0:0] i_first_cleanup_xor103_or_glfwchoosefbconfig165_q;
    wire [0:0] i_first_cleanup_xor105_or_glfwchoosefbconfig166_q;
    wire [0:0] i_first_cleanup_xor107_or_glfwchoosefbconfig167_q;
    wire [0:0] i_first_cleanup_xor109_or_glfwchoosefbconfig168_q;
    wire [0:0] i_first_cleanup_xor111_or_glfwchoosefbconfig169_q;
    wire [0:0] i_first_cleanup_xor113_or_glfwchoosefbconfig170_q;
    wire [0:0] i_first_cleanup_xor115_or_glfwchoosefbconfig171_q;
    wire [0:0] i_first_cleanup_xor117_or_glfwchoosefbconfig172_q;
    wire [0:0] i_first_cleanup_xor88_or_glfwchoosefbconfig50_q;
    wire [0:0] i_first_cleanup_xor90_or_glfwchoosefbconfig58_q;
    wire [0:0] i_first_cleanup_xor91_or_glfwchoosefbconfig173_q;
    wire [0:0] i_first_cleanup_xor93_or_glfwchoosefbconfig174_q;
    wire [0:0] i_first_cleanup_xor95_or_glfwchoosefbconfig175_q;
    wire [0:0] i_first_cleanup_xor97_or_glfwchoosefbconfig163_q;
    wire [0:0] i_first_cleanup_xor99_or_glfwchoosefbconfig177_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_dest_data_out_12_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_dest_data_out_18_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_dest_data_out_17_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_dest_data_out_16_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_dest_data_out_15_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_dest_data_out_8_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_dest_data_out_14_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_dest_data_out_13_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_dest_data_out_11_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_dest_data_out_9_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_dest_data_out_19_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_dest_data_out_7_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_dest_data_out_10_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_valid_out;
    wire [63:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_valid;
    wire [0:0] i_tobool_glfwchoosefbconfig106_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig147_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig148_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig149_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig150_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig151_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig152_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig153_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig154_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig155_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig156_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig157_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig158_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig159_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig160_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig161_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig162_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig164_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig49_q;
    wire [0:0] i_unnamed_glfwchoosefbconfig57_q;
    wire [31:0] c_i32_0194_recast_x_q;
    wire [0:0] glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_pipeline_valid_out;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_2_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_3_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_4_tpl;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_5_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_6_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_7_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_8_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_9_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_10_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_11_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_13_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_14_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_15_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_16_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_17_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_18_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_19_tpl;
    wire [63:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_20_tpl;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl;
    wire [0:0] i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_22_tpl;
    wire [63:0] i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_intel_reserved_ffwd_21_0;
    wire [0:0] i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_o_valid;
    wire [64:0] join_for_coalesced_delay_0_q;
    wire [63:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [511:0] join_for_coalesced_delay_1_q;
    wire [63:0] sel_for_coalesced_delay_1_b;
    wire [63:0] sel_for_coalesced_delay_1_c;
    wire [63:0] sel_for_coalesced_delay_1_d;
    wire [63:0] sel_for_coalesced_delay_1_e;
    wire [63:0] sel_for_coalesced_delay_1_f;
    wire [63:0] sel_for_coalesced_delay_1_g;
    wire [63:0] sel_for_coalesced_delay_1_h;
    wire [63:0] sel_for_coalesced_delay_1_i;
    wire [319:0] join_for_coalesced_delay_2_q;
    wire [63:0] sel_for_coalesced_delay_2_b;
    wire [63:0] sel_for_coalesced_delay_2_c;
    wire [63:0] sel_for_coalesced_delay_2_d;
    wire [63:0] sel_for_coalesced_delay_2_e;
    wire [63:0] sel_for_coalesced_delay_2_f;
    wire [65:0] join_for_coalesced_delay_3_q;
    wire [63:0] sel_for_coalesced_delay_3_b;
    wire [0:0] sel_for_coalesced_delay_3_c;
    wire [0:0] sel_for_coalesced_delay_3_d;
    wire [255:0] join_for_coalesced_delay_4_q;
    wire [31:0] sel_for_coalesced_delay_4_b;
    wire [31:0] sel_for_coalesced_delay_4_c;
    wire [31:0] sel_for_coalesced_delay_4_d;
    wire [31:0] sel_for_coalesced_delay_4_e;
    wire [31:0] sel_for_coalesced_delay_4_f;
    wire [31:0] sel_for_coalesced_delay_4_g;
    wire [31:0] sel_for_coalesced_delay_4_h;
    wire [31:0] sel_for_coalesced_delay_4_i;
    wire [11:0] join_for_coalesced_delay_5_q;
    wire [0:0] sel_for_coalesced_delay_5_b;
    wire [0:0] sel_for_coalesced_delay_5_c;
    wire [0:0] sel_for_coalesced_delay_5_d;
    wire [0:0] sel_for_coalesced_delay_5_e;
    wire [0:0] sel_for_coalesced_delay_5_f;
    wire [0:0] sel_for_coalesced_delay_5_g;
    wire [0:0] sel_for_coalesced_delay_5_h;
    wire [0:0] sel_for_coalesced_delay_5_i;
    wire [0:0] sel_for_coalesced_delay_5_j;
    wire [0:0] sel_for_coalesced_delay_5_k;
    wire [0:0] sel_for_coalesced_delay_5_l;
    wire [0:0] sel_for_coalesced_delay_5_m;
    wire [423:0] join_for_coalesced_delay_6_q;
    wire [31:0] sel_for_coalesced_delay_6_b;
    wire [31:0] sel_for_coalesced_delay_6_c;
    wire [31:0] sel_for_coalesced_delay_6_d;
    wire [31:0] sel_for_coalesced_delay_6_e;
    wire [31:0] sel_for_coalesced_delay_6_f;
    wire [31:0] sel_for_coalesced_delay_6_g;
    wire [31:0] sel_for_coalesced_delay_6_h;
    wire [31:0] sel_for_coalesced_delay_6_i;
    wire [31:0] sel_for_coalesced_delay_6_j;
    wire [31:0] sel_for_coalesced_delay_6_k;
    wire [31:0] sel_for_coalesced_delay_6_l;
    wire [31:0] sel_for_coalesced_delay_6_m;
    wire [31:0] sel_for_coalesced_delay_6_n;
    wire [0:0] sel_for_coalesced_delay_6_o;
    wire [0:0] sel_for_coalesced_delay_6_p;
    wire [0:0] sel_for_coalesced_delay_6_q;
    wire [0:0] sel_for_coalesced_delay_6_r;
    wire [0:0] sel_for_coalesced_delay_6_s;
    wire [0:0] sel_for_coalesced_delay_6_t;
    wire [0:0] sel_for_coalesced_delay_6_u;
    wire [0:0] sel_for_coalesced_delay_6_v;
    wire [0:0] redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_in;
    wire redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_in;
    wire redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_data_in;
    wire [0:0] redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_out;
    wire redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_out;
    wire redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_data_out;
    wire [0:0] redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_in;
    wire redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_in;
    wire redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_data_in;
    wire [0:0] redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_out;
    wire redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_out;
    wire redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_data_out;
    reg [0:0] redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q;
    wire [0:0] redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_in;
    wire redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_in;
    wire redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_data_in;
    wire [0:0] redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_out;
    wire redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_out;
    wire redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_data_out;
    wire [0:0] redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_in;
    wire redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_in;
    wire redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_data_in;
    wire [0:0] redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_out;
    wire redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_out;
    wire redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_in;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_in;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_out;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_out;
    wire redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_in;
    wire redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_in;
    wire redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_data_in;
    wire [0:0] redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_out;
    wire redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_out;
    wire redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_data_out;
    wire [0:0] redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_in;
    wire redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_in;
    wire redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_data_in;
    wire [0:0] redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_out;
    wire redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_out;
    wire redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_data_out;
    wire [0:0] redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_in;
    wire redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_in;
    wire redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_data_in;
    wire [0:0] redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_out;
    wire redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_out;
    wire redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_data_out;
    reg [0:0] redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q;
    wire [0:0] redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_in;
    wire redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_in;
    wire redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_data_in;
    wire [0:0] redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_out;
    wire redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_out;
    wire redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_data_out;
    wire [0:0] redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_in;
    wire redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_in;
    wire redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_data_in;
    wire [0:0] redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_out;
    wire redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_out;
    wire redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_data_out;
    reg [0:0] redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [64:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [64:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [511:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [511:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [319:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [319:0] coalesced_delay_2_fifo_data_out;
    wire [0:0] coalesced_delay_3_fifo_valid_in;
    wire coalesced_delay_3_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_3_fifo_stall_in;
    wire coalesced_delay_3_fifo_stall_in_bitsignaltemp;
    wire [65:0] coalesced_delay_3_fifo_data_in;
    wire [0:0] coalesced_delay_3_fifo_valid_out;
    wire coalesced_delay_3_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_3_fifo_stall_out;
    wire coalesced_delay_3_fifo_stall_out_bitsignaltemp;
    wire [65:0] coalesced_delay_3_fifo_data_out;
    reg [255:0] coalesced_delay_4_0_q;
    wire [0:0] coalesced_delay_5_fifo_valid_in;
    wire coalesced_delay_5_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_5_fifo_stall_in;
    wire coalesced_delay_5_fifo_stall_in_bitsignaltemp;
    wire [11:0] coalesced_delay_5_fifo_data_in;
    wire [0:0] coalesced_delay_5_fifo_valid_out;
    wire coalesced_delay_5_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_5_fifo_stall_out;
    wire coalesced_delay_5_fifo_stall_out_bitsignaltemp;
    wire [11:0] coalesced_delay_5_fifo_data_out;
    wire [0:0] coalesced_delay_6_fifo_valid_in;
    wire coalesced_delay_6_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_6_fifo_stall_in;
    wire coalesced_delay_6_fifo_stall_in_bitsignaltemp;
    wire [423:0] coalesced_delay_6_fifo_data_in;
    wire [0:0] coalesced_delay_6_fifo_valid_out;
    wire coalesced_delay_6_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_6_fifo_stall_out;
    wire coalesced_delay_6_fifo_stall_out_bitsignaltemp;
    wire [423:0] coalesced_delay_6_fifo_data_out;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_glfwChooseFBConfig_B2_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_glfwChooseFBConfig_B2_merge_reg_aunroll_x_b;
    wire [1092:0] bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_b;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_c;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_d;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_e;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_f;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_g;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_h;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_i;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_j;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_k;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_l;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_m;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_n;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_o;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_p;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_r;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_s;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_t;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_u;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_v;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_w;
    wire [0:0] bubble_join_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_q;
    wire [0:0] bubble_select_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_b;
    wire [0:0] bubble_join_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_q;
    wire [0:0] bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;
    wire [63:0] bubble_join_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_q;
    wire [63:0] bubble_select_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_b;
    wire [0:0] bubble_join_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_q;
    wire [0:0] bubble_select_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_q;
    wire [0:0] bubble_select_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_b;
    wire [0:0] bubble_join_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_q;
    wire [0:0] bubble_select_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_b;
    wire [0:0] bubble_join_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_q;
    wire [0:0] bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b;
    wire [0:0] bubble_join_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_q;
    wire [0:0] bubble_select_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_b;
    wire [0:0] bubble_join_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_q;
    wire [0:0] bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b;
    wire [64:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [64:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [511:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [511:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [319:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [319:0] bubble_select_coalesced_delay_2_fifo_b;
    wire [65:0] bubble_join_coalesced_delay_3_fifo_q;
    wire [65:0] bubble_select_coalesced_delay_3_fifo_b;
    wire [11:0] bubble_join_coalesced_delay_5_fifo_q;
    wire [11:0] bubble_select_coalesced_delay_5_fifo_b;
    wire [423:0] bubble_join_coalesced_delay_6_fifo_q;
    wire [423:0] bubble_select_coalesced_delay_6_fifo_b;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_wireValid;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_and0;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_and1;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_and2;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_and3;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_and4;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_and5;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_backStall;
    wire [0:0] SE_i_acl_1052_glfwchoosefbconfig108_V0;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_wireValid;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_and0;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_and1;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_and2;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_and3;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_and4;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_and5;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_backStall;
    wire [0:0] SE_i_acl_1104_glfwchoosefbconfig109_V0;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_wireValid;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_and0;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_and1;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_and2;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_and3;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_and4;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_and5;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_backStall;
    wire [0:0] SE_i_acl_1156_glfwchoosefbconfig110_V0;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_wireValid;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_and0;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_and1;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_and2;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_and3;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_and4;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_and5;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_backStall;
    wire [0:0] SE_i_acl_1488_glfwchoosefbconfig112_V0;
    reg [0:0] SE_i_cmp106_glfwchoosefbconfig84_R_v_0;
    reg [0:0] SE_i_cmp106_glfwchoosefbconfig84_R_v_1;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_v_s_0;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_s_tv_0;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_s_tv_1;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_backEN;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_and0;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_or0;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_backStall;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_V0;
    wire [0:0] SE_i_cmp106_glfwchoosefbconfig84_V1;
    reg [0:0] SE_i_cmp14_glfwchoosefbconfig78_R_v_0;
    reg [0:0] SE_i_cmp14_glfwchoosefbconfig78_R_v_1;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_v_s_0;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_s_tv_0;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_s_tv_1;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_backEN;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_or0;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_backStall;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_V0;
    wire [0:0] SE_i_cmp14_glfwchoosefbconfig78_V1;
    reg [0:0] SE_i_cmp162_glfwchoosefbconfig90_R_v_0;
    reg [0:0] SE_i_cmp162_glfwchoosefbconfig90_R_v_1;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_v_s_0;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_s_tv_0;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_s_tv_1;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_backEN;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_and0;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_or0;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_backStall;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_V0;
    wire [0:0] SE_i_cmp162_glfwchoosefbconfig90_V1;
    reg [0:0] SE_i_cmp21_glfwchoosefbconfig82_R_v_0;
    reg [0:0] SE_i_cmp21_glfwchoosefbconfig82_R_v_1;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_v_s_0;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_s_tv_0;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_s_tv_1;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_backEN;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_or0;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_backStall;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_V0;
    wire [0:0] SE_i_cmp21_glfwchoosefbconfig82_V1;
    reg [0:0] SE_i_cmp28_glfwchoosefbconfig86_R_v_0;
    reg [0:0] SE_i_cmp28_glfwchoosefbconfig86_R_v_1;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_v_s_0;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_s_tv_0;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_s_tv_1;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_backEN;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_or0;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_backStall;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_V0;
    wire [0:0] SE_i_cmp28_glfwchoosefbconfig86_V1;
    reg [0:0] SE_i_cmp37_glfwchoosefbconfig88_R_v_0;
    reg [0:0] SE_i_cmp37_glfwchoosefbconfig88_R_v_1;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_v_s_0;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_s_tv_0;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_s_tv_1;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_backEN;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_or0;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_backStall;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_V0;
    wire [0:0] SE_i_cmp37_glfwchoosefbconfig88_V1;
    reg [0:0] SE_i_cmp82_glfwchoosefbconfig76_R_v_0;
    reg [0:0] SE_i_cmp82_glfwchoosefbconfig76_R_v_1;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_v_s_0;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_s_tv_0;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_s_tv_1;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_backEN;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_and0;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_or0;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_backStall;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_V0;
    wire [0:0] SE_i_cmp82_glfwchoosefbconfig76_V1;
    reg [0:0] SE_i_cmp8_glfwchoosefbconfig74_R_v_0;
    reg [0:0] SE_i_cmp8_glfwchoosefbconfig74_R_v_1;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_v_s_0;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_s_tv_0;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_s_tv_1;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_backEN;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_or0;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_backStall;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_V0;
    wire [0:0] SE_i_cmp8_glfwchoosefbconfig74_V1;
    reg [0:0] SE_i_cmp94_glfwchoosefbconfig80_R_v_0;
    reg [0:0] SE_i_cmp94_glfwchoosefbconfig80_R_v_1;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_v_s_0;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_s_tv_0;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_s_tv_1;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_backEN;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_and0;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_or0;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_backStall;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_V0;
    wire [0:0] SE_i_cmp94_glfwchoosefbconfig80_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg11;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg11;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed11;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg12;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg12;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed12;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg13;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg13;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed13;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg14;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg14;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed14;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or4;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or5;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or6;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or7;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or8;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or9;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or10;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or11;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or12;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or13;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V4;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V5;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V6;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V7;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V8;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V9;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V10;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V11;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V12;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V13;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V14;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_and0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_and0;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_and0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and6;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and7;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and8;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and9;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and10;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and11;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and12;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and13;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and14;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and15;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and16;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and17;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and18;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and19;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and4;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and5;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and6;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_V1;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg16;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg16;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed16;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg17;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg17;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed17;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg18;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg18;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed18;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg19;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg19;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed19;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg20;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg20;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed20;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg21;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg21;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed21;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg22;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg22;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed22;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg23;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg23;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed23;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg24;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg24;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed24;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg25;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg25;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed25;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg26;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg26;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed26;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg27;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg27;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed27;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg28;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg28;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed28;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg29;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg29;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed29;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg30;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg30;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed30;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg31;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg31;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed31;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg32;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg32;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed32;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg33;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg33;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed33;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg34;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg34;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed34;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg35;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg35;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed35;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg36;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg36;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed36;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg37;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg37;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed37;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg38;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg38;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed38;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg39;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg39;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed39;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg40;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg40;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed40;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg41;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg41;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed41;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg42;
    reg [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg42;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed42;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or15;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or16;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or17;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or18;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or19;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or20;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or21;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or22;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or23;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or24;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or25;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or26;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or27;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or28;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or29;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or30;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or31;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or32;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or33;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or34;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or35;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or36;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or37;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or38;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or39;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or40;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or41;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V15;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V16;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V17;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V18;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V19;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V20;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V21;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V22;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V23;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V24;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V25;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V26;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V27;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V28;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V29;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V30;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V31;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V32;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V33;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V34;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V35;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V36;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V37;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V38;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V39;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V40;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V41;
    wire [0:0] SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V42;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg2;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg3;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg4;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg5;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg6;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg6;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed6;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V6;
    wire [0:0] SE_join_for_coalesced_delay_5_wireValid;
    wire [0:0] SE_join_for_coalesced_delay_5_and0;
    wire [0:0] SE_join_for_coalesced_delay_5_and1;
    wire [0:0] SE_join_for_coalesced_delay_5_and2;
    wire [0:0] SE_join_for_coalesced_delay_5_and3;
    wire [0:0] SE_join_for_coalesced_delay_5_and4;
    wire [0:0] SE_join_for_coalesced_delay_5_and5;
    wire [0:0] SE_join_for_coalesced_delay_5_and6;
    wire [0:0] SE_join_for_coalesced_delay_5_and7;
    wire [0:0] SE_join_for_coalesced_delay_5_and8;
    wire [0:0] SE_join_for_coalesced_delay_5_and9;
    wire [0:0] SE_join_for_coalesced_delay_5_and10;
    wire [0:0] SE_join_for_coalesced_delay_5_backStall;
    wire [0:0] SE_join_for_coalesced_delay_5_V0;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireStall;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_StallValid;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_toReg0;
    reg [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg0;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed0;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_toReg1;
    reg [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg1;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed1;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_or0;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_backStall;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_V0;
    wire [0:0] SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_V1;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireStall;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg0;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg0;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed0;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg1;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg1;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed1;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg2;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg2;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed2;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg3;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg3;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed3;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg4;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg4;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed4;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg5;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg5;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed5;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg6;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg6;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed6;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg7;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg7;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed7;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg8;
    reg [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg8;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed8;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or0;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or1;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or2;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or3;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or4;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or5;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or6;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or7;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_backStall;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V0;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V1;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V2;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V3;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V4;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V5;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V6;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V7;
    wire [0:0] SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V8;
    reg [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0;
    reg [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1;
    reg [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2;
    reg [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3;
    reg [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4;
    reg [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_0;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_1;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_2;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_3;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_4;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_5;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or0;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or1;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or2;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or3;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or4;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backStall;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V0;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V1;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V2;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V3;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V4;
    wire [0:0] SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V5;
    wire [0:0] SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_wireValid;
    wire [0:0] SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_and0;
    wire [0:0] SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_backStall;
    wire [0:0] SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_V0;
    wire [0:0] SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_wireValid;
    wire [0:0] SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_and0;
    wire [0:0] SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_backStall;
    wire [0:0] SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_V0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and2;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and3;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and4;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_wireValid;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and1;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and2;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and3;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and4;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall;
    wire [0:0] SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_V0;
    wire [0:0] SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_and0;
    wire [0:0] SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_backStall;
    wire [0:0] SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_V0;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg3;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg3;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed3;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg4;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg4;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed4;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg5;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg5;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed5;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg6;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg6;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed6;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg7;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg7;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed7;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg8;
    reg [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg8;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed8;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or0;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or1;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or2;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or3;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or4;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or5;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or6;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or7;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_backStall;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V0;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V1;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V2;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V3;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V4;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V5;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V6;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V7;
    wire [0:0] SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V8;
    reg [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0;
    reg [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1;
    reg [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2;
    reg [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3;
    reg [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4;
    reg [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_0;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_1;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_2;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_3;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_4;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_5;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or0;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or1;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or2;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or3;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or4;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backStall;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V0;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V1;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V2;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V3;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V4;
    wire [0:0] SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V5;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_or0;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_backStall;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_V0;
    wire [0:0] SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_V1;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireStall;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg0;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg0;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed0;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg1;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg1;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed1;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg2;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg2;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed2;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg3;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg3;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed3;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg4;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg4;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed4;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg5;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg5;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed5;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg6;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg6;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed6;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg7;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg7;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed7;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg8;
    reg [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg8;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed8;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or0;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or1;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or2;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or3;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or4;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or5;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or6;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or7;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_backStall;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V0;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V1;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V2;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V3;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V4;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V5;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V6;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V7;
    wire [0:0] SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V8;
    reg [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0;
    reg [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1;
    reg [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2;
    reg [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3;
    reg [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4;
    reg [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_0;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_1;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_2;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_3;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_4;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_5;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or0;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or1;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or2;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or3;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or4;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backStall;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V0;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V1;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V2;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V3;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V4;
    wire [0:0] SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V5;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg5;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg6;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg7;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg7;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed7;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V5;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V6;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V7;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V4;
    reg [0:0] SE_coalesced_delay_4_0_R_v_0;
    wire [0:0] SE_coalesced_delay_4_0_v_s_0;
    wire [0:0] SE_coalesced_delay_4_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_4_0_backEN;
    wire [0:0] SE_coalesced_delay_4_0_backStall;
    wire [0:0] SE_coalesced_delay_4_0_V0;
    wire [0:0] SE_out_coalesced_delay_6_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and1;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and2;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and3;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and4;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and5;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and6;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and7;
    wire [0:0] SE_out_coalesced_delay_6_fifo_and8;
    wire [0:0] SE_out_coalesced_delay_6_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_6_fifo_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_V0;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_wireValid;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_backStall;
    wire [0:0] SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_V0;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_in;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_out;
    wire bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_out_bitsignaltemp;
    wire [0:0] SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_i_valid;
    reg [0:0] SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid;
    reg [0:0] SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_data0;
    wire [0:0] SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backStall;
    wire [0:0] SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V;
    wire [0:0] SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_D0;
    wire [0:0] SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_i_valid;
    reg [0:0] SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid;
    reg [0:0] SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_data0;
    wire [0:0] SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backStall;
    wire [0:0] SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V;
    wire [0:0] SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_D0;


    // bubble_join_stall_entry(BITJOIN,808)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,809)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,1170)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // glfwChooseFBConfig_B2_merge_reg_aunroll_x(BLACKBOX,457)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    glfwChooseFBConfig_B2_merge_reg theglfwChooseFBConfig_B2_merge_reg_aunroll_x (
        .in_stall_in(SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_glfwChooseFBConfig_B2_merge_reg_aunroll_x(BITJOIN,812)
    assign bubble_join_glfwChooseFBConfig_B2_merge_reg_aunroll_x_q = glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_glfwChooseFBConfig_B2_merge_reg_aunroll_x(BITSELECT,813)
    assign bubble_select_glfwChooseFBConfig_B2_merge_reg_aunroll_x_b = $unsigned(bubble_join_glfwChooseFBConfig_B2_merge_reg_aunroll_x_q[0:0]);

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44(BITJOIN,589)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_q = i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44(BITSELECT,590)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180(BITJOIN,715)
    assign bubble_join_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_q = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180(BITSELECT,716)
    assign bubble_select_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181(BITJOIN,724)
    assign bubble_join_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_q = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181(BITSELECT,725)
    assign bubble_select_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182(BITJOIN,730)
    assign bubble_join_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_q = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182(BITSELECT,731)
    assign bubble_select_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183(BITJOIN,736)
    assign bubble_join_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_q = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183(BITSELECT,737)
    assign bubble_select_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184(BITJOIN,742)
    assign bubble_join_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_q = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184(BITSELECT,743)
    assign bubble_select_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185(BITJOIN,748)
    assign bubble_join_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_q = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185(BITSELECT,749)
    assign bubble_select_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178(BITJOIN,796)
    assign bubble_join_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_q = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178(BITSELECT,797)
    assign bubble_select_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179(BITJOIN,802)
    assign bubble_join_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_q = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179(BITSELECT,803)
    assign bubble_select_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_q[31:0]);

    // join_for_coalesced_delay_4(BITJOIN,553)
    assign join_for_coalesced_delay_4_q = {bubble_select_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_b, bubble_select_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_b, bubble_select_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_b, bubble_select_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_b, bubble_select_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_b, bubble_select_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_b, bubble_select_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_b, bubble_select_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_b};

    // coalesced_delay_4_0(REG,585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_4_0_q <= $unsigned(256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_4_0_backEN == 1'b1)
        begin
            coalesced_delay_4_0_q <= $unsigned(join_for_coalesced_delay_4_q);
        end
    end

    // sel_for_coalesced_delay_4(BITSELECT,554)
    assign sel_for_coalesced_delay_4_b = $unsigned(coalesced_delay_4_0_q[31:0]);
    assign sel_for_coalesced_delay_4_c = $unsigned(coalesced_delay_4_0_q[63:32]);
    assign sel_for_coalesced_delay_4_d = $unsigned(coalesced_delay_4_0_q[95:64]);
    assign sel_for_coalesced_delay_4_e = $unsigned(coalesced_delay_4_0_q[127:96]);
    assign sel_for_coalesced_delay_4_f = $unsigned(coalesced_delay_4_0_q[159:128]);
    assign sel_for_coalesced_delay_4_g = $unsigned(coalesced_delay_4_0_q[191:160]);
    assign sel_for_coalesced_delay_4_h = $unsigned(coalesced_delay_4_0_q[223:192]);
    assign sel_for_coalesced_delay_4_i = $unsigned(coalesced_delay_4_0_q[255:224]);

    // bubble_join_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64(BITJOIN,787)
    assign bubble_join_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_q = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64(BITSELECT,788)
    assign bubble_select_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189(BITJOIN,784)
    assign bubble_join_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_q = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189(BITSELECT,785)
    assign bubble_select_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176(BITJOIN,778)
    assign bubble_join_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_q = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176(BITSELECT,779)
    assign bubble_select_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_q[31:0]);

    // bubble_join_coalesced_delay_6_fifo(BITJOIN,927)
    assign bubble_join_coalesced_delay_6_fifo_q = coalesced_delay_6_fifo_data_out;

    // bubble_select_coalesced_delay_6_fifo(BITSELECT,928)
    assign bubble_select_coalesced_delay_6_fifo_b = $unsigned(bubble_join_coalesced_delay_6_fifo_q[423:0]);

    // sel_for_coalesced_delay_6(BITSELECT,560)
    assign sel_for_coalesced_delay_6_b = $unsigned(bubble_select_coalesced_delay_6_fifo_b[31:0]);
    assign sel_for_coalesced_delay_6_c = $unsigned(bubble_select_coalesced_delay_6_fifo_b[63:32]);
    assign sel_for_coalesced_delay_6_d = $unsigned(bubble_select_coalesced_delay_6_fifo_b[95:64]);
    assign sel_for_coalesced_delay_6_e = $unsigned(bubble_select_coalesced_delay_6_fifo_b[127:96]);
    assign sel_for_coalesced_delay_6_f = $unsigned(bubble_select_coalesced_delay_6_fifo_b[159:128]);
    assign sel_for_coalesced_delay_6_g = $unsigned(bubble_select_coalesced_delay_6_fifo_b[191:160]);
    assign sel_for_coalesced_delay_6_h = $unsigned(bubble_select_coalesced_delay_6_fifo_b[223:192]);
    assign sel_for_coalesced_delay_6_i = $unsigned(bubble_select_coalesced_delay_6_fifo_b[255:224]);
    assign sel_for_coalesced_delay_6_j = $unsigned(bubble_select_coalesced_delay_6_fifo_b[287:256]);
    assign sel_for_coalesced_delay_6_k = $unsigned(bubble_select_coalesced_delay_6_fifo_b[319:288]);
    assign sel_for_coalesced_delay_6_l = $unsigned(bubble_select_coalesced_delay_6_fifo_b[351:320]);
    assign sel_for_coalesced_delay_6_m = $unsigned(bubble_select_coalesced_delay_6_fifo_b[383:352]);
    assign sel_for_coalesced_delay_6_n = $unsigned(bubble_select_coalesced_delay_6_fifo_b[415:384]);
    assign sel_for_coalesced_delay_6_o = $unsigned(bubble_select_coalesced_delay_6_fifo_b[416:416]);
    assign sel_for_coalesced_delay_6_p = $unsigned(bubble_select_coalesced_delay_6_fifo_b[417:417]);
    assign sel_for_coalesced_delay_6_q = $unsigned(bubble_select_coalesced_delay_6_fifo_b[418:418]);
    assign sel_for_coalesced_delay_6_r = $unsigned(bubble_select_coalesced_delay_6_fifo_b[419:419]);
    assign sel_for_coalesced_delay_6_s = $unsigned(bubble_select_coalesced_delay_6_fifo_b[420:420]);
    assign sel_for_coalesced_delay_6_t = $unsigned(bubble_select_coalesced_delay_6_fifo_b[421:421]);
    assign sel_for_coalesced_delay_6_u = $unsigned(bubble_select_coalesced_delay_6_fifo_b[422:422]);
    assign sel_for_coalesced_delay_6_v = $unsigned(bubble_select_coalesced_delay_6_fifo_b[423:423]);

    // bubble_join_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188(BITJOIN,772)
    assign bubble_join_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_q = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188(BITSELECT,773)
    assign bubble_select_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187(BITJOIN,766)
    assign bubble_join_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_q = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187(BITSELECT,767)
    assign bubble_select_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_q[31:0]);

    // bubble_join_coalesced_delay_5_fifo(BITJOIN,924)
    assign bubble_join_coalesced_delay_5_fifo_q = coalesced_delay_5_fifo_data_out;

    // bubble_select_coalesced_delay_5_fifo(BITSELECT,925)
    assign bubble_select_coalesced_delay_5_fifo_b = $unsigned(bubble_join_coalesced_delay_5_fifo_q[11:0]);

    // sel_for_coalesced_delay_5(BITSELECT,557)
    assign sel_for_coalesced_delay_5_b = $unsigned(bubble_select_coalesced_delay_5_fifo_b[0:0]);
    assign sel_for_coalesced_delay_5_c = $unsigned(bubble_select_coalesced_delay_5_fifo_b[1:1]);
    assign sel_for_coalesced_delay_5_d = $unsigned(bubble_select_coalesced_delay_5_fifo_b[2:2]);
    assign sel_for_coalesced_delay_5_e = $unsigned(bubble_select_coalesced_delay_5_fifo_b[3:3]);
    assign sel_for_coalesced_delay_5_f = $unsigned(bubble_select_coalesced_delay_5_fifo_b[4:4]);
    assign sel_for_coalesced_delay_5_g = $unsigned(bubble_select_coalesced_delay_5_fifo_b[5:5]);
    assign sel_for_coalesced_delay_5_h = $unsigned(bubble_select_coalesced_delay_5_fifo_b[6:6]);
    assign sel_for_coalesced_delay_5_i = $unsigned(bubble_select_coalesced_delay_5_fifo_b[7:7]);
    assign sel_for_coalesced_delay_5_j = $unsigned(bubble_select_coalesced_delay_5_fifo_b[8:8]);
    assign sel_for_coalesced_delay_5_k = $unsigned(bubble_select_coalesced_delay_5_fifo_b[9:9]);
    assign sel_for_coalesced_delay_5_l = $unsigned(bubble_select_coalesced_delay_5_fifo_b[10:10]);
    assign sel_for_coalesced_delay_5_m = $unsigned(bubble_select_coalesced_delay_5_fifo_b[11:11]);

    // bubble_join_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186(BITJOIN,760)
    assign bubble_join_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_q = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186(BITSELECT,761)
    assign bubble_select_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_q[31:0]);

    // bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x(BITJOIN,857)
    assign bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q = {i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_22_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_20_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_19_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_18_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_17_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_16_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_15_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_14_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_13_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_11_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_10_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_9_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_8_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_7_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_6_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_5_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_4_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_3_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_2_tpl, i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl};

    // bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x(BITSELECT,858)
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[0:0]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_c = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[1:1]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_d = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[65:2]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_e = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[129:66]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_f = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[130:130]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_g = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[194:131]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_h = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[258:195]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_i = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[322:259]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_j = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[386:323]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_k = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[450:387]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_l = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[514:451]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_m = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[578:515]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_n = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[642:579]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_o = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[706:643]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_p = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[770:707]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[834:771]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_r = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[898:835]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_s = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[962:899]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_t = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[1026:963]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_u = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[1090:1027]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_v = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[1091:1091]);
    assign bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_w = $unsigned(bubble_join_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q[1092:1092]);

    // redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo(STALLFIFO,565)
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_in = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V2;
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_in = SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_backStall;
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_data_in = bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_v;
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_in_bitsignaltemp = redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_in[0];
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_in_bitsignaltemp = redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_in[0];
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_out[0] = redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_out_bitsignaltemp;
    assign redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_out[0] = redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(139),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo (
        .valid_in(redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_v),
        .valid_out(redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo(STALLENABLE,1200)
    // Valid signal propagation
    assign SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_V0 = SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_backStall = in_stall_in | ~ (SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_and0 = redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_valid_out;
    assign SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_wireValid = i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_o_valid & SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_and0;

    // bubble_join_coalesced_delay_3_fifo(BITJOIN,921)
    assign bubble_join_coalesced_delay_3_fifo_q = coalesced_delay_3_fifo_data_out;

    // bubble_select_coalesced_delay_3_fifo(BITSELECT,922)
    assign bubble_select_coalesced_delay_3_fifo_b = $unsigned(bubble_join_coalesced_delay_3_fifo_q[65:0]);

    // sel_for_coalesced_delay_3(BITSELECT,551)
    assign sel_for_coalesced_delay_3_b = $unsigned(bubble_select_coalesced_delay_3_fifo_b[63:0]);
    assign sel_for_coalesced_delay_3_c = $unsigned(bubble_select_coalesced_delay_3_fifo_b[64:64]);
    assign sel_for_coalesced_delay_3_d = $unsigned(bubble_select_coalesced_delay_3_fifo_b[65:65]);

    // i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x(BLACKBOX,459)@132
    // in in_i_stall@20000000
    // out out_intel_reserved_ffwd_21_0@20000000
    // out out_o_stall@20000000
    // out out_o_valid@141
    // out out_c1_exit_0_tpl@141
    glfwChooseFBConfig_i_sfc_s_c1_in_for_bodA000000Zlfwchoosefbconfig191 thei_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x (
        .in_c0_exe2(sel_for_coalesced_delay_3_c),
        .in_c0_exe22(sel_for_coalesced_delay_3_d),
        .in_i_stall(SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_backStall),
        .in_i_valid(SE_out_coalesced_delay_6_fifo_V0),
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_c1_eni50_0_tpl(GND_q),
        .in_c1_eni50_1_tpl(sel_for_coalesced_delay_3_d),
        .in_c1_eni50_2_tpl(bubble_select_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_b),
        .in_c1_eni50_3_tpl(sel_for_coalesced_delay_5_d),
        .in_c1_eni50_4_tpl(bubble_select_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_b),
        .in_c1_eni50_5_tpl(sel_for_coalesced_delay_5_k),
        .in_c1_eni50_6_tpl(bubble_select_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_b),
        .in_c1_eni50_7_tpl(sel_for_coalesced_delay_5_i),
        .in_c1_eni50_8_tpl(sel_for_coalesced_delay_6_j),
        .in_c1_eni50_9_tpl(bubble_select_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_b),
        .in_c1_eni50_10_tpl(sel_for_coalesced_delay_5_h),
        .in_c1_eni50_11_tpl(bubble_select_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_b),
        .in_c1_eni50_12_tpl(sel_for_coalesced_delay_5_g),
        .in_c1_eni50_13_tpl(bubble_select_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_b),
        .in_c1_eni50_14_tpl(sel_for_coalesced_delay_6_l),
        .in_c1_eni50_15_tpl(sel_for_coalesced_delay_6_m),
        .in_c1_eni50_16_tpl(sel_for_coalesced_delay_4_c),
        .in_c1_eni50_17_tpl(sel_for_coalesced_delay_6_r),
        .in_c1_eni50_18_tpl(sel_for_coalesced_delay_6_n),
        .in_c1_eni50_19_tpl(sel_for_coalesced_delay_4_b),
        .in_c1_eni50_20_tpl(sel_for_coalesced_delay_6_q),
        .in_c1_eni50_21_tpl(sel_for_coalesced_delay_6_b),
        .in_c1_eni50_22_tpl(sel_for_coalesced_delay_4_i),
        .in_c1_eni50_23_tpl(sel_for_coalesced_delay_6_p),
        .in_c1_eni50_24_tpl(sel_for_coalesced_delay_6_g),
        .in_c1_eni50_25_tpl(sel_for_coalesced_delay_5_e),
        .in_c1_eni50_26_tpl(sel_for_coalesced_delay_6_h),
        .in_c1_eni50_27_tpl(sel_for_coalesced_delay_5_c),
        .in_c1_eni50_28_tpl(sel_for_coalesced_delay_6_i),
        .in_c1_eni50_29_tpl(sel_for_coalesced_delay_5_l),
        .in_c1_eni50_30_tpl(sel_for_coalesced_delay_6_c),
        .in_c1_eni50_31_tpl(sel_for_coalesced_delay_4_h),
        .in_c1_eni50_32_tpl(sel_for_coalesced_delay_6_v),
        .in_c1_eni50_33_tpl(sel_for_coalesced_delay_6_d),
        .in_c1_eni50_34_tpl(sel_for_coalesced_delay_4_g),
        .in_c1_eni50_35_tpl(sel_for_coalesced_delay_6_u),
        .in_c1_eni50_36_tpl(sel_for_coalesced_delay_6_e),
        .in_c1_eni50_37_tpl(sel_for_coalesced_delay_4_f),
        .in_c1_eni50_38_tpl(sel_for_coalesced_delay_6_t),
        .in_c1_eni50_39_tpl(sel_for_coalesced_delay_6_f),
        .in_c1_eni50_40_tpl(sel_for_coalesced_delay_4_e),
        .in_c1_eni50_41_tpl(sel_for_coalesced_delay_6_s),
        .in_c1_eni50_42_tpl(sel_for_coalesced_delay_6_k),
        .in_c1_eni50_43_tpl(sel_for_coalesced_delay_5_j),
        .in_c1_eni50_44_tpl(sel_for_coalesced_delay_4_d),
        .in_c1_eni50_45_tpl(sel_for_coalesced_delay_6_o),
        .in_c1_eni50_46_tpl(sel_for_coalesced_delay_3_b),
        .in_c1_eni50_47_tpl(sel_for_coalesced_delay_5_m),
        .in_c1_eni50_48_tpl(sel_for_coalesced_delay_5_f),
        .in_c1_eni50_49_tpl(sel_for_coalesced_delay_3_c),
        .in_c1_eni50_50_tpl(sel_for_coalesced_delay_5_b),
        .out_intel_reserved_ffwd_21_0(i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_intel_reserved_ffwd_21_0),
        .out_o_stall(i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_o_valid),
        .out_c1_exit_0_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18(STALLENABLE,1579)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20(BLACKBOX,91)@100
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000008Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_i_acl_1488_glfwchoosefbconfig112_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19(STALLENABLE,1581)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_backStall = i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21(BLACKBOX,124)@100
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000041Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21 (
        .in_intel_reserved_ffwd_10_0(in_intel_reserved_ffwd_10_0),
        .in_stall_in(SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_V0),
        .out_dest_data_out_10_0(i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_dest_data_out_10_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo(STALLENABLE,1220)
    // Valid signal propagation
    assign SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_V0 = SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_backStall = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_stall | ~ (SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_and0 = redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_out;
    assign SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_wireValid = i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_valid_out & SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_and0;

    // redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo(STALLFIFO,575)
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V14;
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_in = SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_backStall;
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_data_in = i_first_cleanup_xor90_or_glfwchoosefbconfig58_q;
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_in_bitsignaltemp = redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_in[0];
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_in_bitsignaltemp = redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_in[0];
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_out[0] = redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_out_bitsignaltemp;
    assign redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_out[0] = redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo (
        .valid_in(redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .valid_out(redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25(BITJOIN,697)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_q = i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_dest_data_out_13_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25(BITSELECT,698)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_q[63:0]);

    // i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67(BLACKBOX,153)@67
    // in in_i_stall@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_address@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_read@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_write@20000000
    // out out_lm9128_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm9128_glfwchoosefbconfig67 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_V0),
        .in_lm9128_glfwChooseFBConfig_avm_readdata(in_lm9128_glfwChooseFBConfig_avm_readdata),
        .in_lm9128_glfwChooseFBConfig_avm_readdatavalid(in_lm9128_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm9128_glfwChooseFBConfig_avm_waitrequest(in_lm9128_glfwChooseFBConfig_avm_waitrequest),
        .in_lm9128_glfwChooseFBConfig_avm_writeack(in_lm9128_glfwChooseFBConfig_avm_writeack),
        .out_lm9128_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_address),
        .out_lm9128_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_burstcount),
        .out_lm9128_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_byteenable),
        .out_lm9128_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_enable),
        .out_lm9128_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_read),
        .out_lm9128_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_write),
        .out_lm9128_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23(STALLENABLE,1589)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_backStall = i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25(BLACKBOX,119)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000036Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25 (
        .in_intel_reserved_ffwd_13_0(in_intel_reserved_ffwd_13_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_V0),
        .out_dest_data_out_13_0(i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_dest_data_out_13_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25(STALLENABLE,1077)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_backStall = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_and0 = i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V12 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22(BITJOIN,700)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_q = i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_dest_data_out_11_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22(BITSELECT,701)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_q[63:0]);

    // i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66(BLACKBOX,151)@67
    // in in_i_stall@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_address@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_read@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_write@20000000
    // out out_lm8426_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm8426_glfwchoosefbconfig66 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_V0),
        .in_lm8426_glfwChooseFBConfig_avm_readdata(in_lm8426_glfwChooseFBConfig_avm_readdata),
        .in_lm8426_glfwChooseFBConfig_avm_readdatavalid(in_lm8426_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm8426_glfwChooseFBConfig_avm_waitrequest(in_lm8426_glfwChooseFBConfig_avm_waitrequest),
        .in_lm8426_glfwChooseFBConfig_avm_writeack(in_lm8426_glfwChooseFBConfig_avm_writeack),
        .out_lm8426_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_address),
        .out_lm8426_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_burstcount),
        .out_lm8426_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_byteenable),
        .out_lm8426_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_enable),
        .out_lm8426_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_read),
        .out_lm8426_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_write),
        .out_lm8426_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20(STALLENABLE,1583)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_backStall = i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22(BLACKBOX,120)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000037Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_V0),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_dest_data_out_11_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22(STALLENABLE,1079)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_backStall = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_and0 = i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V11 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_and0;

    // redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo(STALLFIFO,564)
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_in = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V1;
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_in = SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_backStall;
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_data_in = bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_m;
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_in_bitsignaltemp = redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_in[0];
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_in_bitsignaltemp = redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_in[0];
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_out[0] = redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_out_bitsignaltemp;
    assign redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_out[0] = redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo (
        .valid_in(redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_m),
        .valid_out(redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo(STALLENABLE,1198)
    // Valid signal propagation
    assign SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_V0 = SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_backStall = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_stall | ~ (SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_and0 = redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_valid_out;
    assign SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V10 & SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18(BITJOIN,703)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_q = i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_dest_data_out_9_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18(BITSELECT,704)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_q[63:0]);

    // i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63(BLACKBOX,147)@67
    // in in_i_stall@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_address@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_read@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_write@20000000
    // out out_lm7322_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm7322_glfwchoosefbconfig63 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_V0),
        .in_lm7322_glfwChooseFBConfig_avm_readdata(in_lm7322_glfwChooseFBConfig_avm_readdata),
        .in_lm7322_glfwChooseFBConfig_avm_readdatavalid(in_lm7322_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm7322_glfwChooseFBConfig_avm_waitrequest(in_lm7322_glfwChooseFBConfig_avm_waitrequest),
        .in_lm7322_glfwChooseFBConfig_avm_writeack(in_lm7322_glfwChooseFBConfig_avm_writeack),
        .out_lm7322_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_address),
        .out_lm7322_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_burstcount),
        .out_lm7322_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_byteenable),
        .out_lm7322_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_enable),
        .out_lm7322_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_read),
        .out_lm7322_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_write),
        .out_lm7322_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16(STALLENABLE,1575)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_backStall = i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18(BLACKBOX,121)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000038Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18 (
        .in_intel_reserved_ffwd_9_0(in_intel_reserved_ffwd_9_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_V0),
        .out_dest_data_out_9_0(i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_dest_data_out_9_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18(STALLENABLE,1081)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_backStall = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_and0 = i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V9 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16(BITJOIN,685)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_q = i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_dest_data_out_8_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16(BITSELECT,686)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_q[63:0]);

    // i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62(BLACKBOX,145)@67
    // in in_i_stall@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_address@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_read@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_write@20000000
    // out out_lm6620_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm6620_glfwchoosefbconfig62 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_V0),
        .in_lm6620_glfwChooseFBConfig_avm_readdata(in_lm6620_glfwChooseFBConfig_avm_readdata),
        .in_lm6620_glfwChooseFBConfig_avm_readdatavalid(in_lm6620_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm6620_glfwChooseFBConfig_avm_waitrequest(in_lm6620_glfwChooseFBConfig_avm_waitrequest),
        .in_lm6620_glfwChooseFBConfig_avm_writeack(in_lm6620_glfwChooseFBConfig_avm_writeack),
        .out_lm6620_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_address),
        .out_lm6620_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_burstcount),
        .out_lm6620_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_byteenable),
        .out_lm6620_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_enable),
        .out_lm6620_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_read),
        .out_lm6620_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_write),
        .out_lm6620_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14(STALLENABLE,1571)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_backStall = i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16(BLACKBOX,115)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000032Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16 (
        .in_intel_reserved_ffwd_8_0(in_intel_reserved_ffwd_8_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_V0),
        .out_dest_data_out_8_0(i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_dest_data_out_8_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16(STALLENABLE,1069)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_backStall = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_and0 = i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V8 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13(BITJOIN,709)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_q = i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_dest_data_out_7_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13(BITSELECT,710)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_q[63:0]);

    // i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61(BLACKBOX,143)@67
    // in in_i_stall@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_address@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_read@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_write@20000000
    // out out_lm5918_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm5918_glfwchoosefbconfig61 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_V0),
        .in_lm5918_glfwChooseFBConfig_avm_readdata(in_lm5918_glfwChooseFBConfig_avm_readdata),
        .in_lm5918_glfwChooseFBConfig_avm_readdatavalid(in_lm5918_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm5918_glfwChooseFBConfig_avm_waitrequest(in_lm5918_glfwChooseFBConfig_avm_waitrequest),
        .in_lm5918_glfwChooseFBConfig_avm_writeack(in_lm5918_glfwChooseFBConfig_avm_writeack),
        .out_lm5918_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_address),
        .out_lm5918_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_burstcount),
        .out_lm5918_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_byteenable),
        .out_lm5918_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_enable),
        .out_lm5918_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_read),
        .out_lm5918_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_write),
        .out_lm5918_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11(STALLENABLE,1565)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_backStall = i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13(BLACKBOX,123)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000040Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13 (
        .in_intel_reserved_ffwd_7_0(in_intel_reserved_ffwd_7_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_V0),
        .out_dest_data_out_7_0(i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_dest_data_out_7_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13(STALLENABLE,1085)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_backStall = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_and0 = i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V7 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8(STALLENABLE,1559)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_backStall = i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10(BLACKBOX,117)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000034Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10(STALLENABLE,1073)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_backStall = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_and0 = i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V6 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7(BITJOIN,682)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_q = i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7(BITSELECT,683)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_q[63:0]);

    // i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59(BLACKBOX,139)@67
    // in in_i_stall@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_address@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_read@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_write@20000000
    // out out_lm4514_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm4514_glfwchoosefbconfig59 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_V0),
        .in_lm4514_glfwChooseFBConfig_avm_readdata(in_lm4514_glfwChooseFBConfig_avm_readdata),
        .in_lm4514_glfwChooseFBConfig_avm_readdatavalid(in_lm4514_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm4514_glfwChooseFBConfig_avm_waitrequest(in_lm4514_glfwChooseFBConfig_avm_waitrequest),
        .in_lm4514_glfwChooseFBConfig_avm_writeack(in_lm4514_glfwChooseFBConfig_avm_writeack),
        .out_lm4514_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_address),
        .out_lm4514_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_burstcount),
        .out_lm4514_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_byteenable),
        .out_lm4514_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_enable),
        .out_lm4514_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_read),
        .out_lm4514_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_write),
        .out_lm4514_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5(STALLENABLE,1553)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7(BLACKBOX,114)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000031Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7(STALLENABLE,1067)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_backStall = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_and0 = i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V5 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43(BITJOIN,706)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_q = i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_dest_data_out_19_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43(BITSELECT,707)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_q[63:0]);

    // i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73(BLACKBOX,135)@67
    // in in_i_stall@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_address@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_read@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_write@20000000
    // out out_lm15340_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm15340_glfwchoosefbconfig73 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_V0),
        .in_lm15340_glfwChooseFBConfig_avm_readdata(in_lm15340_glfwChooseFBConfig_avm_readdata),
        .in_lm15340_glfwChooseFBConfig_avm_readdatavalid(in_lm15340_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm15340_glfwChooseFBConfig_avm_waitrequest(in_lm15340_glfwChooseFBConfig_avm_waitrequest),
        .in_lm15340_glfwChooseFBConfig_avm_writeack(in_lm15340_glfwChooseFBConfig_avm_writeack),
        .out_lm15340_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_address),
        .out_lm15340_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_burstcount),
        .out_lm15340_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_byteenable),
        .out_lm15340_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_enable),
        .out_lm15340_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_read),
        .out_lm15340_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_write),
        .out_lm15340_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41(STALLENABLE,1625)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_backStall = i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43(BLACKBOX,122)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000039Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43 (
        .in_intel_reserved_ffwd_19_0(in_intel_reserved_ffwd_19_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_V0),
        .out_dest_data_out_19_0(i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_dest_data_out_19_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43(STALLENABLE,1083)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_backStall = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_and0 = i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V4 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40(BITJOIN,670)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_q = i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_dest_data_out_18_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40(BITSELECT,671)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_q[63:0]);

    // i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72(BLACKBOX,133)@67
    // in in_i_stall@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_address@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_read@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_write@20000000
    // out out_lm14138_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm14138_glfwchoosefbconfig72 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_V0),
        .in_lm14138_glfwChooseFBConfig_avm_readdata(in_lm14138_glfwChooseFBConfig_avm_readdata),
        .in_lm14138_glfwChooseFBConfig_avm_readdatavalid(in_lm14138_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm14138_glfwChooseFBConfig_avm_waitrequest(in_lm14138_glfwChooseFBConfig_avm_waitrequest),
        .in_lm14138_glfwChooseFBConfig_avm_writeack(in_lm14138_glfwChooseFBConfig_avm_writeack),
        .out_lm14138_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_address),
        .out_lm14138_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_burstcount),
        .out_lm14138_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_byteenable),
        .out_lm14138_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_enable),
        .out_lm14138_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_read),
        .out_lm14138_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_write),
        .out_lm14138_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38(STALLENABLE,1619)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_backStall = i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40(BLACKBOX,110)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000027Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40 (
        .in_intel_reserved_ffwd_18_0(in_intel_reserved_ffwd_18_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_V0),
        .out_dest_data_out_18_0(i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_dest_data_out_18_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40(STALLENABLE,1059)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_backStall = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_and0 = i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V3 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37(BITJOIN,673)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_q = i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_dest_data_out_17_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37(BITSELECT,674)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_q[63:0]);

    // i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71(BLACKBOX,131)@67
    // in in_i_stall@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_address@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_read@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_write@20000000
    // out out_lm13436_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm13436_glfwchoosefbconfig71 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_V0),
        .in_lm13436_glfwChooseFBConfig_avm_readdata(in_lm13436_glfwChooseFBConfig_avm_readdata),
        .in_lm13436_glfwChooseFBConfig_avm_readdatavalid(in_lm13436_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm13436_glfwChooseFBConfig_avm_waitrequest(in_lm13436_glfwChooseFBConfig_avm_waitrequest),
        .in_lm13436_glfwChooseFBConfig_avm_writeack(in_lm13436_glfwChooseFBConfig_avm_writeack),
        .out_lm13436_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_address),
        .out_lm13436_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_burstcount),
        .out_lm13436_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_byteenable),
        .out_lm13436_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_enable),
        .out_lm13436_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_read),
        .out_lm13436_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_write),
        .out_lm13436_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35(STALLENABLE,1613)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_backStall = i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37(BLACKBOX,111)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000028Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37 (
        .in_intel_reserved_ffwd_17_0(in_intel_reserved_ffwd_17_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_V0),
        .out_dest_data_out_17_0(i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_dest_data_out_17_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37(STALLENABLE,1061)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_backStall = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_and0 = i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V2 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34(BITJOIN,676)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_q = i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_dest_data_out_16_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34(BITSELECT,677)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_q[63:0]);

    // i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70(BLACKBOX,129)@67
    // in in_i_stall@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_address@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_read@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_write@20000000
    // out out_lm12734_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm12734_glfwchoosefbconfig70 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_V0),
        .in_lm12734_glfwChooseFBConfig_avm_readdata(in_lm12734_glfwChooseFBConfig_avm_readdata),
        .in_lm12734_glfwChooseFBConfig_avm_readdatavalid(in_lm12734_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm12734_glfwChooseFBConfig_avm_waitrequest(in_lm12734_glfwChooseFBConfig_avm_waitrequest),
        .in_lm12734_glfwChooseFBConfig_avm_writeack(in_lm12734_glfwChooseFBConfig_avm_writeack),
        .out_lm12734_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_address),
        .out_lm12734_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_burstcount),
        .out_lm12734_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_byteenable),
        .out_lm12734_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_enable),
        .out_lm12734_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_read),
        .out_lm12734_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_write),
        .out_lm12734_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32(STALLENABLE,1607)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_backStall = i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34(BLACKBOX,112)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000029Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34 (
        .in_intel_reserved_ffwd_16_0(in_intel_reserved_ffwd_16_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_V0),
        .out_dest_data_out_16_0(i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_dest_data_out_16_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34(STALLENABLE,1063)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_backStall = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_and0 = i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V1 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31(BITJOIN,679)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_q = i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_dest_data_out_15_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31(BITSELECT,680)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_q[63:0]);

    // i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69(BLACKBOX,127)@67
    // in in_i_stall@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_address@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_read@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_write@20000000
    // out out_lm12032_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm12032_glfwchoosefbconfig69 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_V0),
        .in_lm12032_glfwChooseFBConfig_avm_readdata(in_lm12032_glfwChooseFBConfig_avm_readdata),
        .in_lm12032_glfwChooseFBConfig_avm_readdatavalid(in_lm12032_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm12032_glfwChooseFBConfig_avm_waitrequest(in_lm12032_glfwChooseFBConfig_avm_waitrequest),
        .in_lm12032_glfwChooseFBConfig_avm_writeack(in_lm12032_glfwChooseFBConfig_avm_writeack),
        .out_lm12032_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_address),
        .out_lm12032_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_burstcount),
        .out_lm12032_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_byteenable),
        .out_lm12032_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_enable),
        .out_lm12032_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_read),
        .out_lm12032_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_write),
        .out_lm12032_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29(STALLENABLE,1601)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_backStall = i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31(BLACKBOX,113)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000030Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31 (
        .in_intel_reserved_ffwd_15_0(in_intel_reserved_ffwd_15_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_V0),
        .out_dest_data_out_15_0(i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_dest_data_out_15_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31(STALLENABLE,1065)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_backStall = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_and0 = i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_and0;

    // bubble_join_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo(BITJOIN,861)
    assign bubble_join_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_q = redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_data_out;

    // bubble_select_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo(BITSELECT,862)
    assign bubble_select_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_b = $unsigned(bubble_join_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_q[0:0]);

    // redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo(STALLFIFO,562)
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_in = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_V1;
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_in = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_backStall;
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_data_in = bubble_select_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_b;
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_in_bitsignaltemp = redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_in[0];
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_in_bitsignaltemp = redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_in[0];
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_out[0] = redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_out_bitsignaltemp;
    assign redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_out[0] = redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo (
        .valid_in(redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_b),
        .valid_out(redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_0(BITJOIN,541)
    assign join_for_coalesced_delay_0_q = {bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_b, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_g};

    // coalesced_delay_0_fifo(STALLFIFO,581)
    assign coalesced_delay_0_fifo_valid_in = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V3;
    assign coalesced_delay_0_fifo_stall_in = SE_out_coalesced_delay_0_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(65),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,912)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,913)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[64:0]);

    // sel_for_coalesced_delay_0(BITSELECT,542)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[63:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[64:64]);

    // c_i32_0194_recast_x(CONSTANT,388)
    assign c_i32_0194_recast_x_q = $unsigned(32'b00000000000000000000000000000000);

    // redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo(STALLFIFO,578)
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_V1;
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_in = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_backStall;
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_data_in = i_acl_38_demorgan_glfwchoosefbconfig48_q;
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_in_bitsignaltemp = redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_in[0];
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_in_bitsignaltemp = redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_in[0];
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_out[0] = redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_out_bitsignaltemp;
    assign redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_out[0] = redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo (
        .valid_in(redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_38_demorgan_glfwchoosefbconfig48_q),
        .valid_out(redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1(STALLENABLE,1545)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3(BLACKBOX,98)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000015Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45(STALLENABLE,1091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg0 <= SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg1 <= SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_backStall) & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid) | SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed1 = (~ (redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid) | SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_StallValid = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_backStall & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_toReg0 = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_StallValid & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_toReg1 = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_StallValid & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_or0 = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_consumed1 & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_or0);
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_backStall = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_V0 = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_V1 = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_and0 = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_valid;
    assign SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_valid_out & SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_and0;

    // i_llvm_fpga_mem_lm11_glfwchoosefbconfig45(BLACKBOX,126)@3
    // in in_i_stall@20000000
    // out out_lm11_glfwChooseFBConfig_avm_address@20000000
    // out out_lm11_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm11_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm11_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm11_glfwChooseFBConfig_avm_read@20000000
    // out out_lm11_glfwChooseFBConfig_avm_write@20000000
    // out out_lm11_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    glfwChooseFBConfig_i_llvm_fpga_mem_lm11_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm11_glfwchoosefbconfig45 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_e),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_f),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V0),
        .in_lm11_glfwChooseFBConfig_avm_readdata(in_lm11_glfwChooseFBConfig_avm_readdata),
        .in_lm11_glfwChooseFBConfig_avm_readdatavalid(in_lm11_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm11_glfwChooseFBConfig_avm_waitrequest(in_lm11_glfwChooseFBConfig_avm_waitrequest),
        .in_lm11_glfwChooseFBConfig_avm_writeack(in_lm11_glfwChooseFBConfig_avm_writeack),
        .out_lm11_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_address),
        .out_lm11_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_burstcount),
        .out_lm11_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_byteenable),
        .out_lm11_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_enable),
        .out_lm11_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_read),
        .out_lm11_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_write),
        .out_lm11_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45(BITJOIN,718)
    assign bubble_join_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_q = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45(BITSELECT,719)
    assign bubble_select_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_q[31:0]);

    // i_cmp3_glfwchoosefbconfig46(LOGICAL,59)@35
    assign i_cmp3_glfwchoosefbconfig46_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_b == c_i32_0194_recast_x_q ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3(BITJOIN,634)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_q = i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3(BITSELECT,635)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_q[0:0]);

    // i_acl_38_demorgan_glfwchoosefbconfig48(LOGICAL,38)@35
    assign i_acl_38_demorgan_glfwchoosefbconfig48_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp160_glfwchoosefbconfig3_b & i_cmp3_glfwchoosefbconfig46_q;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2(STALLENABLE,1547)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4(BLACKBOX,97)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000014Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4(BITJOIN,631)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_q = i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4(BITSELECT,632)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_q[0:0]);

    // i_unnamed_glfwchoosefbconfig49(LOGICAL,174)@35
    assign i_unnamed_glfwchoosefbconfig49_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_b | i_acl_38_demorgan_glfwchoosefbconfig48_q;

    // i_first_cleanup_xor88_or_glfwchoosefbconfig50(LOGICAL,76)@35
    assign i_first_cleanup_xor88_or_glfwchoosefbconfig50_q = i_unnamed_glfwchoosefbconfig49_q | sel_for_coalesced_delay_0_c;

    // i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52(BLACKBOX,138)@35
    // in in_i_stall@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_address@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_read@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_write@20000000
    // out out_lm4113_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@67
    // out out_o_stall@20000000
    // out out_o_valid@67
    glfwChooseFBConfig_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm4113_glfwchoosefbconfig52 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_0_b),
        .in_i_predicate(i_first_cleanup_xor88_or_glfwchoosefbconfig50_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V0),
        .in_lm4113_glfwChooseFBConfig_avm_readdata(in_lm4113_glfwChooseFBConfig_avm_readdata),
        .in_lm4113_glfwChooseFBConfig_avm_readdatavalid(in_lm4113_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm4113_glfwChooseFBConfig_avm_waitrequest(in_lm4113_glfwChooseFBConfig_avm_waitrequest),
        .in_lm4113_glfwChooseFBConfig_avm_writeack(in_lm4113_glfwChooseFBConfig_avm_writeack),
        .out_lm4113_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_address),
        .out_lm4113_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_burstcount),
        .out_lm4113_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_byteenable),
        .out_lm4113_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_enable),
        .out_lm4113_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_read),
        .out_lm4113_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_write),
        .out_lm4113_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52(STALLENABLE,1114)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V0 = SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_and0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_V1;
    assign SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid = SE_out_coalesced_delay_0_fifo_V1 & SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_and0;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5(BITJOIN,694)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_q = i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5(BITSELECT,695)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_q[63:0]);

    // i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51(BLACKBOX,137)@35
    // in in_i_stall@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_address@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_read@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_write@20000000
    // out out_lm3912_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@67
    // out out_o_stall@20000000
    // out out_o_valid@67
    glfwChooseFBConfig_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm3912_glfwchoosefbconfig51 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_b),
        .in_i_predicate(i_first_cleanup_xor88_or_glfwchoosefbconfig50_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_V0),
        .in_lm3912_glfwChooseFBConfig_avm_readdata(in_lm3912_glfwChooseFBConfig_avm_readdata),
        .in_lm3912_glfwChooseFBConfig_avm_readdatavalid(in_lm3912_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm3912_glfwChooseFBConfig_avm_waitrequest(in_lm3912_glfwChooseFBConfig_avm_waitrequest),
        .in_lm3912_glfwChooseFBConfig_avm_writeack(in_lm3912_glfwChooseFBConfig_avm_writeack),
        .out_lm3912_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_address),
        .out_lm3912_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_burstcount),
        .out_lm3912_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_byteenable),
        .out_lm3912_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_enable),
        .out_lm3912_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_read),
        .out_lm3912_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_write),
        .out_lm3912_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3(STALLENABLE,1549)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5(BLACKBOX,118)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000035Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5(STALLENABLE,1075)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_backStall = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_and0 = i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_and0;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4(STALLENABLE,1033)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_doublebuffer61_glfwchoosefbconfig5_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed1 = (~ (SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_and0 = i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_and1 = SE_out_i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_V0 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_wireValid = SE_out_coalesced_delay_0_fifo_V0 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_and1;

    // SE_out_coalesced_delay_0_fifo(STALLENABLE,1230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_0_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_0_fifo_fromReg0 <= SE_out_coalesced_delay_0_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_0_fifo_fromReg1 <= SE_out_coalesced_delay_0_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_0_fifo_fromReg2 <= SE_out_coalesced_delay_0_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_0_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13556_glfwchoosefbconfig4_backStall) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg0;
    assign SE_out_coalesced_delay_0_fifo_consumed1 = (~ (SE_in_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg1;
    assign SE_out_coalesced_delay_0_fifo_consumed2 = (~ (redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg2;
    // Consuming
    assign SE_out_coalesced_delay_0_fifo_StallValid = SE_out_coalesced_delay_0_fifo_backStall & SE_out_coalesced_delay_0_fifo_wireValid;
    assign SE_out_coalesced_delay_0_fifo_toReg0 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_toReg1 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed1;
    assign SE_out_coalesced_delay_0_fifo_toReg2 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_coalesced_delay_0_fifo_or0 = SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_or1 = SE_out_coalesced_delay_0_fifo_consumed1 & SE_out_coalesced_delay_0_fifo_or0;
    assign SE_out_coalesced_delay_0_fifo_wireStall = ~ (SE_out_coalesced_delay_0_fifo_consumed2 & SE_out_coalesced_delay_0_fifo_or1);
    assign SE_out_coalesced_delay_0_fifo_backStall = SE_out_coalesced_delay_0_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_0_fifo_V0 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg0);
    assign SE_out_coalesced_delay_0_fifo_V1 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg1);
    assign SE_out_coalesced_delay_0_fifo_V2 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_0_fifo_wireValid = coalesced_delay_0_fifo_valid_out;

    // redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo(STALLFIFO,561)
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_in = SE_out_coalesced_delay_0_fifo_V2;
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_in = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_backStall;
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_data_in = sel_for_coalesced_delay_0_c;
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_in_bitsignaltemp = redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_in[0];
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_in_bitsignaltemp = redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_in[0];
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_out[0] = redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_out_bitsignaltemp;
    assign redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_out[0] = redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo (
        .valid_in(redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_in_bitsignaltemp),
        .data_in(sel_for_coalesced_delay_0_c),
        .valid_out(redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo(STALLENABLE,1193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg0 <= '0;
            SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg0 <= SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_toReg0;
            // Successor 1
            SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg1 <= SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall) & SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid) | SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg0;
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed1 = (~ (redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_stall_out) & SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid) | SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg1;
    // Consuming
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_StallValid = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_backStall & SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid;
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_toReg0 = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_StallValid & SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed0;
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_toReg1 = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_StallValid & SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_or0 = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed0;
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireStall = ~ (SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_consumed1 & SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_or0);
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_backStall = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_V0 = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid & ~ (SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg0);
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_V1 = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid & ~ (SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_wireValid = redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_valid_out;

    // bubble_join_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo(BITJOIN,906)
    assign bubble_join_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_q = redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_data_out;

    // bubble_select_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo(BITSELECT,907)
    assign bubble_select_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_b = $unsigned(bubble_join_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_q[0:0]);

    // redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo(STALLFIFO,579)
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_in = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_V1;
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_in = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_backStall;
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_data_in = bubble_select_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_b;
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_in_bitsignaltemp = redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_in[0];
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_in_bitsignaltemp = redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_in[0];
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_out[0] = redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_out_bitsignaltemp;
    assign redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_out[0] = redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo (
        .valid_in(redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_b),
        .valid_out(redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo(STALLENABLE,1225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg0 <= '0;
            SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg0 <= SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg1 <= SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall) & SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid) | SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg0;
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed1 = (~ (redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_stall_out) & SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid) | SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_StallValid = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_backStall & SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid;
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_toReg0 = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_StallValid & SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed0;
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_toReg1 = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_StallValid & SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_or0 = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed0;
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireStall = ~ (SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_consumed1 & SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_or0);
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_backStall = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_V0 = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid & ~ (SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg0);
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_V1 = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid & ~ (SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_wireValid = redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_valid_out;

    // bubble_join_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52(BITJOIN,754)
    assign bubble_join_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_q = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52(BITSELECT,755)
    assign bubble_select_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51(BITJOIN,751)
    assign bubble_join_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_q = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51(BITSELECT,752)
    assign bubble_select_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_q[31:0]);

    // i_cmp5_glfwchoosefbconfig53(LOGICAL,62)@67
    assign i_cmp5_glfwchoosefbconfig53_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_b == bubble_select_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_b ? 1'b1 : 1'b0);

    // redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo(STALLFIFO,576)
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V1;
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_in = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_backStall;
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_data_in = i_cmp5_glfwchoosefbconfig53_q;
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_in_bitsignaltemp = redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_in[0];
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_in_bitsignaltemp = redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_in[0];
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_out[0] = redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_out_bitsignaltemp;
    assign redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_out[0] = redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo (
        .valid_in(redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp5_glfwchoosefbconfig53_q),
        .valid_out(redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52(STALLENABLE,1115)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg0 <= SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg1 <= SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall) & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid) | SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed1 = (~ (redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid) | SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_StallValid = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_toReg0 = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_StallValid & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_toReg1 = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_StallValid & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_or0 = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_consumed1 & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_or0);
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_backStall = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V0 = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V1 = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_and0 = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_o_valid;
    assign SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_wireValid = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_o_valid & SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4(STALLENABLE,1551)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6(BLACKBOX,96)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000013Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6(STALLENABLE,1031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg2 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg3 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg4 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg5 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg6 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg7 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg8 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg9 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg10 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg11 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg12 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg13 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg14 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg3 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg4 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg5 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg6 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg7 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg8 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg9 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg10 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg10;
            // Successor 11
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg11 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg11;
            // Successor 12
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg12 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg12;
            // Successor 13
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg13 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg13;
            // Successor 14
            SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg14 <= SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg14;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumredbits82_glfwchoosefbconfig31_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed1 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumgreenbits83_glfwchoosefbconfig34_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed2 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumbluebits84_glfwchoosefbconfig37_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg2;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed3 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_accumalphabits85_glfwchoosefbconfig40_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg3;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed4 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_srgb86_glfwchoosefbconfig43_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg4;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed5 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_alphabits62_glfwchoosefbconfig7_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg5;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed6 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg6;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed7 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_stencilbits64_glfwchoosefbconfig13_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg7;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed8 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_auxbuffers65_glfwchoosefbconfig16_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg8;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed9 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_samples66_glfwchoosefbconfig18_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg9;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed10 = (~ (SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg10;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed11 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_redbits68_glfwchoosefbconfig22_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg11;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed12 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_greenbits80_glfwchoosefbconfig25_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg12;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed13 = (~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg13;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed14 = (~ (redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg14;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed2;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg3 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed3;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg4 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed4;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg5 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed5;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg6 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed6;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg7 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed7;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg8 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed8;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg9 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed9;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg10 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed10;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg11 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed11;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg12 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed12;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg13 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed13;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_toReg14 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed14;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or1 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or2 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or3 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed3 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or2;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or4 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed4 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or3;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or5 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed5 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or4;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or6 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed6 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or5;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or7 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed7 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or6;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or8 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed8 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or7;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or9 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed9 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or8;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or10 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed10 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or9;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or11 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed11 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or10;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or12 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed12 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or11;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or13 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed13 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or12;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_consumed14 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_or13);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V2 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg2);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V3 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg3);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V4 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg4);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V5 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg5);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V6 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg6);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V7 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg7);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V8 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg8);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V9 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg9);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V10 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg10);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V11 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg11);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V12 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg12);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V13 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg13);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V14 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_fromReg14);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and0 = i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and1 = SE_out_i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_V0 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and2 = SE_out_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_V0 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_wireValid = SE_out_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_V0 & SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_and2;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26(STALLENABLE,1595)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_backStall = i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28(BLACKBOX,116)@67
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000033Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28 (
        .in_intel_reserved_ffwd_14_0(in_intel_reserved_ffwd_14_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_V0),
        .out_dest_data_out_14_0(i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_dest_data_out_14_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28(STALLENABLE,1071)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_backStall = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_and0 = i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_V13 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_and0;

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_cmp5_not_glfwchoosefbconfig55(LOGICAL,63)@67
    assign i_cmp5_not_glfwchoosefbconfig55_q = i_cmp5_glfwchoosefbconfig53_q ^ VCC_q;

    // i_acl_44_not_glfwchoosefbconfig56(LOGICAL,39)@67
    assign i_acl_44_not_glfwchoosefbconfig56_q = bubble_select_redist75_i_acl_38_demorgan_glfwchoosefbconfig48_q_32_fifo_b | i_cmp5_not_glfwchoosefbconfig55_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6(BITJOIN,628)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_q = i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6(BITSELECT,629)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_q[0:0]);

    // i_unnamed_glfwchoosefbconfig57(LOGICAL,175)@67
    assign i_unnamed_glfwchoosefbconfig57_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13555_glfwchoosefbconfig6_b | i_acl_44_not_glfwchoosefbconfig56_q;

    // i_first_cleanup_xor90_or_glfwchoosefbconfig58(LOGICAL,77)@67
    assign i_first_cleanup_xor90_or_glfwchoosefbconfig58_q = i_unnamed_glfwchoosefbconfig57_q | bubble_select_redist1_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_64_fifo_b;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28(BITJOIN,688)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_q = i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_out_dest_data_out_14_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28(BITSELECT,689)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_q[63:0]);

    // i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68(BLACKBOX,155)@67
    // in in_i_stall@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_address@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_read@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_write@20000000
    // out out_lm9830_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm9830_glfwchoosefbconfig68 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_bluebits81_glfwchoosefbconfig28_V0),
        .in_lm9830_glfwChooseFBConfig_avm_readdata(in_lm9830_glfwChooseFBConfig_avm_readdata),
        .in_lm9830_glfwChooseFBConfig_avm_readdatavalid(in_lm9830_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm9830_glfwChooseFBConfig_avm_waitrequest(in_lm9830_glfwChooseFBConfig_avm_waitrequest),
        .in_lm9830_glfwChooseFBConfig_avm_writeack(in_lm9830_glfwChooseFBConfig_avm_writeack),
        .out_lm9830_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_address),
        .out_lm9830_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_burstcount),
        .out_lm9830_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_byteenable),
        .out_lm9830_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_enable),
        .out_lm9830_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_read),
        .out_lm9830_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_write),
        .out_lm9830_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68(STALLENABLE,1149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg0 <= SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg1 <= SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_backStall) & SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid) | SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid) | SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_StallValid = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_backStall & SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_toReg0 = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_StallValid & SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_toReg1 = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_StallValid & SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_or0 = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_consumed1 & SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_or0);
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_backStall = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_V0 = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_V1 = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_wireValid = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67(STALLENABLE,1145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg0 <= SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg1 <= SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_backStall) & SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid) | SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid) | SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_StallValid = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_backStall & SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_toReg0 = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_StallValid & SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_toReg1 = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_StallValid & SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_or0 = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_consumed1 & SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_or0);
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_backStall = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_V0 = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_V1 = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_wireValid = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66(STALLENABLE,1141)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg0 <= SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg1 <= SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_backStall) & SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid) | SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid) | SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_StallValid = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_backStall & SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_toReg0 = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_StallValid & SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_toReg1 = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_StallValid & SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_or0 = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_consumed1 & SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_or0);
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_backStall = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_V0 = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_V1 = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_wireValid = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62(STALLENABLE,1129)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg0 <= SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg1 <= SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed0 = (~ (SE_i_cmp28_glfwchoosefbconfig86_backStall) & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid) | SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid) | SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_StallValid = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_backStall & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_toReg0 = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_StallValid & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_toReg1 = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_StallValid & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_or0 = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_consumed1 & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_or0);
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_backStall = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_V0 = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_V1 = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_wireValid = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61(STALLENABLE,1125)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg0 <= SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg1 <= SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg2 <= SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed0 = (~ (SE_i_cmp106_glfwchoosefbconfig84_backStall) & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid) | SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed1 = (~ (SE_i_cmp21_glfwchoosefbconfig82_backStall) & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid) | SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed2 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid) | SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_StallValid = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_backStall & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg0 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_StallValid & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg1 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_StallValid & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_toReg2 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_StallValid & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_or0 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_or1 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed1 & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_or0;
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_consumed2 & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_or1);
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_backStall = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V0 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V1 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V2 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_wireValid = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59(STALLENABLE,1117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg0 <= SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg1 <= SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg2 <= SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed0 = (~ (SE_i_cmp82_glfwchoosefbconfig76_backStall) & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid) | SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed1 = (~ (SE_i_cmp8_glfwchoosefbconfig74_backStall) & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid) | SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed2 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid) | SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_StallValid = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_backStall & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg0 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_StallValid & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg1 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_StallValid & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_toReg2 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_StallValid & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_or0 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_or1 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed1 & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_or0;
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_consumed2 & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_or1);
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_backStall = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V0 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V1 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V2 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_wireValid = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72(STALLENABLE,1105)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg0 <= SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg1 <= SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_backStall) & SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid) | SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid) | SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_StallValid = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_backStall & SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_toReg0 = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_StallValid & SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_toReg1 = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_StallValid & SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_or0 = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_consumed1 & SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_or0);
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_backStall = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_V0 = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_V1 = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_wireValid = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71(STALLENABLE,1101)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg0 <= SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg1 <= SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_backStall) & SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid) | SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid) | SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_StallValid = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_backStall & SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_toReg0 = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_StallValid & SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_toReg1 = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_StallValid & SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_or0 = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_consumed1 & SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_or0);
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_backStall = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_V0 = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_V1 = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_wireValid = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70(STALLENABLE,1097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg0 <= SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg1 <= SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_backStall) & SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid) | SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid) | SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_StallValid = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_backStall & SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_toReg0 = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_StallValid & SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_toReg1 = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_StallValid & SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_or0 = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_consumed1 & SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_or0);
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_backStall = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_V0 = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_V1 = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_wireValid = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69(STALLENABLE,1093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg0 <= SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg1 <= SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed0 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_backStall) & SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid) | SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid) | SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_StallValid = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_backStall & SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_toReg0 = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_StallValid & SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_toReg1 = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_StallValid & SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_or0 = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_consumed1 & SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_or0);
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_backStall = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_V0 = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_V1 = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_wireValid = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_valid;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28(STALLENABLE,1599)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30(BLACKBOX,88)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000005Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30(BITJOIN,604)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_q = i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30(BITSELECT,605)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30(STALLENABLE,1015)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_backStall = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_valid_out;

    // redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo(STALLFIFO,569)
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_V0;
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_b;
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_b),
        .valid_out(redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo(STALLENABLE,1208)
    // Valid signal propagation
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_stall | ~ (SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and0 = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_V0 & SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V0 & SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V0 & SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V2 & SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V0 & SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27(STALLENABLE,1597)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29(BLACKBOX,101)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000018Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29(STALLENABLE,1041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed0 = (~ (SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_wireValid = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25(STALLENABLE,1593)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27(BLACKBOX,89)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000006Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27(BITJOIN,607)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_q = i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27(BITSELECT,608)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27(STALLENABLE,1017)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_backStall = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_valid_out;

    // redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo(STALLFIFO,568)
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_V0;
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_b;
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_b),
        .valid_out(redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo(STALLENABLE,1206)
    // Valid signal propagation
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_stall | ~ (SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and0 = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_V0 & SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V7 & SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V7 & SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V1 & SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V7 & SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24(STALLENABLE,1591)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26(BLACKBOX,100)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000017Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26(STALLENABLE,1039)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed0 = (~ (SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_wireValid = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22(STALLENABLE,1587)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24(BLACKBOX,90)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000007Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24(BITJOIN,610)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_q = i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24(BITSELECT,611)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24(STALLENABLE,1019)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_backStall = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_valid_out;

    // redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo(STALLFIFO,567)
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_V0;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_b;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_b),
        .valid_out(redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo(STALLENABLE,1204)
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_stall | ~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and0 = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_V0 & SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V6 & SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V6 & SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V0 & SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V6 & SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21(STALLENABLE,1585)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23(BLACKBOX,99)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000016Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23(STALLENABLE,1037)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed0 = (~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_wireValid = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40(STALLENABLE,1623)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42(BLACKBOX,84)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000001Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42(BITJOIN,592)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_q = i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42(BITSELECT,593)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42(STALLENABLE,1007)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_backStall = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_valid_out;

    // redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo(STALLFIFO,573)
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_V0;
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_b;
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_b),
        .valid_out(redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo(STALLENABLE,1216)
    // Valid signal propagation
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_stall | ~ (SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and0 = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_V0 & SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V4 & SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V4 & SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V6 & SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V4 & SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39(STALLENABLE,1621)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41(BLACKBOX,108)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000025Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41(STALLENABLE,1055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed0 = (~ (SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_wireValid = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37(STALLENABLE,1617)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39(BLACKBOX,85)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000002Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39(BITJOIN,595)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_q = i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39(BITSELECT,596)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39(STALLENABLE,1009)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_backStall = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_valid_out;

    // redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo(STALLFIFO,572)
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_V0;
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_b;
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_b),
        .valid_out(redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo(STALLENABLE,1214)
    // Valid signal propagation
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_stall | ~ (SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and0 = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_V0 & SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V3 & SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V3 & SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V5 & SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V3 & SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36(STALLENABLE,1615)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38(BLACKBOX,107)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000024Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38(STALLENABLE,1053)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed0 = (~ (SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_wireValid = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34(STALLENABLE,1611)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36(BLACKBOX,86)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000003Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36(BITJOIN,598)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_q = i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36(BITSELECT,599)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36(STALLENABLE,1011)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_backStall = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_valid_out;

    // redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo(STALLFIFO,571)
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_V0;
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_b;
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_b),
        .valid_out(redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo(STALLENABLE,1212)
    // Valid signal propagation
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_stall | ~ (SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and0 = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_V0 & SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V2 & SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V2 & SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V4 & SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V2 & SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33(STALLENABLE,1609)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35(BLACKBOX,106)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000023Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35(STALLENABLE,1051)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed0 = (~ (SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_wireValid = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_and0;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31(STALLENABLE,1605)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33(BLACKBOX,87)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000004Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33(BITJOIN,601)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_q = i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33(BITSELECT,602)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33(STALLENABLE,1013)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_backStall = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_valid_out;

    // redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo(STALLFIFO,570)
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_V0;
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_b;
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_b),
        .valid_out(redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo(STALLENABLE,1210)
    // Valid signal propagation
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_stall | ~ (SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and0 = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_V0 & SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V1 & SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V1 & SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V3 & SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V1 & SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30(STALLENABLE,1603)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32(BLACKBOX,105)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000022Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32(STALLENABLE,1049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed0 = (~ (SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_backStall & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_or0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_backStall = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_V1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_and0 = i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_wireValid = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_V0 & SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_and0;

    // bubble_join_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo(BITJOIN,867)
    assign bubble_join_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_q = redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_data_out;

    // bubble_select_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo(BITSELECT,868)
    assign bubble_select_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_b = $unsigned(bubble_join_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_q[63:0]);

    // i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65(BLACKBOX,150)@67
    // in in_i_stall@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_address@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_read@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_write@20000000
    // out out_lm8225_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm8225_glfwchoosefbconfig65 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall),
        .in_i_valid(SE_out_redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_V0),
        .in_lm8225_glfwChooseFBConfig_avm_readdata(in_lm8225_glfwChooseFBConfig_avm_readdata),
        .in_lm8225_glfwChooseFBConfig_avm_readdatavalid(in_lm8225_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm8225_glfwChooseFBConfig_avm_waitrequest(in_lm8225_glfwChooseFBConfig_avm_waitrequest),
        .in_lm8225_glfwChooseFBConfig_avm_writeack(in_lm8225_glfwChooseFBConfig_avm_writeack),
        .out_lm8225_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_address),
        .out_lm8225_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_burstcount),
        .out_lm8225_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_byteenable),
        .out_lm8225_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_enable),
        .out_lm8225_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_read),
        .out_lm8225_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_write),
        .out_lm8225_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65(STALLENABLE,1139)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_V0 = SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall = coalesced_delay_6_fifo_stall_out | ~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and0 = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_valid;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and1 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and0;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and2 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and1;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and3 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and2;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and4 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and3;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and5 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and4;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and6 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and5;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and7 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and6;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and8 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and7;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and9 = SE_out_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and8;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and10 = SE_out_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and9;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and11 = SE_out_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and10;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and12 = SE_out_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and11;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and13 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V2 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and12;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and14 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V2 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and13;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and15 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V2 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and14;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and16 = SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and15;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and17 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V2 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and16;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and18 = SE_out_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and17;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and19 = SE_out_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and18;
    assign SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_wireValid = SE_out_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_V1 & SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_and19;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10(BITJOIN,691)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_q = i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10(BITSELECT,692)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_q[63:0]);

    // i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60(BLACKBOX,141)@67
    // in in_i_stall@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_address@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_read@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_write@20000000
    // out out_lm5216_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@99
    // out out_o_stall@20000000
    // out out_o_valid@99
    glfwChooseFBConfig_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm5216_glfwchoosefbconfig60 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_b),
        .in_i_predicate(i_first_cleanup_xor90_or_glfwchoosefbconfig58_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_depthbits63_glfwchoosefbconfig10_V0),
        .in_lm5216_glfwChooseFBConfig_avm_readdata(in_lm5216_glfwChooseFBConfig_avm_readdata),
        .in_lm5216_glfwChooseFBConfig_avm_readdatavalid(in_lm5216_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm5216_glfwChooseFBConfig_avm_waitrequest(in_lm5216_glfwChooseFBConfig_avm_waitrequest),
        .in_lm5216_glfwChooseFBConfig_avm_writeack(in_lm5216_glfwChooseFBConfig_avm_writeack),
        .out_lm5216_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_address),
        .out_lm5216_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_burstcount),
        .out_lm5216_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_byteenable),
        .out_lm5216_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_enable),
        .out_lm5216_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_read),
        .out_lm5216_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_write),
        .out_lm5216_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60(STALLENABLE,1121)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg0 <= SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg1 <= SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg2 <= SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed0 = (~ (SE_i_cmp14_glfwchoosefbconfig78_backStall) & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid) | SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed1 = (~ (SE_i_cmp94_glfwchoosefbconfig80_backStall) & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid) | SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed2 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid) | SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_StallValid = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_backStall & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg0 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_StallValid & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg1 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_StallValid & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_toReg2 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_StallValid & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_or0 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_or1 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed1 & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_or0;
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_consumed2 & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_or1);
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_backStall = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V0 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V1 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V2 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_wireValid = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_valid;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9(STALLENABLE,1561)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11(BLACKBOX,103)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000020Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11(STALLENABLE,1045)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_backStall = SE_i_cmp94_glfwchoosefbconfig80_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_wireValid = i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_valid_out;

    // SE_i_cmp94_glfwchoosefbconfig80(STALLENABLE,988)
    // Valid signal propagation
    assign SE_i_cmp94_glfwchoosefbconfig80_V0 = SE_i_cmp94_glfwchoosefbconfig80_R_v_0;
    assign SE_i_cmp94_glfwchoosefbconfig80_V1 = SE_i_cmp94_glfwchoosefbconfig80_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp94_glfwchoosefbconfig80_s_tv_0 = SE_i_acl_1104_glfwchoosefbconfig109_backStall & SE_i_cmp94_glfwchoosefbconfig80_R_v_0;
    assign SE_i_cmp94_glfwchoosefbconfig80_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp94_glfwchoosefbconfig80_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp94_glfwchoosefbconfig80_or0 = SE_i_cmp94_glfwchoosefbconfig80_s_tv_0;
    assign SE_i_cmp94_glfwchoosefbconfig80_backEN = ~ (SE_i_cmp94_glfwchoosefbconfig80_s_tv_1 | SE_i_cmp94_glfwchoosefbconfig80_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp94_glfwchoosefbconfig80_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_V0 & SE_i_cmp94_glfwchoosefbconfig80_backEN;
    assign SE_i_cmp94_glfwchoosefbconfig80_v_s_0 = SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V1 & SE_i_cmp94_glfwchoosefbconfig80_and0;
    // Backward Stall generation
    assign SE_i_cmp94_glfwchoosefbconfig80_backStall = ~ (SE_i_cmp94_glfwchoosefbconfig80_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp94_glfwchoosefbconfig80_R_v_0 <= 1'b0;
            SE_i_cmp94_glfwchoosefbconfig80_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp94_glfwchoosefbconfig80_backEN == 1'b0)
            begin
                SE_i_cmp94_glfwchoosefbconfig80_R_v_0 <= SE_i_cmp94_glfwchoosefbconfig80_R_v_0 & SE_i_cmp94_glfwchoosefbconfig80_s_tv_0;
            end
            else
            begin
                SE_i_cmp94_glfwchoosefbconfig80_R_v_0 <= SE_i_cmp94_glfwchoosefbconfig80_v_s_0;
            end

            if (SE_i_cmp94_glfwchoosefbconfig80_backEN == 1'b0)
            begin
                SE_i_cmp94_glfwchoosefbconfig80_R_v_1 <= SE_i_cmp94_glfwchoosefbconfig80_R_v_1 & SE_i_cmp94_glfwchoosefbconfig80_s_tv_1;
            end
            else
            begin
                SE_i_cmp94_glfwchoosefbconfig80_R_v_1 <= SE_i_cmp94_glfwchoosefbconfig80_v_s_0;
            end

        end
    end

    // SE_i_cmp28_glfwchoosefbconfig86(STALLENABLE,978)
    // Valid signal propagation
    assign SE_i_cmp28_glfwchoosefbconfig86_V0 = SE_i_cmp28_glfwchoosefbconfig86_R_v_0;
    assign SE_i_cmp28_glfwchoosefbconfig86_V1 = SE_i_cmp28_glfwchoosefbconfig86_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp28_glfwchoosefbconfig86_s_tv_0 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall & SE_i_cmp28_glfwchoosefbconfig86_R_v_0;
    assign SE_i_cmp28_glfwchoosefbconfig86_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp28_glfwchoosefbconfig86_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp28_glfwchoosefbconfig86_or0 = SE_i_cmp28_glfwchoosefbconfig86_s_tv_0;
    assign SE_i_cmp28_glfwchoosefbconfig86_backEN = ~ (SE_i_cmp28_glfwchoosefbconfig86_s_tv_1 | SE_i_cmp28_glfwchoosefbconfig86_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp28_glfwchoosefbconfig86_v_s_0 = SE_i_cmp28_glfwchoosefbconfig86_backEN & SE_out_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_V0;
    // Backward Stall generation
    assign SE_i_cmp28_glfwchoosefbconfig86_backStall = ~ (SE_i_cmp28_glfwchoosefbconfig86_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp28_glfwchoosefbconfig86_R_v_0 <= 1'b0;
            SE_i_cmp28_glfwchoosefbconfig86_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp28_glfwchoosefbconfig86_backEN == 1'b0)
            begin
                SE_i_cmp28_glfwchoosefbconfig86_R_v_0 <= SE_i_cmp28_glfwchoosefbconfig86_R_v_0 & SE_i_cmp28_glfwchoosefbconfig86_s_tv_0;
            end
            else
            begin
                SE_i_cmp28_glfwchoosefbconfig86_R_v_0 <= SE_i_cmp28_glfwchoosefbconfig86_v_s_0;
            end

            if (SE_i_cmp28_glfwchoosefbconfig86_backEN == 1'b0)
            begin
                SE_i_cmp28_glfwchoosefbconfig86_R_v_1 <= SE_i_cmp28_glfwchoosefbconfig86_R_v_1 & SE_i_cmp28_glfwchoosefbconfig86_s_tv_1;
            end
            else
            begin
                SE_i_cmp28_glfwchoosefbconfig86_R_v_1 <= SE_i_cmp28_glfwchoosefbconfig86_v_s_0;
            end

        end
    end

    // SE_i_cmp21_glfwchoosefbconfig82(STALLENABLE,977)
    // Valid signal propagation
    assign SE_i_cmp21_glfwchoosefbconfig82_V0 = SE_i_cmp21_glfwchoosefbconfig82_R_v_0;
    assign SE_i_cmp21_glfwchoosefbconfig82_V1 = SE_i_cmp21_glfwchoosefbconfig82_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp21_glfwchoosefbconfig82_s_tv_0 = SE_i_acl_1156_glfwchoosefbconfig110_backStall & SE_i_cmp21_glfwchoosefbconfig82_R_v_0;
    assign SE_i_cmp21_glfwchoosefbconfig82_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp21_glfwchoosefbconfig82_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp21_glfwchoosefbconfig82_or0 = SE_i_cmp21_glfwchoosefbconfig82_s_tv_0;
    assign SE_i_cmp21_glfwchoosefbconfig82_backEN = ~ (SE_i_cmp21_glfwchoosefbconfig82_s_tv_1 | SE_i_cmp21_glfwchoosefbconfig82_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp21_glfwchoosefbconfig82_v_s_0 = SE_i_cmp21_glfwchoosefbconfig82_backEN & SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V1;
    // Backward Stall generation
    assign SE_i_cmp21_glfwchoosefbconfig82_backStall = ~ (SE_i_cmp21_glfwchoosefbconfig82_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp21_glfwchoosefbconfig82_R_v_0 <= 1'b0;
            SE_i_cmp21_glfwchoosefbconfig82_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp21_glfwchoosefbconfig82_backEN == 1'b0)
            begin
                SE_i_cmp21_glfwchoosefbconfig82_R_v_0 <= SE_i_cmp21_glfwchoosefbconfig82_R_v_0 & SE_i_cmp21_glfwchoosefbconfig82_s_tv_0;
            end
            else
            begin
                SE_i_cmp21_glfwchoosefbconfig82_R_v_0 <= SE_i_cmp21_glfwchoosefbconfig82_v_s_0;
            end

            if (SE_i_cmp21_glfwchoosefbconfig82_backEN == 1'b0)
            begin
                SE_i_cmp21_glfwchoosefbconfig82_R_v_1 <= SE_i_cmp21_glfwchoosefbconfig82_R_v_1 & SE_i_cmp21_glfwchoosefbconfig82_s_tv_1;
            end
            else
            begin
                SE_i_cmp21_glfwchoosefbconfig82_R_v_1 <= SE_i_cmp21_glfwchoosefbconfig82_v_s_0;
            end

        end
    end

    // SE_i_cmp14_glfwchoosefbconfig78(STALLENABLE,974)
    // Valid signal propagation
    assign SE_i_cmp14_glfwchoosefbconfig78_V0 = SE_i_cmp14_glfwchoosefbconfig78_R_v_0;
    assign SE_i_cmp14_glfwchoosefbconfig78_V1 = SE_i_cmp14_glfwchoosefbconfig78_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp14_glfwchoosefbconfig78_s_tv_0 = SE_i_acl_1104_glfwchoosefbconfig109_backStall & SE_i_cmp14_glfwchoosefbconfig78_R_v_0;
    assign SE_i_cmp14_glfwchoosefbconfig78_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp14_glfwchoosefbconfig78_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp14_glfwchoosefbconfig78_or0 = SE_i_cmp14_glfwchoosefbconfig78_s_tv_0;
    assign SE_i_cmp14_glfwchoosefbconfig78_backEN = ~ (SE_i_cmp14_glfwchoosefbconfig78_s_tv_1 | SE_i_cmp14_glfwchoosefbconfig78_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp14_glfwchoosefbconfig78_v_s_0 = SE_i_cmp14_glfwchoosefbconfig78_backEN & SE_out_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_V0;
    // Backward Stall generation
    assign SE_i_cmp14_glfwchoosefbconfig78_backStall = ~ (SE_i_cmp14_glfwchoosefbconfig78_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp14_glfwchoosefbconfig78_R_v_0 <= 1'b0;
            SE_i_cmp14_glfwchoosefbconfig78_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp14_glfwchoosefbconfig78_backEN == 1'b0)
            begin
                SE_i_cmp14_glfwchoosefbconfig78_R_v_0 <= SE_i_cmp14_glfwchoosefbconfig78_R_v_0 & SE_i_cmp14_glfwchoosefbconfig78_s_tv_0;
            end
            else
            begin
                SE_i_cmp14_glfwchoosefbconfig78_R_v_0 <= SE_i_cmp14_glfwchoosefbconfig78_v_s_0;
            end

            if (SE_i_cmp14_glfwchoosefbconfig78_backEN == 1'b0)
            begin
                SE_i_cmp14_glfwchoosefbconfig78_R_v_1 <= SE_i_cmp14_glfwchoosefbconfig78_R_v_1 & SE_i_cmp14_glfwchoosefbconfig78_s_tv_1;
            end
            else
            begin
                SE_i_cmp14_glfwchoosefbconfig78_R_v_1 <= SE_i_cmp14_glfwchoosefbconfig78_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12(STALLENABLE,1567)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14(BLACKBOX,104)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000021Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14(STALLENABLE,1047)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_backStall = SE_i_cmp106_glfwchoosefbconfig84_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_wireValid = i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_valid_out;

    // SE_i_cmp106_glfwchoosefbconfig84(STALLENABLE,970)
    // Valid signal propagation
    assign SE_i_cmp106_glfwchoosefbconfig84_V0 = SE_i_cmp106_glfwchoosefbconfig84_R_v_0;
    assign SE_i_cmp106_glfwchoosefbconfig84_V1 = SE_i_cmp106_glfwchoosefbconfig84_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp106_glfwchoosefbconfig84_s_tv_0 = SE_i_acl_1156_glfwchoosefbconfig110_backStall & SE_i_cmp106_glfwchoosefbconfig84_R_v_0;
    assign SE_i_cmp106_glfwchoosefbconfig84_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp106_glfwchoosefbconfig84_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp106_glfwchoosefbconfig84_or0 = SE_i_cmp106_glfwchoosefbconfig84_s_tv_0;
    assign SE_i_cmp106_glfwchoosefbconfig84_backEN = ~ (SE_i_cmp106_glfwchoosefbconfig84_s_tv_1 | SE_i_cmp106_glfwchoosefbconfig84_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp106_glfwchoosefbconfig84_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_V0 & SE_i_cmp106_glfwchoosefbconfig84_backEN;
    assign SE_i_cmp106_glfwchoosefbconfig84_v_s_0 = SE_out_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_V0 & SE_i_cmp106_glfwchoosefbconfig84_and0;
    // Backward Stall generation
    assign SE_i_cmp106_glfwchoosefbconfig84_backStall = ~ (SE_i_cmp106_glfwchoosefbconfig84_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp106_glfwchoosefbconfig84_R_v_0 <= 1'b0;
            SE_i_cmp106_glfwchoosefbconfig84_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp106_glfwchoosefbconfig84_backEN == 1'b0)
            begin
                SE_i_cmp106_glfwchoosefbconfig84_R_v_0 <= SE_i_cmp106_glfwchoosefbconfig84_R_v_0 & SE_i_cmp106_glfwchoosefbconfig84_s_tv_0;
            end
            else
            begin
                SE_i_cmp106_glfwchoosefbconfig84_R_v_0 <= SE_i_cmp106_glfwchoosefbconfig84_v_s_0;
            end

            if (SE_i_cmp106_glfwchoosefbconfig84_backEN == 1'b0)
            begin
                SE_i_cmp106_glfwchoosefbconfig84_R_v_1 <= SE_i_cmp106_glfwchoosefbconfig84_R_v_1 & SE_i_cmp106_glfwchoosefbconfig84_s_tv_1;
            end
            else
            begin
                SE_i_cmp106_glfwchoosefbconfig84_R_v_1 <= SE_i_cmp106_glfwchoosefbconfig84_v_s_0;
            end

        end
    end

    // SE_join_for_coalesced_delay_5(STALLENABLE,1188)
    // Valid signal propagation
    assign SE_join_for_coalesced_delay_5_V0 = SE_join_for_coalesced_delay_5_wireValid;
    // Backward Stall generation
    assign SE_join_for_coalesced_delay_5_backStall = coalesced_delay_5_fifo_stall_out | ~ (SE_join_for_coalesced_delay_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_join_for_coalesced_delay_5_and0 = SE_i_cmp106_glfwchoosefbconfig84_V1;
    assign SE_join_for_coalesced_delay_5_and1 = SE_i_cmp14_glfwchoosefbconfig78_V1 & SE_join_for_coalesced_delay_5_and0;
    assign SE_join_for_coalesced_delay_5_and2 = SE_i_cmp162_glfwchoosefbconfig90_V1 & SE_join_for_coalesced_delay_5_and1;
    assign SE_join_for_coalesced_delay_5_and3 = SE_i_cmp21_glfwchoosefbconfig82_V1 & SE_join_for_coalesced_delay_5_and2;
    assign SE_join_for_coalesced_delay_5_and4 = SE_i_cmp28_glfwchoosefbconfig86_V1 & SE_join_for_coalesced_delay_5_and3;
    assign SE_join_for_coalesced_delay_5_and5 = SE_i_cmp37_glfwchoosefbconfig88_V1 & SE_join_for_coalesced_delay_5_and4;
    assign SE_join_for_coalesced_delay_5_and6 = SE_i_cmp82_glfwchoosefbconfig76_V1 & SE_join_for_coalesced_delay_5_and5;
    assign SE_join_for_coalesced_delay_5_and7 = SE_i_cmp8_glfwchoosefbconfig74_V1 & SE_join_for_coalesced_delay_5_and6;
    assign SE_join_for_coalesced_delay_5_and8 = SE_i_cmp94_glfwchoosefbconfig80_V1 & SE_join_for_coalesced_delay_5_and7;
    assign SE_join_for_coalesced_delay_5_and9 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V5 & SE_join_for_coalesced_delay_5_and8;
    assign SE_join_for_coalesced_delay_5_and10 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V5 & SE_join_for_coalesced_delay_5_and9;
    assign SE_join_for_coalesced_delay_5_wireValid = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V5 & SE_join_for_coalesced_delay_5_and10;

    // SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63(STALLENABLE,1133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg0 <= SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg1 <= SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg2 <= SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed0 = (~ (SE_i_cmp162_glfwchoosefbconfig90_backStall) & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid) | SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed1 = (~ (SE_i_cmp37_glfwchoosefbconfig88_backStall) & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid) | SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed2 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid) | SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_StallValid = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_backStall & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg0 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_StallValid & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg1 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_StallValid & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_toReg2 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_StallValid & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_or0 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_or1 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed1 & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_or0;
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_consumed2 & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_or1);
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_backStall = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V0 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V1 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V2 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_wireValid = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_valid;

    // SE_i_cmp37_glfwchoosefbconfig88(STALLENABLE,979)
    // Valid signal propagation
    assign SE_i_cmp37_glfwchoosefbconfig88_V0 = SE_i_cmp37_glfwchoosefbconfig88_R_v_0;
    assign SE_i_cmp37_glfwchoosefbconfig88_V1 = SE_i_cmp37_glfwchoosefbconfig88_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp37_glfwchoosefbconfig88_s_tv_0 = SE_i_acl_1488_glfwchoosefbconfig112_backStall & SE_i_cmp37_glfwchoosefbconfig88_R_v_0;
    assign SE_i_cmp37_glfwchoosefbconfig88_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp37_glfwchoosefbconfig88_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp37_glfwchoosefbconfig88_or0 = SE_i_cmp37_glfwchoosefbconfig88_s_tv_0;
    assign SE_i_cmp37_glfwchoosefbconfig88_backEN = ~ (SE_i_cmp37_glfwchoosefbconfig88_s_tv_1 | SE_i_cmp37_glfwchoosefbconfig88_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp37_glfwchoosefbconfig88_v_s_0 = SE_i_cmp37_glfwchoosefbconfig88_backEN & SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V1;
    // Backward Stall generation
    assign SE_i_cmp37_glfwchoosefbconfig88_backStall = ~ (SE_i_cmp37_glfwchoosefbconfig88_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp37_glfwchoosefbconfig88_R_v_0 <= 1'b0;
            SE_i_cmp37_glfwchoosefbconfig88_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp37_glfwchoosefbconfig88_backEN == 1'b0)
            begin
                SE_i_cmp37_glfwchoosefbconfig88_R_v_0 <= SE_i_cmp37_glfwchoosefbconfig88_R_v_0 & SE_i_cmp37_glfwchoosefbconfig88_s_tv_0;
            end
            else
            begin
                SE_i_cmp37_glfwchoosefbconfig88_R_v_0 <= SE_i_cmp37_glfwchoosefbconfig88_v_s_0;
            end

            if (SE_i_cmp37_glfwchoosefbconfig88_backEN == 1'b0)
            begin
                SE_i_cmp37_glfwchoosefbconfig88_R_v_1 <= SE_i_cmp37_glfwchoosefbconfig88_R_v_1 & SE_i_cmp37_glfwchoosefbconfig88_s_tv_1;
            end
            else
            begin
                SE_i_cmp37_glfwchoosefbconfig88_R_v_1 <= SE_i_cmp37_glfwchoosefbconfig88_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17(STALLENABLE,1577)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19(BLACKBOX,109)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000026Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19(STALLENABLE,1057)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_backStall = SE_i_cmp162_glfwchoosefbconfig90_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_wireValid = i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_valid_out;

    // SE_i_cmp162_glfwchoosefbconfig90(STALLENABLE,976)
    // Valid signal propagation
    assign SE_i_cmp162_glfwchoosefbconfig90_V0 = SE_i_cmp162_glfwchoosefbconfig90_R_v_0;
    assign SE_i_cmp162_glfwchoosefbconfig90_V1 = SE_i_cmp162_glfwchoosefbconfig90_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp162_glfwchoosefbconfig90_s_tv_0 = SE_i_acl_1488_glfwchoosefbconfig112_backStall & SE_i_cmp162_glfwchoosefbconfig90_R_v_0;
    assign SE_i_cmp162_glfwchoosefbconfig90_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp162_glfwchoosefbconfig90_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp162_glfwchoosefbconfig90_or0 = SE_i_cmp162_glfwchoosefbconfig90_s_tv_0;
    assign SE_i_cmp162_glfwchoosefbconfig90_backEN = ~ (SE_i_cmp162_glfwchoosefbconfig90_s_tv_1 | SE_i_cmp162_glfwchoosefbconfig90_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp162_glfwchoosefbconfig90_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_V0 & SE_i_cmp162_glfwchoosefbconfig90_backEN;
    assign SE_i_cmp162_glfwchoosefbconfig90_v_s_0 = SE_out_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_V0 & SE_i_cmp162_glfwchoosefbconfig90_and0;
    // Backward Stall generation
    assign SE_i_cmp162_glfwchoosefbconfig90_backStall = ~ (SE_i_cmp162_glfwchoosefbconfig90_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp162_glfwchoosefbconfig90_R_v_0 <= 1'b0;
            SE_i_cmp162_glfwchoosefbconfig90_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp162_glfwchoosefbconfig90_backEN == 1'b0)
            begin
                SE_i_cmp162_glfwchoosefbconfig90_R_v_0 <= SE_i_cmp162_glfwchoosefbconfig90_R_v_0 & SE_i_cmp162_glfwchoosefbconfig90_s_tv_0;
            end
            else
            begin
                SE_i_cmp162_glfwchoosefbconfig90_R_v_0 <= SE_i_cmp162_glfwchoosefbconfig90_v_s_0;
            end

            if (SE_i_cmp162_glfwchoosefbconfig90_backEN == 1'b0)
            begin
                SE_i_cmp162_glfwchoosefbconfig90_R_v_1 <= SE_i_cmp162_glfwchoosefbconfig90_R_v_1 & SE_i_cmp162_glfwchoosefbconfig90_s_tv_1;
            end
            else
            begin
                SE_i_cmp162_glfwchoosefbconfig90_R_v_1 <= SE_i_cmp162_glfwchoosefbconfig90_v_s_0;
            end

        end
    end

    // SE_i_acl_1488_glfwchoosefbconfig112(STALLENABLE,953)
    // Valid signal propagation
    assign SE_i_acl_1488_glfwchoosefbconfig112_V0 = SE_i_acl_1488_glfwchoosefbconfig112_wireValid;
    // Backward Stall generation
    assign SE_i_acl_1488_glfwchoosefbconfig112_backStall = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_stall | ~ (SE_i_acl_1488_glfwchoosefbconfig112_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_1488_glfwchoosefbconfig112_and0 = SE_i_cmp162_glfwchoosefbconfig90_V0;
    assign SE_i_acl_1488_glfwchoosefbconfig112_and1 = SE_i_cmp37_glfwchoosefbconfig88_V0 & SE_i_acl_1488_glfwchoosefbconfig112_and0;
    assign SE_i_acl_1488_glfwchoosefbconfig112_and2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V3 & SE_i_acl_1488_glfwchoosefbconfig112_and1;
    assign SE_i_acl_1488_glfwchoosefbconfig112_and3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V4 & SE_i_acl_1488_glfwchoosefbconfig112_and2;
    assign SE_i_acl_1488_glfwchoosefbconfig112_and4 = i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_valid_out & SE_i_acl_1488_glfwchoosefbconfig112_and3;
    assign SE_i_acl_1488_glfwchoosefbconfig112_and5 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V4 & SE_i_acl_1488_glfwchoosefbconfig112_and4;
    assign SE_i_acl_1488_glfwchoosefbconfig112_wireValid = SE_out_coalesced_delay_2_fifo_V4 & SE_i_acl_1488_glfwchoosefbconfig112_and5;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15(STALLENABLE,1573)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17(BLACKBOX,92)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000009Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17(BITJOIN,616)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_q = i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17(BITSELECT,617)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17(STALLENABLE,1023)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_backStall = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_valid_out;

    // redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo(STALLFIFO,566)
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_V0;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_in = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_b;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_out[0] = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_out[0] = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo (
        .valid_in(redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_b),
        .valid_out(redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo(STALLENABLE,1202)
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_V0 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_stall | ~ (SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and0 = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_valid_out;
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and1 = SE_i_cmp28_glfwchoosefbconfig86_V0 & SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and0;
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V4 & SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and1;
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V0 & SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and2;
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and4 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V3 & SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and3;
    assign SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_wireValid = SE_out_coalesced_delay_2_fifo_V3 & SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_and4;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13(STALLENABLE,1569)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15(BLACKBOX,93)@100
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000010Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_i_acl_1156_glfwchoosefbconfig110_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_acl_1156_glfwchoosefbconfig110(STALLENABLE,938)
    // Valid signal propagation
    assign SE_i_acl_1156_glfwchoosefbconfig110_V0 = SE_i_acl_1156_glfwchoosefbconfig110_wireValid;
    // Backward Stall generation
    assign SE_i_acl_1156_glfwchoosefbconfig110_backStall = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_stall | ~ (SE_i_acl_1156_glfwchoosefbconfig110_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_1156_glfwchoosefbconfig110_and0 = SE_i_cmp106_glfwchoosefbconfig84_V0;
    assign SE_i_acl_1156_glfwchoosefbconfig110_and1 = SE_i_cmp21_glfwchoosefbconfig82_V0 & SE_i_acl_1156_glfwchoosefbconfig110_and0;
    assign SE_i_acl_1156_glfwchoosefbconfig110_and2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V2 & SE_i_acl_1156_glfwchoosefbconfig110_and1;
    assign SE_i_acl_1156_glfwchoosefbconfig110_and3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V3 & SE_i_acl_1156_glfwchoosefbconfig110_and2;
    assign SE_i_acl_1156_glfwchoosefbconfig110_and4 = i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_valid_out & SE_i_acl_1156_glfwchoosefbconfig110_and3;
    assign SE_i_acl_1156_glfwchoosefbconfig110_and5 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V2 & SE_i_acl_1156_glfwchoosefbconfig110_and4;
    assign SE_i_acl_1156_glfwchoosefbconfig110_wireValid = SE_out_coalesced_delay_2_fifo_V2 & SE_i_acl_1156_glfwchoosefbconfig110_and5;

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10(STALLENABLE,1563)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12(BLACKBOX,94)@100
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000011Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_i_acl_1104_glfwchoosefbconfig109_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_acl_1104_glfwchoosefbconfig109(STALLENABLE,935)
    // Valid signal propagation
    assign SE_i_acl_1104_glfwchoosefbconfig109_V0 = SE_i_acl_1104_glfwchoosefbconfig109_wireValid;
    // Backward Stall generation
    assign SE_i_acl_1104_glfwchoosefbconfig109_backStall = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_stall | ~ (SE_i_acl_1104_glfwchoosefbconfig109_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_1104_glfwchoosefbconfig109_and0 = SE_i_cmp14_glfwchoosefbconfig78_V0;
    assign SE_i_acl_1104_glfwchoosefbconfig109_and1 = SE_i_cmp94_glfwchoosefbconfig80_V0 & SE_i_acl_1104_glfwchoosefbconfig109_and0;
    assign SE_i_acl_1104_glfwchoosefbconfig109_and2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V1 & SE_i_acl_1104_glfwchoosefbconfig109_and1;
    assign SE_i_acl_1104_glfwchoosefbconfig109_and3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V2 & SE_i_acl_1104_glfwchoosefbconfig109_and2;
    assign SE_i_acl_1104_glfwchoosefbconfig109_and4 = i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_valid_out & SE_i_acl_1104_glfwchoosefbconfig109_and3;
    assign SE_i_acl_1104_glfwchoosefbconfig109_and5 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V1 & SE_i_acl_1104_glfwchoosefbconfig109_and4;
    assign SE_i_acl_1104_glfwchoosefbconfig109_wireValid = SE_out_coalesced_delay_2_fifo_V1 & SE_i_acl_1104_glfwchoosefbconfig109_and5;

    // join_for_coalesced_delay_2(BITJOIN,547)
    assign join_for_coalesced_delay_2_q = {bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_l, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_k, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_j, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_i, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_h};

    // coalesced_delay_2_fifo(STALLFIFO,583)
    assign coalesced_delay_2_fifo_valid_in = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V5;
    assign coalesced_delay_2_fifo_stall_in = SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(98),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(320),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_2_fifo(STALLENABLE,1234)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_2_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_2_fifo_fromReg0 <= SE_out_coalesced_delay_2_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_2_fifo_fromReg1 <= SE_out_coalesced_delay_2_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_2_fifo_fromReg2 <= SE_out_coalesced_delay_2_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_2_fifo_fromReg3 <= SE_out_coalesced_delay_2_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_2_fifo_fromReg4 <= SE_out_coalesced_delay_2_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_2_fifo_consumed0 = (~ (SE_i_acl_1052_glfwchoosefbconfig108_backStall) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg0;
    assign SE_out_coalesced_delay_2_fifo_consumed1 = (~ (SE_i_acl_1104_glfwchoosefbconfig109_backStall) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg1;
    assign SE_out_coalesced_delay_2_fifo_consumed2 = (~ (SE_i_acl_1156_glfwchoosefbconfig110_backStall) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg2;
    assign SE_out_coalesced_delay_2_fifo_consumed3 = (~ (SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg3;
    assign SE_out_coalesced_delay_2_fifo_consumed4 = (~ (SE_i_acl_1488_glfwchoosefbconfig112_backStall) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg4;
    // Consuming
    assign SE_out_coalesced_delay_2_fifo_StallValid = SE_out_coalesced_delay_2_fifo_backStall & SE_out_coalesced_delay_2_fifo_wireValid;
    assign SE_out_coalesced_delay_2_fifo_toReg0 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_toReg1 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed1;
    assign SE_out_coalesced_delay_2_fifo_toReg2 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed2;
    assign SE_out_coalesced_delay_2_fifo_toReg3 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed3;
    assign SE_out_coalesced_delay_2_fifo_toReg4 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_coalesced_delay_2_fifo_or0 = SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_or1 = SE_out_coalesced_delay_2_fifo_consumed1 & SE_out_coalesced_delay_2_fifo_or0;
    assign SE_out_coalesced_delay_2_fifo_or2 = SE_out_coalesced_delay_2_fifo_consumed2 & SE_out_coalesced_delay_2_fifo_or1;
    assign SE_out_coalesced_delay_2_fifo_or3 = SE_out_coalesced_delay_2_fifo_consumed3 & SE_out_coalesced_delay_2_fifo_or2;
    assign SE_out_coalesced_delay_2_fifo_wireStall = ~ (SE_out_coalesced_delay_2_fifo_consumed4 & SE_out_coalesced_delay_2_fifo_or3);
    assign SE_out_coalesced_delay_2_fifo_backStall = SE_out_coalesced_delay_2_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_2_fifo_V0 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg0);
    assign SE_out_coalesced_delay_2_fifo_V1 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg1);
    assign SE_out_coalesced_delay_2_fifo_V2 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg2);
    assign SE_out_coalesced_delay_2_fifo_V3 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg3);
    assign SE_out_coalesced_delay_2_fifo_V4 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_2_fifo_wireValid = coalesced_delay_2_fifo_valid_out;

    // bubble_join_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo(BITJOIN,864)
    assign bubble_join_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_q = redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_data_out;

    // bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo(BITSELECT,865)
    assign bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b = $unsigned(bubble_join_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_q[0:0]);

    // SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0(STALLREG,1768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid <= 1'b0;
            SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backStall & (SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid | SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_i_valid);

            if (SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_data0 <= $unsigned(bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_i_valid = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V8;
    // Stall signal propagation
    assign SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backStall = SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid | ~ (SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_i_valid);

    // Valid
    assign SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V = SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid == 1'b1 ? SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid : SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_i_valid;

    assign SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_D0 = SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_valid == 1'b1 ? SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_r_data0 : bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0(STALLENABLE,1196)
    // Valid signal propagation
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V0 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V1 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V2 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V3 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V4 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V5 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5;
    // Stall signal propagation
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_0 = SE_i_acl_1052_glfwchoosefbconfig108_backStall & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_1 = SE_i_acl_1104_glfwchoosefbconfig109_backStall & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_2 = SE_i_acl_1156_glfwchoosefbconfig110_backStall & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_3 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_4 = SE_i_acl_1488_glfwchoosefbconfig112_backStall & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_5 = SE_join_for_coalesced_delay_5_backStall & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5;
    // Backward Enable generation
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or0 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_0;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or1 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_1 | SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or0;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or2 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_2 | SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or1;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or3 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_3 | SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or2;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or4 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_4 | SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or3;
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN = ~ (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_5 | SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_or4);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN & SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V;
    // Backward Stall generation
    assign SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backStall = ~ (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0 <= 1'b0;
            SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1 <= 1'b0;
            SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2 <= 1'b0;
            SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3 <= 1'b0;
            SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4 <= 1'b0;
            SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b0)
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0 & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_0;
            end
            else
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_0 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
            end

            if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b0)
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1 & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_1;
            end
            else
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_1 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
            end

            if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b0)
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2 & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_2;
            end
            else
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_2 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
            end

            if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b0)
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3 & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_3;
            end
            else
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_3 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
            end

            if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b0)
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4 & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_4;
            end
            else
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_4 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
            end

            if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b0)
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5 & SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_s_tv_5;
            end
            else
            begin
                SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_R_v_5 <= SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7(STALLENABLE,1557)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9(BLACKBOX,95)@100
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000012Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_i_acl_1052_glfwchoosefbconfig108_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo(BITJOIN,909)
    assign bubble_join_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_q = redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_data_out;

    // bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo(BITSELECT,910)
    assign bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b = $unsigned(bubble_join_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_q[0:0]);

    // SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0(STALLREG,1769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid <= 1'b0;
            SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backStall & (SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid | SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_i_valid);

            if (SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_data0 <= $unsigned(bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_i_valid = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V8;
    // Stall signal propagation
    assign SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backStall = SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid | ~ (SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_i_valid);

    // Valid
    assign SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V = SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid == 1'b1 ? SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid : SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_i_valid;

    assign SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_D0 = SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_valid == 1'b1 ? SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_r_data0 : bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b;

    // SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0(STALLENABLE,1228)
    // Valid signal propagation
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V0 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V1 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V2 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V4 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V5 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5;
    // Stall signal propagation
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_0 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_1 = SE_i_acl_1052_glfwchoosefbconfig108_backStall & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_2 = SE_i_acl_1104_glfwchoosefbconfig109_backStall & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_3 = SE_i_acl_1156_glfwchoosefbconfig110_backStall & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_4 = SE_i_acl_1488_glfwchoosefbconfig112_backStall & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_5 = SE_join_for_coalesced_delay_5_backStall & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5;
    // Backward Enable generation
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or0 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_0;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or1 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_1 | SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or0;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or2 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_2 | SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or1;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_3 | SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or2;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or4 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_4 | SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or3;
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN = ~ (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_5 | SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_or4);
    // Determine whether to write valid data into the first register stage
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN & SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V;
    // Backward Stall generation
    assign SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backStall = ~ (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0 <= 1'b0;
            SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1 <= 1'b0;
            SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2 <= 1'b0;
            SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3 <= 1'b0;
            SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4 <= 1'b0;
            SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5 <= 1'b0;
        end
        else
        begin
            if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b0)
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0 & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_0;
            end
            else
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_0 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
            end

            if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b0)
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1 & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_1;
            end
            else
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_1 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
            end

            if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b0)
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2 & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_2;
            end
            else
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_2 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
            end

            if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b0)
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3 & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_3;
            end
            else
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_3 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
            end

            if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b0)
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4 & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_4;
            end
            else
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_4 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
            end

            if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b0)
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5 & SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_s_tv_5;
            end
            else
            begin
                SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_R_v_5 <= SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_v_s_0;
            end

        end
    end

    // SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0(STALLENABLE,1223)
    // Valid signal propagation
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V0 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V1 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V3 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V4 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V5 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5;
    // Stall signal propagation
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_0 = SE_i_acl_1052_glfwchoosefbconfig108_backStall & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_1 = SE_i_acl_1104_glfwchoosefbconfig109_backStall & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_2 = SE_i_acl_1156_glfwchoosefbconfig110_backStall & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_3 = SE_i_acl_1488_glfwchoosefbconfig112_backStall & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_4 = SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_backStall & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_5 = SE_join_for_coalesced_delay_5_backStall & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5;
    // Backward Enable generation
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or0 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_0;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or1 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_1 | SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or0;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_2 | SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or1;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or3 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_3 | SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or2;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or4 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_4 | SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or3;
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN = ~ (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_5 | SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_or4);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V8;
    // Backward Stall generation
    assign SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backStall = ~ (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0 <= 1'b0;
            SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1 <= 1'b0;
            SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2 <= 1'b0;
            SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3 <= 1'b0;
            SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4 <= 1'b0;
            SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0 & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_0;
            end
            else
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_0 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
            end

            if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1 & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_1;
            end
            else
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_1 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
            end

            if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2 & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_2;
            end
            else
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_2 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
            end

            if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3 & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_3;
            end
            else
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_3 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
            end

            if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4 & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_4;
            end
            else
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_4 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
            end

            if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b0)
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5 & SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_s_tv_5;
            end
            else
            begin
                SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_R_v_5 <= SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_v_s_0;
            end

        end
    end

    // SE_i_cmp8_glfwchoosefbconfig74(STALLENABLE,987)
    // Valid signal propagation
    assign SE_i_cmp8_glfwchoosefbconfig74_V0 = SE_i_cmp8_glfwchoosefbconfig74_R_v_0;
    assign SE_i_cmp8_glfwchoosefbconfig74_V1 = SE_i_cmp8_glfwchoosefbconfig74_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp8_glfwchoosefbconfig74_s_tv_0 = SE_i_acl_1052_glfwchoosefbconfig108_backStall & SE_i_cmp8_glfwchoosefbconfig74_R_v_0;
    assign SE_i_cmp8_glfwchoosefbconfig74_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp8_glfwchoosefbconfig74_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp8_glfwchoosefbconfig74_or0 = SE_i_cmp8_glfwchoosefbconfig74_s_tv_0;
    assign SE_i_cmp8_glfwchoosefbconfig74_backEN = ~ (SE_i_cmp8_glfwchoosefbconfig74_s_tv_1 | SE_i_cmp8_glfwchoosefbconfig74_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp8_glfwchoosefbconfig74_v_s_0 = SE_i_cmp8_glfwchoosefbconfig74_backEN & SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V1;
    // Backward Stall generation
    assign SE_i_cmp8_glfwchoosefbconfig74_backStall = ~ (SE_i_cmp8_glfwchoosefbconfig74_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp8_glfwchoosefbconfig74_R_v_0 <= 1'b0;
            SE_i_cmp8_glfwchoosefbconfig74_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp8_glfwchoosefbconfig74_backEN == 1'b0)
            begin
                SE_i_cmp8_glfwchoosefbconfig74_R_v_0 <= SE_i_cmp8_glfwchoosefbconfig74_R_v_0 & SE_i_cmp8_glfwchoosefbconfig74_s_tv_0;
            end
            else
            begin
                SE_i_cmp8_glfwchoosefbconfig74_R_v_0 <= SE_i_cmp8_glfwchoosefbconfig74_v_s_0;
            end

            if (SE_i_cmp8_glfwchoosefbconfig74_backEN == 1'b0)
            begin
                SE_i_cmp8_glfwchoosefbconfig74_R_v_1 <= SE_i_cmp8_glfwchoosefbconfig74_R_v_1 & SE_i_cmp8_glfwchoosefbconfig74_s_tv_1;
            end
            else
            begin
                SE_i_cmp8_glfwchoosefbconfig74_R_v_1 <= SE_i_cmp8_glfwchoosefbconfig74_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6(STALLENABLE,1555)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_backStall = i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8(BLACKBOX,102)@99
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000019Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_V0),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_dest_data_out_12_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8(STALLENABLE,1043)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_backStall = SE_i_cmp82_glfwchoosefbconfig76_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_wireValid = i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_valid_out;

    // SE_i_cmp82_glfwchoosefbconfig76(STALLENABLE,986)
    // Valid signal propagation
    assign SE_i_cmp82_glfwchoosefbconfig76_V0 = SE_i_cmp82_glfwchoosefbconfig76_R_v_0;
    assign SE_i_cmp82_glfwchoosefbconfig76_V1 = SE_i_cmp82_glfwchoosefbconfig76_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp82_glfwchoosefbconfig76_s_tv_0 = SE_i_acl_1052_glfwchoosefbconfig108_backStall & SE_i_cmp82_glfwchoosefbconfig76_R_v_0;
    assign SE_i_cmp82_glfwchoosefbconfig76_s_tv_1 = SE_join_for_coalesced_delay_5_backStall & SE_i_cmp82_glfwchoosefbconfig76_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp82_glfwchoosefbconfig76_or0 = SE_i_cmp82_glfwchoosefbconfig76_s_tv_0;
    assign SE_i_cmp82_glfwchoosefbconfig76_backEN = ~ (SE_i_cmp82_glfwchoosefbconfig76_s_tv_1 | SE_i_cmp82_glfwchoosefbconfig76_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp82_glfwchoosefbconfig76_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_V0 & SE_i_cmp82_glfwchoosefbconfig76_backEN;
    assign SE_i_cmp82_glfwchoosefbconfig76_v_s_0 = SE_out_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_V0 & SE_i_cmp82_glfwchoosefbconfig76_and0;
    // Backward Stall generation
    assign SE_i_cmp82_glfwchoosefbconfig76_backStall = ~ (SE_i_cmp82_glfwchoosefbconfig76_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp82_glfwchoosefbconfig76_R_v_0 <= 1'b0;
            SE_i_cmp82_glfwchoosefbconfig76_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp82_glfwchoosefbconfig76_backEN == 1'b0)
            begin
                SE_i_cmp82_glfwchoosefbconfig76_R_v_0 <= SE_i_cmp82_glfwchoosefbconfig76_R_v_0 & SE_i_cmp82_glfwchoosefbconfig76_s_tv_0;
            end
            else
            begin
                SE_i_cmp82_glfwchoosefbconfig76_R_v_0 <= SE_i_cmp82_glfwchoosefbconfig76_v_s_0;
            end

            if (SE_i_cmp82_glfwchoosefbconfig76_backEN == 1'b0)
            begin
                SE_i_cmp82_glfwchoosefbconfig76_R_v_1 <= SE_i_cmp82_glfwchoosefbconfig76_R_v_1 & SE_i_cmp82_glfwchoosefbconfig76_s_tv_1;
            end
            else
            begin
                SE_i_cmp82_glfwchoosefbconfig76_R_v_1 <= SE_i_cmp82_glfwchoosefbconfig76_v_s_0;
            end

        end
    end

    // SE_i_acl_1052_glfwchoosefbconfig108(STALLENABLE,932)
    // Valid signal propagation
    assign SE_i_acl_1052_glfwchoosefbconfig108_V0 = SE_i_acl_1052_glfwchoosefbconfig108_wireValid;
    // Backward Stall generation
    assign SE_i_acl_1052_glfwchoosefbconfig108_backStall = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_stall | ~ (SE_i_acl_1052_glfwchoosefbconfig108_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_1052_glfwchoosefbconfig108_and0 = SE_i_cmp82_glfwchoosefbconfig76_V0;
    assign SE_i_acl_1052_glfwchoosefbconfig108_and1 = SE_i_cmp8_glfwchoosefbconfig74_V0 & SE_i_acl_1052_glfwchoosefbconfig108_and0;
    assign SE_i_acl_1052_glfwchoosefbconfig108_and2 = SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_V0 & SE_i_acl_1052_glfwchoosefbconfig108_and1;
    assign SE_i_acl_1052_glfwchoosefbconfig108_and3 = SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_V1 & SE_i_acl_1052_glfwchoosefbconfig108_and2;
    assign SE_i_acl_1052_glfwchoosefbconfig108_and4 = i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_valid_out & SE_i_acl_1052_glfwchoosefbconfig108_and3;
    assign SE_i_acl_1052_glfwchoosefbconfig108_and5 = SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_V0 & SE_i_acl_1052_glfwchoosefbconfig108_and4;
    assign SE_i_acl_1052_glfwchoosefbconfig108_wireValid = SE_out_coalesced_delay_2_fifo_V0 & SE_i_acl_1052_glfwchoosefbconfig108_and5;

    // redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0(REG,563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backEN == 1'b1)
        begin
            redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q <= $unsigned(SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_D0);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8(BITJOIN,646)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_q = i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8(BITSELECT,647)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59(BITJOIN,757)
    assign bubble_join_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_q = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59(BITSELECT,758)
    assign bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_q[31:0]);

    // i_cmp82_glfwchoosefbconfig76(LOGICAL,65)@99 + 1
    assign i_cmp82_glfwchoosefbconfig76_qi = $unsigned(bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681072_glfwchoosefbconfig8_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp82_glfwchoosefbconfig76_delay ( .xin(i_cmp82_glfwchoosefbconfig76_qi), .xout(i_cmp82_glfwchoosefbconfig76_q), .ena(SE_i_cmp82_glfwchoosefbconfig76_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_cmp8_glfwchoosefbconfig74(COMPARE,66)@99 + 1
    assign i_cmp8_glfwchoosefbconfig74_a = $unsigned({{2{c_i32_0194_recast_x_q[31]}}, c_i32_0194_recast_x_q});
    assign i_cmp8_glfwchoosefbconfig74_b = $unsigned({{2{bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_b[31]}}, bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp8_glfwchoosefbconfig74_o <= 34'b0;
        end
        else if (SE_i_cmp8_glfwchoosefbconfig74_backEN == 1'b1)
        begin
            i_cmp8_glfwchoosefbconfig74_o <= $unsigned($signed(i_cmp8_glfwchoosefbconfig74_a) - $signed(i_cmp8_glfwchoosefbconfig74_b));
        end
    end
    assign i_cmp8_glfwchoosefbconfig74_c[0] = i_cmp8_glfwchoosefbconfig74_o[33];

    // i_acl_1052_glfwchoosefbconfig108(LOGICAL,11)@100
    assign i_acl_1052_glfwchoosefbconfig108_q = i_cmp8_glfwchoosefbconfig74_c | i_cmp82_glfwchoosefbconfig76_q;

    // bubble_join_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo(BITJOIN,903)
    assign bubble_join_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_q = redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_data_out;

    // bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo(BITSELECT,904)
    assign bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b = $unsigned(bubble_join_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_q[0:0]);

    // redist61_i_cmp5_glfwchoosefbconfig53_q_33_0(REG,577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backEN == 1'b1)
        begin
            redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q <= $unsigned(bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b);
        end
    end

    // i_acl_107_not1_demorgan_glfwchoosefbconfig121(LOGICAL,12)@100
    assign i_acl_107_not1_demorgan_glfwchoosefbconfig121_q = redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q & i_acl_1052_glfwchoosefbconfig108_q;

    // i_acl_107_not1_glfwchoosefbconfig134(LOGICAL,13)@100
    assign i_acl_107_not1_glfwchoosefbconfig134_q = i_acl_107_not1_demorgan_glfwchoosefbconfig121_q ^ VCC_q;

    // redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0(REG,580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backEN == 1'b1)
        begin
            redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q <= $unsigned(SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_D0);
        end
    end

    // i_unnamed_glfwchoosefbconfig147(LOGICAL,157)@100
    assign i_unnamed_glfwchoosefbconfig147_q = redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q | i_acl_107_not1_glfwchoosefbconfig134_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9(BITJOIN,625)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_q = i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9(BITSELECT,626)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_q[0:0]);

    // i_unnamed_glfwchoosefbconfig160(LOGICAL,170)@100
    assign i_unnamed_glfwchoosefbconfig160_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13554_glfwchoosefbconfig9_b | i_unnamed_glfwchoosefbconfig147_q;

    // i_first_cleanup_xor91_or_glfwchoosefbconfig173(LOGICAL,78)@100
    assign i_first_cleanup_xor91_or_glfwchoosefbconfig173_q = i_unnamed_glfwchoosefbconfig160_q | redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q;

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,918)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,919)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[319:0]);

    // sel_for_coalesced_delay_2(BITSELECT,548)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[63:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[127:64]);
    assign sel_for_coalesced_delay_2_d = $unsigned(bubble_select_coalesced_delay_2_fifo_b[191:128]);
    assign sel_for_coalesced_delay_2_e = $unsigned(bubble_select_coalesced_delay_2_fifo_b[255:192]);
    assign sel_for_coalesced_delay_2_f = $unsigned(bubble_select_coalesced_delay_2_fifo_b[319:256]);

    // i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186(BLACKBOX,140)@100
    // in in_i_stall@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_address@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_read@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_write@20000000
    // out out_lm5015_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@132
    // out out_o_stall@20000000
    // out out_o_valid@132
    glfwChooseFBConfig_i_llvm_fpga_mem_lm5015_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm5015_glfwchoosefbconfig186 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_2_b),
        .in_i_predicate(i_first_cleanup_xor91_or_glfwchoosefbconfig173_q),
        .in_i_stall(SE_out_coalesced_delay_6_fifo_backStall),
        .in_i_valid(SE_i_acl_1052_glfwchoosefbconfig108_V0),
        .in_lm5015_glfwChooseFBConfig_avm_readdata(in_lm5015_glfwChooseFBConfig_avm_readdata),
        .in_lm5015_glfwChooseFBConfig_avm_readdatavalid(in_lm5015_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm5015_glfwChooseFBConfig_avm_waitrequest(in_lm5015_glfwChooseFBConfig_avm_waitrequest),
        .in_lm5015_glfwChooseFBConfig_avm_writeack(in_lm5015_glfwChooseFBConfig_avm_writeack),
        .out_lm5015_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_address),
        .out_lm5015_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_burstcount),
        .out_lm5015_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_byteenable),
        .out_lm5015_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_enable),
        .out_lm5015_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_read),
        .out_lm5015_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_write),
        .out_lm5015_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11(BITJOIN,649)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_q = i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11(BITSELECT,650)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60(BITJOIN,763)
    assign bubble_join_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_q = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60(BITSELECT,764)
    assign bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_q[31:0]);

    // i_cmp94_glfwchoosefbconfig80(LOGICAL,67)@99 + 1
    assign i_cmp94_glfwchoosefbconfig80_qi = $unsigned(bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681073_glfwchoosefbconfig11_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp94_glfwchoosefbconfig80_delay ( .xin(i_cmp94_glfwchoosefbconfig80_qi), .xout(i_cmp94_glfwchoosefbconfig80_q), .ena(SE_i_cmp94_glfwchoosefbconfig80_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_cmp14_glfwchoosefbconfig78(COMPARE,53)@99 + 1
    assign i_cmp14_glfwchoosefbconfig78_a = $unsigned({{2{c_i32_0194_recast_x_q[31]}}, c_i32_0194_recast_x_q});
    assign i_cmp14_glfwchoosefbconfig78_b = $unsigned({{2{bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_b[31]}}, bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp14_glfwchoosefbconfig78_o <= 34'b0;
        end
        else if (SE_i_cmp14_glfwchoosefbconfig78_backEN == 1'b1)
        begin
            i_cmp14_glfwchoosefbconfig78_o <= $unsigned($signed(i_cmp14_glfwchoosefbconfig78_a) - $signed(i_cmp14_glfwchoosefbconfig78_b));
        end
    end
    assign i_cmp14_glfwchoosefbconfig78_c[0] = i_cmp14_glfwchoosefbconfig78_o[33];

    // i_acl_1104_glfwchoosefbconfig109(LOGICAL,14)@100
    assign i_acl_1104_glfwchoosefbconfig109_q = i_cmp14_glfwchoosefbconfig78_c | i_cmp94_glfwchoosefbconfig80_q;

    // i_acl_112_not3_demorgan_glfwchoosefbconfig122(LOGICAL,15)@100
    assign i_acl_112_not3_demorgan_glfwchoosefbconfig122_q = redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q & i_acl_1104_glfwchoosefbconfig109_q;

    // i_acl_112_not3_glfwchoosefbconfig135(LOGICAL,16)@100
    assign i_acl_112_not3_glfwchoosefbconfig135_q = i_acl_112_not3_demorgan_glfwchoosefbconfig122_q ^ VCC_q;

    // i_unnamed_glfwchoosefbconfig148(LOGICAL,158)@100
    assign i_unnamed_glfwchoosefbconfig148_q = redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q | i_acl_112_not3_glfwchoosefbconfig135_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12(BITJOIN,622)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_q = i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12(BITSELECT,623)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_q[0:0]);

    // i_unnamed_glfwchoosefbconfig161(LOGICAL,171)@100
    assign i_unnamed_glfwchoosefbconfig161_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13553_glfwchoosefbconfig12_b | i_unnamed_glfwchoosefbconfig148_q;

    // i_first_cleanup_xor93_or_glfwchoosefbconfig174(LOGICAL,79)@100
    assign i_first_cleanup_xor93_or_glfwchoosefbconfig174_q = i_unnamed_glfwchoosefbconfig161_q | redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q;

    // i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187(BLACKBOX,142)@100
    // in in_i_stall@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_address@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_read@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_write@20000000
    // out out_lm5717_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@132
    // out out_o_stall@20000000
    // out out_o_valid@132
    glfwChooseFBConfig_i_llvm_fpga_mem_lm5717_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm5717_glfwchoosefbconfig187 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_2_c),
        .in_i_predicate(i_first_cleanup_xor93_or_glfwchoosefbconfig174_q),
        .in_i_stall(SE_out_coalesced_delay_6_fifo_backStall),
        .in_i_valid(SE_i_acl_1104_glfwchoosefbconfig109_V0),
        .in_lm5717_glfwChooseFBConfig_avm_readdata(in_lm5717_glfwChooseFBConfig_avm_readdata),
        .in_lm5717_glfwChooseFBConfig_avm_readdatavalid(in_lm5717_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm5717_glfwChooseFBConfig_avm_waitrequest(in_lm5717_glfwChooseFBConfig_avm_waitrequest),
        .in_lm5717_glfwChooseFBConfig_avm_writeack(in_lm5717_glfwChooseFBConfig_avm_writeack),
        .out_lm5717_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_address),
        .out_lm5717_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_burstcount),
        .out_lm5717_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_byteenable),
        .out_lm5717_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_enable),
        .out_lm5717_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_read),
        .out_lm5717_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_write),
        .out_lm5717_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14(BITJOIN,652)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_q = i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14(BITSELECT,653)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61(BITJOIN,769)
    assign bubble_join_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_q = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61(BITSELECT,770)
    assign bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_q[31:0]);

    // i_cmp106_glfwchoosefbconfig84(LOGICAL,49)@99 + 1
    assign i_cmp106_glfwchoosefbconfig84_qi = $unsigned(bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681074_glfwchoosefbconfig14_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp106_glfwchoosefbconfig84_delay ( .xin(i_cmp106_glfwchoosefbconfig84_qi), .xout(i_cmp106_glfwchoosefbconfig84_q), .ena(SE_i_cmp106_glfwchoosefbconfig84_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_cmp21_glfwchoosefbconfig82(COMPARE,56)@99 + 1
    assign i_cmp21_glfwchoosefbconfig82_a = $unsigned({{2{c_i32_0194_recast_x_q[31]}}, c_i32_0194_recast_x_q});
    assign i_cmp21_glfwchoosefbconfig82_b = $unsigned({{2{bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_b[31]}}, bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp21_glfwchoosefbconfig82_o <= 34'b0;
        end
        else if (SE_i_cmp21_glfwchoosefbconfig82_backEN == 1'b1)
        begin
            i_cmp21_glfwchoosefbconfig82_o <= $unsigned($signed(i_cmp21_glfwchoosefbconfig82_a) - $signed(i_cmp21_glfwchoosefbconfig82_b));
        end
    end
    assign i_cmp21_glfwchoosefbconfig82_c[0] = i_cmp21_glfwchoosefbconfig82_o[33];

    // i_acl_1156_glfwchoosefbconfig110(LOGICAL,17)@100
    assign i_acl_1156_glfwchoosefbconfig110_q = i_cmp21_glfwchoosefbconfig82_c | i_cmp106_glfwchoosefbconfig84_q;

    // i_acl_117_not5_demorgan_glfwchoosefbconfig123(LOGICAL,18)@100
    assign i_acl_117_not5_demorgan_glfwchoosefbconfig123_q = redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q & i_acl_1156_glfwchoosefbconfig110_q;

    // i_acl_117_not5_glfwchoosefbconfig136(LOGICAL,19)@100
    assign i_acl_117_not5_glfwchoosefbconfig136_q = i_acl_117_not5_demorgan_glfwchoosefbconfig123_q ^ VCC_q;

    // i_unnamed_glfwchoosefbconfig149(LOGICAL,159)@100
    assign i_unnamed_glfwchoosefbconfig149_q = redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q | i_acl_117_not5_glfwchoosefbconfig136_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15(BITJOIN,619)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_q = i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15(BITSELECT,620)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_q[0:0]);

    // i_unnamed_glfwchoosefbconfig162(LOGICAL,172)@100
    assign i_unnamed_glfwchoosefbconfig162_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13552_glfwchoosefbconfig15_b | i_unnamed_glfwchoosefbconfig149_q;

    // i_first_cleanup_xor95_or_glfwchoosefbconfig175(LOGICAL,80)@100
    assign i_first_cleanup_xor95_or_glfwchoosefbconfig175_q = i_unnamed_glfwchoosefbconfig162_q | redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q;

    // i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188(BLACKBOX,144)@100
    // in in_i_stall@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_address@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_read@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_write@20000000
    // out out_lm6419_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@132
    // out out_o_stall@20000000
    // out out_o_valid@132
    glfwChooseFBConfig_i_llvm_fpga_mem_lm6419_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm6419_glfwchoosefbconfig188 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_2_d),
        .in_i_predicate(i_first_cleanup_xor95_or_glfwchoosefbconfig175_q),
        .in_i_stall(SE_out_coalesced_delay_6_fifo_backStall),
        .in_i_valid(SE_i_acl_1156_glfwchoosefbconfig110_V0),
        .in_lm6419_glfwChooseFBConfig_avm_readdata(in_lm6419_glfwChooseFBConfig_avm_readdata),
        .in_lm6419_glfwChooseFBConfig_avm_readdatavalid(in_lm6419_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm6419_glfwChooseFBConfig_avm_waitrequest(in_lm6419_glfwChooseFBConfig_avm_waitrequest),
        .in_lm6419_glfwChooseFBConfig_avm_writeack(in_lm6419_glfwChooseFBConfig_avm_writeack),
        .out_lm6419_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_address),
        .out_lm6419_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_burstcount),
        .out_lm6419_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_byteenable),
        .out_lm6419_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_enable),
        .out_lm6419_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_read),
        .out_lm6419_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_write),
        .out_lm6419_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62(BITJOIN,775)
    assign bubble_join_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_q = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62(BITSELECT,776)
    assign bubble_select_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_q[31:0]);

    // i_cmp28_glfwchoosefbconfig86(COMPARE,57)@99 + 1
    assign i_cmp28_glfwchoosefbconfig86_a = $unsigned({{2{c_i32_0194_recast_x_q[31]}}, c_i32_0194_recast_x_q});
    assign i_cmp28_glfwchoosefbconfig86_b = $unsigned({{2{bubble_select_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_b[31]}}, bubble_select_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp28_glfwchoosefbconfig86_o <= 34'b0;
        end
        else if (SE_i_cmp28_glfwchoosefbconfig86_backEN == 1'b1)
        begin
            i_cmp28_glfwchoosefbconfig86_o <= $unsigned($signed(i_cmp28_glfwchoosefbconfig86_a) - $signed(i_cmp28_glfwchoosefbconfig86_b));
        end
    end
    assign i_cmp28_glfwchoosefbconfig86_c[0] = i_cmp28_glfwchoosefbconfig86_o[33];

    // i_acl_68_glfwchoosefbconfig111(LOGICAL,40)@100
    assign i_acl_68_glfwchoosefbconfig111_q = redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q & i_cmp28_glfwchoosefbconfig86_c;

    // i_acl_68_not_glfwchoosefbconfig124(LOGICAL,41)@100
    assign i_acl_68_not_glfwchoosefbconfig124_q = i_acl_68_glfwchoosefbconfig111_q ^ VCC_q;

    // i_acl_70_not_glfwchoosefbconfig137(LOGICAL,42)@100
    assign i_acl_70_not_glfwchoosefbconfig137_q = redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q | i_acl_68_not_glfwchoosefbconfig124_q;

    // bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo(BITJOIN,873)
    assign bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_q = redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo(BITSELECT,874)
    assign bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig150(LOGICAL,160)@100
    assign i_unnamed_glfwchoosefbconfig150_q = bubble_select_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_b | i_acl_70_not_glfwchoosefbconfig137_q;

    // i_first_cleanup_xor97_or_glfwchoosefbconfig163(LOGICAL,81)@100
    assign i_first_cleanup_xor97_or_glfwchoosefbconfig163_q = i_unnamed_glfwchoosefbconfig150_q | redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q;

    // i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176(BLACKBOX,146)@100
    // in in_i_stall@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_address@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_read@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_write@20000000
    // out out_lm7121_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@132
    // out out_o_stall@20000000
    // out out_o_valid@132
    glfwChooseFBConfig_i_llvm_fpga_mem_lm7121_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm7121_glfwchoosefbconfig176 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_2_e),
        .in_i_predicate(i_first_cleanup_xor97_or_glfwchoosefbconfig163_q),
        .in_i_stall(SE_out_coalesced_delay_6_fifo_backStall),
        .in_i_valid(SE_out_redist46_i_llvm_fpga_ffwd_dest_i1_cmp13551_glfwchoosefbconfig17_out_dest_data_out_2_0_65_fifo_V0),
        .in_lm7121_glfwChooseFBConfig_avm_readdata(in_lm7121_glfwChooseFBConfig_avm_readdata),
        .in_lm7121_glfwChooseFBConfig_avm_readdatavalid(in_lm7121_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm7121_glfwChooseFBConfig_avm_waitrequest(in_lm7121_glfwChooseFBConfig_avm_waitrequest),
        .in_lm7121_glfwChooseFBConfig_avm_writeack(in_lm7121_glfwChooseFBConfig_avm_writeack),
        .out_lm7121_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_address),
        .out_lm7121_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_burstcount),
        .out_lm7121_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_byteenable),
        .out_lm7121_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_enable),
        .out_lm7121_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_read),
        .out_lm7121_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_write),
        .out_lm7121_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19(BITJOIN,667)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_q = i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19(BITSELECT,668)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63(BITJOIN,781)
    assign bubble_join_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_q = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63(BITSELECT,782)
    assign bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_q[31:0]);

    // i_cmp162_glfwchoosefbconfig90(LOGICAL,55)@99 + 1
    assign i_cmp162_glfwchoosefbconfig90_qi = $unsigned(bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681079_glfwchoosefbconfig19_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp162_glfwchoosefbconfig90_delay ( .xin(i_cmp162_glfwchoosefbconfig90_qi), .xout(i_cmp162_glfwchoosefbconfig90_q), .ena(SE_i_cmp162_glfwchoosefbconfig90_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_cmp37_glfwchoosefbconfig88(COMPARE,58)@99 + 1
    assign i_cmp37_glfwchoosefbconfig88_a = $unsigned({{2{c_i32_0194_recast_x_q[31]}}, c_i32_0194_recast_x_q});
    assign i_cmp37_glfwchoosefbconfig88_b = $unsigned({{2{bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_b[31]}}, bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp37_glfwchoosefbconfig88_o <= 34'b0;
        end
        else if (SE_i_cmp37_glfwchoosefbconfig88_backEN == 1'b1)
        begin
            i_cmp37_glfwchoosefbconfig88_o <= $unsigned($signed(i_cmp37_glfwchoosefbconfig88_a) - $signed(i_cmp37_glfwchoosefbconfig88_b));
        end
    end
    assign i_cmp37_glfwchoosefbconfig88_c[0] = i_cmp37_glfwchoosefbconfig88_o[33];

    // i_acl_1488_glfwchoosefbconfig112(LOGICAL,32)@100
    assign i_acl_1488_glfwchoosefbconfig112_q = i_cmp37_glfwchoosefbconfig88_c | i_cmp162_glfwchoosefbconfig90_q;

    // i_acl_150_not7_demorgan_glfwchoosefbconfig125(LOGICAL,33)@100
    assign i_acl_150_not7_demorgan_glfwchoosefbconfig125_q = redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q & i_acl_1488_glfwchoosefbconfig112_q;

    // i_acl_150_not7_glfwchoosefbconfig138(LOGICAL,34)@100
    assign i_acl_150_not7_glfwchoosefbconfig138_q = i_acl_150_not7_demorgan_glfwchoosefbconfig125_q ^ VCC_q;

    // i_unnamed_glfwchoosefbconfig151(LOGICAL,161)@100
    assign i_unnamed_glfwchoosefbconfig151_q = redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q | i_acl_150_not7_glfwchoosefbconfig138_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20(BITJOIN,613)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_q = i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20(BITSELECT,614)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_q[0:0]);

    // i_unnamed_glfwchoosefbconfig164(LOGICAL,173)@100
    assign i_unnamed_glfwchoosefbconfig164_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13550_glfwchoosefbconfig20_b | i_unnamed_glfwchoosefbconfig151_q;

    // i_first_cleanup_xor99_or_glfwchoosefbconfig177(LOGICAL,82)@100
    assign i_first_cleanup_xor99_or_glfwchoosefbconfig177_q = i_unnamed_glfwchoosefbconfig164_q | redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q;

    // i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189(BLACKBOX,148)@100
    // in in_i_stall@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_address@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_read@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_write@20000000
    // out out_lm7823_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@132
    // out out_o_stall@20000000
    // out out_o_valid@132
    glfwChooseFBConfig_i_llvm_fpga_mem_lm7823_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm7823_glfwchoosefbconfig189 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_2_f),
        .in_i_predicate(i_first_cleanup_xor99_or_glfwchoosefbconfig177_q),
        .in_i_stall(SE_out_coalesced_delay_6_fifo_backStall),
        .in_i_valid(SE_i_acl_1488_glfwchoosefbconfig112_V0),
        .in_lm7823_glfwChooseFBConfig_avm_readdata(in_lm7823_glfwChooseFBConfig_avm_readdata),
        .in_lm7823_glfwChooseFBConfig_avm_readdatavalid(in_lm7823_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm7823_glfwChooseFBConfig_avm_waitrequest(in_lm7823_glfwChooseFBConfig_avm_waitrequest),
        .in_lm7823_glfwChooseFBConfig_avm_writeack(in_lm7823_glfwChooseFBConfig_avm_writeack),
        .out_lm7823_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_address),
        .out_lm7823_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_burstcount),
        .out_lm7823_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_byteenable),
        .out_lm7823_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_enable),
        .out_lm7823_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_read),
        .out_lm7823_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_write),
        .out_lm7823_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo(BITJOIN,900)
    assign bubble_join_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_q = redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_data_out;

    // bubble_select_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo(BITSELECT,901)
    assign bubble_select_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_b = $unsigned(bubble_join_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21(BITJOIN,712)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_q = i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_out_dest_data_out_10_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21(BITSELECT,713)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_q[63:0]);

    // i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64(BLACKBOX,149)@100
    // in in_i_stall@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_address@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_read@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_write@20000000
    // out out_lm8024_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@132
    // out out_o_stall@20000000
    // out out_o_valid@132
    glfwChooseFBConfig_i_llvm_fpga_mem_lm8024_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm8024_glfwchoosefbconfig64 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_transparent67_glfwchoosefbconfig21_b),
        .in_i_predicate(bubble_select_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_b),
        .in_i_stall(SE_out_coalesced_delay_6_fifo_backStall),
        .in_i_valid(SE_out_redist55_i_first_cleanup_xor90_or_glfwchoosefbconfig58_q_33_fifo_V0),
        .in_lm8024_glfwChooseFBConfig_avm_readdata(in_lm8024_glfwChooseFBConfig_avm_readdata),
        .in_lm8024_glfwChooseFBConfig_avm_readdatavalid(in_lm8024_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm8024_glfwChooseFBConfig_avm_waitrequest(in_lm8024_glfwChooseFBConfig_avm_waitrequest),
        .in_lm8024_glfwChooseFBConfig_avm_writeack(in_lm8024_glfwChooseFBConfig_avm_writeack),
        .out_lm8024_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_address),
        .out_lm8024_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_burstcount),
        .out_lm8024_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_byteenable),
        .out_lm8024_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_enable),
        .out_lm8024_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_read),
        .out_lm8024_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_write),
        .out_lm8024_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_3(BITJOIN,550)
    assign join_for_coalesced_delay_3_q = {bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_w, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_c, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_d};

    // coalesced_delay_3_fifo(STALLFIFO,584)
    assign coalesced_delay_3_fifo_valid_in = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V6;
    assign coalesced_delay_3_fifo_stall_in = SE_out_coalesced_delay_6_fifo_backStall;
    assign coalesced_delay_3_fifo_data_in = join_for_coalesced_delay_3_q;
    assign coalesced_delay_3_fifo_valid_in_bitsignaltemp = coalesced_delay_3_fifo_valid_in[0];
    assign coalesced_delay_3_fifo_stall_in_bitsignaltemp = coalesced_delay_3_fifo_stall_in[0];
    assign coalesced_delay_3_fifo_valid_out[0] = coalesced_delay_3_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_3_fifo_stall_out[0] = coalesced_delay_3_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(130),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(66),
        .IMPL("ram")
    ) thecoalesced_delay_3_fifo (
        .valid_in(coalesced_delay_3_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_3_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_3_q),
        .valid_out(coalesced_delay_3_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_3_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_3_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_5(BITJOIN,556)
    assign join_for_coalesced_delay_5_q = {redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_q, i_cmp106_glfwchoosefbconfig84_q, i_cmp14_glfwchoosefbconfig78_c, i_cmp162_glfwchoosefbconfig90_q, i_cmp21_glfwchoosefbconfig82_c, i_cmp28_glfwchoosefbconfig86_c, i_cmp37_glfwchoosefbconfig88_c, redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_q, i_cmp82_glfwchoosefbconfig76_q, i_cmp8_glfwchoosefbconfig74_c, i_cmp94_glfwchoosefbconfig80_q, redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_q};

    // coalesced_delay_5_fifo(STALLFIFO,586)
    assign coalesced_delay_5_fifo_valid_in = SE_join_for_coalesced_delay_5_V0;
    assign coalesced_delay_5_fifo_stall_in = SE_out_coalesced_delay_6_fifo_backStall;
    assign coalesced_delay_5_fifo_data_in = join_for_coalesced_delay_5_q;
    assign coalesced_delay_5_fifo_valid_in_bitsignaltemp = coalesced_delay_5_fifo_valid_in[0];
    assign coalesced_delay_5_fifo_stall_in_bitsignaltemp = coalesced_delay_5_fifo_stall_in[0];
    assign coalesced_delay_5_fifo_valid_out[0] = coalesced_delay_5_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_5_fifo_stall_out[0] = coalesced_delay_5_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(12),
        .IMPL("ram")
    ) thecoalesced_delay_5_fifo (
        .valid_in(coalesced_delay_5_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_5_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_5_q),
        .valid_out(coalesced_delay_5_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_5_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_5_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32(BITJOIN,655)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_q = i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32(BITSELECT,656)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_q[31:0]);

    // i_cmp117_glfwchoosefbconfig98(LOGICAL,50)@99
    assign i_cmp117_glfwchoosefbconfig98_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681075_glfwchoosefbconfig32_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35(BITJOIN,658)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_q = i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35(BITSELECT,659)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_q[31:0]);

    // i_cmp128_glfwchoosefbconfig100(LOGICAL,51)@99
    assign i_cmp128_glfwchoosefbconfig100_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681076_glfwchoosefbconfig35_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38(BITJOIN,661)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_q = i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38(BITSELECT,662)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_q[31:0]);

    // i_cmp139_glfwchoosefbconfig102(LOGICAL,52)@99
    assign i_cmp139_glfwchoosefbconfig102_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681077_glfwchoosefbconfig38_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41(BITJOIN,664)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_q = i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41(BITSELECT,665)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_q[31:0]);

    // i_cmp150_glfwchoosefbconfig104(LOGICAL,54)@99
    assign i_cmp150_glfwchoosefbconfig104_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681078_glfwchoosefbconfig41_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23(BITJOIN,637)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_q = i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23(BITSELECT,638)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_q[31:0]);

    // i_cmp49_glfwchoosefbconfig92(LOGICAL,60)@99
    assign i_cmp49_glfwchoosefbconfig92_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681069_glfwchoosefbconfig23_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26(BITJOIN,640)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_q = i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26(BITSELECT,641)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_q[31:0]);

    // i_cmp59_glfwchoosefbconfig94(LOGICAL,61)@99
    assign i_cmp59_glfwchoosefbconfig94_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681070_glfwchoosefbconfig26_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29(BITJOIN,643)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_q = i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_out_dest_data_out_12_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29(BITSELECT,644)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_q[31:0]);

    // i_cmp70_glfwchoosefbconfig96(LOGICAL,64)@99
    assign i_cmp70_glfwchoosefbconfig96_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_b != bubble_select_i_llvm_fpga_ffwd_dest_i32_lm1681071_glfwchoosefbconfig29_b ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73(BITJOIN,745)
    assign bubble_join_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_q = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73(BITSELECT,746)
    assign bubble_select_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_q[31:0]);

    // i_tobool_glfwchoosefbconfig106(LOGICAL,156)@99
    assign i_tobool_glfwchoosefbconfig106_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_b != c_i32_0194_recast_x_q ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67(BITJOIN,799)
    assign bubble_join_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_q = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67(BITSELECT,800)
    assign bubble_select_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66(BITJOIN,793)
    assign bubble_join_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_q = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66(BITSELECT,794)
    assign bubble_select_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65(BITJOIN,790)
    assign bubble_join_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_q = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65(BITSELECT,791)
    assign bubble_select_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72(BITJOIN,739)
    assign bubble_join_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_q = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72(BITSELECT,740)
    assign bubble_select_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71(BITJOIN,733)
    assign bubble_join_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_q = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71(BITSELECT,734)
    assign bubble_select_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70(BITJOIN,727)
    assign bubble_join_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_q = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70(BITSELECT,728)
    assign bubble_select_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69(BITJOIN,721)
    assign bubble_join_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_q = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69(BITSELECT,722)
    assign bubble_select_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_q[31:0]);

    // bubble_join_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68(BITJOIN,805)
    assign bubble_join_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_q = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68(BITSELECT,806)
    assign bubble_select_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_q[31:0]);

    // join_for_coalesced_delay_6(BITJOIN,559)
    assign join_for_coalesced_delay_6_q = {i_cmp117_glfwchoosefbconfig98_q, i_cmp128_glfwchoosefbconfig100_q, i_cmp139_glfwchoosefbconfig102_q, i_cmp150_glfwchoosefbconfig104_q, i_cmp49_glfwchoosefbconfig92_q, i_cmp59_glfwchoosefbconfig94_q, i_cmp70_glfwchoosefbconfig96_q, i_tobool_glfwchoosefbconfig106_q, bubble_select_i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_b, bubble_select_i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_b, bubble_select_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_b, bubble_select_i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_b, bubble_select_i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_b, bubble_select_i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_b, bubble_select_i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_b, bubble_select_i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_b, bubble_select_i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_b, bubble_select_i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_b, bubble_select_i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_b, bubble_select_i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_b, bubble_select_i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_b};

    // coalesced_delay_6_fifo(STALLFIFO,587)
    assign coalesced_delay_6_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_V0;
    assign coalesced_delay_6_fifo_stall_in = SE_out_coalesced_delay_6_fifo_backStall;
    assign coalesced_delay_6_fifo_data_in = join_for_coalesced_delay_6_q;
    assign coalesced_delay_6_fifo_valid_in_bitsignaltemp = coalesced_delay_6_fifo_valid_in[0];
    assign coalesced_delay_6_fifo_stall_in_bitsignaltemp = coalesced_delay_6_fifo_stall_in[0];
    assign coalesced_delay_6_fifo_valid_out[0] = coalesced_delay_6_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_6_fifo_stall_out[0] = coalesced_delay_6_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(424),
        .IMPL("ram")
    ) thecoalesced_delay_6_fifo (
        .valid_in(coalesced_delay_6_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_6_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_6_q),
        .valid_out(coalesced_delay_6_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_6_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_6_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_6_fifo(STALLENABLE,1241)
    // Valid signal propagation
    assign SE_out_coalesced_delay_6_fifo_V0 = SE_out_coalesced_delay_6_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_coalesced_delay_6_fifo_backStall = i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_o_stall | ~ (SE_out_coalesced_delay_6_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_6_fifo_and0 = coalesced_delay_6_fifo_valid_out;
    assign SE_out_coalesced_delay_6_fifo_and1 = coalesced_delay_5_fifo_valid_out & SE_out_coalesced_delay_6_fifo_and0;
    assign SE_out_coalesced_delay_6_fifo_and2 = coalesced_delay_3_fifo_valid_out & SE_out_coalesced_delay_6_fifo_and1;
    assign SE_out_coalesced_delay_6_fifo_and3 = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_o_valid & SE_out_coalesced_delay_6_fifo_and2;
    assign SE_out_coalesced_delay_6_fifo_and4 = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_o_valid & SE_out_coalesced_delay_6_fifo_and3;
    assign SE_out_coalesced_delay_6_fifo_and5 = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_o_valid & SE_out_coalesced_delay_6_fifo_and4;
    assign SE_out_coalesced_delay_6_fifo_and6 = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_o_valid & SE_out_coalesced_delay_6_fifo_and5;
    assign SE_out_coalesced_delay_6_fifo_and7 = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_o_valid & SE_out_coalesced_delay_6_fifo_and6;
    assign SE_out_coalesced_delay_6_fifo_and8 = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_o_valid & SE_out_coalesced_delay_6_fifo_and7;
    assign SE_out_coalesced_delay_6_fifo_wireValid = SE_coalesced_delay_4_0_V0 & SE_out_coalesced_delay_6_fifo_and8;

    // SE_coalesced_delay_4_0(STALLENABLE,1237)
    // Valid signal propagation
    assign SE_coalesced_delay_4_0_V0 = SE_coalesced_delay_4_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_4_0_s_tv_0 = SE_out_coalesced_delay_6_fifo_backStall & SE_coalesced_delay_4_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_4_0_backEN = ~ (SE_coalesced_delay_4_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_4_0_v_s_0 = SE_coalesced_delay_4_0_backEN & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_4_0_backStall = ~ (SE_coalesced_delay_4_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_4_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_4_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_4_0_R_v_0 <= SE_coalesced_delay_4_0_R_v_0 & SE_coalesced_delay_4_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_4_0_R_v_0 <= SE_coalesced_delay_4_0_v_s_0;
            end

        end
    end

    // i_acl_100_glfwchoosefbconfig115(LOGICAL,8)@99
    assign i_acl_100_glfwchoosefbconfig115_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp70_glfwchoosefbconfig96_q;

    // i_acl_100_not_glfwchoosefbconfig128(LOGICAL,9)@99
    assign i_acl_100_not_glfwchoosefbconfig128_q = i_acl_100_glfwchoosefbconfig115_q ^ VCC_q;

    // i_acl_102_not_glfwchoosefbconfig141(LOGICAL,10)@99
    assign i_acl_102_not_glfwchoosefbconfig141_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_100_not_glfwchoosefbconfig128_q;

    // bubble_join_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo(BITJOIN,882)
    assign bubble_join_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_q = redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo(BITSELECT,883)
    assign bubble_select_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig154(LOGICAL,164)@99
    assign i_unnamed_glfwchoosefbconfig154_q = bubble_select_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_b | i_acl_102_not_glfwchoosefbconfig141_q;

    // i_first_cleanup_xor107_or_glfwchoosefbconfig167(LOGICAL,70)@99
    assign i_first_cleanup_xor107_or_glfwchoosefbconfig167_q = i_unnamed_glfwchoosefbconfig154_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180(BLACKBOX,125)@99
    // in in_i_stall@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_address@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_read@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_write@20000000
    // out out_lm10331_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm10331_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm10331_glfwchoosefbconfig180 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_d),
        .in_i_predicate(i_first_cleanup_xor107_or_glfwchoosefbconfig167_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm10331_glfwChooseFBConfig_avm_readdata(in_lm10331_glfwChooseFBConfig_avm_readdata),
        .in_lm10331_glfwChooseFBConfig_avm_readdatavalid(in_lm10331_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm10331_glfwChooseFBConfig_avm_waitrequest(in_lm10331_glfwChooseFBConfig_avm_waitrequest),
        .in_lm10331_glfwChooseFBConfig_avm_writeack(in_lm10331_glfwChooseFBConfig_avm_writeack),
        .out_lm10331_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_address),
        .out_lm10331_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_burstcount),
        .out_lm10331_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_byteenable),
        .out_lm10331_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_enable),
        .out_lm10331_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_read),
        .out_lm10331_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_write),
        .out_lm10331_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_122_glfwchoosefbconfig116(LOGICAL,20)@99
    assign i_acl_122_glfwchoosefbconfig116_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp117_glfwchoosefbconfig98_q;

    // i_acl_122_not_glfwchoosefbconfig129(LOGICAL,21)@99
    assign i_acl_122_not_glfwchoosefbconfig129_q = i_acl_122_glfwchoosefbconfig116_q ^ VCC_q;

    // i_acl_124_not_glfwchoosefbconfig142(LOGICAL,22)@99
    assign i_acl_124_not_glfwchoosefbconfig142_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_122_not_glfwchoosefbconfig129_q;

    // bubble_join_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo(BITJOIN,885)
    assign bubble_join_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_q = redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo(BITSELECT,886)
    assign bubble_select_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig155(LOGICAL,165)@99
    assign i_unnamed_glfwchoosefbconfig155_q = bubble_select_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_b | i_acl_124_not_glfwchoosefbconfig142_q;

    // i_first_cleanup_xor109_or_glfwchoosefbconfig168(LOGICAL,71)@99
    assign i_first_cleanup_xor109_or_glfwchoosefbconfig168_q = i_unnamed_glfwchoosefbconfig155_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181(BLACKBOX,128)@99
    // in in_i_stall@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_address@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_read@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_write@20000000
    // out out_lm12533_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm12533_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm12533_glfwchoosefbconfig181 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_e),
        .in_i_predicate(i_first_cleanup_xor109_or_glfwchoosefbconfig168_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm12533_glfwChooseFBConfig_avm_readdata(in_lm12533_glfwChooseFBConfig_avm_readdata),
        .in_lm12533_glfwChooseFBConfig_avm_readdatavalid(in_lm12533_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm12533_glfwChooseFBConfig_avm_waitrequest(in_lm12533_glfwChooseFBConfig_avm_waitrequest),
        .in_lm12533_glfwChooseFBConfig_avm_writeack(in_lm12533_glfwChooseFBConfig_avm_writeack),
        .out_lm12533_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_address),
        .out_lm12533_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_burstcount),
        .out_lm12533_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_byteenable),
        .out_lm12533_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_enable),
        .out_lm12533_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_read),
        .out_lm12533_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_write),
        .out_lm12533_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_129_glfwchoosefbconfig117(LOGICAL,23)@99
    assign i_acl_129_glfwchoosefbconfig117_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp128_glfwchoosefbconfig100_q;

    // i_acl_129_not_glfwchoosefbconfig130(LOGICAL,24)@99
    assign i_acl_129_not_glfwchoosefbconfig130_q = i_acl_129_glfwchoosefbconfig117_q ^ VCC_q;

    // i_acl_131_not_glfwchoosefbconfig143(LOGICAL,25)@99
    assign i_acl_131_not_glfwchoosefbconfig143_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_129_not_glfwchoosefbconfig130_q;

    // bubble_join_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo(BITJOIN,888)
    assign bubble_join_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_q = redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo(BITSELECT,889)
    assign bubble_select_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig156(LOGICAL,166)@99
    assign i_unnamed_glfwchoosefbconfig156_q = bubble_select_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_b | i_acl_131_not_glfwchoosefbconfig143_q;

    // i_first_cleanup_xor111_or_glfwchoosefbconfig169(LOGICAL,72)@99
    assign i_first_cleanup_xor111_or_glfwchoosefbconfig169_q = i_unnamed_glfwchoosefbconfig156_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182(BLACKBOX,130)@99
    // in in_i_stall@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_address@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_read@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_write@20000000
    // out out_lm13235_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm13235_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm13235_glfwchoosefbconfig182 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_f),
        .in_i_predicate(i_first_cleanup_xor111_or_glfwchoosefbconfig169_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm13235_glfwChooseFBConfig_avm_readdata(in_lm13235_glfwChooseFBConfig_avm_readdata),
        .in_lm13235_glfwChooseFBConfig_avm_readdatavalid(in_lm13235_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm13235_glfwChooseFBConfig_avm_waitrequest(in_lm13235_glfwChooseFBConfig_avm_waitrequest),
        .in_lm13235_glfwChooseFBConfig_avm_writeack(in_lm13235_glfwChooseFBConfig_avm_writeack),
        .out_lm13235_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_address),
        .out_lm13235_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_burstcount),
        .out_lm13235_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_byteenable),
        .out_lm13235_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_enable),
        .out_lm13235_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_read),
        .out_lm13235_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_write),
        .out_lm13235_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_136_glfwchoosefbconfig118(LOGICAL,26)@99
    assign i_acl_136_glfwchoosefbconfig118_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp139_glfwchoosefbconfig102_q;

    // i_acl_136_not_glfwchoosefbconfig131(LOGICAL,27)@99
    assign i_acl_136_not_glfwchoosefbconfig131_q = i_acl_136_glfwchoosefbconfig118_q ^ VCC_q;

    // i_acl_138_not_glfwchoosefbconfig144(LOGICAL,28)@99
    assign i_acl_138_not_glfwchoosefbconfig144_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_136_not_glfwchoosefbconfig131_q;

    // bubble_join_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo(BITJOIN,891)
    assign bubble_join_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_q = redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo(BITSELECT,892)
    assign bubble_select_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig157(LOGICAL,167)@99
    assign i_unnamed_glfwchoosefbconfig157_q = bubble_select_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_b | i_acl_138_not_glfwchoosefbconfig144_q;

    // i_first_cleanup_xor113_or_glfwchoosefbconfig170(LOGICAL,73)@99
    assign i_first_cleanup_xor113_or_glfwchoosefbconfig170_q = i_unnamed_glfwchoosefbconfig157_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183(BLACKBOX,132)@99
    // in in_i_stall@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_address@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_read@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_write@20000000
    // out out_lm13937_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm13937_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm13937_glfwchoosefbconfig183 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_g),
        .in_i_predicate(i_first_cleanup_xor113_or_glfwchoosefbconfig170_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm13937_glfwChooseFBConfig_avm_readdata(in_lm13937_glfwChooseFBConfig_avm_readdata),
        .in_lm13937_glfwChooseFBConfig_avm_readdatavalid(in_lm13937_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm13937_glfwChooseFBConfig_avm_waitrequest(in_lm13937_glfwChooseFBConfig_avm_waitrequest),
        .in_lm13937_glfwChooseFBConfig_avm_writeack(in_lm13937_glfwChooseFBConfig_avm_writeack),
        .out_lm13937_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_address),
        .out_lm13937_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_burstcount),
        .out_lm13937_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_byteenable),
        .out_lm13937_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_enable),
        .out_lm13937_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_read),
        .out_lm13937_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_write),
        .out_lm13937_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_143_glfwchoosefbconfig119(LOGICAL,29)@99
    assign i_acl_143_glfwchoosefbconfig119_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp150_glfwchoosefbconfig104_q;

    // i_acl_143_not_glfwchoosefbconfig132(LOGICAL,30)@99
    assign i_acl_143_not_glfwchoosefbconfig132_q = i_acl_143_glfwchoosefbconfig119_q ^ VCC_q;

    // i_acl_145_not_glfwchoosefbconfig145(LOGICAL,31)@99
    assign i_acl_145_not_glfwchoosefbconfig145_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_143_not_glfwchoosefbconfig132_q;

    // bubble_join_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo(BITJOIN,894)
    assign bubble_join_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_q = redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo(BITSELECT,895)
    assign bubble_select_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig158(LOGICAL,168)@99
    assign i_unnamed_glfwchoosefbconfig158_q = bubble_select_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_b | i_acl_145_not_glfwchoosefbconfig145_q;

    // i_first_cleanup_xor115_or_glfwchoosefbconfig171(LOGICAL,74)@99
    assign i_first_cleanup_xor115_or_glfwchoosefbconfig171_q = i_unnamed_glfwchoosefbconfig158_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184(BLACKBOX,134)@99
    // in in_i_stall@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_address@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_read@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_write@20000000
    // out out_lm14639_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm14639_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm14639_glfwchoosefbconfig184 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_h),
        .in_i_predicate(i_first_cleanup_xor115_or_glfwchoosefbconfig171_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm14639_glfwChooseFBConfig_avm_readdata(in_lm14639_glfwChooseFBConfig_avm_readdata),
        .in_lm14639_glfwChooseFBConfig_avm_readdatavalid(in_lm14639_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm14639_glfwChooseFBConfig_avm_waitrequest(in_lm14639_glfwChooseFBConfig_avm_waitrequest),
        .in_lm14639_glfwChooseFBConfig_avm_writeack(in_lm14639_glfwChooseFBConfig_avm_writeack),
        .out_lm14639_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_address),
        .out_lm14639_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_burstcount),
        .out_lm14639_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_byteenable),
        .out_lm14639_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_enable),
        .out_lm14639_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_read),
        .out_lm14639_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_write),
        .out_lm14639_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_86_glfwchoosefbconfig113(LOGICAL,43)@99
    assign i_acl_86_glfwchoosefbconfig113_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp49_glfwchoosefbconfig92_q;

    // i_acl_86_not_glfwchoosefbconfig126(LOGICAL,44)@99
    assign i_acl_86_not_glfwchoosefbconfig126_q = i_acl_86_glfwchoosefbconfig113_q ^ VCC_q;

    // i_acl_88_not_glfwchoosefbconfig139(LOGICAL,45)@99
    assign i_acl_88_not_glfwchoosefbconfig139_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_86_not_glfwchoosefbconfig126_q;

    // bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo(BITJOIN,876)
    assign bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_q = redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo(BITSELECT,877)
    assign bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig152(LOGICAL,162)@99
    assign i_unnamed_glfwchoosefbconfig152_q = bubble_select_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_b | i_acl_88_not_glfwchoosefbconfig139_q;

    // i_first_cleanup_xor103_or_glfwchoosefbconfig165(LOGICAL,68)@99
    assign i_first_cleanup_xor103_or_glfwchoosefbconfig165_q = i_unnamed_glfwchoosefbconfig152_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178(BLACKBOX,152)@99
    // in in_i_stall@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_address@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_read@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_write@20000000
    // out out_lm8927_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm8927_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm8927_glfwchoosefbconfig178 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_b),
        .in_i_predicate(i_first_cleanup_xor103_or_glfwchoosefbconfig165_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm8927_glfwChooseFBConfig_avm_readdata(in_lm8927_glfwChooseFBConfig_avm_readdata),
        .in_lm8927_glfwChooseFBConfig_avm_readdatavalid(in_lm8927_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm8927_glfwChooseFBConfig_avm_waitrequest(in_lm8927_glfwChooseFBConfig_avm_waitrequest),
        .in_lm8927_glfwChooseFBConfig_avm_writeack(in_lm8927_glfwChooseFBConfig_avm_writeack),
        .out_lm8927_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_address),
        .out_lm8927_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_burstcount),
        .out_lm8927_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_byteenable),
        .out_lm8927_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_enable),
        .out_lm8927_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_read),
        .out_lm8927_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_write),
        .out_lm8927_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_93_glfwchoosefbconfig114(LOGICAL,46)@99
    assign i_acl_93_glfwchoosefbconfig114_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_cmp59_glfwchoosefbconfig94_q;

    // i_acl_93_not_glfwchoosefbconfig127(LOGICAL,47)@99
    assign i_acl_93_not_glfwchoosefbconfig127_q = i_acl_93_glfwchoosefbconfig114_q ^ VCC_q;

    // i_acl_95_not_glfwchoosefbconfig140(LOGICAL,48)@99
    assign i_acl_95_not_glfwchoosefbconfig140_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_93_not_glfwchoosefbconfig127_q;

    // bubble_join_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo(BITJOIN,879)
    assign bubble_join_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_q = redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo(BITSELECT,880)
    assign bubble_select_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig153(LOGICAL,163)@99
    assign i_unnamed_glfwchoosefbconfig153_q = bubble_select_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_b | i_acl_95_not_glfwchoosefbconfig140_q;

    // i_first_cleanup_xor105_or_glfwchoosefbconfig166(LOGICAL,69)@99
    assign i_first_cleanup_xor105_or_glfwchoosefbconfig166_q = i_unnamed_glfwchoosefbconfig153_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179(BLACKBOX,154)@99
    // in in_i_stall@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_address@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_read@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_write@20000000
    // out out_lm9629_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm9629_glfwchoosefbconfig179 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_c),
        .in_i_predicate(i_first_cleanup_xor105_or_glfwchoosefbconfig166_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm9629_glfwChooseFBConfig_avm_readdata(in_lm9629_glfwChooseFBConfig_avm_readdata),
        .in_lm9629_glfwChooseFBConfig_avm_readdatavalid(in_lm9629_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm9629_glfwChooseFBConfig_avm_waitrequest(in_lm9629_glfwChooseFBConfig_avm_waitrequest),
        .in_lm9629_glfwChooseFBConfig_avm_writeack(in_lm9629_glfwChooseFBConfig_avm_writeack),
        .out_lm9629_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_address),
        .out_lm9629_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_burstcount),
        .out_lm9629_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_byteenable),
        .out_lm9629_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_enable),
        .out_lm9629_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_read),
        .out_lm9629_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_write),
        .out_lm9629_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179(STALLENABLE,1147)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_V0 = SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall = SE_coalesced_delay_4_0_backStall | ~ (SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and0 = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_o_valid;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and1 = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and0;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and2 = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and1;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and3 = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and2;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and4 = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and3;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and5 = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and4;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and6 = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and5;
    assign SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_wireValid = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_o_valid & SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_and6;

    // i_acl_155_glfwchoosefbconfig120(LOGICAL,35)@99
    assign i_acl_155_glfwchoosefbconfig120_q = bubble_select_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_b & i_tobool_glfwchoosefbconfig106_q;

    // i_acl_155_not_glfwchoosefbconfig133(LOGICAL,36)@99
    assign i_acl_155_not_glfwchoosefbconfig133_q = i_acl_155_glfwchoosefbconfig120_q ^ VCC_q;

    // i_acl_157_not_glfwchoosefbconfig146(LOGICAL,37)@99
    assign i_acl_157_not_glfwchoosefbconfig146_q = bubble_select_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_b | i_acl_155_not_glfwchoosefbconfig133_q;

    // bubble_join_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo(BITJOIN,897)
    assign bubble_join_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_q = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_data_out;

    // bubble_select_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo(BITSELECT,898)
    assign bubble_select_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_b = $unsigned(bubble_join_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_q[0:0]);

    // i_unnamed_glfwchoosefbconfig159(LOGICAL,169)@99
    assign i_unnamed_glfwchoosefbconfig159_q = bubble_select_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_b | i_acl_157_not_glfwchoosefbconfig146_q;

    // i_first_cleanup_xor117_or_glfwchoosefbconfig172(LOGICAL,75)@99
    assign i_first_cleanup_xor117_or_glfwchoosefbconfig172_q = i_unnamed_glfwchoosefbconfig159_q | bubble_select_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_b;

    // join_for_coalesced_delay_1(BITJOIN,544)
    assign join_for_coalesced_delay_1_q = {bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_u, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_t, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_s, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_r, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_q, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_p, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_o, bubble_select_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_n};

    // coalesced_delay_1_fifo(STALLFIFO,582)
    assign coalesced_delay_1_fifo_valid_in = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V4;
    assign coalesced_delay_1_fifo_stall_in = SE_out_coalesced_delay_1_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(97),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(512),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,915)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,916)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[511:0]);

    // sel_for_coalesced_delay_1(BITSELECT,545)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[63:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[127:64]);
    assign sel_for_coalesced_delay_1_d = $unsigned(bubble_select_coalesced_delay_1_fifo_b[191:128]);
    assign sel_for_coalesced_delay_1_e = $unsigned(bubble_select_coalesced_delay_1_fifo_b[255:192]);
    assign sel_for_coalesced_delay_1_f = $unsigned(bubble_select_coalesced_delay_1_fifo_b[319:256]);
    assign sel_for_coalesced_delay_1_g = $unsigned(bubble_select_coalesced_delay_1_fifo_b[383:320]);
    assign sel_for_coalesced_delay_1_h = $unsigned(bubble_select_coalesced_delay_1_fifo_b[447:384]);
    assign sel_for_coalesced_delay_1_i = $unsigned(bubble_select_coalesced_delay_1_fifo_b[511:448]);

    // i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185(BLACKBOX,136)@99
    // in in_i_stall@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_address@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_burstcount@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_byteenable@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_enable@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_read@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_write@20000000
    // out out_lm15841_glfwChooseFBConfig_avm_writedata@20000000
    // out out_o_readdata@131
    // out out_o_stall@20000000
    // out out_o_valid@131
    glfwChooseFBConfig_i_llvm_fpga_mem_lm15841_glfwchoosefbconfig0 thei_llvm_fpga_mem_lm15841_glfwchoosefbconfig185 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_1_i),
        .in_i_predicate(i_first_cleanup_xor117_or_glfwchoosefbconfig172_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_backStall),
        .in_i_valid(SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_V0),
        .in_lm15841_glfwChooseFBConfig_avm_readdata(in_lm15841_glfwChooseFBConfig_avm_readdata),
        .in_lm15841_glfwChooseFBConfig_avm_readdatavalid(in_lm15841_glfwChooseFBConfig_avm_readdatavalid),
        .in_lm15841_glfwChooseFBConfig_avm_waitrequest(in_lm15841_glfwChooseFBConfig_avm_waitrequest),
        .in_lm15841_glfwChooseFBConfig_avm_writeack(in_lm15841_glfwChooseFBConfig_avm_writeack),
        .out_lm15841_glfwChooseFBConfig_avm_address(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_address),
        .out_lm15841_glfwChooseFBConfig_avm_burstcount(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_burstcount),
        .out_lm15841_glfwChooseFBConfig_avm_byteenable(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_byteenable),
        .out_lm15841_glfwChooseFBConfig_avm_enable(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_enable),
        .out_lm15841_glfwChooseFBConfig_avm_read(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_read),
        .out_lm15841_glfwChooseFBConfig_avm_write(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_write),
        .out_lm15841_glfwChooseFBConfig_avm_writedata(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_1_fifo(STALLENABLE,1232)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_1_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg4 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg5 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg6 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_1_fifo_fromReg0 <= SE_out_coalesced_delay_1_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_1_fifo_fromReg1 <= SE_out_coalesced_delay_1_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_1_fifo_fromReg2 <= SE_out_coalesced_delay_1_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_1_fifo_fromReg3 <= SE_out_coalesced_delay_1_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_1_fifo_fromReg4 <= SE_out_coalesced_delay_1_fifo_toReg4;
            // Successor 5
            SE_out_coalesced_delay_1_fifo_fromReg5 <= SE_out_coalesced_delay_1_fifo_toReg5;
            // Successor 6
            SE_out_coalesced_delay_1_fifo_fromReg6 <= SE_out_coalesced_delay_1_fifo_toReg6;
            // Successor 7
            SE_out_coalesced_delay_1_fifo_fromReg7 <= SE_out_coalesced_delay_1_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_1_fifo_consumed0 = (~ (SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg0;
    assign SE_out_coalesced_delay_1_fifo_consumed1 = (~ (SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg1;
    assign SE_out_coalesced_delay_1_fifo_consumed2 = (~ (SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg2;
    assign SE_out_coalesced_delay_1_fifo_consumed3 = (~ (SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg3;
    assign SE_out_coalesced_delay_1_fifo_consumed4 = (~ (SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg4;
    assign SE_out_coalesced_delay_1_fifo_consumed5 = (~ (SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg5;
    assign SE_out_coalesced_delay_1_fifo_consumed6 = (~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg6;
    assign SE_out_coalesced_delay_1_fifo_consumed7 = (~ (SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg7;
    // Consuming
    assign SE_out_coalesced_delay_1_fifo_StallValid = SE_out_coalesced_delay_1_fifo_backStall & SE_out_coalesced_delay_1_fifo_wireValid;
    assign SE_out_coalesced_delay_1_fifo_toReg0 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_toReg1 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed1;
    assign SE_out_coalesced_delay_1_fifo_toReg2 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed2;
    assign SE_out_coalesced_delay_1_fifo_toReg3 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed3;
    assign SE_out_coalesced_delay_1_fifo_toReg4 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed4;
    assign SE_out_coalesced_delay_1_fifo_toReg5 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed5;
    assign SE_out_coalesced_delay_1_fifo_toReg6 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed6;
    assign SE_out_coalesced_delay_1_fifo_toReg7 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_coalesced_delay_1_fifo_or0 = SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_or1 = SE_out_coalesced_delay_1_fifo_consumed1 & SE_out_coalesced_delay_1_fifo_or0;
    assign SE_out_coalesced_delay_1_fifo_or2 = SE_out_coalesced_delay_1_fifo_consumed2 & SE_out_coalesced_delay_1_fifo_or1;
    assign SE_out_coalesced_delay_1_fifo_or3 = SE_out_coalesced_delay_1_fifo_consumed3 & SE_out_coalesced_delay_1_fifo_or2;
    assign SE_out_coalesced_delay_1_fifo_or4 = SE_out_coalesced_delay_1_fifo_consumed4 & SE_out_coalesced_delay_1_fifo_or3;
    assign SE_out_coalesced_delay_1_fifo_or5 = SE_out_coalesced_delay_1_fifo_consumed5 & SE_out_coalesced_delay_1_fifo_or4;
    assign SE_out_coalesced_delay_1_fifo_or6 = SE_out_coalesced_delay_1_fifo_consumed6 & SE_out_coalesced_delay_1_fifo_or5;
    assign SE_out_coalesced_delay_1_fifo_wireStall = ~ (SE_out_coalesced_delay_1_fifo_consumed7 & SE_out_coalesced_delay_1_fifo_or6);
    assign SE_out_coalesced_delay_1_fifo_backStall = SE_out_coalesced_delay_1_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_1_fifo_V0 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg0);
    assign SE_out_coalesced_delay_1_fifo_V1 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg1);
    assign SE_out_coalesced_delay_1_fifo_V2 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg2);
    assign SE_out_coalesced_delay_1_fifo_V3 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg3);
    assign SE_out_coalesced_delay_1_fifo_V4 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg4);
    assign SE_out_coalesced_delay_1_fifo_V5 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg5);
    assign SE_out_coalesced_delay_1_fifo_V6 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg6);
    assign SE_out_coalesced_delay_1_fifo_V7 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_1_fifo_wireValid = coalesced_delay_1_fifo_valid_out;

    // SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo(STALLENABLE,1195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg0 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg1 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg2 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg3 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg4 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg5 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg6 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg7 <= '0;
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg8 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg0 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg0;
            // Successor 1
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg1 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg1;
            // Successor 2
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg2 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg2;
            // Successor 3
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg3 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg3;
            // Successor 4
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg4 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg4;
            // Successor 5
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg5 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg5;
            // Successor 6
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg6 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg6;
            // Successor 7
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg7 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg7;
            // Successor 8
            SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg8 <= SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg8;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed0 = (~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg0;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed1 = (~ (SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg1;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed2 = (~ (SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg2;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed3 = (~ (SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg3;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed4 = (~ (SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg4;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed5 = (~ (SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg5;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed6 = (~ (SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg6;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed7 = (~ (SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg7;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed8 = (~ (SR_SE_redist3_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_97_0_backStall) & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid) | SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg8;
    // Consuming
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_backStall & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg0 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed0;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg1 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed1;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg2 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed2;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg3 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed3;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed4;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg5 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed5;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg6 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed6;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg7 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed7;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_toReg8 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_StallValid & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed8;
    // Backward Stall generation
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or0 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed0;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or1 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed1 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or0;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or2 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed2 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or1;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or3 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed3 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or2;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed4 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or3;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or5 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed5 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or4;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or6 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed6 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or5;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or7 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed7 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or6;
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireStall = ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_consumed8 & SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_or7);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_backStall = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V0 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg0);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V1 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg1);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V2 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg2);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V3 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg3);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg4);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V5 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg5);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V6 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg6);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V7 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg7);
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V8 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid & ~ (SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_fromReg8);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_wireValid = redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_valid_out;

    // SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo(STALLENABLE,1227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg0 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg1 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg2 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg3 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg4 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg5 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg6 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg7 <= '0;
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg8 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg0 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg0;
            // Successor 1
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg1 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg1;
            // Successor 2
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg2 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg2;
            // Successor 3
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg3 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg3;
            // Successor 4
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg4 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg4;
            // Successor 5
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg5 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg5;
            // Successor 6
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg6 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg6;
            // Successor 7
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg7 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg7;
            // Successor 8
            SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg8 <= SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg8;
        end
    end
    // Input Stall processing
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed0 = (~ (SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg0;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed1 = (~ (SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg1;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed2 = (~ (SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg2;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed3 = (~ (SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg3;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed4 = (~ (SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg4;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed5 = (~ (SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg5;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed6 = (~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg6;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed7 = (~ (SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg7;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed8 = (~ (SR_SE_redist77_i_acl_38_demorgan_glfwchoosefbconfig48_q_65_0_backStall) & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid) | SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg8;
    // Consuming
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_backStall & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg0 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed0;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg1 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed1;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg2 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed2;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed3;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg4 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed4;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg5 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed5;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg6 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed6;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg7 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed7;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_toReg8 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_StallValid & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed8;
    // Backward Stall generation
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or0 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed0;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or1 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed1 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or0;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or2 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed2 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or1;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed3 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or2;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or4 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed4 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or3;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or5 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed5 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or4;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or6 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed6 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or5;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or7 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed7 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or6;
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireStall = ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_consumed8 & SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_or7);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_backStall = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V0 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg0);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V1 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg1);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V2 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg2);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg3);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V4 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg4);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V5 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg5);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V6 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg6);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V7 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg7);
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V8 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid & ~ (SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_fromReg8);
    // Computing multiple Valid(s)
    assign SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_wireValid = redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_valid_out;

    // SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo(STALLENABLE,1222)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg0 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg1 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg2 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg3 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg4 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg5 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg6 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg7 <= '0;
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg8 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg0 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg1 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg2 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg2;
            // Successor 3
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg3 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg3;
            // Successor 4
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg4 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg4;
            // Successor 5
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg5 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg5;
            // Successor 6
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg6 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg6;
            // Successor 7
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg7 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg7;
            // Successor 8
            SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg8 <= SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg8;
        end
    end
    // Input Stall processing
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed0 = (~ (SE_out_redist49_i_llvm_fpga_ffwd_dest_i1_cmp13547_glfwchoosefbconfig30_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg0;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed1 = (~ (SE_out_redist50_i_llvm_fpga_ffwd_dest_i1_cmp13546_glfwchoosefbconfig33_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg1;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed2 = (~ (SE_out_redist51_i_llvm_fpga_ffwd_dest_i1_cmp13545_glfwchoosefbconfig36_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg2;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed3 = (~ (SE_out_redist52_i_llvm_fpga_ffwd_dest_i1_cmp13544_glfwchoosefbconfig39_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg3;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed4 = (~ (SE_out_redist53_i_llvm_fpga_ffwd_dest_i1_cmp13543_glfwchoosefbconfig42_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg4;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed5 = (~ (SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg5;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed6 = (~ (SE_out_redist47_i_llvm_fpga_ffwd_dest_i1_cmp13549_glfwchoosefbconfig24_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg6;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed7 = (~ (SE_out_redist48_i_llvm_fpga_ffwd_dest_i1_cmp13548_glfwchoosefbconfig27_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg7;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed8 = (~ (SE_redist61_i_cmp5_glfwchoosefbconfig53_q_33_0_backStall) & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid) | SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg8;
    // Consuming
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_backStall & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg0 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed0;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg1 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed1;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed2;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg3 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed3;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg4 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed4;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg5 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed5;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg6 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed6;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg7 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed7;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_toReg8 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_StallValid & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed8;
    // Backward Stall generation
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or0 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed0;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or1 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed1 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or0;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed2 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or1;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or3 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed3 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or2;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or4 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed4 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or3;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or5 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed5 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or4;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or6 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed6 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or5;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or7 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed7 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or6;
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireStall = ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_consumed8 & SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_or7);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_backStall = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V0 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg0);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V1 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg1);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg2);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V3 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg3);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V4 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg4);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V5 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg5);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V6 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg6);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V7 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg7);
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V8 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid & ~ (SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_fromReg8);
    // Computing multiple Valid(s)
    assign SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_wireValid = redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73(STALLENABLE,1109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg0 <= SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg1 <= SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed0 = (~ (SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid) | SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_backStall) & SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid) | SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_StallValid = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_backStall & SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_toReg0 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_StallValid & SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_toReg1 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_StallValid & SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_or0 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_consumed1 & SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_or0);
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_backStall = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_V0 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_V1 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_wireValid = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_o_valid;

    // SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo(STALLENABLE,1218)
    // Valid signal propagation
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_V0 = SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_o_stall | ~ (SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and0 = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_out;
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and1 = SE_out_i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_V0 & SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and0;
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and2 = SE_out_redist60_i_cmp5_glfwchoosefbconfig53_q_32_fifo_V5 & SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and1;
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and3 = SE_out_redist76_i_acl_38_demorgan_glfwchoosefbconfig48_q_64_fifo_V5 & SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and2;
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and4 = SE_out_redist2_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl_96_fifo_V7 & SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and3;
    assign SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_wireValid = SE_out_coalesced_delay_1_fifo_V5 & SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_and4;

    // redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo(STALLFIFO,574)
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_V0;
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_in = SE_out_redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_backStall;
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_b;
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_in[0];
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_in[0];
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_out[0] = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp;
    assign redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_out[0] = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo (
        .valid_in(redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_b),
        .valid_out(redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44(STALLENABLE,1005)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_backStall = redist54_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0_64_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_wireValid = i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44(BLACKBOX,83)@35
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    glfwChooseFBConfig_i_llvm_fpga_ffwd_destA000000Z_glfwchoosefbconfig0 thei_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_backStall),
        .in_valid_in(SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42(STALLENABLE,1627)
    // Valid signal propagation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_V0 = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_backStall = i_llvm_fpga_ffwd_dest_i1_cmp13542_glfwchoosefbconfig44_out_stall_out | ~ (SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_wireValid = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_out;

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg(STALLFIFO,1767)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V41;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg(STALLFIFO,1766)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V40;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg(STALLFIFO,1765)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V39;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg(STALLFIFO,1764)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V38;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg(STALLFIFO,1763)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V37;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg(STALLFIFO,1762)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V36;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg(STALLFIFO,1761)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V35;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg(STALLFIFO,1760)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V34;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg(STALLFIFO,1759)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V33;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg(STALLFIFO,1758)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V32;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg(STALLFIFO,1757)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V31;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg(STALLFIFO,1756)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V30;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg(STALLFIFO,1755)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V29;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg(STALLFIFO,1754)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V28;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg(STALLFIFO,1753)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V27;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg(STALLFIFO,1752)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V26;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg(STALLFIFO,1751)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V25;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg(STALLFIFO,1750)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V24;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg(STALLFIFO,1749)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V23;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg(STALLFIFO,1748)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V22;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg(STALLFIFO,1747)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V21;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg(STALLFIFO,1746)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V20;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg(STALLFIFO,1745)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V19;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg(STALLFIFO,1744)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V18;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg(STALLFIFO,1743)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V17;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg(STALLFIFO,1742)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V16;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg(STALLFIFO,1741)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V15;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg(STALLFIFO,1740)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V14;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg(STALLFIFO,1739)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V13;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg(STALLFIFO,1738)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V12;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg(STALLFIFO,1737)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V11;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg(STALLFIFO,1736)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V10;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg(STALLFIFO,1735)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V9;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg(STALLFIFO,1734)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V8;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg(STALLFIFO,1733)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V7;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg(STALLFIFO,1732)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V6;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(100),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg(STALLFIFO,1731)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V5;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg(STALLFIFO,1730)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V4;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg(STALLFIFO,1729)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V3;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg(STALLFIFO,1728)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V2;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg(STALLFIFO,1727)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V1;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg(STALLFIFO,1726)
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_in = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V0;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x(STALLENABLE,1173)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg15 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg16 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg17 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg18 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg19 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg20 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg21 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg22 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg23 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg24 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg25 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg26 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg27 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg28 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg29 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg30 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg31 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg32 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg33 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg34 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg35 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg36 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg37 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg38 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg39 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg40 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg41 <= '0;
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg42 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg0 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg1 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg2 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg3 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg4 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg5 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg6 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg7 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg8 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg9 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg10 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg11 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg12 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg13 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg14 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg15 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg15;
            // Successor 16
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg16 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg16;
            // Successor 17
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg17 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg17;
            // Successor 18
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg18 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg18;
            // Successor 19
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg19 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg19;
            // Successor 20
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg20 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg20;
            // Successor 21
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg21 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg21;
            // Successor 22
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg22 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg22;
            // Successor 23
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg23 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg23;
            // Successor 24
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg24 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg24;
            // Successor 25
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg25 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg25;
            // Successor 26
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg26 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg26;
            // Successor 27
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg27 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg27;
            // Successor 28
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg28 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg28;
            // Successor 29
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg29 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg29;
            // Successor 30
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg30 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg30;
            // Successor 31
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg31 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg31;
            // Successor 32
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg32 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg32;
            // Successor 33
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg33 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg33;
            // Successor 34
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg34 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg34;
            // Successor 35
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg35 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg35;
            // Successor 36
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg36 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg36;
            // Successor 37
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg37 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg37;
            // Successor 38
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg38 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg38;
            // Successor 39
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg39 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg39;
            // Successor 40
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg40 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg40;
            // Successor 41
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg41 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg41;
            // Successor 42
            SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg42 <= SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg42;
        end
    end
    // Input Stall processing
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg0;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg1;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg2;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg3;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg4;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed5 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_6_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg5;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed6 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_7_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg6;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed7 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_8_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg7;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed8 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_9_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg8;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed9 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_10_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg9;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed10 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_11_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg10;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed11 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_12_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg11;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed12 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_13_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg12;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed13 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_14_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg13;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed14 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_15_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg14;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed15 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_16_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg15;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed16 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_17_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg16;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed17 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_18_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg17;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed18 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_19_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg18;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed19 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_20_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg19;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed20 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_21_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg20;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed21 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_22_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg21;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed22 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_23_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg22;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed23 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_24_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg23;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed24 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_25_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg24;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed25 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_26_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg25;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed26 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_27_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg26;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed27 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_28_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg27;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed28 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_29_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg28;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed29 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_30_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg29;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed30 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_31_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg30;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed31 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_32_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg31;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed32 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_33_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg32;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed33 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_34_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg33;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed34 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_35_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg34;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed35 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_36_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg35;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed36 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_37_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg36;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed37 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_38_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg37;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed38 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_39_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg38;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed39 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_40_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg39;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed40 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_41_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg40;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed41 = (~ (bubble_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_42_reg_stall_out) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg41;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed42 = (~ (i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_o_stall) & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid) | SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg42;
    // Consuming
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_backStall & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg0 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed0;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg1 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed1;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg2 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed2;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg3 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed3;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg4 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed4;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg5 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed5;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg6 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed6;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg7 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed7;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg8 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed8;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg9 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed9;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg10 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed10;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg11 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed11;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg12 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed12;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg13 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed13;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg14 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed14;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg15 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed15;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg16 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed16;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg17 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed17;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg18 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed18;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg19 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed19;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg20 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed20;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg21 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed21;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg22 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed22;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg23 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed23;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg24 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed24;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg25 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed25;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg26 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed26;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg27 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed27;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg28 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed28;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg29 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed29;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg30 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed30;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg31 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed31;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg32 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed32;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg33 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed33;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg34 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed34;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg35 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed35;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg36 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed36;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg37 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed37;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg38 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed38;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg39 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed39;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg40 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed40;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg41 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed41;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_toReg42 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_StallValid & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed42;
    // Backward Stall generation
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or0 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed0;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or1 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed1 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or0;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or2 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed2 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or1;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or3 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed3 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or2;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or4 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed4 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or3;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or5 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed5 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or4;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or6 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed6 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or5;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or7 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed7 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or6;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or8 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed8 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or7;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or9 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed9 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or8;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or10 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed10 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or9;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or11 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed11 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or10;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or12 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed12 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or11;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or13 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed13 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or12;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or14 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed14 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or13;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or15 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed15 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or14;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or16 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed16 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or15;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or17 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed17 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or16;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or18 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed18 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or17;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or19 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed19 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or18;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or20 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed20 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or19;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or21 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed21 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or20;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or22 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed22 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or21;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or23 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed23 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or22;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or24 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed24 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or23;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or25 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed25 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or24;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or26 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed26 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or25;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or27 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed27 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or26;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or28 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed28 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or27;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or29 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed29 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or28;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or30 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed30 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or29;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or31 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed31 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or30;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or32 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed32 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or31;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or33 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed33 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or32;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or34 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed34 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or33;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or35 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed35 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or34;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or36 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed36 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or35;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or37 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed37 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or36;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or38 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed38 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or37;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or39 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed39 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or38;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or40 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed40 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or39;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or41 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed41 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or40;
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireStall = ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_consumed42 & SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_or41);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_backStall = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V0 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg0);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V1 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg1);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V2 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg2);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V3 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg3);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V4 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg4);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V5 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg5);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V6 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg6);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V7 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg7);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V8 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg8);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V9 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg9);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V10 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg10);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V11 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg11);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V12 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg12);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V13 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg13);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V14 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg14);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V15 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg15);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V16 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg16);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V17 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg17);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V18 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg18);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V19 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg19);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V20 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg20);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V21 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg21);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V22 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg22);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V23 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg23);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V24 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg24);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V25 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg25);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V26 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg26);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V27 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg27);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V28 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg28);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V29 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg29);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V30 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg30);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V31 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg31);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V32 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg32);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V33 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg33);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V34 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg34);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V35 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg35);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V36 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg36);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V37 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg37);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V38 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg38);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V39 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg39);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V40 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg40);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V41 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg41);
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V42 = SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_fromReg42);
    // Computing multiple Valid(s)
    assign SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_wireValid = glfwChooseFBConfig_B2_merge_reg_aunroll_x_out_valid_out;

    // SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x(STALLENABLE,1175)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg1 <= '0;
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg2 <= '0;
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg3 <= '0;
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg4 <= '0;
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg5 <= '0;
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg2 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg2;
            // Successor 3
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg3 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg3;
            // Successor 4
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg4 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg4;
            // Successor 5
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg5 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg5;
            // Successor 6
            SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg6 <= SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed0 = (~ (i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_o_stall) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed1 = (~ (redist13_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl_64_fifo_stall_out) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg1;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed2 = (~ (redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_stall_out) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg2;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed3 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg3;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed4 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg4;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed5 = (~ (coalesced_delay_2_fifo_stall_out) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg5;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed6 = (~ (coalesced_delay_3_fifo_stall_out) & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg6;
    // Consuming
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_backStall & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg0 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg1 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed1;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg2 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed2;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg3 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed3;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg4 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed4;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg5 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed5;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_toReg6 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed6;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or0 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or1 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed1 & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or0;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or2 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed2 & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or1;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or3 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed3 & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or2;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or4 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed4 & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or3;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or5 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed5 & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or4;
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_consumed6 & SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_or5);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_backStall = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V1 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg1);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V2 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg2);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V3 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg3);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V4 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg4);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V5 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg5);
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_V6 = SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_wireValid = i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_o_valid;

    // i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x(BLACKBOX,458)@1
    // in in_i_stall@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out@20000000
    // out out_o_stall@20000000
    // out out_o_valid@3
    // out out_pipeline_valid_out@20000000
    // out out_c0_exit125_0_tpl@3
    // out out_c0_exit125_1_tpl@3
    // out out_c0_exit125_2_tpl@3
    // out out_c0_exit125_3_tpl@3
    // out out_c0_exit125_4_tpl@3
    // out out_c0_exit125_5_tpl@3
    // out out_c0_exit125_6_tpl@3
    // out out_c0_exit125_7_tpl@3
    // out out_c0_exit125_8_tpl@3
    // out out_c0_exit125_9_tpl@3
    // out out_c0_exit125_10_tpl@3
    // out out_c0_exit125_11_tpl@3
    // out out_c0_exit125_12_tpl@3
    // out out_c0_exit125_13_tpl@3
    // out out_c0_exit125_14_tpl@3
    // out out_c0_exit125_15_tpl@3
    // out out_c0_exit125_16_tpl@3
    // out out_c0_exit125_17_tpl@3
    // out out_c0_exit125_18_tpl@3
    // out out_c0_exit125_19_tpl@3
    // out out_c0_exit125_20_tpl@3
    // out out_c0_exit125_21_tpl@3
    // out out_c0_exit125_22_tpl@3
    glfwChooseFBConfig_i_sfc_s_c0_in_for_bodA000000Z_glfwchoosefbconfig1 thei_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_backStall),
        .in_i_valid(SE_out_glfwChooseFBConfig_B2_merge_reg_aunroll_x_V42),
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_c0_eni1_0_tpl(GND_q),
        .in_c0_eni1_1_tpl(bubble_select_glfwChooseFBConfig_B2_merge_reg_aunroll_x_b),
        .in_intel_reserved_ffwd_0_0_0_tpl(in_intel_reserved_ffwd_0_0_0_tpl),
        .in_intel_reserved_ffwd_0_0_1_tpl(in_intel_reserved_ffwd_0_0_1_tpl),
        .in_intel_reserved_ffwd_0_0_2_tpl(in_intel_reserved_ffwd_0_0_2_tpl),
        .in_intel_reserved_ffwd_0_0_3_tpl(in_intel_reserved_ffwd_0_0_3_tpl),
        .in_intel_reserved_ffwd_0_0_4_tpl(in_intel_reserved_ffwd_0_0_4_tpl),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out),
        .out_o_stall(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_o_valid),
        .out_pipeline_valid_out(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_pipeline_valid_out),
        .out_c0_exit125_0_tpl(),
        .out_c0_exit125_1_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_1_tpl),
        .out_c0_exit125_2_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_2_tpl),
        .out_c0_exit125_3_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_3_tpl),
        .out_c0_exit125_4_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_4_tpl),
        .out_c0_exit125_5_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_5_tpl),
        .out_c0_exit125_6_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_6_tpl),
        .out_c0_exit125_7_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_7_tpl),
        .out_c0_exit125_8_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_8_tpl),
        .out_c0_exit125_9_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_9_tpl),
        .out_c0_exit125_10_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_10_tpl),
        .out_c0_exit125_11_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_11_tpl),
        .out_c0_exit125_12_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_12_tpl),
        .out_c0_exit125_13_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_13_tpl),
        .out_c0_exit125_14_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_14_tpl),
        .out_c0_exit125_15_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_15_tpl),
        .out_c0_exit125_16_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_16_tpl),
        .out_c0_exit125_17_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_17_tpl),
        .out_c0_exit125_18_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_18_tpl),
        .out_c0_exit125_19_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_19_tpl),
        .out_c0_exit125_20_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_20_tpl),
        .out_c0_exit125_21_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl),
        .out_c0_exit125_22_tpl(i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_22_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,7)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out = i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out = i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_glfwchoosefbconfig6_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,348)
    assign out_pipeline_valid_out = i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_pipeline_valid_out;

    // regfree_osync(GPOUT,370)
    assign out_intel_reserved_ffwd_21_0 = i_sfc_s_c1_in_for_body_glfwchoosefbconfigs_c1_enter_glfwchoosefbconfig191_aunroll_x_out_intel_reserved_ffwd_21_0;

    // sync_out(GPOUT,386)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,390)
    assign out_lm11_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_address;
    assign out_lm11_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_enable;
    assign out_lm11_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_read;
    assign out_lm11_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_write;
    assign out_lm11_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_writedata;
    assign out_lm11_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_byteenable;
    assign out_lm11_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm11_glfwchoosefbconfig45_out_lm11_glfwChooseFBConfig_avm_burstcount;

    // bubble_join_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo(BITJOIN,870)
    assign bubble_join_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_q = redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_data_out;

    // bubble_select_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo(BITSELECT,871)
    assign bubble_select_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_b = $unsigned(bubble_join_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_q[0:0]);

    // dupName_0_sync_out_x(GPOUT,391)@141
    assign out_c0_exe21 = bubble_select_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_b;
    assign out_valid_out = SE_out_redist22_i_sfc_s_c0_in_for_body_glfwchoosefbconfigs_c0_enter1232_glfwchoosefbconfig1_aunroll_x_out_c0_exit125_21_tpl_138_fifo_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,394)
    assign out_lm3912_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_address;
    assign out_lm3912_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_enable;
    assign out_lm3912_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_read;
    assign out_lm3912_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_write;
    assign out_lm3912_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_writedata;
    assign out_lm3912_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_byteenable;
    assign out_lm3912_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm3912_glfwchoosefbconfig51_out_lm3912_glfwChooseFBConfig_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,397)
    assign out_lm4113_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_address;
    assign out_lm4113_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_enable;
    assign out_lm4113_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_read;
    assign out_lm4113_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_write;
    assign out_lm4113_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_writedata;
    assign out_lm4113_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_byteenable;
    assign out_lm4113_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm4113_glfwchoosefbconfig52_out_lm4113_glfwChooseFBConfig_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,400)
    assign out_lm4514_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_address;
    assign out_lm4514_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_enable;
    assign out_lm4514_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_read;
    assign out_lm4514_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_write;
    assign out_lm4514_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_writedata;
    assign out_lm4514_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_byteenable;
    assign out_lm4514_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm4514_glfwchoosefbconfig59_out_lm4514_glfwChooseFBConfig_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,403)
    assign out_lm5216_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_address;
    assign out_lm5216_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_enable;
    assign out_lm5216_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_read;
    assign out_lm5216_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_write;
    assign out_lm5216_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_writedata;
    assign out_lm5216_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_byteenable;
    assign out_lm5216_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm5216_glfwchoosefbconfig60_out_lm5216_glfwChooseFBConfig_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,406)
    assign out_lm5918_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_address;
    assign out_lm5918_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_enable;
    assign out_lm5918_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_read;
    assign out_lm5918_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_write;
    assign out_lm5918_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_writedata;
    assign out_lm5918_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_byteenable;
    assign out_lm5918_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm5918_glfwchoosefbconfig61_out_lm5918_glfwChooseFBConfig_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,409)
    assign out_lm6620_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_address;
    assign out_lm6620_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_enable;
    assign out_lm6620_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_read;
    assign out_lm6620_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_write;
    assign out_lm6620_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_writedata;
    assign out_lm6620_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_byteenable;
    assign out_lm6620_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm6620_glfwchoosefbconfig62_out_lm6620_glfwChooseFBConfig_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,411)
    assign out_lm7322_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_address;
    assign out_lm7322_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_enable;
    assign out_lm7322_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_read;
    assign out_lm7322_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_write;
    assign out_lm7322_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_writedata;
    assign out_lm7322_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_byteenable;
    assign out_lm7322_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm7322_glfwchoosefbconfig63_out_lm7322_glfwChooseFBConfig_avm_burstcount;

    // dupName_8_ext_sig_sync_out_x(GPOUT,413)
    assign out_lm8024_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_address;
    assign out_lm8024_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_enable;
    assign out_lm8024_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_read;
    assign out_lm8024_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_write;
    assign out_lm8024_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_writedata;
    assign out_lm8024_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_byteenable;
    assign out_lm8024_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm8024_glfwchoosefbconfig64_out_lm8024_glfwChooseFBConfig_avm_burstcount;

    // dupName_9_ext_sig_sync_out_x(GPOUT,415)
    assign out_lm8225_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_address;
    assign out_lm8225_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_enable;
    assign out_lm8225_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_read;
    assign out_lm8225_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_write;
    assign out_lm8225_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_writedata;
    assign out_lm8225_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_byteenable;
    assign out_lm8225_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm8225_glfwchoosefbconfig65_out_lm8225_glfwChooseFBConfig_avm_burstcount;

    // dupName_10_ext_sig_sync_out_x(GPOUT,417)
    assign out_lm8426_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_address;
    assign out_lm8426_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_enable;
    assign out_lm8426_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_read;
    assign out_lm8426_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_write;
    assign out_lm8426_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_writedata;
    assign out_lm8426_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_byteenable;
    assign out_lm8426_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm8426_glfwchoosefbconfig66_out_lm8426_glfwChooseFBConfig_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,419)
    assign out_lm9128_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_address;
    assign out_lm9128_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_enable;
    assign out_lm9128_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_read;
    assign out_lm9128_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_write;
    assign out_lm9128_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_writedata;
    assign out_lm9128_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_byteenable;
    assign out_lm9128_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm9128_glfwchoosefbconfig67_out_lm9128_glfwChooseFBConfig_avm_burstcount;

    // dupName_12_ext_sig_sync_out_x(GPOUT,421)
    assign out_lm9830_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_address;
    assign out_lm9830_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_enable;
    assign out_lm9830_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_read;
    assign out_lm9830_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_write;
    assign out_lm9830_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_writedata;
    assign out_lm9830_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_byteenable;
    assign out_lm9830_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm9830_glfwchoosefbconfig68_out_lm9830_glfwChooseFBConfig_avm_burstcount;

    // dupName_13_ext_sig_sync_out_x(GPOUT,423)
    assign out_lm12032_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_address;
    assign out_lm12032_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_enable;
    assign out_lm12032_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_read;
    assign out_lm12032_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_write;
    assign out_lm12032_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_writedata;
    assign out_lm12032_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_byteenable;
    assign out_lm12032_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm12032_glfwchoosefbconfig69_out_lm12032_glfwChooseFBConfig_avm_burstcount;

    // dupName_14_ext_sig_sync_out_x(GPOUT,425)
    assign out_lm12734_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_address;
    assign out_lm12734_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_enable;
    assign out_lm12734_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_read;
    assign out_lm12734_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_write;
    assign out_lm12734_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_writedata;
    assign out_lm12734_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_byteenable;
    assign out_lm12734_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm12734_glfwchoosefbconfig70_out_lm12734_glfwChooseFBConfig_avm_burstcount;

    // dupName_15_ext_sig_sync_out_x(GPOUT,427)
    assign out_lm13436_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_address;
    assign out_lm13436_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_enable;
    assign out_lm13436_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_read;
    assign out_lm13436_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_write;
    assign out_lm13436_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_writedata;
    assign out_lm13436_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_byteenable;
    assign out_lm13436_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm13436_glfwchoosefbconfig71_out_lm13436_glfwChooseFBConfig_avm_burstcount;

    // dupName_16_ext_sig_sync_out_x(GPOUT,429)
    assign out_lm14138_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_address;
    assign out_lm14138_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_enable;
    assign out_lm14138_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_read;
    assign out_lm14138_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_write;
    assign out_lm14138_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_writedata;
    assign out_lm14138_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_byteenable;
    assign out_lm14138_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm14138_glfwchoosefbconfig72_out_lm14138_glfwChooseFBConfig_avm_burstcount;

    // dupName_17_ext_sig_sync_out_x(GPOUT,431)
    assign out_lm15340_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_address;
    assign out_lm15340_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_enable;
    assign out_lm15340_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_read;
    assign out_lm15340_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_write;
    assign out_lm15340_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_writedata;
    assign out_lm15340_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_byteenable;
    assign out_lm15340_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm15340_glfwchoosefbconfig73_out_lm15340_glfwChooseFBConfig_avm_burstcount;

    // dupName_18_ext_sig_sync_out_x(GPOUT,433)
    assign out_lm7121_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_address;
    assign out_lm7121_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_enable;
    assign out_lm7121_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_read;
    assign out_lm7121_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_write;
    assign out_lm7121_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_writedata;
    assign out_lm7121_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_byteenable;
    assign out_lm7121_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm7121_glfwchoosefbconfig176_out_lm7121_glfwChooseFBConfig_avm_burstcount;

    // dupName_19_ext_sig_sync_out_x(GPOUT,435)
    assign out_lm8927_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_address;
    assign out_lm8927_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_enable;
    assign out_lm8927_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_read;
    assign out_lm8927_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_write;
    assign out_lm8927_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_writedata;
    assign out_lm8927_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_byteenable;
    assign out_lm8927_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm8927_glfwchoosefbconfig178_out_lm8927_glfwChooseFBConfig_avm_burstcount;

    // dupName_20_ext_sig_sync_out_x(GPOUT,437)
    assign out_lm9629_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_address;
    assign out_lm9629_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_enable;
    assign out_lm9629_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_read;
    assign out_lm9629_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_write;
    assign out_lm9629_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_writedata;
    assign out_lm9629_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_byteenable;
    assign out_lm9629_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm9629_glfwchoosefbconfig179_out_lm9629_glfwChooseFBConfig_avm_burstcount;

    // dupName_21_ext_sig_sync_out_x(GPOUT,439)
    assign out_lm10331_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_address;
    assign out_lm10331_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_enable;
    assign out_lm10331_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_read;
    assign out_lm10331_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_write;
    assign out_lm10331_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_writedata;
    assign out_lm10331_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_byteenable;
    assign out_lm10331_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm10331_glfwchoosefbconfig180_out_lm10331_glfwChooseFBConfig_avm_burstcount;

    // dupName_22_ext_sig_sync_out_x(GPOUT,441)
    assign out_lm12533_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_address;
    assign out_lm12533_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_enable;
    assign out_lm12533_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_read;
    assign out_lm12533_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_write;
    assign out_lm12533_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_writedata;
    assign out_lm12533_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_byteenable;
    assign out_lm12533_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm12533_glfwchoosefbconfig181_out_lm12533_glfwChooseFBConfig_avm_burstcount;

    // dupName_23_ext_sig_sync_out_x(GPOUT,443)
    assign out_lm13235_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_address;
    assign out_lm13235_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_enable;
    assign out_lm13235_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_read;
    assign out_lm13235_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_write;
    assign out_lm13235_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_writedata;
    assign out_lm13235_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_byteenable;
    assign out_lm13235_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm13235_glfwchoosefbconfig182_out_lm13235_glfwChooseFBConfig_avm_burstcount;

    // dupName_24_ext_sig_sync_out_x(GPOUT,445)
    assign out_lm13937_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_address;
    assign out_lm13937_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_enable;
    assign out_lm13937_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_read;
    assign out_lm13937_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_write;
    assign out_lm13937_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_writedata;
    assign out_lm13937_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_byteenable;
    assign out_lm13937_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm13937_glfwchoosefbconfig183_out_lm13937_glfwChooseFBConfig_avm_burstcount;

    // dupName_25_ext_sig_sync_out_x(GPOUT,447)
    assign out_lm14639_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_address;
    assign out_lm14639_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_enable;
    assign out_lm14639_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_read;
    assign out_lm14639_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_write;
    assign out_lm14639_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_writedata;
    assign out_lm14639_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_byteenable;
    assign out_lm14639_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm14639_glfwchoosefbconfig184_out_lm14639_glfwChooseFBConfig_avm_burstcount;

    // dupName_26_ext_sig_sync_out_x(GPOUT,449)
    assign out_lm15841_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_address;
    assign out_lm15841_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_enable;
    assign out_lm15841_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_read;
    assign out_lm15841_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_write;
    assign out_lm15841_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_writedata;
    assign out_lm15841_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_byteenable;
    assign out_lm15841_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm15841_glfwchoosefbconfig185_out_lm15841_glfwChooseFBConfig_avm_burstcount;

    // dupName_27_ext_sig_sync_out_x(GPOUT,451)
    assign out_lm5015_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_address;
    assign out_lm5015_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_enable;
    assign out_lm5015_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_read;
    assign out_lm5015_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_write;
    assign out_lm5015_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_writedata;
    assign out_lm5015_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_byteenable;
    assign out_lm5015_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm5015_glfwchoosefbconfig186_out_lm5015_glfwChooseFBConfig_avm_burstcount;

    // dupName_28_ext_sig_sync_out_x(GPOUT,453)
    assign out_lm5717_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_address;
    assign out_lm5717_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_enable;
    assign out_lm5717_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_read;
    assign out_lm5717_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_write;
    assign out_lm5717_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_writedata;
    assign out_lm5717_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_byteenable;
    assign out_lm5717_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm5717_glfwchoosefbconfig187_out_lm5717_glfwChooseFBConfig_avm_burstcount;

    // dupName_29_ext_sig_sync_out_x(GPOUT,455)
    assign out_lm6419_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_address;
    assign out_lm6419_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_enable;
    assign out_lm6419_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_read;
    assign out_lm6419_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_write;
    assign out_lm6419_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_writedata;
    assign out_lm6419_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_byteenable;
    assign out_lm6419_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm6419_glfwchoosefbconfig188_out_lm6419_glfwChooseFBConfig_avm_burstcount;

    // dupName_30_ext_sig_sync_out_x(GPOUT,456)
    assign out_lm7823_glfwChooseFBConfig_avm_address = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_address;
    assign out_lm7823_glfwChooseFBConfig_avm_enable = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_enable;
    assign out_lm7823_glfwChooseFBConfig_avm_read = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_read;
    assign out_lm7823_glfwChooseFBConfig_avm_write = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_write;
    assign out_lm7823_glfwChooseFBConfig_avm_writedata = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_writedata;
    assign out_lm7823_glfwChooseFBConfig_avm_byteenable = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_byteenable;
    assign out_lm7823_glfwChooseFBConfig_avm_burstcount = i_llvm_fpga_mem_lm7823_glfwchoosefbconfig189_out_lm7823_glfwChooseFBConfig_avm_burstcount;

endmodule
