{C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/clock_enable_divider/testbench/clock_enable_divider_tb.v} {1 {vlog -work work -stats=none {C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/clock_enable_divider/testbench/clock_enable_divider_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module clock_enable_divider_tb

Top level modules:
	clock_enable_divider_tb

} {} {}}
