// Seed: 808628881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout supply0 id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_8;
  assign id_7 = 1;
  logic id_9;
  assign id_5 = id_4;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_19,
      id_5,
      id_3,
      id_3,
      id_4
  );
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  xor primCall (
      id_4,
      id_18,
      id_7,
      id_11,
      id_6,
      id_19,
      id_13,
      id_1,
      id_14,
      id_10,
      id_2,
      id_5,
      id_3,
      id_9,
      id_16,
      id_8
  );
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_16 = -1'd0;
endmodule
