# ATM_Machine_Verilog
this project is Course Assessment project for Electronics design automation course, FOE ASU
I have created FSM and code to simulate some of ATM processes
