srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "/home/tools/Xilinx/Vivado/2022.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10 (VHDL-9003)
INFO: analyzing package 'xbip_utils_v3_0_10_pkg'

INFO: analyzing package body 'xbip_utils_v3_0_10_pkg'

INFO: analyzing package 'xcc_utils_v3_0'

INFO: analyzing package body 'xcc_utils_v3_0'

-- Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6 (VHDL-9003)
INFO: analyzing package 'global_util_pkg'

INFO: analyzing package body 'global_util_pkg'

INFO: analyzing package 'axi_utils_v2_0_6_pkg'

INFO: analyzing package body 'axi_utils_v2_0_6_pkg'

INFO: analyzing package 'axi_utils_comps'

INFO: analyzing package body 'axi_utils_comps'

INFO: analyzing entity 'glb_srl_fifo' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'glb_srl_fifo' (VHDL-9006)
INFO: analyzing entity 'glb_ifx_slave' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'glb_ifx_slave' (VHDL-9006)
INFO: analyzing entity 'glb_ifx_master' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'glb_ifx_master' (VHDL-9006)
INFO: analyzing entity 'axi_slave_2to1' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'axi_slave_2to1' (VHDL-9006)
INFO: analyzing entity 'axi_slave_3to1' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'axi_slave_3to1' (VHDL-9006)
INFO: analyzing entity 'axi_slave_4to1' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'axi_slave_4to1' (VHDL-9006)
-- Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_18 (VHDL-9003)
INFO: analyzing package 'fir_compiler_v7_2_18_viv_comp'

INFO: analyzing package 'fir_compiler_v7_2_18_comp'

INFO: analyzing package 'components'

INFO: analyzing package 'globals_pkg'

INFO: analyzing package body 'globals_pkg'

INFO: analyzing entity 'sp_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'sp_mem' (VHDL-9006)
INFO: analyzing entity 'dpr_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'dpr_mem' (VHDL-9006)
INFO: analyzing entity 'dpt_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'dpt_mem' (VHDL-9006)
INFO: analyzing entity 'delay' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'delay' (VHDL-9006)
INFO: analyzing entity 'muxf_bus' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'muxf_bus' (VHDL-9006)
INFO: analyzing entity 'buff' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'buff' (VHDL-9006)
INFO: analyzing entity 'wrap_buff' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'wrap_buff' (VHDL-9006)
INFO: analyzing entity 'cntrl_delay' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'cntrl_delay' (VHDL-9006)
INFO: analyzing entity 'add_sub' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'add_sub' (VHDL-9006)
INFO: analyzing entity 'calc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'calc' (VHDL-9006)
INFO: analyzing entity 'add_accum' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'add_accum' (VHDL-9006)
INFO: analyzing entity 'addsub_mult_add' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'addsub_mult_add' (VHDL-9006)
INFO: analyzing entity 'addsub_mult_accum' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'addsub_mult_accum' (VHDL-9006)
INFO: analyzing entity 'rounder' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'rounder' (VHDL-9006)
INFO: analyzing entity 'filt_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'filt_mem' (VHDL-9006)
INFO: analyzing entity 'cnfg_and_reload' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'cnfg_and_reload' (VHDL-9006)
INFO: analyzing entity 'ext_mult' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'ext_mult' (VHDL-9006)
INFO: analyzing entity 'single_rate' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'single_rate' (VHDL-9006)
INFO: analyzing entity 'halfband_interpolation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'halfband_interpolation' (VHDL-9006)
INFO: analyzing entity 'halfband_decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'halfband_decimation' (VHDL-9006)
INFO: analyzing entity 'polyphase_decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'polyphase_decimation' (VHDL-9006)
INFO: analyzing entity 'decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'decimation' (VHDL-9006)
INFO: analyzing entity 'polyphase_interpolation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'polyphase_interpolation' (VHDL-9006)
INFO: analyzing entity 'polyphase_interpolation_sym_ssr' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'polyphase_interpolation_sym_ssr' (VHDL-9006)
INFO: analyzing entity 'transpose_single_rate' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'transpose_single_rate' (VHDL-9006)
INFO: analyzing entity 'transpose_decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'transpose_decimation' (VHDL-9006)
INFO: analyzing entity 'transpose_interpolation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'transpose_interpolation' (VHDL-9006)
INFO: analyzing entity 'single_rate_hb_hilb_ipol' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'single_rate_hb_hilb_ipol' (VHDL-9006)
INFO: analyzing entity 'fir_compiler_v7_2_18_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'fir_compiler_v7_2_18_viv' (VHDL-9006)
INFO: analyzing entity 'fir_compiler_v7_2_18' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'fir_compiler_v7_2_18' (VHDL-9006)
-- Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/synth/fir_0.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fir_0' (VHDL-1012)
INFO: analyzing architecture 'fir_0_arch' of entity 'fir_0' (VHDL-9006)
Listing tops:
VHDLPriorityTop: library:xil_defaultlib entity:fir_0 arch:
VHDLTop: library:axi_utils_v2_0_6 entity:axi_slave_2to1 arch:
VHDLTop: library:axi_utils_v2_0_6 entity:axi_slave_2to1 arch:
VHDLTop: library:axi_utils_v2_0_6 entity:axi_slave_3to1 arch:
VHDLTop: library:axi_utils_v2_0_6 entity:axi_slave_3to1 arch:
VHDLTop: library:axi_utils_v2_0_6 entity:axi_slave_4to1 arch:
VHDLTop: library:axi_utils_v2_0_6 entity:axi_slave_4to1 arch:
VHDLTop: library:xil_defaultlib entity:fir_0 arch:
VHDLTop: library:xil_defaultlib entity:fir_0 arch:
VHDLTop: library:fir_compiler_v7_2_18 entity:fir_compiler_v7_2_18 arch:
VHDLTop: library:fir_compiler_v7_2_18 entity:fir_compiler_v7_2_18 arch:
END of tops
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/synth/fir_0.vhd(59): INFO: processing 'fir_0_default(fir_0_arch)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(67113): INFO: processing '\fir_compiler_v7_2_18(c_xdevicefamily="zynquplus",c_component_name="fir_0",c_coef_file="fir_0.mif",c_coef_file_lines=20,c_filter_type=3,c_num_taps=33,c_round_mode=2,c_col_mode=1,c_col_config="5",c_data_path_widths="16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16",c_data_ip_path_widths="16,16,16,16,16,16,16,16",c_data_px_path_widths="16,16,16,16,16,16,16,16",c_coef_path_widths="17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17",c_data_path_src="0,1,0,1,0,1,0,1,8,9,8,9,8,9,8,9,16,17,16,17,16,17,16,17,24,25,24,25,24,25,24,25",c_coef_path_src="0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6",c_px_path_src="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31",c_data_path_sign="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0",c_coef_path_sign="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0",c_accum_path_widths="32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32",c_output_width=16,c_output_path_widths="16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16",c_accum_op_path_widths="31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31",c_data_path_psamp_src="-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25",c_op_path_psamp_src="-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25",c_num_madds=5,c_opt_madds="none;none;none;none",c_oversampling_rate=1,c_input_rate=1,c_output_rate=1,c_opbuff_memtype=2,c_latency=14,c_s_data_has_fifo=0,c_s_data_tdata_width=128,c_m_data_tdata_width=512)(1,9)(1,2)(1,5)(1,9)(1,5)(1,1)(1,95)(1,23)(1,23)(1,95)(1,79)(1,63)(1,85)(1,63)(1,63)(1,95)(1,95)(1,95)(1,4)(1,351)(1,351)(1,19)\(xilinx)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(65745): INFO: processing '\fir_compiler_v7_2_18_viv(c_xdevicefamily="zynquplus",c_component_name="fir_0",c_coef_file="fir_0.mif",c_coef_file_lines=20,c_filter_type=3,c_num_taps=33,c_round_mode=2,c_col_mode=1,c_col_config="5",c_data_path_widths="16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16",c_data_ip_path_widths="16,16,16,16,16,16,16,16",c_data_px_path_widths="16,16,16,16,16,16,16,16",c_coef_path_widths="17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17",c_data_path_src="0,1,0,1,0,1,0,1,8,9,8,9,8,9,8,9,16,17,16,17,16,17,16,17,24,25,24,25,24,25,24,25",c_coef_path_src="0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6",c_px_path_src="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31",c_data_path_sign="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0",c_coef_path_sign="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0",c_accum_path_widths="32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32",c_output_width=16,c_output_path_widths="16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16",c_accum_op_path_widths="31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31",c_data_path_psamp_src="-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25",c_op_path_psamp_src="-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25",c_num_madds=5,c_opt_madds="none;none;none;none",c_oversampling_rate=1,c_input_rate=1,c_output_rate=1,c_opbuff_memtype=2,c_latency=14,c_s_data_has_fifo=0,c_s_data_tdata_width=128,c_m_data_tdata_width=512)(1,9)(1,2)(1,5)(1,9)(1,5)(1,1)(1,95)(1,23)(1,23)(1,95)(1,79)(1,63)(1,85)(1,63)(1,63)(1,95)(1,95)(1,95)(1,4)(1,351)(1,351)(1,19)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48498): INFO: processing '\polyphase_interpolation_sym_ssr(c_xdevicefamily="zynquplus",c_component_name="fir_0",c_coef_file="fir_0.mif",c_coef_file_lines=20,c_filter_type=3,c_num_taps=33,c_round_mode=2,c_col_mode=1,c_col_config="5",c_data_path_widths="16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16",c_data_ip_path_widths="16,16,16,16,16,16,16,16",c_data_px_path_widths="16,16,16,16,16,16,16,16",c_coef_path_widths="17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17",c_data_path_src="0,1,0,1,0,1,0,1,8,9,8,9,8,9,8,9,16,17,16,17,16,17,16,17,24,25,24,25,24,25,24,25",c_coef_path_src="0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6,0,0,2,2,4,4,6,6",c_px_path_src="0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31",c_data_path_sign="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0",c_coef_path_sign="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0",c_accum_path_widths="32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32",c_output_width=16,c_output_path_widths="16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16",c_accum_op_path_widths="31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31",c_data_path_psamp_src="-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25",c_op_path_psamp_src="-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;-0,8,16,24;-1,9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,-8,16,24;1,-9,17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,-16,24;1,9,-17,25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25;0,8,16,-24;1,9,17,-25",c_num_madds=5,c_opt_madds="none;none;none;none",c_oversampling_rate=1,c_input_rate=1,c_output_rate=1,c_opbuff_memtype=2,c_latency=14,c_s_data_has_fifo=0,c_s_data_tdata_width=128,c_m_data_tdata_width=512)(1,9)(1,2)(1,5)(1,9)(1,5)(1,1)(1,95)(1,23)(1,23)(1,95)(1,79)(1,63)(1,85)(1,63)(1,63)(1,95)(1,95)(1,95)(1,4)(1,351)(1,351)(1,19)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5520): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(4565): ERROR: file 'filepointer' is not open (VHDL-1756)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48856): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48857): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48860): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48861): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48865): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48866): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48870): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48871): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48872): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48935): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48937): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48955): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48970): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48975): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49234): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49236): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49283): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49289): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49298): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=2,c_xdevicefamily="zynquplus",c_width=128)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=1,c_xdevicefamily="zynquplus",c_mem_type=3)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10453): INFO: processing '\cntrl_delay(c_delay_len=0,c_mem_type=3)(1,0)(sym_buff_we,sym_buff_sclr)(1,0)(sym_buff_we,sym_buff_sclr)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,0,(2,1,true,0,17,1,true)),(coef,1,(2,1,true,0,17,1,true)),0,33,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(33,0)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(16,0)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(33,17)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,2,(2,1,true,0,17,1,true)),(coef,3,(2,1,true,0,17,1,true)),34,67,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(67,34)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(50,34)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(67,51)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,4,(2,1,true,0,17,1,true)),(unused,0,(-2147483648,-2147483648,false,-2147483648,-2147483648,-2147483648,false)),68,84,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=0,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(84,68)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12733): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(84,68)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=4,c_xdevicefamily="zynquplus",c_width=16)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=3,c_xdevicefamily="zynquplus",c_width=16)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=2,c_xdevicefamily="zynquplus",c_width=16)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9433): INFO: processing '\buff(c_xdevicefamily="zynquplus",c_depth=1)(15,0)(15,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=1,c_xdevicefamily="zynquplus",c_width=16)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=16)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9433): INFO: processing '\buff(c_xdevicefamily="zynquplus",c_depth=1,c_read_addr_width=2)(15,0)(15,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(15,0)(111,96)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=2)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=17)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(16,0)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(111,96)(15,0)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(16,0)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(79,64)(47,32)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(16,0)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(47,32)(79,64)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(16,0)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(15,0)(111,96)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=48,c_mem_type=0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11581): INFO: processing '\add_accum(c_xdevicefamily="zynquplus",c_concat_width=32,c_c_width=32,c_p_width=32,c_funcs_used=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=32)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(0,2,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,1,1),c_use_mult=false)(17,0)(29,0)(31,0)(17,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=18)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=0,c_xdevicefamily="zynquplus",c_width=30)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12472): INFO: processing '\rounder(c_xdevicefamily="zynquplus",c_p_width=32,c_rounding_mode=2,c_config=(true,false,false,false,1,use_pcin_port,fab_carryin,pcin,pcin_msb),c_rnd_const="0000000000000000000000000000000000000000000111111111111111",c_pattern="0000000000000000000000000000000000000000000000000000000000",c_mask=(others=>'1'))(1,9)(57,0)(57,0)(57,0)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(0,2,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000111111111111111",32,(false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,1,1))(17,0)(29,0)(47,0)(17,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(127,112)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(16,0)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(31,16)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(16,0)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(63,48)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(16,0)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(95,80)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(16,0)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(127,112)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12472): INFO: processing '\rounder(c_xdevicefamily="zynquplus",c_p_width=32,c_rounding_mode=2,c_config=(true,false,false,false,1,use_pcin_port,fab_carryin,pcin,pcin_msb),c_rnd_const="0000000000000000000000000000000000000000000011111111111111",c_pattern=(others=>'0'),c_mask=(others=>'1'))(1,9)(57,0)(57,0)(57,0)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(0,2,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000011111111111111",32,(false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,1,1))(17,0)(29,0)(47,0)(17,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=2,c_xdevicefamily="zynquplus",c_width=32,c_mem_type=0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=2,c_xdevicefamily="zynquplus",c_mem_type=0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,0,(2,1,true,0,17,1,true)),(coef,1,(2,1,true,0,17,1,true)),85,118,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(118,85)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(101,85)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(118,102)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,2,(2,1,true,0,17,1,true)),(coef,3,(2,1,true,0,17,1,true)),119,152,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(152,119)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(135,119)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(152,136)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,4,(2,1,true,0,17,1,true)),(unused,0,(-2147483648,-2147483648,false,-2147483648,-2147483648,-2147483648,false)),153,169,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=0,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(169,153)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12733): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(169,153)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(15,0)(111,96)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(33,17)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(111,96)(15,0)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(33,17)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(79,64)(47,32)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(33,17)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(47,32)(79,64)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(33,17)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(15,0)(111,96)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(31,16)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(33,17)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(63,48)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(33,17)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(95,80)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(33,17)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(127,112)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(33,17)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(31,16)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,0,(2,1,true,0,17,1,true)),(coef,1,(2,1,true,0,17,1,true)),170,203,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(203,170)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(186,170)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(203,187)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,2,(2,1,true,0,17,1,true)),(coef,3,(2,1,true,0,17,1,true)),204,237,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(237,204)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(220,204)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(237,221)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,4,(2,1,true,0,17,1,true)),(unused,0,(-2147483648,-2147483648,false,-2147483648,-2147483648,-2147483648,false)),238,254,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=0,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(254,238)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12733): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(254,238)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(15,0)(111,96)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(50,34)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(111,96)(15,0)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(50,34)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(79,64)(47,32)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(50,34)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(47,32)(79,64)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(50,34)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(15,0)(111,96)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(127,112)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(50,34)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(31,16)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(50,34)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(63,48)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(50,34)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(95,80)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(50,34)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(127,112)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,0,(2,1,true,0,17,1,true)),(coef,1,(2,1,true,0,17,1,true)),255,288,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(288,255)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(271,255)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(288,272)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,2,(2,1,true,0,17,1,true)),(coef,3,(2,1,true,0,17,1,true)),289,322,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=17,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(322,289)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(305,289)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(322,306)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: processing '\filt_mem(c_xdevicefamily="zynquplus",c_param=((coef,4,(2,1,true,0,17,1,true)),(unused,0,(-2147483648,-2147483648,false,-2147483648,-2147483648,-2147483648,false)),323,339,false),c_addra_width=0,c_dataa_width=17,c_addrb_width=0,c_datab_width=0,c_init=(others=>'U'))(-1,0)(16,0)(16,0)(-1,0)(16,0)(16,0)(1,9)(339,323)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12725): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12733): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: processing '\sp_mem(c_xdevicefamily="zynquplus",c_param=(2,1,true,0,17,1,true),c_init=(others=>'U'))(-1,0)(16,0)(16,0)(1,9)(339,323)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(15,0)(111,96)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(67,51)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(111,96)(15,0)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(67,51)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(79,64)(47,32)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(67,51)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(47,32)(79,64)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(67,51)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(15,0)(111,96)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(31,16)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(67,51)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(63,48)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(67,51)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(95,80)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(67,51)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(127,112)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(67,51)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(31,16)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(47,32)(15,0)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(16,0)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(15,0)(47,32)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(16,0)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(111,96)(79,64)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(16,0)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(79,64)(111,96)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(16,0)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(47,32)(15,0)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(31,16)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(16,0)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(63,48)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(16,0)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(95,80)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(16,0)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(127,112)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(16,0)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(31,16)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(47,32)(15,0)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(33,17)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(15,0)(47,32)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(33,17)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(111,96)(79,64)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(33,17)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(79,64)(111,96)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(33,17)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(47,32)(15,0)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(63,48)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(33,17)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(95,80)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(33,17)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(127,112)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(33,17)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(31,16)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(33,17)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(63,48)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(47,32)(15,0)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(50,34)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(15,0)(47,32)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(50,34)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(111,96)(79,64)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(50,34)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,1,0,0,1,false,false,0,4,4))(79,64)(111,96)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,1,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(50,34)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(47,32)(15,0)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(31,16)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(50,34)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(63,48)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(50,34)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(95,80)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(50,34)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(127,112)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(50,34)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(31,16)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(47,32)(15,0)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(47,32)(67,51)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(15,0)(47,32)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(15,0)(67,51)(47,0)(47,32)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(111,96)(79,64)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(111,96)(67,51)(47,0)(79,64)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(79,64)(111,96)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(79,64)(67,51)(47,0)(111,96)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(47,32)(15,0)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(63,48)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(63,48)(67,51)(47,0)(63,48)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(31,16)(95,80)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(31,16)(67,51)(47,0)(95,80)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(127,112)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(127,112)(67,51)(47,0)(127,112)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=false,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(31,16)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: processing '\calc(c_xdevicefamily="zynquplus",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",32,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,17))(95,80)(67,51)(47,0)(31,16)(47,0)(47,0)(47,0)(29,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(63,48)(63,48)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(79,64)(47,32)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(63,48)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(79,64)(47,32)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(95,80)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(79,64)(47,32)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(63,48)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(79,64)(47,32)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(95,80)(95,80)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(111,96)(79,64)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(95,80)(16,0)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(111,96)(79,64)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(127,112)(33,17)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,1,0,0,1,false,false,0,4,4))(111,96)(79,64)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(95,80)(50,34)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(111,96)(79,64)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49981): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3415): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(50082): WARNING: range is empty (null range) (VHDL-1200)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: processing '\addsub_mult_add(c_xdevicefamily="zynquplus",c_data_sign=0,c_coef_sign=0,c_p_width=32,c_use_fab_pin=true,c_config=(1,0,0,0,1,false,false,0,4,4))(127,112)(127,112)(67,51)(11,0)(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: processing '\delay(c_delay_len=12,c_xdevicefamily="zynquplus")(1,9)\(synth)' (VHDL-1067)
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_int4_mix_v1/src/fir_0/fir_0/synth/fir_0.vhd(201): ERROR: library name 'fir_compiler_v7_2_18' of instantiated unit conflicts with the name of another visible identifier (VHDL-1605)
srcscan exits with return value 0
