vlib work
vlog data_plane_tx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:58 on Feb 12,2020
# vlog -reportprogress 300 data_plane_tx.sv 
# -- Compiling module ALU
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_tx
# 
# Top level modules:
# 	data_plane_tx
# End time: 16:12:58 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog data_plane_tx_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:00 on Feb 12,2020
# vlog -reportprogress 300 data_plane_tx_tb.sv 
# -- Compiling module data_plane_tx_tb
# 
# Top level modules:
# 	data_plane_tx_tb
# End time: 16:13:00 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim data_plane_tx_tb
# vsim data_plane_tx_tb 
# Start time: 16:13:05 on Feb 12,2020
# Loading sv_std.std
# Loading work.data_plane_tx_tb
# Loading work.data_plane_tx
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.RAM
# ** Warning: (vsim-3017) data_plane_tx_tb.sv(12): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /data_plane_tx_tb/dut File: data_plane_tx.sv
# ** Warning: (vsim-3722) data_plane_tx_tb.sv(12): [TFMPC] - Missing connection for port 'RAM_tx_data_out'.
# ** Warning: (vsim-3722) data_plane_tx_tb.sv(12): [TFMPC] - Missing connection for port 'sp_tx_current'.
# End time: 16:13:10 on Feb 12,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
