// Seed: 1414299572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0][1 'b0] id_14 = -1;
  id_15(
      id_2, id_14, -1, id_8, 1
  );
  assign id_4 = 1;
  assign id_4 = id_14 - -1'h0;
  assign id_1 = ~|id_7;
  assign id_9 = id_14;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    id_9,
    input  wor  id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    input  tri  id_5,
    output wand id_6,
    output tri  id_7
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
