Harvard Architecture
====================

This is a LOAD-STORE architecture. So most arithmetic operations and
such only use registers. There are specific LOAD and STORE instructions
to move data from memory to registers and back again.

Registers:
  RegNamedU   - Array 5 ULong, names start at 0 index.
    PC        - Program counter
    ST        - Status Register: Carry, Zero, Sign, Overflow, Negative
    RA        - Return Address Stack Index
    SL        - Sleep Ticks
    NB        - Num Bullets

  RegNamedD   - Array 4 ULong, names start at 0 index.
    SA        - Sub Angle
    AD        - Aim Direction
    BS        - Bullet Speed
    BZ        - Bullet Size

  Single V2D type # (maybe get rid of)
  PO        - Position (2D)

  TObject type
  BL        - Bullet List

  # Scalar registers
  RegU      - Array 32 ULong
  RegD      - Array 32 Double

  # Vector Registers
  RegV2D    - Array 32 SVec2D
  RegV3D    - Array 32 SVec3D
  RegV4D    - Array 32 SVec4D
  RegV2I    - Array 32 SVec2I
  RegV3I    - Array 32 SVec3I
  RegV4I    - Array 32 SVec4I
 
  # Matrix Registers
  RegM2D    - Array 32 SMat2D
  RegM3D    - Array 32 SMat3D
  RegM4D    - Array 32 SMat4D
  RegM2I    - Array 32 SMat2I
  RegM3I    - Array 32 SMat3I
  RegM4I    - Array 32 SMat4I

  # Quaternion Registers
  QRegQ     - Array 32 Quaternion Registers

Memory:
  memInst   - Array 256K MachInst types
  memData   - Array 256K MemValue types
  retStack  - Array 64K ULong: Return Address Stack (only affected by call/ret)

Operands Hierarchy:

The operands with a specified category are actually instantiatable. The rest
are base classes.

Category | Operand Type
---------------------------------------
         | Operand
         |   OpLiteral
lu       |     OpLitU
ld       |     OpLitD
         |     OpLitV
lv2d     |       OpLitV2D
lv3d     |       OpLitV3D
lv4d     |       OpLitV4D
lv2i     |       OpLitV2I
lv3i     |       OpLitV3I
lv4i     |       OpLitV4I
         |     OpLitM
lm2d     |       OpLitM2D
lm3d     |       OpLitM3D
lm4d     |       OpLitM4D
lm2i     |       OpLitM2I
lm3i     |       OpLitM3I
lm4i     |       OpLitM4I
lq       |     OpLitQ
         |   OpRegister
         |     OpRegNamedU
rbl      |      OpRegBL
rpc      |      OpRegPC
rst      |      OpRegST
rra      |      OpRegRA
rsl      |      OpRegSL
rnb      |      OpRegNB
         |     OpRegNamedD
rsa      |      OpRegSA
rad      |      OpRegAD
rbs      |      OpRegBS
rbz      |      OpRegBZ
ru       |     OpRegU
rd       |     OpRegD
         |     OpRegV
rpo      |       OpRegPO
rv2d     |       OpRegV2D
rv3d     |       OpRegV3D
rv4d     |       OpRegV4D
rv2i     |       OpRegV2I
rv3i     |       OpRegV3I
rv4i     |       OpRegV4I
         |     OpRegM
rm2d     |       OpRegM2D
rm3d     |       OpRegM3D
rm4d     |       OpRegM4D
rm2i     |       OpRegM2I
rm3i     |       OpRegM3I
rm4i     |       OpRegM4I
rq       |     OpRegQ
         |   OpMemory
ma       |     OpMemA
mb       |     OpMemB
mbi      |     OpMemBI
mba      |     OpMemBA
mbia     |     OpMemBIA
mbis     |     OpMemBIS
misa     |     OpMemISA
mbisa    |     OpMemBISA

Addressing modes for OpMemory:
  Used for the Instruction Memory or Data Memory as appropriate.

  "Absolute" is an: lu
  "Base" is one of: ru, rpc
  "Index" is one of: ru, rpc
  "Scale" is an: lu

  OpMemA:    Absolute
  OpMemB:    Base
  OpMemBI:   Base + Index
  OpMemBA:   Base + Absolute
  OpMemBIA:  Base + Index + Absolute
  OpMemBIS:  Base + (Index * Scale)
  OpMemISA:  (Index * Scale) + Absolute
  OpMemBISA: Base + (Index * Scale) + Absolute


KEEP GOING

Assembly Instructions:

An assembly instruction looks like: ADD ru, lu, lu
It gets encoded into MachOp encoding whose opcode is: ADD_ru_lu_lu
and which has an enum specifying its machine opcode value.
All of these MachOp codes are predictable like this, so we won't explicitly
specify them in this table. They will go into a giant enum later.

AssemOp  | Op0 | Op1 | Op2 | Op3 | Op4 | Op5 |
----------------------------------------------
NOP      |     |     |     |     |     |     |

YIELD    | ru  |     |     |     |     |     | # Stop BPU & return value in ru

LITERAL  | ru  | lu  |     |     |     |     | # Put literal value into register
LITERAL  | rd  | ld  |     |     |     |     |
LITERAL  | rbl | lu  |     |     |     |     |
LITERAL  | rra | lu  |     |     |     |     |
LITERAL  | rsl | lu  |     |     |     |     |
LITERAL  | rnb | lu  |     |     |     |     |
LITERAL  | rsa | ld  |     |     |     |     |
LITERAL  | rad | ld  |     |     |     |     |
LITERAL  | rbs | ld  |     |     |     |     |
LITERAL  | rbz | ld  |     |     |     |     |
LITERAL  | rv2d| lv2d|     |     |     |     |
LITERAL  | rv2i| lv2i|     |     |     |     |
LITERAL  | rv3d| lv3d|     |     |     |     |
LITERAL  | rv3i| lv3i|     |     |     |     |
LITERAL  | rv4d| lv4d|     |     |     |     |
LITERAL  | rv4i| lv4i|     |     |     |     |
LITERAL  | rm2d| lm2d|     |     |     |     |
LITERAL  | rm2i| lm2i|     |     |     |     |
LITERAL  | rm3d| lm3d|     |     |     |     |
LITERAL  | rm3i| lm3i|     |     |     |     |
LITERAL  | rm4d| lm4d|     |     |     |     |
LITERAL  | rm4i| lm4i|     |     |     |     |
LITERAL  | rq  | lq  |     |     |     |     |

IDENTITY | rm2d|     |     |     |     |     | # Put IDENTITY into it
IDENTITY | rm2i|     |     |     |     |     |
IDENTITY | rm3d|     |     |     |     |     |
IDENTITY | rm3i|     |     |     |     |     |
IDENTITY | rm4d|     |     |     |     |     |
IDENTITY | rm4i|     |     |     |     |     |
IDENTITY | rq  |     |     |     |     |     |

ADD      | rbl | rbl | lu  |     |     |     | # Simple ADD support w/named reg
ADD      | rbl | rbl | ru  |     |     |     |
ADD      | rra | rra | lu  |     |     |     |
ADD      | rra | rra | ru  |     |     |     |
ADD      | rsl | rsl | lu  |     |     |     |
ADD      | rsl | rsl | ru  |     |     |     |
ADD      | rnb | rnb | lu  |     |     |     |
ADD      | rnb | rnb | ru  |     |     |     |
ADD      | rsa | rsa | ld  |     |     |     |
ADD      | rsa | rsa | rd  |     |     |     |
ADD      | rad | rad | ld  |     |     |     |
ADD      | rad | rad | rd  |     |     |     |
ADD      | rbs | rbs | ld  |     |     |     |
ADD      | rbs | rbs | rd  |     |     |     |
ADD      | rbz | rbz | ld  |     |     |     |
ADD      | rbz | rbz | rd  |     |     |     |
ADD      | ru  | ru  | lu  |     |     |     | # ADD group for Ulong
ADD      | ru  | ru  | ru  |     |     |     |
ADD      | rd  | rd  | ld  |     |     |     | # ADD group for Double
ADD      | rd  | rd  | rd  |     |     |     |
ADD      | rv2d| rv2d| lv2d|     |     |     | # ADD group for V2D
ADD      | rv2d| rv2d| rv2d|     |     |     |
ADD      | rv2i| rv2i| lv2i|     |     |     | # ADD group for V2I
ADD      | rv2i| rv2i| rv2i|     |     |     |
ADD      | rv3d| rv3d| lv3d|     |     |     | # ADD group for V3D
ADD      | rv3d| rv3d| rv3d|     |     |     |
ADD      | rv3i| rv3i| lv3i|     |     |     | # ADD group for V3I
ADD      | rv3i| rv3i| rv3i|     |     |     |
ADD      | rv4d| rv4d| lv4d|     |     |     | # ADD group for V4D
ADD      | rv4d| rv4d| rv4d|     |     |     |
ADD      | rv4i| rv4i| lv4i|     |     |     | # ADD group for V4I
ADD      | rv4i| rv4i| rv4i|     |     |     |
ADD      | rm2d| rm2d| lm2d|     |     |     | # ADD group for M2D
ADD      | rm2d| rm2d| rm2d|     |     |     |
ADD      | rm2i| rm2i| lm2i|     |     |     | # ADD group for M2I
ADD      | rm2i| rm2i| rm2i|     |     |     |
ADD      | rm3d| rm3d| lm3d|     |     |     | # ADD group for M3D
ADD      | rm3d| rm3d| rm3d|     |     |     |
ADD      | rm3i| rm3i| lm3i|     |     |     | # ADD group for M3I
ADD      | rm3i| rm3i| rm3i|     |     |     |
ADD      | rm4d| rm4d| lm4d|     |     |     | # ADD group for M4D
ADD      | rm4d| rm4d| rm4d|     |     |     |
ADD      | rm4i| rm4i| lm4i|     |     |     | # ADD group for M4I
ADD      | rm4i| rm4i| rm4i|     |     |     |

ADC      | rbl | rbl | lu  |     |     |     | # ADC group for named reg
ADC      | rbl | rbl | ru  |     |     |     |
ADC      | rra | rra | lu  |     |     |     |
ADC      | rra | rra | ru  |     |     |     |
ADC      | rsl | rsl | lu  |     |     |     |
ADC      | rsl | rsl | ru  |     |     |     |
ADC      | rnb | rnb | lu  |     |     |     |
ADC      | rnb | rnb | ru  |     |     |     |
ADC      | ru  | ru  | lu  |     |     |     | # ADC group for Ulong
ADC      | ru  | ru  | ru  |     |     |     |

SUB      | rbl | rbl | lu  |     |     |     | # Simple SUB support w/named reg
SUB      | rbl | rbl | ru  |     |     |     |
SUB      | rra | rra | lu  |     |     |     |
SUB      | rra | rra | ru  |     |     |     |
SUB      | rsl | rsl | lu  |     |     |     |
SUB      | rsl | rsl | ru  |     |     |     |
SUB      | rnb | rnb | lu  |     |     |     |
SUB      | rnb | rnb | ru  |     |     |     |
SUB      | rsa | rsa | ld  |     |     |     |
SUB      | rsa | rsa | rd  |     |     |     |
SUB      | rad | rad | ld  |     |     |     |
SUB      | rad | rad | rd  |     |     |     |
SUB      | rbs | rbs | ld  |     |     |     |
SUB      | rbs | rbs | rd  |     |     |     |
SUB      | rbz | rbz | ld  |     |     |     |
SUB      | rbz | rbz | rd  |     |     |     |
SUB      | ru  | ru  | lu  |     |     |     | # SUB group for Ulong
SUB      | ru  | ru  | ru  |     |     |     |
SUB      | rd  | rd  | ld  |     |     |     | # SUB group for Double
SUB      | rd  | rd  | rd  |     |     |     |
SUB      | rv2d| rv2d| lv2d|     |     |     | # SUB group for V2D
SUB      | rv2d| rv2d| rv2d|     |     |     |
SUB      | rv2i| rv2i| lv2i|     |     |     | # SUB group for V2I
SUB      | rv2i| rv2i| rv2i|     |     |     |
SUB      | rv3d| rv3d| lv3d|     |     |     | # SUB group for V3D
SUB      | rv3d| rv3d| rv3d|     |     |     |
SUB      | rv3i| rv3i| lv3i|     |     |     | # SUB group for V3I
SUB      | rv3i| rv3i| rv3i|     |     |     |
SUB      | rv4d| rv4d| lv4d|     |     |     | # SUB group for V4D
SUB      | rv4d| rv4d| rv4d|     |     |     |
SUB      | rv4i| rv4i| lv4i|     |     |     | # SUB group for V4I
SUB      | rv4i| rv4i| rv4i|     |     |     |
SUB      | rm2d| rm2d| lm2d|     |     |     | # SUB group for M2D
SUB      | rm2d| rm2d| rm2d|     |     |     |
SUB      | rm2i| rm2i| lm2i|     |     |     | # SUB group for M2I
SUB      | rm2i| rm2i| rm2i|     |     |     |
SUB      | rm3d| rm3d| lm3d|     |     |     | # SUB group for M3D
SUB      | rm3d| rm3d| rm3d|     |     |     |
SUB      | rm3i| rm3i| lm3i|     |     |     | # SUB group for M3I
SUB      | rm3i| rm3i| rm3i|     |     |     |
SUB      | rm4d| rm4d| lm4d|     |     |     | # SUB group for M4D
SUB      | rm4d| rm4d| rm4d|     |     |     |
SUB      | rm4i| rm4i| lm4i|     |     |     | # SUB group for M4I
SUB      | rm4i| rm4i| rm4i|     |     |     |

Keep Going

MUL
DIV

ROLLL
ROLLR
SHIFTL
SHIFTR
AND
OR
NOT

