# D Flip-Flop â€“ Verilog

## ğŸ§  Project Overview
This project implements a **D flip-flop** in Verilog.  
The D (Data/Delay) flip-flop is a clocked memory element that captures the value of the input `D` on the rising edge of the clock and stores it until the next clock edge.

---

## âœ… Key Features
- **Functionality**:
  - `Q` follows `D` on clock edge
  - Holds the stored value between clock events
- **Inputs**:
  - `D` â€“ Data input
  - `CLK` â€“ Clock signal
- **Outputs**:
  - `Q` â€“ Stored value
  - `Qn` â€“ Complement of Q

---

## ğŸ“‚ Files Included
- `dff.v` â€“ Verilog design of D flip-flop  
- `dff_tb.v` â€“ Testbench for D flip-flop  
- `dff_waveform.fsdb` â€“ Waveform dump file  
- `dff_waveform.png` â€“ Screenshot of simulation waveform  
- `README.md` â€“ Documentation for this module  

---

## âš™ï¸ How It Works
1. On the **positive clock edge**, `Q` takes the value of `D`.  
2. Between clock edges, `Q` retains its stored value.  
3. `Qn` always represents the inverted value of `Q`.  

---

## ğŸ“Š Testbench Simulation Output

| CLK | D | Q | Qn |
|-----|---|---|----|
| â†‘   | 0 | 0 | 1 |
| â†‘   | 1 | 1 | 0 |
| â†‘   | 0 | 0 | 1 |
| â†‘   | 1 | 1 | 0 |

---

## ğŸ–¼ Waveform
![D Flip-Flop Gate level Waveform](dff_gatelevel.png)
![D Flip-Flop Behavioral Waveform](dff_behav.png)

---

## ğŸ›  Tools Used
- **Verilog** â€“ RTL design and testbench  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)  
- **VCS** â€“ Simulation  

---

> ğŸ’¡ The **D flip-flop** is the foundation of registers, shift registers, and counters.