# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/AUC/ASIC/Project/Phase1_Submission/subSIPO.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:23 on Dec 11,2023
# vcom -reportprogress 300 -93 -work work D:/AUC/ASIC/Project/Phase1_Submission/subSIPO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity subSIPO
# -- Compiling architecture subSIPO_rtl of subSIPO
# End time: 15:46:23 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/AUC/ASIC/Project/Phase1_Submission/subPISO.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:23 on Dec 11,2023
# vcom -reportprogress 300 -93 -work work D:/AUC/ASIC/Project/Phase1_Submission/subPISO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity subPISO
# -- Compiling architecture subPISO_rtl of subPISO
# End time: 15:46:23 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/AUC/ASIC/Project/Phase1_Submission/INTER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:23 on Dec 11,2023
# vcom -reportprogress 300 -93 -work work D:/AUC/ASIC/Project/Phase1_Submission/INTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity INTER
# -- Compiling architecture INTER_rtl of INTER
# End time: 15:46:24 on Dec 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/AUC/ASIC/Project/Phase1_Submission/INTER_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:24 on Dec 11,2023
# vcom -reportprogress 300 -93 -work work D:/AUC/ASIC/Project/Phase1_Submission/INTER_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity INTER_tb
# -- Compiling architecture INTER_tb_rtl of INTER_tb
# End time: 15:46:24 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  FEC_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" FEC_tb 
# Start time: 15:46:25 on Dec 11,2023
# ** Error: (vsim-3170) Could not find 'FEC_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cyclonev
#             D:/AUC/ASIC/Project/Phase1_Submission/simulation/modelsim/rtl_work
#             D:/AUC/ASIC/Project/Phase1_Submission/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Phase1_run_msim_rtl_vhdl.do PAUSED at line 14





restart
# No Design Loaded!



vsim work.inter_tb
# vsim work.inter_tb 
# Start time: 15:46:25 on Dec 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.inter_tb(inter_tb_rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.inter(inter_rtl)
# Loading work.subpiso(subpiso_rtl)
# Loading work.subsipo(subsipo_rtl)
add wave -position insertpoint  \
sim:/inter_tb/clk \
sim:/inter_tb/reset \
sim:/inter_tb/INTER_input_ready \
sim:/inter_tb/INTER_input_data \
sim:/inter_tb/temp_data_out \
sim:/inter_tb/temp_valid_out \
sim:/inter_tb/ROM_input \
sim:/inter_tb/ROM_output \
sim:/inter_tb/PERIOD
run 4 us
restart
# **** Error: RestartQ cmd: QObjects::Restart .main_pane.objects sim
# ****        Bad sequence in.main_pane.objects.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (1)
# Bad sequence in.main_pane.objects.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (1)
#     while executing
# "$itk_component(tree) insertquery end """
#     (object "::.main_pane.objects.interior.cs.body.tree" method "::vsimwidgets::Hierarchy::requery" body line 3)
#     invoked from within
# "requery"
#     (while configuring option "-querycommand" for widget "::.main_pane.objects.interior.cs.body.tree")
#     (object "::.main_pane.objects.interior.cs.body.tree" method "::itk::Archetype::configure" )
#     invoked from within
# "$tree configure                                          -qsizecommand    "ObjectsTreeView::Qsize %n"		 -querycommand    "ObjectsTreeView::Query %n %i..."
#     (procedure "QObjects::Restart" line 19)
#     invoked from within
# "QObjects::Restart .main_pane.objects sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "


run 8 us
# End time: 10:45:10 on Dec 12,2023, Elapsed time: 18:58:45
# Errors: 2, Warnings: 0
