// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module RVCExpander(
  input  [31:0] io_in,	// src/main/scala/rocket/RVC.scala:159:14
  output [31:0] io_out_bits,	// src/main/scala/rocket/RVC.scala:159:14
  output [4:0]  io_out_rd,	// src/main/scala/rocket/RVC.scala:159:14
                io_out_rs1,	// src/main/scala/rocket/RVC.scala:159:14
                io_out_rs2,	// src/main/scala/rocket/RVC.scala:159:14
                io_out_rs3,	// src/main/scala/rocket/RVC.scala:159:14
  output        io_rvc	// src/main/scala/rocket/RVC.scala:159:14
);

  wire [31:0]       io_in_0 = io_in;
  wire [4:0]        io_out_s_jalr_ebreak_rd = 5'h1;	// src/main/scala/rocket/RVC.scala:21:19
  wire [11:0]       io_out_s_jr_lo = 12'h67;	// src/main/scala/rocket/RVC.scala:135:19
  wire [4:0]        io_out_s_10_rs1 = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_13_rd = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_14_rs2 = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_15_rd = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_15_rs2 = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_mv_rs1 = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_jr_reserved_rd = 5'h0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [11:0]       io_out_s_jalr_lo = 12'hE7;	// src/main/scala/rocket/RVC.scala:139:21
  wire [4:0]        io_out_s_0_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_17_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_18_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_19_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_21_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_22_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [4:0]        io_out_s_23_rs1 = 5'h2;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_24_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_25_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_26_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_27_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_28_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_29_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_30_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire [31:0]       io_out_s_31_bits = io_in_0;	// src/main/scala/rocket/RVC.scala:21:19
  wire              io_rvc_0 = io_in_0[1:0] != 2'h3;	// src/main/scala/rocket/RVC.scala:166:{20,26}
  wire [6:0]        io_out_s_opc = (|(io_in_0[12:5])) ? 7'h13 : 7'h1F;	// src/main/scala/rocket/RVC.scala:53:{20,22,29}
  wire [2:0]        _GEN = {io_in_0[6], 2'h0};	// src/main/scala/rocket/RVC.scala:34:{24,51}
  wire [2:0]        io_out_s_lo;	// src/main/scala/rocket/RVC.scala:34:24
  assign io_out_s_lo = _GEN;	// src/main/scala/rocket/RVC.scala:34:24
  wire [2:0]        io_out_s_lo_3;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_lo_3 = _GEN;	// src/main/scala/rocket/RVC.scala:34:24, :35:18
  wire [2:0]        io_out_s_lo_6;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_lo_6 = _GEN;	// src/main/scala/rocket/RVC.scala:34:24, :35:18
  wire [2:0]        io_out_s_lo_7;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_lo_7 = _GEN;	// src/main/scala/rocket/RVC.scala:34:24, :35:18
  wire [2:0]        io_out_s_lo_10;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_lo_10 = _GEN;	// src/main/scala/rocket/RVC.scala:34:24, :35:18
  wire [2:0]        io_out_s_lo_11;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_lo_11 = _GEN;	// src/main/scala/rocket/RVC.scala:34:24, :35:18
  wire [5:0]        io_out_s_hi_hi = {io_in_0[10:7], io_in_0[12:11]};	// src/main/scala/rocket/RVC.scala:34:{24,26,35}
  wire [6:0]        io_out_s_hi = {io_out_s_hi_hi, io_in_0[5]};	// src/main/scala/rocket/RVC.scala:34:{24,45}
  wire [11:0]       io_out_s_lo_1 = {2'h1, io_in_0[4:2], io_out_s_opc};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :53:20, :54:15
  wire [14:0]       io_out_s_hi_hi_1 = {io_out_s_hi, io_out_s_lo, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :34:24, :54:15
  wire [17:0]       io_out_s_hi_1 = {io_out_s_hi_hi_1, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15
  wire [4:0]        io_out_s_0_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_0_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_0_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_1_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_2_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_3_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_4_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_5_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_6_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_7_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_8_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_9_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_10_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_me_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_res_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_12_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_13_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_14_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_15_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_16_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_17_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_18_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_19_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_mv_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_add_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_jr_reserved_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_jalr_ebreak_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_21_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_22_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_23_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_24_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_25_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_26_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_27_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_28_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_29_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_30_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [4:0]        io_out_s_31_rs3 = io_in_0[31:27];	// src/main/scala/rocket/RVC.scala:20:101, :21:19
  wire [31:0]       io_out_s_0_bits = {2'h0, io_out_s_hi_1, io_out_s_lo_1};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :34:24, :54:15
  wire [4:0]        _GEN_0 = {io_in_0[6:5], io_in_0[12:10]};	// src/main/scala/rocket/RVC.scala:36:{18,20,28}
  wire [4:0]        io_out_s_hi_2;	// src/main/scala/rocket/RVC.scala:36:18
  assign io_out_s_hi_2 = _GEN_0;	// src/main/scala/rocket/RVC.scala:36:18
  wire [4:0]        io_out_s_hi_6;	// src/main/scala/rocket/RVC.scala:36:18
  assign io_out_s_hi_6 = _GEN_0;	// src/main/scala/rocket/RVC.scala:36:18
  wire [4:0]        io_out_s_hi_11;	// src/main/scala/rocket/RVC.scala:36:18
  assign io_out_s_hi_11 = _GEN_0;	// src/main/scala/rocket/RVC.scala:36:18
  wire [4:0]        io_out_s_hi_12;	// src/main/scala/rocket/RVC.scala:36:18
  assign io_out_s_hi_12 = _GEN_0;	// src/main/scala/rocket/RVC.scala:36:18
  wire [4:0]        io_out_s_hi_17;	// src/main/scala/rocket/RVC.scala:36:18
  assign io_out_s_hi_17 = _GEN_0;	// src/main/scala/rocket/RVC.scala:36:18
  wire [4:0]        io_out_s_hi_18;	// src/main/scala/rocket/RVC.scala:36:18
  assign io_out_s_hi_18 = _GEN_0;	// src/main/scala/rocket/RVC.scala:36:18
  wire [11:0]       io_out_s_lo_2 = {2'h1, io_in_0[4:2], 7'h7};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :58:23
  wire [12:0]       io_out_s_hi_hi_2 = {io_out_s_hi_2, 5'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:29, :36:18, :58:23
  wire [15:0]       io_out_s_hi_3 = {io_out_s_hi_hi_2, 3'h3};	// src/main/scala/rocket/RVC.scala:58:23
  wire [4:0]        io_out_s_1_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_1_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_1_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_1_bits = {4'h0, io_out_s_hi_3, io_out_s_lo_2};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :42:24, :58:23
  wire [3:0]        _GEN_1 = {io_in_0[5], io_in_0[12:10]};	// src/main/scala/rocket/RVC.scala:34:45, :35:18, :36:28
  wire [3:0]        io_out_s_hi_4;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_hi_4 = _GEN_1;	// src/main/scala/rocket/RVC.scala:35:18
  wire [3:0]        io_out_s_hi_8;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_hi_8 = _GEN_1;	// src/main/scala/rocket/RVC.scala:35:18
  wire [3:0]        io_out_s_hi_9;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_hi_9 = _GEN_1;	// src/main/scala/rocket/RVC.scala:35:18
  wire [3:0]        io_out_s_hi_14;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_hi_14 = _GEN_1;	// src/main/scala/rocket/RVC.scala:35:18
  wire [3:0]        io_out_s_hi_15;	// src/main/scala/rocket/RVC.scala:35:18
  assign io_out_s_hi_15 = _GEN_1;	// src/main/scala/rocket/RVC.scala:35:18
  wire [11:0]       _GEN_2 = {2'h1, io_in_0[4:2], 7'h3};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :57:22
  wire [11:0]       io_out_s_lo_4;	// src/main/scala/rocket/RVC.scala:57:22
  assign io_out_s_lo_4 = _GEN_2;	// src/main/scala/rocket/RVC.scala:57:22
  wire [11:0]       io_out_s_lo_5;	// src/main/scala/rocket/RVC.scala:56:22
  assign io_out_s_lo_5 = _GEN_2;	// src/main/scala/rocket/RVC.scala:56:22, :57:22
  wire [11:0]       io_out_s_hi_hi_3 = {io_out_s_hi_4, io_out_s_lo_3, 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :35:18, :57:22
  wire [14:0]       io_out_s_hi_5 = {io_out_s_hi_hi_3, 3'h2};	// src/main/scala/rocket/RVC.scala:57:22
  wire [4:0]        io_out_s_2_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_2_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_2_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_2_bits = {5'h0, io_out_s_hi_5, io_out_s_lo_4};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :57:22
  wire [12:0]       io_out_s_hi_hi_4 = {io_out_s_hi_6, 5'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:29, :36:18, :56:22
  wire [15:0]       io_out_s_hi_7 = {io_out_s_hi_hi_4, 3'h3};	// src/main/scala/rocket/RVC.scala:56:22, :58:23
  wire [4:0]        io_out_s_3_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_3_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_3_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_3_bits = {4'h0, io_out_s_hi_7, io_out_s_lo_5};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :42:24, :56:22
  wire [7:0]        io_out_s_lo_hi = {3'h2, io_out_s_hi_9[1:0], io_out_s_lo_7};	// src/main/scala/rocket/RVC.scala:35:18, :57:22, :63:{25,65}
  wire [14:0]       io_out_s_lo_8 = {io_out_s_lo_hi, 7'h3F};	// src/main/scala/rocket/RVC.scala:63:25
  wire [6:0]        io_out_s_hi_hi_5 = {io_out_s_hi_8[3:2], 2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :35:18, :63:{25,32}
  wire [11:0]       io_out_s_hi_10 = {io_out_s_hi_hi_5, 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :63:25
  wire [4:0]        io_out_s_4_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_4_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_4_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_4_bits = {5'h0, io_out_s_hi_10, io_out_s_lo_8};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :63:25
  wire [7:0]        io_out_s_lo_hi_1 = {3'h3, io_out_s_hi_12[1:0], 3'h0};	// src/main/scala/rocket/RVC.scala:36:18, :54:15, :58:23, :66:{23,63}
  wire [14:0]       io_out_s_lo_9 = {io_out_s_lo_hi_1, 7'h27};	// src/main/scala/rocket/RVC.scala:66:23
  wire [7:0]        io_out_s_hi_hi_6 = {io_out_s_hi_11[4:2], 2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :36:18, :66:{23,30}
  wire [12:0]       io_out_s_hi_13 = {io_out_s_hi_hi_6, 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :66:23
  wire [4:0]        io_out_s_5_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_5_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_5_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_5_bits = {4'h0, io_out_s_hi_13, io_out_s_lo_9};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :42:24, :66:23
  wire [7:0]        io_out_s_lo_hi_2 = {3'h2, io_out_s_hi_15[1:0], io_out_s_lo_11};	// src/main/scala/rocket/RVC.scala:35:18, :57:22, :65:{22,62}
  wire [14:0]       io_out_s_lo_12 = {io_out_s_lo_hi_2, 7'h23};	// src/main/scala/rocket/RVC.scala:65:22
  wire [6:0]        io_out_s_hi_hi_7 = {io_out_s_hi_14[3:2], 2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :35:18, :65:{22,29}
  wire [11:0]       io_out_s_hi_16 = {io_out_s_hi_hi_7, 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :65:22
  wire [4:0]        io_out_s_6_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_6_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_6_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_6_bits = {5'h0, io_out_s_hi_16, io_out_s_lo_12};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :65:22
  wire [7:0]        io_out_s_lo_hi_3 = {3'h3, io_out_s_hi_18[1:0], 3'h0};	// src/main/scala/rocket/RVC.scala:36:18, :54:15, :58:23, :64:{22,62}
  wire [14:0]       io_out_s_lo_13 = {io_out_s_lo_hi_3, 7'h23};	// src/main/scala/rocket/RVC.scala:64:22, :65:22
  wire [7:0]        io_out_s_hi_hi_8 = {io_out_s_hi_17[4:2], 2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:31:{17,29}, :36:18, :64:{22,29}
  wire [12:0]       io_out_s_hi_19 = {io_out_s_hi_hi_8, 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :64:22
  wire [4:0]        io_out_s_7_rd = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [4:0]        io_out_s_7_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_7_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_7_bits = {4'h0, io_out_s_hi_19, io_out_s_lo_13};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :42:24, :64:22
  wire [4:0]        io_out_s_16_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_17_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_18_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_19_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_mv_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_add_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_jr_reserved_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_jalr_ebreak_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_21_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_22_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_23_rs2 = io_in_0[6:2];	// src/main/scala/rocket/RVC.scala:21:19, :43:38
  wire [4:0]        io_out_s_8_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_8_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_9_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_9_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_10_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_me_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_me_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_res_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_res_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_16_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_16_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_17_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_18_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_19_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_mv_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_add_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_add_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_jr_reserved_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_jalr_ebreak_rs1 = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_21_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_22_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_23_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_24_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_25_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_26_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_27_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_28_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_29_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_30_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [4:0]        io_out_s_31_rd = io_in_0[11:7];	// src/main/scala/rocket/RVC.scala:21:19, :33:13
  wire [11:0]       _GEN_3 = {io_in_0[11:7], 7'h13};	// src/main/scala/rocket/RVC.scala:33:13, :53:20, :75:24
  wire [11:0]       io_out_s_lo_14;	// src/main/scala/rocket/RVC.scala:75:24
  assign io_out_s_lo_14 = _GEN_3;	// src/main/scala/rocket/RVC.scala:75:24
  wire [11:0]       io_out_s_lo_16;	// src/main/scala/rocket/RVC.scala:84:22
  assign io_out_s_lo_16 = _GEN_3;	// src/main/scala/rocket/RVC.scala:75:24, :84:22
  wire [11:0]       io_out_s_lo_38;	// src/main/scala/rocket/RVC.scala:114:24
  assign io_out_s_lo_38 = _GEN_3;	// src/main/scala/rocket/RVC.scala:75:24, :114:24
  wire [16:0]       io_out_s_hi_hi_9 = {{7{io_in_0[12]}}, io_in_0[6:2], io_in_0[11:7]};	// src/main/scala/rocket/RVC.scala:33:13, :43:{25,30,38}, :75:24
  wire [19:0]       io_out_s_hi_20 = {io_out_s_hi_hi_9, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :75:24
  wire [31:0]       io_out_s_8_bits = {io_out_s_hi_20, io_out_s_lo_14};	// src/main/scala/rocket/RVC.scala:21:19, :75:24
  wire [4:0]        io_out_s_8_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [6:0]        io_out_s_opc_1 = {4'h3, io_in_0[11:7] == 5'h0, 2'h3};	// src/main/scala/rocket/RVC.scala:21:19, :33:13, :77:{20,24}, :166:26
  wire [11:0]       io_out_s_lo_15 = {io_in_0[11:7], io_out_s_opc_1};	// src/main/scala/rocket/RVC.scala:33:13, :77:20, :78:15
  wire [16:0]       io_out_s_hi_hi_10 = {{7{io_in_0[12]}}, io_in_0[6:2], io_in_0[11:7]};	// src/main/scala/rocket/RVC.scala:33:13, :43:{25,30,38}, :78:15
  wire [19:0]       io_out_s_hi_21 = {io_out_s_hi_hi_10, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :78:15
  wire [31:0]       io_out_s_9_bits = {io_out_s_hi_21, io_out_s_lo_15};	// src/main/scala/rocket/RVC.scala:21:19, :78:15
  wire [4:0]        io_out_s_9_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [16:0]       io_out_s_hi_hi_11 = {{7{io_in_0[12]}}, io_in_0[6:2], 5'h0};	// src/main/scala/rocket/RVC.scala:21:19, :43:{25,30,38}, :84:22
  wire [19:0]       io_out_s_hi_22 = {io_out_s_hi_hi_11, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :84:22
  wire [31:0]       io_out_s_10_bits = {io_out_s_hi_22, io_out_s_lo_16};	// src/main/scala/rocket/RVC.scala:21:19, :84:22
  wire [4:0]        io_out_s_10_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [6:0]        io_out_s_opc_2 =
    {3'h3, {{7{io_in_0[12]}}, io_in_0[6:2]} == 12'h0, 3'h7};	// src/main/scala/rocket/RVC.scala:41:19, :42:29, :43:{20,25,30,38}, :58:23, :90:{20,29}
  wire [19:0]       io_out_s_me_hi = {{15{io_in_0[12]}}, io_in_0[6:2]};	// src/main/scala/rocket/RVC.scala:41:{19,24}, :43:{30,38}
  wire [24:0]       io_out_s_me_hi_1 = {io_out_s_me_hi, io_in_0[11:7]};	// src/main/scala/rocket/RVC.scala:33:13, :41:19, :91:24
  wire [31:0]       io_out_s_me_bits = {io_out_s_me_hi_1, io_out_s_opc_2};	// src/main/scala/rocket/RVC.scala:21:19, :90:20, :91:24
  wire [4:0]        io_out_s_me_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire              _io_out_s_T_184 = io_in_0[11:7] == 5'h0 | io_in_0[11:7] == 5'h2;	// src/main/scala/rocket/RVC.scala:21:19, :33:13, :92:{14,21,27}
  wire [6:0]        io_out_s_opc_3 = (|{{7{io_in_0[12]}}, io_in_0[6:2]}) ? 7'h13 : 7'h1F;	// src/main/scala/rocket/RVC.scala:43:{20,25,30,38}, :53:20, :86:{20,29}
  wire [1:0]        io_out_s_lo_hi_4 = {io_in_0[2], io_in_0[6]};	// src/main/scala/rocket/RVC.scala:34:51, :42:{24,56}
  wire [5:0]        io_out_s_lo_17 = {io_out_s_lo_hi_4, 4'h0};	// src/main/scala/rocket/RVC.scala:42:24
  wire [4:0]        io_out_s_hi_hi_12 = {{3{io_in_0[12]}}, io_in_0[4:3]};	// src/main/scala/rocket/RVC.scala:42:{24,29,42}, :43:30
  wire [5:0]        io_out_s_hi_23 = {io_out_s_hi_hi_12, io_in_0[5]};	// src/main/scala/rocket/RVC.scala:34:45, :42:24
  wire [11:0]       io_out_s_lo_18 = {io_in_0[11:7], io_out_s_opc_3};	// src/main/scala/rocket/RVC.scala:33:13, :86:20, :87:15
  wire [16:0]       io_out_s_hi_hi_13 = {io_out_s_hi_23, io_out_s_lo_17, io_in_0[11:7]};	// src/main/scala/rocket/RVC.scala:33:13, :42:24, :87:15
  wire [19:0]       io_out_s_hi_24 = {io_out_s_hi_hi_13, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :87:15
  wire [31:0]       io_out_s_res_bits = {io_out_s_hi_24, io_out_s_lo_18};	// src/main/scala/rocket/RVC.scala:21:19, :87:15
  wire [4:0]        io_out_s_res_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [31:0]       io_out_s_11_bits =
    _io_out_s_T_184 ? io_out_s_res_bits : io_out_s_me_bits;	// src/main/scala/rocket/RVC.scala:21:19, :92:{10,21}
  wire [4:0]        io_out_s_11_rd = _io_out_s_T_184 ? io_out_s_res_rd : io_out_s_me_rd;	// src/main/scala/rocket/RVC.scala:21:19, :92:{10,21}
  wire [4:0]        io_out_s_11_rs1 =
    _io_out_s_T_184 ? io_out_s_res_rs1 : io_out_s_me_rs1;	// src/main/scala/rocket/RVC.scala:21:19, :92:{10,21}
  wire [4:0]        io_out_s_11_rs2 =
    _io_out_s_T_184 ? io_out_s_res_rs2 : io_out_s_me_rs2;	// src/main/scala/rocket/RVC.scala:21:19, :92:{10,21}
  wire [4:0]        io_out_s_11_rs3 =
    _io_out_s_T_184 ? io_out_s_res_rs3 : io_out_s_me_rs3;	// src/main/scala/rocket/RVC.scala:21:19, :92:{10,21}
  wire [11:0]       _GEN_4 = {2'h1, io_in_0[9:7], 7'h13};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :53:20, :98:21
  wire [11:0]       io_out_s_lo_19;	// src/main/scala/rocket/RVC.scala:98:21
  assign io_out_s_lo_19 = _GEN_4;	// src/main/scala/rocket/RVC.scala:98:21
  wire [11:0]       io_out_s_lo_20;	// src/main/scala/rocket/RVC.scala:98:21
  assign io_out_s_lo_20 = _GEN_4;	// src/main/scala/rocket/RVC.scala:98:21
  wire [11:0]       io_out_s_lo_21;	// src/main/scala/rocket/RVC.scala:100:21
  assign io_out_s_lo_21 = _GEN_4;	// src/main/scala/rocket/RVC.scala:98:21, :100:21
  wire [10:0]       _GEN_5 = {io_in_0[12], io_in_0[6:2], 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :43:{30,38}, :98:21
  wire [10:0]       io_out_s_hi_hi_14;	// src/main/scala/rocket/RVC.scala:98:21
  assign io_out_s_hi_hi_14 = _GEN_5;	// src/main/scala/rocket/RVC.scala:98:21
  wire [10:0]       io_out_s_hi_hi_15;	// src/main/scala/rocket/RVC.scala:98:21
  assign io_out_s_hi_hi_15 = _GEN_5;	// src/main/scala/rocket/RVC.scala:98:21
  wire [13:0]       io_out_s_hi_25 = {io_out_s_hi_hi_14, 3'h5};	// src/main/scala/rocket/RVC.scala:98:21
  wire [13:0]       io_out_s_hi_26 = {io_out_s_hi_hi_15, 3'h5};	// src/main/scala/rocket/RVC.scala:98:21
  wire [16:0]       io_out_s_hi_hi_16 =
    {{7{io_in_0[12]}}, io_in_0[6:2], 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :43:{25,30,38}, :100:21
  wire [19:0]       io_out_s_hi_27 = {io_out_s_hi_hi_16, 3'h7};	// src/main/scala/rocket/RVC.scala:42:29, :100:21
  wire [2:0]        _io_out_s_funct_T_2 = {io_in_0[12], io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :102:68
  wire [2:0]        _io_out_s_funct_T_4 = {_io_out_s_funct_T_2 == 3'h1, 2'h0};	// src/main/scala/rocket/RVC.scala:34:24, :96:24, :102:68, src/main/scala/util/package.scala:33:{76,86}
  wire [7:0][2:0]   _GEN_6 =
    {{3'h3},
     {3'h2},
     {3'h0},
     {3'h0},
     {3'h7},
     {3'h6},
     {_io_out_s_funct_T_4},
     {_io_out_s_funct_T_4}};	// src/main/scala/rocket/RVC.scala:42:29, :54:15, :57:22, :58:23, src/main/scala/util/package.scala:33:{76,86}
  wire [2:0]        io_out_s_funct = _GEN_6[_io_out_s_funct_T_2];	// src/main/scala/rocket/RVC.scala:102:68, src/main/scala/util/package.scala:33:{76,86}
  wire [30:0]       io_out_s_sub = {io_in_0[6:5] == 2'h0, 30'h0};	// src/main/scala/rocket/RVC.scala:34:24, :36:20, :103:{22,30}
  wire [6:0]        io_out_s_opc_4 = {3'h3, io_in_0[12], 3'h3};	// src/main/scala/rocket/RVC.scala:43:30, :58:23, :104:22
  wire [11:0]       io_out_s_lo_22 = {2'h1, io_in_0[9:7], io_out_s_opc_4};	// src/main/scala/rocket/RVC.scala:30:29, :31:17, :104:22, :105:12
  wire [9:0]        io_out_s_hi_hi_17 = {2'h1, io_in_0[4:2], 2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:29, :31:{17,29}, :105:12
  wire [12:0]       io_out_s_hi_28 = {io_out_s_hi_hi_17, io_out_s_funct};	// src/main/scala/rocket/RVC.scala:105:12, src/main/scala/util/package.scala:33:76
  wire [31:0]       io_out_s_12_bits =
    (&(io_in_0[11:10]))
      ? {1'h0, {6'h0, io_out_s_hi_28, io_out_s_lo_22} | io_out_s_sub}
      : io_in_0[11:10] == 2'h2
          ? {io_out_s_hi_27, io_out_s_lo_21}
          : {1'h0,
             io_in_0[11:10] == 2'h1
               ? {5'h10, io_out_s_hi_26, io_out_s_lo_20}
               : {5'h0, io_out_s_hi_25, io_out_s_lo_19}};	// src/main/scala/rocket/RVC.scala:21:19, :31:17, :98:21, :99:23, :100:21, :103:22, :105:{12,43}, :107:42, src/main/scala/util/package.scala:33:{76,86}
  wire [4:0]        io_out_s_12_rd = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_12_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_12_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [3:0]        _GEN_7 = {io_in_0[5:3], 1'h0};	// src/main/scala/rocket/RVC.scala:44:{17,76}, src/main/scala/util/package.scala:33:76
  wire [3:0]        io_out_s_lo_lo;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_lo = _GEN_7;	// src/main/scala/rocket/RVC.scala:44:17
  wire [3:0]        io_out_s_lo_lo_1;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_lo_1 = _GEN_7;	// src/main/scala/rocket/RVC.scala:44:17
  wire [3:0]        io_out_s_lo_lo_2;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_lo_2 = _GEN_7;	// src/main/scala/rocket/RVC.scala:44:17
  wire [3:0]        io_out_s_lo_lo_3;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_lo_3 = _GEN_7;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        _GEN_8 = {io_in_0[2], io_in_0[11]};	// src/main/scala/rocket/RVC.scala:42:56, :44:{17,69}
  wire [1:0]        io_out_s_lo_hi_5;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_hi_5 = _GEN_8;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        io_out_s_lo_hi_6;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_hi_6 = _GEN_8;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        io_out_s_lo_hi_7;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_hi_7 = _GEN_8;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        io_out_s_lo_hi_8;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_lo_hi_8 = _GEN_8;	// src/main/scala/rocket/RVC.scala:44:17
  wire [5:0]        io_out_s_lo_23 = {io_out_s_lo_hi_5, io_out_s_lo_lo};	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        _GEN_9 = {io_in_0[6], io_in_0[7]};	// src/main/scala/rocket/RVC.scala:34:51, :44:{17,57}
  wire [1:0]        io_out_s_hi_lo;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_hi_lo = _GEN_9;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        io_out_s_hi_lo_1;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_hi_lo_1 = _GEN_9;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        io_out_s_hi_lo_2;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_hi_lo_2 = _GEN_9;	// src/main/scala/rocket/RVC.scala:44:17
  wire [1:0]        io_out_s_hi_lo_3;	// src/main/scala/rocket/RVC.scala:44:17
  assign io_out_s_hi_lo_3 = _GEN_9;	// src/main/scala/rocket/RVC.scala:44:17
  wire [10:0]       io_out_s_hi_hi_hi = {{10{io_in_0[12]}}, io_in_0[8]};	// src/main/scala/rocket/RVC.scala:43:30, :44:{17,22,36}
  wire [12:0]       io_out_s_hi_hi_18 = {io_out_s_hi_hi_hi, io_in_0[10:9]};	// src/main/scala/rocket/RVC.scala:44:{17,42}
  wire [14:0]       io_out_s_hi_29 = {io_out_s_hi_hi_18, io_out_s_hi_lo};	// src/main/scala/rocket/RVC.scala:44:17
  wire [5:0]        io_out_s_lo_24 = {io_out_s_lo_hi_6, io_out_s_lo_lo_1};	// src/main/scala/rocket/RVC.scala:44:17
  wire [10:0]       io_out_s_hi_hi_hi_1 = {{10{io_in_0[12]}}, io_in_0[8]};	// src/main/scala/rocket/RVC.scala:43:30, :44:{17,22,36}
  wire [12:0]       io_out_s_hi_hi_19 = {io_out_s_hi_hi_hi_1, io_in_0[10:9]};	// src/main/scala/rocket/RVC.scala:44:{17,42}
  wire [14:0]       io_out_s_hi_30 = {io_out_s_hi_hi_19, io_out_s_hi_lo_1};	// src/main/scala/rocket/RVC.scala:44:17
  wire [5:0]        io_out_s_lo_25 = {io_out_s_lo_hi_7, io_out_s_lo_lo_2};	// src/main/scala/rocket/RVC.scala:44:17
  wire [10:0]       io_out_s_hi_hi_hi_2 = {{10{io_in_0[12]}}, io_in_0[8]};	// src/main/scala/rocket/RVC.scala:43:30, :44:{17,22,36}
  wire [12:0]       io_out_s_hi_hi_20 = {io_out_s_hi_hi_hi_2, io_in_0[10:9]};	// src/main/scala/rocket/RVC.scala:44:{17,42}
  wire [14:0]       io_out_s_hi_31 = {io_out_s_hi_hi_20, io_out_s_hi_lo_2};	// src/main/scala/rocket/RVC.scala:44:17
  wire [5:0]        io_out_s_lo_26 = {io_out_s_lo_hi_8, io_out_s_lo_lo_3};	// src/main/scala/rocket/RVC.scala:44:17
  wire [10:0]       io_out_s_hi_hi_hi_3 = {{10{io_in_0[12]}}, io_in_0[8]};	// src/main/scala/rocket/RVC.scala:43:30, :44:{17,22,36}
  wire [12:0]       io_out_s_hi_hi_21 = {io_out_s_hi_hi_hi_3, io_in_0[10:9]};	// src/main/scala/rocket/RVC.scala:44:{17,42}
  wire [14:0]       io_out_s_hi_32 = {io_out_s_hi_hi_21, io_out_s_hi_lo_3};	// src/main/scala/rocket/RVC.scala:44:17
  wire [12:0]       io_out_s_lo_hi_9 = {io_out_s_hi_32[13:6], 5'h0};	// src/main/scala/rocket/RVC.scala:21:19, :44:17, :94:{21,58}
  wire [19:0]       io_out_s_lo_27 = {io_out_s_lo_hi_9, 7'h6F};	// src/main/scala/rocket/RVC.scala:94:21
  wire [10:0]       io_out_s_hi_hi_22 =
    {io_out_s_hi_29[14], io_out_s_hi_30[4:0], io_out_s_lo_24[5:1]};	// src/main/scala/rocket/RVC.scala:44:17, :94:{21,26,36}
  wire [11:0]       io_out_s_hi_33 = {io_out_s_hi_hi_22, io_out_s_hi_31[5]};	// src/main/scala/rocket/RVC.scala:44:17, :94:{21,48}
  wire [31:0]       io_out_s_13_bits = {io_out_s_hi_33, io_out_s_lo_27};	// src/main/scala/rocket/RVC.scala:21:19, :94:21
  wire [4:0]        io_out_s_13_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_13_rs2 = {2'h1, io_in_0[4:2]};	// src/main/scala/rocket/RVC.scala:21:19, :31:{17,29}
  wire [3:0]        _GEN_10 = {io_in_0[11:10], io_in_0[4:3]};	// src/main/scala/rocket/RVC.scala:42:42, :45:17, :107:42
  wire [3:0]        io_out_s_lo_hi_10;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_10 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_11;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_11 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_12;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_12 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_13;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_13 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_15;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_15 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_16;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_16 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_17;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_17 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [3:0]        io_out_s_lo_hi_18;	// src/main/scala/rocket/RVC.scala:45:17
  assign io_out_s_lo_hi_18 = _GEN_10;	// src/main/scala/rocket/RVC.scala:45:17
  wire [4:0]        io_out_s_lo_28 = {io_out_s_lo_hi_10, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_23 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_34 = {io_out_s_hi_hi_23, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [4:0]        io_out_s_lo_29 = {io_out_s_lo_hi_11, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_24 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_35 = {io_out_s_hi_hi_24, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [4:0]        io_out_s_lo_30 = {io_out_s_lo_hi_12, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_25 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_36 = {io_out_s_hi_hi_25, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [4:0]        io_out_s_lo_31 = {io_out_s_lo_hi_13, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_26 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_37 = {io_out_s_hi_hi_26, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [7:0]        io_out_s_lo_lo_4 = {io_out_s_hi_37[6], 7'h63};	// src/main/scala/rocket/RVC.scala:45:17, :95:{24,82}
  wire [6:0]        io_out_s_lo_hi_14 = {3'h0, io_out_s_lo_30[4:1]};	// src/main/scala/rocket/RVC.scala:45:17, :54:15, :95:{24,71}
  wire [14:0]       io_out_s_lo_32 = {io_out_s_lo_hi_14, io_out_s_lo_lo_4};	// src/main/scala/rocket/RVC.scala:95:24
  wire [9:0]        _GEN_11 = {7'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, :95:24
  wire [9:0]        io_out_s_hi_lo_4;	// src/main/scala/rocket/RVC.scala:95:24
  assign io_out_s_hi_lo_4 = _GEN_11;	// src/main/scala/rocket/RVC.scala:30:17, :95:24
  wire [9:0]        io_out_s_hi_lo_5;	// src/main/scala/rocket/RVC.scala:96:24
  assign io_out_s_hi_lo_5 = _GEN_11;	// src/main/scala/rocket/RVC.scala:30:17, :95:24, :96:24
  wire [6:0]        io_out_s_hi_hi_27 = {io_out_s_hi_34[7], io_out_s_hi_35[5:0]};	// src/main/scala/rocket/RVC.scala:45:17, :95:{24,29,39}
  wire [16:0]       io_out_s_hi_38 = {io_out_s_hi_hi_27, io_out_s_hi_lo_4};	// src/main/scala/rocket/RVC.scala:95:24
  wire [31:0]       io_out_s_14_bits = {io_out_s_hi_38, io_out_s_lo_32};	// src/main/scala/rocket/RVC.scala:21:19, :95:24
  wire [4:0]        io_out_s_14_rd = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_14_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [4:0]        io_out_s_lo_33 = {io_out_s_lo_hi_15, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_28 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_39 = {io_out_s_hi_hi_28, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [4:0]        io_out_s_lo_34 = {io_out_s_lo_hi_16, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_29 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_40 = {io_out_s_hi_hi_29, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [4:0]        io_out_s_lo_35 = {io_out_s_lo_hi_17, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_30 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_41 = {io_out_s_hi_hi_30, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [4:0]        io_out_s_lo_36 = {io_out_s_lo_hi_18, 1'h0};	// src/main/scala/rocket/RVC.scala:45:17, src/main/scala/util/package.scala:33:76
  wire [6:0]        io_out_s_hi_hi_31 = {{5{io_in_0[12]}}, io_in_0[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :45:{17,22}
  wire [7:0]        io_out_s_hi_42 = {io_out_s_hi_hi_31, io_in_0[2]};	// src/main/scala/rocket/RVC.scala:42:56, :45:17
  wire [7:0]        io_out_s_lo_lo_5 = {io_out_s_hi_42[6], 7'h63};	// src/main/scala/rocket/RVC.scala:45:17, :95:24, :96:{24,82}
  wire [6:0]        io_out_s_lo_hi_19 = {3'h1, io_out_s_lo_35[4:1]};	// src/main/scala/rocket/RVC.scala:45:17, :96:{24,71}
  wire [14:0]       io_out_s_lo_37 = {io_out_s_lo_hi_19, io_out_s_lo_lo_5};	// src/main/scala/rocket/RVC.scala:96:24
  wire [6:0]        io_out_s_hi_hi_32 = {io_out_s_hi_39[7], io_out_s_hi_40[5:0]};	// src/main/scala/rocket/RVC.scala:45:17, :96:{24,29,39}
  wire [16:0]       io_out_s_hi_43 = {io_out_s_hi_hi_32, io_out_s_hi_lo_5};	// src/main/scala/rocket/RVC.scala:96:24
  wire [31:0]       io_out_s_15_bits = {io_out_s_hi_43, io_out_s_lo_37};	// src/main/scala/rocket/RVC.scala:21:19, :96:24
  wire [4:0]        io_out_s_15_rs1 = {2'h1, io_in_0[9:7]};	// src/main/scala/rocket/RVC.scala:21:19, :30:{17,29}, :31:17
  wire [6:0]        io_out_s_load_opc = (|(io_in_0[11:7])) ? 7'h3 : 7'h1F;	// src/main/scala/rocket/RVC.scala:33:13, :53:20, :57:22, :113:{23,27}
  wire [10:0]       io_out_s_hi_hi_33 = {io_in_0[12], io_in_0[6:2], io_in_0[11:7]};	// src/main/scala/rocket/RVC.scala:33:13, :43:{30,38}, :114:24
  wire [13:0]       io_out_s_hi_44 = {io_out_s_hi_hi_33, 3'h1};	// src/main/scala/rocket/RVC.scala:96:24, :114:24
  wire [31:0]       io_out_s_16_bits = {6'h0, io_out_s_hi_44, io_out_s_lo_38};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :105:43, :114:24
  wire [4:0]        _GEN_12 = {io_in_0[6:5], 3'h0};	// src/main/scala/rocket/RVC.scala:36:20, :38:20, :54:15
  wire [4:0]        io_out_s_lo_39;	// src/main/scala/rocket/RVC.scala:38:20
  assign io_out_s_lo_39 = _GEN_12;	// src/main/scala/rocket/RVC.scala:38:20
  wire [4:0]        io_out_s_lo_43;	// src/main/scala/rocket/RVC.scala:38:20
  assign io_out_s_lo_43 = _GEN_12;	// src/main/scala/rocket/RVC.scala:38:20
  wire [3:0]        _GEN_13 = {io_in_0[4:2], io_in_0[12]};	// src/main/scala/rocket/RVC.scala:31:29, :38:20, :43:30
  wire [3:0]        io_out_s_hi_45;	// src/main/scala/rocket/RVC.scala:38:20
  assign io_out_s_hi_45 = _GEN_13;	// src/main/scala/rocket/RVC.scala:38:20
  wire [3:0]        io_out_s_hi_49;	// src/main/scala/rocket/RVC.scala:38:20
  assign io_out_s_hi_49 = _GEN_13;	// src/main/scala/rocket/RVC.scala:38:20
  wire [11:0]       io_out_s_lo_40 = {io_in_0[11:7], 7'h7};	// src/main/scala/rocket/RVC.scala:33:13, :58:23, :117:25
  wire [13:0]       io_out_s_hi_hi_34 = {io_out_s_hi_45, io_out_s_lo_39, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :38:20, :117:25
  wire [16:0]       io_out_s_hi_46 = {io_out_s_hi_hi_34, 3'h3};	// src/main/scala/rocket/RVC.scala:58:23, :117:25
  wire [31:0]       io_out_s_17_bits = {3'h0, io_out_s_hi_46, io_out_s_lo_40};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :54:15, :117:25
  wire [4:0]        io_out_s_lo_41 = {io_in_0[6:4], 2'h0};	// src/main/scala/rocket/RVC.scala:34:24, :37:{20,37}
  wire [2:0]        io_out_s_hi_47 = {io_in_0[3:2], io_in_0[12]};	// src/main/scala/rocket/RVC.scala:37:{20,22}, :43:30
  wire [11:0]       _GEN_14 = {io_in_0[11:7], io_out_s_load_opc};	// src/main/scala/rocket/RVC.scala:33:13, :113:23, :116:24
  wire [11:0]       io_out_s_lo_42;	// src/main/scala/rocket/RVC.scala:116:24
  assign io_out_s_lo_42 = _GEN_14;	// src/main/scala/rocket/RVC.scala:116:24
  wire [11:0]       io_out_s_lo_44;	// src/main/scala/rocket/RVC.scala:115:24
  assign io_out_s_lo_44 = _GEN_14;	// src/main/scala/rocket/RVC.scala:115:24, :116:24
  wire [12:0]       io_out_s_hi_hi_35 = {io_out_s_hi_47, io_out_s_lo_41, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :37:20, :116:24
  wire [15:0]       io_out_s_hi_48 = {io_out_s_hi_hi_35, 3'h2};	// src/main/scala/rocket/RVC.scala:57:22, :116:24
  wire [31:0]       io_out_s_18_bits = {4'h0, io_out_s_hi_48, io_out_s_lo_42};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :42:24, :116:24
  wire [13:0]       io_out_s_hi_hi_36 = {io_out_s_hi_49, io_out_s_lo_43, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :38:20, :115:24
  wire [16:0]       io_out_s_hi_50 = {io_out_s_hi_hi_36, 3'h3};	// src/main/scala/rocket/RVC.scala:58:23, :115:24
  wire [31:0]       io_out_s_19_bits = {3'h0, io_out_s_hi_50, io_out_s_lo_44};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :54:15, :115:24
  wire [11:0]       _GEN_15 = {io_in_0[11:7], 7'h33};	// src/main/scala/rocket/RVC.scala:33:13, :104:22, :132:22
  wire [11:0]       io_out_s_mv_lo;	// src/main/scala/rocket/RVC.scala:132:22
  assign io_out_s_mv_lo = _GEN_15;	// src/main/scala/rocket/RVC.scala:132:22
  wire [11:0]       io_out_s_add_lo;	// src/main/scala/rocket/RVC.scala:134:25
  assign io_out_s_add_lo = _GEN_15;	// src/main/scala/rocket/RVC.scala:132:22, :134:25
  wire [9:0]        io_out_s_mv_hi_hi = {io_in_0[6:2], 5'h0};	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :132:22
  wire [12:0]       io_out_s_mv_hi = {io_out_s_mv_hi_hi, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :132:22
  wire [31:0]       io_out_s_mv_bits = {7'h0, io_out_s_mv_hi, io_out_s_mv_lo};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :43:25, :132:22
  wire [9:0]        _GEN_16 = {io_in_0[6:2], io_in_0[11:7]};	// src/main/scala/rocket/RVC.scala:33:13, :43:38, :134:25
  wire [9:0]        io_out_s_add_hi_hi;	// src/main/scala/rocket/RVC.scala:134:25
  assign io_out_s_add_hi_hi = _GEN_16;	// src/main/scala/rocket/RVC.scala:134:25
  wire [9:0]        io_out_s_jr_hi_hi;	// src/main/scala/rocket/RVC.scala:135:19
  assign io_out_s_jr_hi_hi = _GEN_16;	// src/main/scala/rocket/RVC.scala:134:25, :135:19
  wire [9:0]        io_out_s_jalr_hi_hi;	// src/main/scala/rocket/RVC.scala:139:21
  assign io_out_s_jalr_hi_hi = _GEN_16;	// src/main/scala/rocket/RVC.scala:134:25, :139:21
  wire [12:0]       io_out_s_add_hi = {io_out_s_add_hi_hi, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :134:25
  wire [31:0]       io_out_s_add_bits = {7'h0, io_out_s_add_hi, io_out_s_add_lo};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :43:25, :134:25
  wire [12:0]       io_out_s_jr_hi = {io_out_s_jr_hi_hi, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :135:19
  wire [24:0]       io_out_s_jr = {io_out_s_jr_hi, 12'h67};	// src/main/scala/rocket/RVC.scala:135:19
  wire [24:0]       io_out_s_reserved = {io_out_s_jr[24:7], 7'h1F};	// src/main/scala/rocket/RVC.scala:53:20, :135:19, :136:{25,29}
  wire [31:0]       io_out_s_jr_reserved_bits =
    {7'h0, (|(io_in_0[11:7])) ? io_out_s_jr : io_out_s_reserved};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :33:13, :43:25, :135:19, :136:25, :137:{33,37}
  wire [31:0]       io_out_s_jr_mv_bits =
    (|(io_in_0[6:2])) ? io_out_s_mv_bits : io_out_s_jr_reserved_bits;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :138:{22,27}
  wire [4:0]        io_out_s_jr_mv_rd = (|(io_in_0[6:2])) ? io_out_s_mv_rd : 5'h0;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :138:{22,27}
  wire [4:0]        io_out_s_jr_mv_rs1 =
    (|(io_in_0[6:2])) ? 5'h0 : io_out_s_jr_reserved_rs1;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :138:{22,27}
  wire [4:0]        io_out_s_jr_mv_rs2 =
    (|(io_in_0[6:2])) ? io_out_s_mv_rs2 : io_out_s_jr_reserved_rs2;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :138:{22,27}
  wire [4:0]        io_out_s_jr_mv_rs3 =
    (|(io_in_0[6:2])) ? io_out_s_mv_rs3 : io_out_s_jr_reserved_rs3;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :138:{22,27}
  wire [12:0]       io_out_s_jalr_hi = {io_out_s_jalr_hi_hi, 3'h0};	// src/main/scala/rocket/RVC.scala:54:15, :139:21
  wire [24:0]       io_out_s_jalr = {io_out_s_jalr_hi, 12'hE7};	// src/main/scala/rocket/RVC.scala:139:21
  wire [24:0]       io_out_s_ebreak =
    {io_out_s_jr[24:21], io_out_s_jr[20:7] | 14'h2000, 7'h73};	// src/main/scala/rocket/RVC.scala:135:19, :140:{23,46}
  wire [31:0]       io_out_s_jalr_ebreak_bits =
    {7'h0, (|(io_in_0[11:7])) ? io_out_s_jalr : io_out_s_ebreak};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :33:13, :43:25, :139:21, :140:46, :141:{33,37}
  wire [31:0]       io_out_s_jalr_add_bits =
    (|(io_in_0[6:2])) ? io_out_s_add_bits : io_out_s_jalr_ebreak_bits;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :142:{25,30}
  wire [4:0]        io_out_s_jalr_add_rd = (|(io_in_0[6:2])) ? io_out_s_add_rd : 5'h1;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :142:{25,30}
  wire [4:0]        io_out_s_jalr_add_rs1 =
    (|(io_in_0[6:2])) ? io_out_s_add_rs1 : io_out_s_jalr_ebreak_rs1;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :142:{25,30}
  wire [4:0]        io_out_s_jalr_add_rs2 =
    (|(io_in_0[6:2])) ? io_out_s_add_rs2 : io_out_s_jalr_ebreak_rs2;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :142:{25,30}
  wire [4:0]        io_out_s_jalr_add_rs3 =
    (|(io_in_0[6:2])) ? io_out_s_add_rs3 : io_out_s_jalr_ebreak_rs3;	// src/main/scala/rocket/RVC.scala:21:19, :43:38, :142:{25,30}
  wire [31:0]       io_out_s_20_bits =
    io_in_0[12] ? io_out_s_jalr_add_bits : io_out_s_jr_mv_bits;	// src/main/scala/rocket/RVC.scala:43:30, :138:22, :142:25, :143:10
  wire [4:0]        io_out_s_20_rd =
    io_in_0[12] ? io_out_s_jalr_add_rd : io_out_s_jr_mv_rd;	// src/main/scala/rocket/RVC.scala:43:30, :138:22, :142:25, :143:10
  wire [4:0]        io_out_s_20_rs1 =
    io_in_0[12] ? io_out_s_jalr_add_rs1 : io_out_s_jr_mv_rs1;	// src/main/scala/rocket/RVC.scala:43:30, :138:22, :142:25, :143:10
  wire [4:0]        io_out_s_20_rs2 =
    io_in_0[12] ? io_out_s_jalr_add_rs2 : io_out_s_jr_mv_rs2;	// src/main/scala/rocket/RVC.scala:43:30, :138:22, :142:25, :143:10
  wire [4:0]        io_out_s_20_rs3 =
    io_in_0[12] ? io_out_s_jalr_add_rs3 : io_out_s_jr_mv_rs3;	// src/main/scala/rocket/RVC.scala:43:30, :138:22, :142:25, :143:10
  wire [5:0]        _GEN_17 = {io_in_0[9:7], io_in_0[12:10]};	// src/main/scala/rocket/RVC.scala:30:29, :36:28, :40:20
  wire [5:0]        io_out_s_hi_51;	// src/main/scala/rocket/RVC.scala:40:20
  assign io_out_s_hi_51 = _GEN_17;	// src/main/scala/rocket/RVC.scala:40:20
  wire [5:0]        io_out_s_hi_52;	// src/main/scala/rocket/RVC.scala:40:20
  assign io_out_s_hi_52 = _GEN_17;	// src/main/scala/rocket/RVC.scala:40:20
  wire [5:0]        io_out_s_hi_57;	// src/main/scala/rocket/RVC.scala:40:20
  assign io_out_s_hi_57 = _GEN_17;	// src/main/scala/rocket/RVC.scala:40:20
  wire [5:0]        io_out_s_hi_58;	// src/main/scala/rocket/RVC.scala:40:20
  assign io_out_s_hi_58 = _GEN_17;	// src/main/scala/rocket/RVC.scala:40:20
  wire [7:0]        io_out_s_lo_hi_20 = {3'h3, io_out_s_hi_52[1:0], 3'h0};	// src/main/scala/rocket/RVC.scala:40:20, :54:15, :58:23, :124:{25,66}
  wire [14:0]       io_out_s_lo_45 = {io_out_s_lo_hi_20, 7'h27};	// src/main/scala/rocket/RVC.scala:66:23, :124:25
  wire [8:0]        io_out_s_hi_hi_37 = {io_out_s_hi_51[5:2], io_in_0[6:2]};	// src/main/scala/rocket/RVC.scala:40:20, :43:38, :124:{25,34}
  wire [13:0]       io_out_s_hi_53 = {io_out_s_hi_hi_37, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :124:25
  wire [31:0]       io_out_s_21_bits = {3'h0, io_out_s_hi_53, io_out_s_lo_45};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :54:15, :124:25
  wire [5:0]        _GEN_18 = {io_in_0[8:7], io_in_0[12:9]};	// src/main/scala/rocket/RVC.scala:39:{20,22,30}
  wire [5:0]        io_out_s_hi_54;	// src/main/scala/rocket/RVC.scala:39:20
  assign io_out_s_hi_54 = _GEN_18;	// src/main/scala/rocket/RVC.scala:39:20
  wire [5:0]        io_out_s_hi_55;	// src/main/scala/rocket/RVC.scala:39:20
  assign io_out_s_hi_55 = _GEN_18;	// src/main/scala/rocket/RVC.scala:39:20
  wire [7:0]        io_out_s_lo_hi_21 = {3'h2, io_out_s_hi_55[2:0], 2'h0};	// src/main/scala/rocket/RVC.scala:34:24, :39:20, :57:22, :123:{24,65}
  wire [14:0]       io_out_s_lo_46 = {io_out_s_lo_hi_21, 7'h23};	// src/main/scala/rocket/RVC.scala:65:22, :123:24
  wire [7:0]        io_out_s_hi_hi_38 = {io_out_s_hi_54[5:3], io_in_0[6:2]};	// src/main/scala/rocket/RVC.scala:39:20, :43:38, :123:{24,33}
  wire [12:0]       io_out_s_hi_56 = {io_out_s_hi_hi_38, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :123:24
  wire [31:0]       io_out_s_22_bits = {4'h0, io_out_s_hi_56, io_out_s_lo_46};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :42:24, :123:24
  wire [7:0]        io_out_s_lo_hi_22 = {3'h3, io_out_s_hi_58[1:0], 3'h0};	// src/main/scala/rocket/RVC.scala:40:20, :54:15, :58:23, :122:{24,65}
  wire [14:0]       io_out_s_lo_47 = {io_out_s_lo_hi_22, 7'h23};	// src/main/scala/rocket/RVC.scala:65:22, :122:24
  wire [8:0]        io_out_s_hi_hi_39 = {io_out_s_hi_57[5:2], io_in_0[6:2]};	// src/main/scala/rocket/RVC.scala:40:20, :43:38, :122:{24,33}
  wire [13:0]       io_out_s_hi_59 = {io_out_s_hi_hi_39, 5'h2};	// src/main/scala/rocket/RVC.scala:21:19, :122:24
  wire [31:0]       io_out_s_23_bits = {3'h0, io_out_s_hi_59, io_out_s_lo_47};	// src/main/scala/rocket/RVC.scala:21:19, :22:14, :54:15, :122:24
  wire [4:0]        io_out_s_24_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_25_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_26_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_27_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_28_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_29_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_30_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_31_rs1 = io_in_0[19:15];	// src/main/scala/rocket/RVC.scala:20:57, :21:19
  wire [4:0]        io_out_s_24_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_25_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_26_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_27_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_28_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_29_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_30_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        io_out_s_31_rs2 = io_in_0[24:20];	// src/main/scala/rocket/RVC.scala:20:79, :21:19
  wire [4:0]        _io_out_T_2 = {io_in_0[1:0], io_in_0[15:13]};	// src/main/scala/rocket/RVC.scala:154:{10,20}, :166:20
  wire [31:0][31:0] _GEN_19 =
    {{io_out_s_31_bits},
     {io_out_s_30_bits},
     {io_out_s_29_bits},
     {io_out_s_28_bits},
     {io_out_s_27_bits},
     {io_out_s_26_bits},
     {io_out_s_25_bits},
     {io_out_s_24_bits},
     {io_out_s_23_bits},
     {io_out_s_22_bits},
     {io_out_s_21_bits},
     {io_out_s_20_bits},
     {io_out_s_19_bits},
     {io_out_s_18_bits},
     {io_out_s_17_bits},
     {io_out_s_16_bits},
     {io_out_s_15_bits},
     {io_out_s_14_bits},
     {io_out_s_13_bits},
     {io_out_s_12_bits},
     {io_out_s_11_bits},
     {io_out_s_10_bits},
     {io_out_s_9_bits},
     {io_out_s_8_bits},
     {io_out_s_7_bits},
     {io_out_s_6_bits},
     {io_out_s_5_bits},
     {io_out_s_4_bits},
     {io_out_s_3_bits},
     {io_out_s_2_bits},
     {io_out_s_1_bits},
     {io_out_s_0_bits}};	// src/main/scala/rocket/RVC.scala:21:19, :92:10, :143:10, src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]       io_out_bits_0 = _GEN_19[_io_out_T_2];	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  wire [31:0][4:0]  _GEN_20 =
    {{io_out_s_31_rd},
     {io_out_s_30_rd},
     {io_out_s_29_rd},
     {io_out_s_28_rd},
     {io_out_s_27_rd},
     {io_out_s_26_rd},
     {io_out_s_25_rd},
     {io_out_s_24_rd},
     {io_out_s_23_rd},
     {io_out_s_22_rd},
     {io_out_s_21_rd},
     {io_out_s_20_rd},
     {io_out_s_19_rd},
     {io_out_s_18_rd},
     {io_out_s_17_rd},
     {io_out_s_16_rd},
     {5'h0},
     {io_out_s_14_rd},
     {5'h0},
     {io_out_s_12_rd},
     {io_out_s_11_rd},
     {io_out_s_10_rd},
     {io_out_s_9_rd},
     {io_out_s_8_rd},
     {io_out_s_7_rd},
     {io_out_s_6_rd},
     {io_out_s_5_rd},
     {io_out_s_4_rd},
     {io_out_s_3_rd},
     {io_out_s_2_rd},
     {io_out_s_1_rd},
     {io_out_s_0_rd}};	// src/main/scala/rocket/RVC.scala:21:19, :92:10, :143:10, src/main/scala/util/package.scala:33:{76,86}
  wire [4:0]        io_out_rd_0 = _GEN_20[_io_out_T_2];	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  wire [31:0][4:0]  _GEN_21 =
    {{io_out_s_31_rs1},
     {io_out_s_30_rs1},
     {io_out_s_29_rs1},
     {io_out_s_28_rs1},
     {io_out_s_27_rs1},
     {io_out_s_26_rs1},
     {io_out_s_25_rs1},
     {io_out_s_24_rs1},
     {5'h2},
     {5'h2},
     {5'h2},
     {io_out_s_20_rs1},
     {5'h2},
     {5'h2},
     {5'h2},
     {io_out_s_16_rs1},
     {io_out_s_15_rs1},
     {io_out_s_14_rs1},
     {io_out_s_13_rs1},
     {io_out_s_12_rs1},
     {io_out_s_11_rs1},
     {5'h0},
     {io_out_s_9_rs1},
     {io_out_s_8_rs1},
     {io_out_s_7_rs1},
     {io_out_s_6_rs1},
     {io_out_s_5_rs1},
     {io_out_s_4_rs1},
     {io_out_s_3_rs1},
     {io_out_s_2_rs1},
     {io_out_s_1_rs1},
     {5'h2}};	// src/main/scala/rocket/RVC.scala:21:19, :92:10, :143:10, src/main/scala/util/package.scala:33:{76,86}
  wire [4:0]        io_out_rs1_0 = _GEN_21[_io_out_T_2];	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  wire [31:0][4:0]  _GEN_22 =
    {{io_out_s_31_rs2},
     {io_out_s_30_rs2},
     {io_out_s_29_rs2},
     {io_out_s_28_rs2},
     {io_out_s_27_rs2},
     {io_out_s_26_rs2},
     {io_out_s_25_rs2},
     {io_out_s_24_rs2},
     {io_out_s_23_rs2},
     {io_out_s_22_rs2},
     {io_out_s_21_rs2},
     {io_out_s_20_rs2},
     {io_out_s_19_rs2},
     {io_out_s_18_rs2},
     {io_out_s_17_rs2},
     {io_out_s_16_rs2},
     {5'h0},
     {5'h0},
     {io_out_s_13_rs2},
     {io_out_s_12_rs2},
     {io_out_s_11_rs2},
     {io_out_s_10_rs2},
     {io_out_s_9_rs2},
     {io_out_s_8_rs2},
     {io_out_s_7_rs2},
     {io_out_s_6_rs2},
     {io_out_s_5_rs2},
     {io_out_s_4_rs2},
     {io_out_s_3_rs2},
     {io_out_s_2_rs2},
     {io_out_s_1_rs2},
     {io_out_s_0_rs2}};	// src/main/scala/rocket/RVC.scala:21:19, :92:10, :143:10, src/main/scala/util/package.scala:33:{76,86}
  wire [4:0]        io_out_rs2_0 = _GEN_22[_io_out_T_2];	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  wire [31:0][4:0]  _GEN_23 =
    {{io_out_s_31_rs3},
     {io_out_s_30_rs3},
     {io_out_s_29_rs3},
     {io_out_s_28_rs3},
     {io_out_s_27_rs3},
     {io_out_s_26_rs3},
     {io_out_s_25_rs3},
     {io_out_s_24_rs3},
     {io_out_s_23_rs3},
     {io_out_s_22_rs3},
     {io_out_s_21_rs3},
     {io_out_s_20_rs3},
     {io_out_s_19_rs3},
     {io_out_s_18_rs3},
     {io_out_s_17_rs3},
     {io_out_s_16_rs3},
     {io_out_s_15_rs3},
     {io_out_s_14_rs3},
     {io_out_s_13_rs3},
     {io_out_s_12_rs3},
     {io_out_s_11_rs3},
     {io_out_s_10_rs3},
     {io_out_s_9_rs3},
     {io_out_s_8_rs3},
     {io_out_s_7_rs3},
     {io_out_s_6_rs3},
     {io_out_s_5_rs3},
     {io_out_s_4_rs3},
     {io_out_s_3_rs3},
     {io_out_s_2_rs3},
     {io_out_s_1_rs3},
     {io_out_s_0_rs3}};	// src/main/scala/rocket/RVC.scala:21:19, :92:10, :143:10, src/main/scala/util/package.scala:33:{76,86}
  wire [4:0]        io_out_rs3_0 = _GEN_23[_io_out_T_2];	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  assign io_out_bits = io_out_bits_0;
  assign io_out_rd = io_out_rd_0;
  assign io_out_rs1 = io_out_rs1_0;
  assign io_out_rs2 = io_out_rs2_0;
  assign io_out_rs3 = io_out_rs3_0;
  assign io_rvc = io_rvc_0;
endmodule

