#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023117db34c0 .scope module, "testbench" "testbench" 2 16;
 .timescale 0 0;
v0000023117de9ee0_0 .net "PC", 31 0, v0000023117de3770_0;  1 drivers
v0000023117deb880_0 .var "clk", 0 0;
v0000023117deb100_0 .net "clkout", 0 0, L_0000023117de17d0;  1 drivers
v0000023117deb600_0 .net "cycles_consumed", 31 0, v0000023117de8840_0;  1 drivers
v0000023117debc40_0 .net "regs0", 31 0, L_0000023117de2170;  1 drivers
v0000023117deb060_0 .net "regs1", 31 0, L_0000023117de1ae0;  1 drivers
v0000023117deb9c0_0 .net "regs2", 31 0, L_0000023117de2250;  1 drivers
v0000023117dea7a0_0 .net "regs3", 31 0, L_0000023117de1990;  1 drivers
v0000023117deb4c0_0 .net "regs4", 31 0, L_0000023117de16f0;  1 drivers
v0000023117deb420_0 .net "regs5", 31 0, L_0000023117de1e60;  1 drivers
v0000023117dea2a0_0 .var "rst", 0 0;
S_0000023117dc8890 .scope module, "cpu" "processor" 2 29, 3 4 0, S_0000023117db34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000023117dc8ff0 .param/l "RType" 0 4 9, C4<000000>;
P_0000023117dc9028 .param/l "add" 0 4 11, C4<100000>;
P_0000023117dc9060 .param/l "addi" 0 4 13, C4<001000>;
P_0000023117dc9098 .param/l "addu" 0 4 11, C4<100001>;
P_0000023117dc90d0 .param/l "and_" 0 4 11, C4<100100>;
P_0000023117dc9108 .param/l "andi" 0 4 13, C4<001100>;
P_0000023117dc9140 .param/l "beq" 0 4 13, C4<000100>;
P_0000023117dc9178 .param/l "bne" 0 4 13, C4<000101>;
P_0000023117dc91b0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000023117dc91e8 .param/l "j" 0 4 14, C4<000010>;
P_0000023117dc9220 .param/l "jal" 0 4 14, C4<000011>;
P_0000023117dc9258 .param/l "jr" 0 4 12, C4<001000>;
P_0000023117dc9290 .param/l "lw" 0 4 13, C4<100011>;
P_0000023117dc92c8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000023117dc9300 .param/l "or_" 0 4 11, C4<100101>;
P_0000023117dc9338 .param/l "ori" 0 4 13, C4<001101>;
P_0000023117dc9370 .param/l "sgt" 0 4 12, C4<101011>;
P_0000023117dc93a8 .param/l "sll" 0 4 12, C4<000000>;
P_0000023117dc93e0 .param/l "slt" 0 4 11, C4<101010>;
P_0000023117dc9418 .param/l "slti" 0 4 13, C4<101010>;
P_0000023117dc9450 .param/l "srl" 0 4 12, C4<000010>;
P_0000023117dc9488 .param/l "sub" 0 4 11, C4<100010>;
P_0000023117dc94c0 .param/l "subu" 0 4 11, C4<100011>;
P_0000023117dc94f8 .param/l "sw" 0 4 13, C4<101011>;
P_0000023117dc9530 .param/l "xor_" 0 4 11, C4<100110>;
P_0000023117dc9568 .param/l "xori" 0 4 13, C4<001110>;
L_0000023117de18b0 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de1760 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de2560 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de23a0 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de2330 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de1840 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de2090 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de22c0 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de17d0 .functor OR 1, v0000023117deb880_0, v0000023117dbccf0_0, C4<0>, C4<0>;
L_0000023117de1c30 .functor OR 1, L_0000023117deb380, L_0000023117de9f80, C4<0>, C4<0>;
L_0000023117de2410 .functor AND 1, L_0000023117debd80, L_0000023117deb6a0, C4<1>, C4<1>;
L_0000023117de1ca0 .functor OR 1, L_0000023117dea020, L_0000023117deaa20, C4<0>, C4<0>;
L_0000023117de2020 .functor NOT 1, v0000023117dea2a0_0, C4<0>, C4<0>, C4<0>;
L_0000023117de1a00 .functor OR 1, L_0000023117e91080, L_0000023117e92a20, C4<0>, C4<0>;
L_0000023117de1d10 .functor OR 1, L_0000023117de1a00, L_0000023117e920c0, C4<0>, C4<0>;
L_0000023117de1a70 .functor OR 1, L_0000023117e918a0, L_0000023117e92520, C4<0>, C4<0>;
L_0000023117de1b50 .functor AND 1, L_0000023117e91a80, L_0000023117de1a70, C4<1>, C4<1>;
L_0000023117de1bc0 .functor OR 1, L_0000023117e91940, L_0000023117e92480, C4<0>, C4<0>;
L_0000023117de1d80 .functor AND 1, L_0000023117e91b20, L_0000023117de1bc0, C4<1>, C4<1>;
v0000023117de3b30_0 .net "ALUOp", 3 0, v0000023117dbc4d0_0;  1 drivers
v0000023117de2af0_0 .net "ALUResult", 31 0, v0000023117de0750_0;  1 drivers
v0000023117de3090_0 .net "ALUSrc", 0 0, v0000023117dbcb10_0;  1 drivers
v0000023117de3310_0 .net "ALUin2", 31 0, L_0000023117e92200;  1 drivers
v0000023117de3630_0 .net "MemReadEn", 0 0, v0000023117dbaef0_0;  1 drivers
v0000023117de3ef0_0 .net "MemWriteEn", 0 0, v0000023117dbcbb0_0;  1 drivers
v0000023117de2eb0_0 .net "MemtoReg", 0 0, v0000023117dbb0d0_0;  1 drivers
v0000023117de2730_0 .net "PC", 31 0, v0000023117de3770_0;  alias, 1 drivers
v0000023117de2cd0_0 .net "PCPlus1", 31 0, L_0000023117dea700;  1 drivers
v0000023117de2ff0_0 .net "PCsrc", 0 0, v0000023117ddfb70_0;  1 drivers
v0000023117de4170_0 .net "RegDst", 0 0, v0000023117dbbc10_0;  1 drivers
v0000023117de27d0_0 .net "RegWriteEn", 0 0, v0000023117dbb170_0;  1 drivers
v0000023117de3e50_0 .net "WriteRegister", 4 0, L_0000023117e923e0;  1 drivers
v0000023117de3590_0 .net *"_ivl_0", 0 0, L_0000023117de18b0;  1 drivers
L_0000023117e34f10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023117de40d0_0 .net/2u *"_ivl_10", 4 0, L_0000023117e34f10;  1 drivers
L_0000023117e35300 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de4210_0 .net *"_ivl_101", 25 0, L_0000023117e35300;  1 drivers
L_0000023117e35348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de36d0_0 .net/2u *"_ivl_102", 31 0, L_0000023117e35348;  1 drivers
v0000023117de42b0_0 .net *"_ivl_104", 0 0, L_0000023117debd80;  1 drivers
L_0000023117e35390 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023117de3810_0 .net/2u *"_ivl_106", 5 0, L_0000023117e35390;  1 drivers
v0000023117de29b0_0 .net *"_ivl_108", 0 0, L_0000023117deb6a0;  1 drivers
v0000023117de4490_0 .net *"_ivl_111", 0 0, L_0000023117de2410;  1 drivers
L_0000023117e353d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023117de38b0_0 .net/2u *"_ivl_112", 5 0, L_0000023117e353d8;  1 drivers
v0000023117de4530_0 .net *"_ivl_114", 0 0, L_0000023117dea020;  1 drivers
L_0000023117e35420 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023117de2690_0 .net/2u *"_ivl_116", 5 0, L_0000023117e35420;  1 drivers
v0000023117de43f0_0 .net *"_ivl_118", 0 0, L_0000023117deaa20;  1 drivers
L_0000023117e34f58 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023117de2b90_0 .net/2u *"_ivl_12", 5 0, L_0000023117e34f58;  1 drivers
v0000023117de2870_0 .net *"_ivl_121", 0 0, L_0000023117de1ca0;  1 drivers
v0000023117de2d70_0 .net *"_ivl_123", 9 0, L_0000023117deab60;  1 drivers
v0000023117de3bd0_0 .net *"_ivl_124", 31 0, L_0000023117deaac0;  1 drivers
L_0000023117e35468 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de2910_0 .net *"_ivl_127", 21 0, L_0000023117e35468;  1 drivers
v0000023117de2f50_0 .net *"_ivl_128", 31 0, L_0000023117dead40;  1 drivers
v0000023117de3d10_0 .net *"_ivl_130", 31 0, L_0000023117deac00;  1 drivers
v0000023117de31d0_0 .net *"_ivl_132", 31 0, L_0000023117debce0;  1 drivers
v0000023117de2a50_0 .net *"_ivl_136", 0 0, L_0000023117de2020;  1 drivers
L_0000023117e354f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de33b0_0 .net/2u *"_ivl_138", 31 0, L_0000023117e354f8;  1 drivers
v0000023117de3950_0 .net *"_ivl_14", 0 0, L_0000023117deae80;  1 drivers
L_0000023117e355d0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023117de3f90_0 .net/2u *"_ivl_142", 5 0, L_0000023117e355d0;  1 drivers
v0000023117de3270_0 .net *"_ivl_144", 0 0, L_0000023117e91080;  1 drivers
L_0000023117e35618 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023117de39f0_0 .net/2u *"_ivl_146", 5 0, L_0000023117e35618;  1 drivers
v0000023117de3db0_0 .net *"_ivl_148", 0 0, L_0000023117e92a20;  1 drivers
v0000023117de2c30_0 .net *"_ivl_151", 0 0, L_0000023117de1a00;  1 drivers
L_0000023117e35660 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023117de3450_0 .net/2u *"_ivl_152", 5 0, L_0000023117e35660;  1 drivers
v0000023117de3a90_0 .net *"_ivl_154", 0 0, L_0000023117e920c0;  1 drivers
v0000023117de3c70_0 .net *"_ivl_157", 0 0, L_0000023117de1d10;  1 drivers
L_0000023117e356a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de5fa0_0 .net/2u *"_ivl_158", 15 0, L_0000023117e356a8;  1 drivers
L_0000023117e34fa0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023117de5f00_0 .net/2u *"_ivl_16", 4 0, L_0000023117e34fa0;  1 drivers
v0000023117de4e20_0 .net *"_ivl_160", 31 0, L_0000023117e91440;  1 drivers
v0000023117de6540_0 .net *"_ivl_163", 0 0, L_0000023117e91120;  1 drivers
v0000023117de5640_0 .net *"_ivl_164", 15 0, L_0000023117e91300;  1 drivers
v0000023117de5500_0 .net *"_ivl_166", 31 0, L_0000023117e92ac0;  1 drivers
v0000023117de62c0_0 .net *"_ivl_170", 31 0, L_0000023117e92c00;  1 drivers
L_0000023117e356f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de5960_0 .net *"_ivl_173", 25 0, L_0000023117e356f0;  1 drivers
L_0000023117e35738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de4740_0 .net/2u *"_ivl_174", 31 0, L_0000023117e35738;  1 drivers
v0000023117de49c0_0 .net *"_ivl_176", 0 0, L_0000023117e91a80;  1 drivers
L_0000023117e35780 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023117de5b40_0 .net/2u *"_ivl_178", 5 0, L_0000023117e35780;  1 drivers
v0000023117de5000_0 .net *"_ivl_180", 0 0, L_0000023117e918a0;  1 drivers
L_0000023117e357c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023117de5a00_0 .net/2u *"_ivl_182", 5 0, L_0000023117e357c8;  1 drivers
v0000023117de6180_0 .net *"_ivl_184", 0 0, L_0000023117e92520;  1 drivers
v0000023117de60e0_0 .net *"_ivl_187", 0 0, L_0000023117de1a70;  1 drivers
v0000023117de46a0_0 .net *"_ivl_189", 0 0, L_0000023117de1b50;  1 drivers
v0000023117de6400_0 .net *"_ivl_19", 4 0, L_0000023117deb560;  1 drivers
L_0000023117e35810 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023117de47e0_0 .net/2u *"_ivl_190", 5 0, L_0000023117e35810;  1 drivers
v0000023117de5320_0 .net *"_ivl_192", 0 0, L_0000023117e90fe0;  1 drivers
L_0000023117e35858 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023117de4880_0 .net/2u *"_ivl_194", 31 0, L_0000023117e35858;  1 drivers
v0000023117de5140_0 .net *"_ivl_196", 31 0, L_0000023117e911c0;  1 drivers
L_0000023117e34ec8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023117de6220_0 .net/2u *"_ivl_2", 5 0, L_0000023117e34ec8;  1 drivers
v0000023117de4f60_0 .net *"_ivl_20", 4 0, L_0000023117deaf20;  1 drivers
v0000023117de5be0_0 .net *"_ivl_200", 31 0, L_0000023117e913a0;  1 drivers
L_0000023117e358a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de5aa0_0 .net *"_ivl_203", 25 0, L_0000023117e358a0;  1 drivers
L_0000023117e358e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de53c0_0 .net/2u *"_ivl_204", 31 0, L_0000023117e358e8;  1 drivers
v0000023117de5460_0 .net *"_ivl_206", 0 0, L_0000023117e91b20;  1 drivers
L_0000023117e35930 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023117de4920_0 .net/2u *"_ivl_208", 5 0, L_0000023117e35930;  1 drivers
v0000023117de4a60_0 .net *"_ivl_210", 0 0, L_0000023117e91940;  1 drivers
L_0000023117e35978 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023117de6360_0 .net/2u *"_ivl_212", 5 0, L_0000023117e35978;  1 drivers
v0000023117de5280_0 .net *"_ivl_214", 0 0, L_0000023117e92480;  1 drivers
v0000023117de55a0_0 .net *"_ivl_217", 0 0, L_0000023117de1bc0;  1 drivers
v0000023117de64a0_0 .net *"_ivl_219", 0 0, L_0000023117de1d80;  1 drivers
L_0000023117e359c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023117de50a0_0 .net/2u *"_ivl_220", 5 0, L_0000023117e359c0;  1 drivers
v0000023117de56e0_0 .net *"_ivl_222", 0 0, L_0000023117e91da0;  1 drivers
v0000023117de5c80_0 .net *"_ivl_224", 31 0, L_0000023117e914e0;  1 drivers
v0000023117de5780_0 .net *"_ivl_24", 0 0, L_0000023117de2560;  1 drivers
L_0000023117e34fe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023117de4ba0_0 .net/2u *"_ivl_26", 4 0, L_0000023117e34fe8;  1 drivers
v0000023117de4ce0_0 .net *"_ivl_29", 4 0, L_0000023117deba60;  1 drivers
v0000023117de5820_0 .net *"_ivl_32", 0 0, L_0000023117de23a0;  1 drivers
L_0000023117e35030 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023117de5e60_0 .net/2u *"_ivl_34", 4 0, L_0000023117e35030;  1 drivers
v0000023117de58c0_0 .net *"_ivl_37", 4 0, L_0000023117dea340;  1 drivers
v0000023117de4b00_0 .net *"_ivl_40", 0 0, L_0000023117de2330;  1 drivers
L_0000023117e35078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de4c40_0 .net/2u *"_ivl_42", 15 0, L_0000023117e35078;  1 drivers
v0000023117de6040_0 .net *"_ivl_45", 15 0, L_0000023117dea3e0;  1 drivers
v0000023117de5d20_0 .net *"_ivl_48", 0 0, L_0000023117de1840;  1 drivers
v0000023117de4d80_0 .net *"_ivl_5", 5 0, L_0000023117deb920;  1 drivers
L_0000023117e350c0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de4ec0_0 .net/2u *"_ivl_50", 36 0, L_0000023117e350c0;  1 drivers
L_0000023117e35108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de51e0_0 .net/2u *"_ivl_52", 31 0, L_0000023117e35108;  1 drivers
v0000023117de5dc0_0 .net *"_ivl_55", 4 0, L_0000023117dea520;  1 drivers
v0000023117de8200_0 .net *"_ivl_56", 36 0, L_0000023117deb740;  1 drivers
v0000023117de9380_0 .net *"_ivl_58", 36 0, L_0000023117deaca0;  1 drivers
v0000023117de7940_0 .net *"_ivl_62", 0 0, L_0000023117de2090;  1 drivers
L_0000023117e35150 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023117de7d00_0 .net/2u *"_ivl_64", 5 0, L_0000023117e35150;  1 drivers
v0000023117de8c00_0 .net *"_ivl_67", 5 0, L_0000023117debba0;  1 drivers
v0000023117de91a0_0 .net *"_ivl_70", 0 0, L_0000023117de22c0;  1 drivers
L_0000023117e35198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de8700_0 .net/2u *"_ivl_72", 57 0, L_0000023117e35198;  1 drivers
L_0000023117e351e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de7c60_0 .net/2u *"_ivl_74", 31 0, L_0000023117e351e0;  1 drivers
v0000023117de8ac0_0 .net *"_ivl_77", 25 0, L_0000023117deb240;  1 drivers
v0000023117de7da0_0 .net *"_ivl_78", 57 0, L_0000023117deb2e0;  1 drivers
v0000023117de7f80_0 .net *"_ivl_8", 0 0, L_0000023117de1760;  1 drivers
v0000023117de87a0_0 .net *"_ivl_80", 57 0, L_0000023117dea5c0;  1 drivers
L_0000023117e35228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023117de8020_0 .net/2u *"_ivl_84", 31 0, L_0000023117e35228;  1 drivers
L_0000023117e35270 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023117de9060_0 .net/2u *"_ivl_88", 5 0, L_0000023117e35270;  1 drivers
v0000023117de7ee0_0 .net *"_ivl_90", 0 0, L_0000023117deb380;  1 drivers
L_0000023117e352b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023117de8520_0 .net/2u *"_ivl_92", 5 0, L_0000023117e352b8;  1 drivers
v0000023117de8160_0 .net *"_ivl_94", 0 0, L_0000023117de9f80;  1 drivers
v0000023117de8d40_0 .net *"_ivl_97", 0 0, L_0000023117de1c30;  1 drivers
v0000023117de7e40_0 .net *"_ivl_98", 31 0, L_0000023117dea980;  1 drivers
v0000023117de9560_0 .net "adderResult", 31 0, L_0000023117deb7e0;  1 drivers
v0000023117de8660_0 .net "address", 31 0, L_0000023117dea660;  1 drivers
v0000023117de85c0_0 .net "clk", 0 0, L_0000023117de17d0;  alias, 1 drivers
v0000023117de8840_0 .var "cycles_consumed", 31 0;
v0000023117de8de0_0 .net "extImm", 31 0, L_0000023117e92b60;  1 drivers
v0000023117de94c0_0 .net "funct", 5 0, L_0000023117dea8e0;  1 drivers
v0000023117de76c0_0 .net "hlt", 0 0, v0000023117dbccf0_0;  1 drivers
v0000023117de7a80_0 .net "imm", 15 0, L_0000023117dea480;  1 drivers
v0000023117de79e0_0 .net "immediate", 31 0, L_0000023117e92840;  1 drivers
v0000023117de9100_0 .net "input_clk", 0 0, v0000023117deb880_0;  1 drivers
v0000023117de8fc0_0 .net "instruction", 31 0, L_0000023117e91d00;  1 drivers
v0000023117de8480_0 .net "memoryReadData", 31 0, v0000023117de0110_0;  1 drivers
v0000023117de7760_0 .net "nextPC", 31 0, L_0000023117dea0c0;  1 drivers
v0000023117de9240_0 .net "opcode", 5 0, L_0000023117deade0;  1 drivers
v0000023117de8ca0_0 .net "rd", 4 0, L_0000023117deafc0;  1 drivers
v0000023117de9420_0 .net "readData1", 31 0, L_0000023117de1920;  1 drivers
v0000023117de80c0_0 .net "readData1_w", 31 0, L_0000023117e92d40;  1 drivers
v0000023117de92e0_0 .net "readData2", 31 0, L_0000023117de2100;  1 drivers
v0000023117de8e80_0 .net "regs0", 31 0, L_0000023117de2170;  alias, 1 drivers
v0000023117de7800_0 .net "regs1", 31 0, L_0000023117de1ae0;  alias, 1 drivers
v0000023117de82a0_0 .net "regs2", 31 0, L_0000023117de2250;  alias, 1 drivers
v0000023117de8f20_0 .net "regs3", 31 0, L_0000023117de1990;  alias, 1 drivers
v0000023117de8340_0 .net "regs4", 31 0, L_0000023117de16f0;  alias, 1 drivers
v0000023117de78a0_0 .net "regs5", 31 0, L_0000023117de1e60;  alias, 1 drivers
v0000023117de7b20_0 .net "rs", 4 0, L_0000023117debb00;  1 drivers
v0000023117de7bc0_0 .net "rst", 0 0, v0000023117dea2a0_0;  1 drivers
v0000023117de83e0_0 .net "rt", 4 0, L_0000023117deb1a0;  1 drivers
v0000023117de88e0_0 .net "shamt", 31 0, L_0000023117dea840;  1 drivers
v0000023117de8980_0 .net "wire_instruction", 31 0, L_0000023117de21e0;  1 drivers
v0000023117de8a20_0 .net "writeData", 31 0, L_0000023117e91bc0;  1 drivers
v0000023117de8b60_0 .net "zero", 0 0, L_0000023117e92ca0;  1 drivers
L_0000023117deb920 .part L_0000023117e91d00, 26, 6;
L_0000023117deade0 .functor MUXZ 6, L_0000023117deb920, L_0000023117e34ec8, L_0000023117de18b0, C4<>;
L_0000023117deae80 .cmp/eq 6, L_0000023117deade0, L_0000023117e34f58;
L_0000023117deb560 .part L_0000023117e91d00, 11, 5;
L_0000023117deaf20 .functor MUXZ 5, L_0000023117deb560, L_0000023117e34fa0, L_0000023117deae80, C4<>;
L_0000023117deafc0 .functor MUXZ 5, L_0000023117deaf20, L_0000023117e34f10, L_0000023117de1760, C4<>;
L_0000023117deba60 .part L_0000023117e91d00, 21, 5;
L_0000023117debb00 .functor MUXZ 5, L_0000023117deba60, L_0000023117e34fe8, L_0000023117de2560, C4<>;
L_0000023117dea340 .part L_0000023117e91d00, 16, 5;
L_0000023117deb1a0 .functor MUXZ 5, L_0000023117dea340, L_0000023117e35030, L_0000023117de23a0, C4<>;
L_0000023117dea3e0 .part L_0000023117e91d00, 0, 16;
L_0000023117dea480 .functor MUXZ 16, L_0000023117dea3e0, L_0000023117e35078, L_0000023117de2330, C4<>;
L_0000023117dea520 .part L_0000023117e91d00, 6, 5;
L_0000023117deb740 .concat [ 5 32 0 0], L_0000023117dea520, L_0000023117e35108;
L_0000023117deaca0 .functor MUXZ 37, L_0000023117deb740, L_0000023117e350c0, L_0000023117de1840, C4<>;
L_0000023117dea840 .part L_0000023117deaca0, 0, 32;
L_0000023117debba0 .part L_0000023117e91d00, 0, 6;
L_0000023117dea8e0 .functor MUXZ 6, L_0000023117debba0, L_0000023117e35150, L_0000023117de2090, C4<>;
L_0000023117deb240 .part L_0000023117e91d00, 0, 26;
L_0000023117deb2e0 .concat [ 26 32 0 0], L_0000023117deb240, L_0000023117e351e0;
L_0000023117dea5c0 .functor MUXZ 58, L_0000023117deb2e0, L_0000023117e35198, L_0000023117de22c0, C4<>;
L_0000023117dea660 .part L_0000023117dea5c0, 0, 32;
L_0000023117dea700 .arith/sum 32, v0000023117de3770_0, L_0000023117e35228;
L_0000023117deb380 .cmp/eq 6, L_0000023117deade0, L_0000023117e35270;
L_0000023117de9f80 .cmp/eq 6, L_0000023117deade0, L_0000023117e352b8;
L_0000023117dea980 .concat [ 6 26 0 0], L_0000023117deade0, L_0000023117e35300;
L_0000023117debd80 .cmp/eq 32, L_0000023117dea980, L_0000023117e35348;
L_0000023117deb6a0 .cmp/eq 6, L_0000023117dea8e0, L_0000023117e35390;
L_0000023117dea020 .cmp/eq 6, L_0000023117deade0, L_0000023117e353d8;
L_0000023117deaa20 .cmp/eq 6, L_0000023117deade0, L_0000023117e35420;
L_0000023117deab60 .part L_0000023117dea480, 0, 10;
L_0000023117deaac0 .concat [ 10 22 0 0], L_0000023117deab60, L_0000023117e35468;
L_0000023117dead40 .arith/sum 32, v0000023117de3770_0, L_0000023117deaac0;
L_0000023117deac00 .functor MUXZ 32, L_0000023117dead40, L_0000023117dea660, L_0000023117de1ca0, C4<>;
L_0000023117debce0 .functor MUXZ 32, L_0000023117deac00, L_0000023117de1920, L_0000023117de2410, C4<>;
L_0000023117deb7e0 .functor MUXZ 32, L_0000023117debce0, L_0000023117dea660, L_0000023117de1c30, C4<>;
L_0000023117e91d00 .functor MUXZ 32, L_0000023117de21e0, L_0000023117e354f8, L_0000023117de2020, C4<>;
L_0000023117e91080 .cmp/eq 6, L_0000023117deade0, L_0000023117e355d0;
L_0000023117e92a20 .cmp/eq 6, L_0000023117deade0, L_0000023117e35618;
L_0000023117e920c0 .cmp/eq 6, L_0000023117deade0, L_0000023117e35660;
L_0000023117e91440 .concat [ 16 16 0 0], L_0000023117dea480, L_0000023117e356a8;
L_0000023117e91120 .part L_0000023117dea480, 15, 1;
LS_0000023117e91300_0_0 .concat [ 1 1 1 1], L_0000023117e91120, L_0000023117e91120, L_0000023117e91120, L_0000023117e91120;
LS_0000023117e91300_0_4 .concat [ 1 1 1 1], L_0000023117e91120, L_0000023117e91120, L_0000023117e91120, L_0000023117e91120;
LS_0000023117e91300_0_8 .concat [ 1 1 1 1], L_0000023117e91120, L_0000023117e91120, L_0000023117e91120, L_0000023117e91120;
LS_0000023117e91300_0_12 .concat [ 1 1 1 1], L_0000023117e91120, L_0000023117e91120, L_0000023117e91120, L_0000023117e91120;
L_0000023117e91300 .concat [ 4 4 4 4], LS_0000023117e91300_0_0, LS_0000023117e91300_0_4, LS_0000023117e91300_0_8, LS_0000023117e91300_0_12;
L_0000023117e92ac0 .concat [ 16 16 0 0], L_0000023117dea480, L_0000023117e91300;
L_0000023117e92b60 .functor MUXZ 32, L_0000023117e92ac0, L_0000023117e91440, L_0000023117de1d10, C4<>;
L_0000023117e92c00 .concat [ 6 26 0 0], L_0000023117deade0, L_0000023117e356f0;
L_0000023117e91a80 .cmp/eq 32, L_0000023117e92c00, L_0000023117e35738;
L_0000023117e918a0 .cmp/eq 6, L_0000023117dea8e0, L_0000023117e35780;
L_0000023117e92520 .cmp/eq 6, L_0000023117dea8e0, L_0000023117e357c8;
L_0000023117e90fe0 .cmp/eq 6, L_0000023117deade0, L_0000023117e35810;
L_0000023117e911c0 .functor MUXZ 32, L_0000023117e92b60, L_0000023117e35858, L_0000023117e90fe0, C4<>;
L_0000023117e92840 .functor MUXZ 32, L_0000023117e911c0, L_0000023117dea840, L_0000023117de1b50, C4<>;
L_0000023117e913a0 .concat [ 6 26 0 0], L_0000023117deade0, L_0000023117e358a0;
L_0000023117e91b20 .cmp/eq 32, L_0000023117e913a0, L_0000023117e358e8;
L_0000023117e91940 .cmp/eq 6, L_0000023117dea8e0, L_0000023117e35930;
L_0000023117e92480 .cmp/eq 6, L_0000023117dea8e0, L_0000023117e35978;
L_0000023117e91da0 .cmp/eq 6, L_0000023117deade0, L_0000023117e359c0;
L_0000023117e914e0 .functor MUXZ 32, L_0000023117de1920, v0000023117de3770_0, L_0000023117e91da0, C4<>;
L_0000023117e92d40 .functor MUXZ 32, L_0000023117e914e0, L_0000023117de2100, L_0000023117de1d80, C4<>;
L_0000023117e91ee0 .part v0000023117de0750_0, 0, 8;
S_0000023117dc8a20 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023117da7a20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023117de2480 .functor NOT 1, v0000023117dbcb10_0, C4<0>, C4<0>, C4<0>;
v0000023117dbc7f0_0 .net *"_ivl_0", 0 0, L_0000023117de2480;  1 drivers
v0000023117dbc1b0_0 .net "in1", 31 0, L_0000023117de2100;  alias, 1 drivers
v0000023117dbc9d0_0 .net "in2", 31 0, L_0000023117e92840;  alias, 1 drivers
v0000023117dbbfd0_0 .net "out", 31 0, L_0000023117e92200;  alias, 1 drivers
v0000023117dbba30_0 .net "s", 0 0, v0000023117dbcb10_0;  alias, 1 drivers
L_0000023117e92200 .functor MUXZ 32, L_0000023117e92840, L_0000023117de2100, L_0000023117de2480, C4<>;
S_0000023117d82ef0 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023117e32010 .param/l "RType" 0 4 9, C4<000000>;
P_0000023117e32048 .param/l "add" 0 4 11, C4<100000>;
P_0000023117e32080 .param/l "addi" 0 4 13, C4<001000>;
P_0000023117e320b8 .param/l "addu" 0 4 11, C4<100001>;
P_0000023117e320f0 .param/l "and_" 0 4 11, C4<100100>;
P_0000023117e32128 .param/l "andi" 0 4 13, C4<001100>;
P_0000023117e32160 .param/l "beq" 0 4 13, C4<000100>;
P_0000023117e32198 .param/l "bne" 0 4 13, C4<000101>;
P_0000023117e321d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000023117e32208 .param/l "j" 0 4 14, C4<000010>;
P_0000023117e32240 .param/l "jal" 0 4 14, C4<000011>;
P_0000023117e32278 .param/l "jr" 0 4 12, C4<001000>;
P_0000023117e322b0 .param/l "lw" 0 4 13, C4<100011>;
P_0000023117e322e8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000023117e32320 .param/l "or_" 0 4 11, C4<100101>;
P_0000023117e32358 .param/l "ori" 0 4 13, C4<001101>;
P_0000023117e32390 .param/l "sgt" 0 4 12, C4<101011>;
P_0000023117e323c8 .param/l "sll" 0 4 12, C4<000000>;
P_0000023117e32400 .param/l "slt" 0 4 11, C4<101010>;
P_0000023117e32438 .param/l "slti" 0 4 13, C4<101010>;
P_0000023117e32470 .param/l "srl" 0 4 12, C4<000010>;
P_0000023117e324a8 .param/l "sub" 0 4 11, C4<100010>;
P_0000023117e324e0 .param/l "subu" 0 4 11, C4<100011>;
P_0000023117e32518 .param/l "sw" 0 4 13, C4<101011>;
P_0000023117e32550 .param/l "xor_" 0 4 11, C4<100110>;
P_0000023117e32588 .param/l "xori" 0 4 13, C4<001110>;
v0000023117dbc4d0_0 .var "ALUOp", 3 0;
v0000023117dbcb10_0 .var "ALUSrc", 0 0;
v0000023117dbaef0_0 .var "MemReadEn", 0 0;
v0000023117dbcbb0_0 .var "MemWriteEn", 0 0;
v0000023117dbb0d0_0 .var "MemtoReg", 0 0;
v0000023117dbbc10_0 .var "RegDst", 0 0;
v0000023117dbb170_0 .var "RegWriteEn", 0 0;
v0000023117dbbb70_0 .net "funct", 5 0, L_0000023117dea8e0;  alias, 1 drivers
v0000023117dbccf0_0 .var "hlt", 0 0;
v0000023117dbb210_0 .net "opcode", 5 0, L_0000023117deade0;  alias, 1 drivers
v0000023117dbcd90_0 .net "rst", 0 0, v0000023117dea2a0_0;  alias, 1 drivers
E_0000023117da83a0 .event anyedge, v0000023117dbcd90_0, v0000023117dbb210_0, v0000023117dbbb70_0;
S_0000023117d83080 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023117da79e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023117de24f0 .functor NOT 1, v0000023117ddfb70_0, C4<0>, C4<0>, C4<0>;
v0000023117dbb3f0_0 .net *"_ivl_0", 0 0, L_0000023117de24f0;  1 drivers
v0000023117dbb490_0 .net "in1", 31 0, L_0000023117dea700;  alias, 1 drivers
v0000023117dbc110_0 .net "in2", 31 0, L_0000023117deb7e0;  alias, 1 drivers
v0000023117dbbcb0_0 .net "out", 31 0, L_0000023117dea0c0;  alias, 1 drivers
v0000023117dbbdf0_0 .net "s", 0 0, v0000023117ddfb70_0;  alias, 1 drivers
L_0000023117dea0c0 .functor MUXZ 32, L_0000023117deb7e0, L_0000023117dea700, L_0000023117de24f0, C4<>;
S_0000023117d50be0 .scope module, "RF" "registerFile" 3 73, 7 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000023117de1920 .functor BUFZ 32, L_0000023117e92980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023117de2100 .functor BUFZ 32, L_0000023117e91800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117ddf8f0_1 .array/port v0000023117ddf8f0, 1;
L_0000023117de2170 .functor BUFZ 32, v0000023117ddf8f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117ddf8f0_2 .array/port v0000023117ddf8f0, 2;
L_0000023117de1ae0 .functor BUFZ 32, v0000023117ddf8f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117ddf8f0_3 .array/port v0000023117ddf8f0, 3;
L_0000023117de2250 .functor BUFZ 32, v0000023117ddf8f0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117ddf8f0_4 .array/port v0000023117ddf8f0, 4;
L_0000023117de1990 .functor BUFZ 32, v0000023117ddf8f0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117ddf8f0_5 .array/port v0000023117ddf8f0, 5;
L_0000023117de16f0 .functor BUFZ 32, v0000023117ddf8f0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117ddf8f0_6 .array/port v0000023117ddf8f0, 6;
L_0000023117de1e60 .functor BUFZ 32, v0000023117ddf8f0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117dbc250_0 .net *"_ivl_0", 31 0, L_0000023117e92980;  1 drivers
v0000023117dbc2f0_0 .net *"_ivl_10", 6 0, L_0000023117e90f40;  1 drivers
L_0000023117e35588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023117dbb530_0 .net *"_ivl_13", 1 0, L_0000023117e35588;  1 drivers
v0000023117dbc390_0 .net *"_ivl_2", 6 0, L_0000023117e928e0;  1 drivers
L_0000023117e35540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023117dbc570_0 .net *"_ivl_5", 1 0, L_0000023117e35540;  1 drivers
v0000023117dbc610_0 .net *"_ivl_8", 31 0, L_0000023117e91800;  1 drivers
v0000023117d99030_0 .net "clk", 0 0, L_0000023117de17d0;  alias, 1 drivers
v0000023117d984f0_0 .var/i "i", 31 0;
v0000023117de1010_0 .net "readData1", 31 0, L_0000023117de1920;  alias, 1 drivers
v0000023117de0610_0 .net "readData2", 31 0, L_0000023117de2100;  alias, 1 drivers
v0000023117de0ed0_0 .net "readRegister1", 4 0, L_0000023117debb00;  alias, 1 drivers
v0000023117ddf7b0_0 .net "readRegister2", 4 0, L_0000023117deb1a0;  alias, 1 drivers
v0000023117ddf8f0 .array "registers", 31 0, 31 0;
v0000023117ddf850_0 .net "regs0", 31 0, L_0000023117de2170;  alias, 1 drivers
v0000023117de10b0_0 .net "regs1", 31 0, L_0000023117de1ae0;  alias, 1 drivers
v0000023117de1510_0 .net "regs2", 31 0, L_0000023117de2250;  alias, 1 drivers
v0000023117de11f0_0 .net "regs3", 31 0, L_0000023117de1990;  alias, 1 drivers
v0000023117ddfa30_0 .net "regs4", 31 0, L_0000023117de16f0;  alias, 1 drivers
v0000023117ddfad0_0 .net "regs5", 31 0, L_0000023117de1e60;  alias, 1 drivers
v0000023117de0930_0 .net "rst", 0 0, v0000023117dea2a0_0;  alias, 1 drivers
v0000023117de0890_0 .net "we", 0 0, v0000023117dbb170_0;  alias, 1 drivers
v0000023117de0f70_0 .net "writeData", 31 0, L_0000023117e91bc0;  alias, 1 drivers
v0000023117ddfcb0_0 .net "writeRegister", 4 0, L_0000023117e923e0;  alias, 1 drivers
E_0000023117da7ea0/0 .event negedge, v0000023117dbcd90_0;
E_0000023117da7ea0/1 .event posedge, v0000023117d99030_0;
E_0000023117da7ea0 .event/or E_0000023117da7ea0/0, E_0000023117da7ea0/1;
L_0000023117e92980 .array/port v0000023117ddf8f0, L_0000023117e928e0;
L_0000023117e928e0 .concat [ 5 2 0 0], L_0000023117debb00, L_0000023117e35540;
L_0000023117e91800 .array/port v0000023117ddf8f0, L_0000023117e90f40;
L_0000023117e90f40 .concat [ 5 2 0 0], L_0000023117deb1a0, L_0000023117e35588;
S_0000023117d50d70 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 29, 7 29 0, S_0000023117d50be0;
 .timescale 0 0;
v0000023117dbbf30_0 .var/i "i", 31 0;
S_0000023117d6a830 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023117da79a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023117de1df0 .functor NOT 1, v0000023117dbbc10_0, C4<0>, C4<0>, C4<0>;
v0000023117ddff30_0 .net *"_ivl_0", 0 0, L_0000023117de1df0;  1 drivers
v0000023117de0e30_0 .net "in1", 4 0, L_0000023117deb1a0;  alias, 1 drivers
v0000023117de02f0_0 .net "in2", 4 0, L_0000023117deafc0;  alias, 1 drivers
v0000023117de1150_0 .net "out", 4 0, L_0000023117e923e0;  alias, 1 drivers
v0000023117ddfdf0_0 .net "s", 0 0, v0000023117dbbc10_0;  alias, 1 drivers
L_0000023117e923e0 .functor MUXZ 5, L_0000023117deafc0, L_0000023117deb1a0, L_0000023117de1df0, C4<>;
S_0000023117d6a9c0 .scope module, "WBMux" "mux2x1" 3 98, 5 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023117da7c20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023117de1ed0 .functor NOT 1, v0000023117dbb0d0_0, C4<0>, C4<0>, C4<0>;
v0000023117de09d0_0 .net *"_ivl_0", 0 0, L_0000023117de1ed0;  1 drivers
v0000023117de1470_0 .net "in1", 31 0, v0000023117de0750_0;  alias, 1 drivers
v0000023117de0b10_0 .net "in2", 31 0, v0000023117de0110_0;  alias, 1 drivers
v0000023117de1290_0 .net "out", 31 0, L_0000023117e91bc0;  alias, 1 drivers
v0000023117ddfd50_0 .net "s", 0 0, v0000023117dbb0d0_0;  alias, 1 drivers
L_0000023117e91bc0 .functor MUXZ 32, v0000023117de0110_0, v0000023117de0750_0, L_0000023117de1ed0, C4<>;
S_0000023117d4f2a0 .scope module, "alu" "ALU" 3 88, 8 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023117d4f430 .param/l "ADD" 0 8 12, C4<0000>;
P_0000023117d4f468 .param/l "AND" 0 8 12, C4<0010>;
P_0000023117d4f4a0 .param/l "NOR" 0 8 12, C4<0101>;
P_0000023117d4f4d8 .param/l "OR" 0 8 12, C4<0011>;
P_0000023117d4f510 .param/l "SGT" 0 8 12, C4<0111>;
P_0000023117d4f548 .param/l "SLL" 0 8 12, C4<1000>;
P_0000023117d4f580 .param/l "SLT" 0 8 12, C4<0110>;
P_0000023117d4f5b8 .param/l "SRL" 0 8 12, C4<1001>;
P_0000023117d4f5f0 .param/l "SUB" 0 8 12, C4<0001>;
P_0000023117d4f628 .param/l "XOR" 0 8 12, C4<0100>;
P_0000023117d4f660 .param/l "data_width" 0 8 3, +C4<00000000000000000000000000100000>;
P_0000023117d4f698 .param/l "sel_width" 0 8 4, +C4<00000000000000000000000000000100>;
L_0000023117e35a08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023117de06b0_0 .net/2u *"_ivl_0", 31 0, L_0000023117e35a08;  1 drivers
v0000023117de1330_0 .net "opSel", 3 0, v0000023117dbc4d0_0;  alias, 1 drivers
v0000023117ddf670_0 .net "operand1", 31 0, L_0000023117e92d40;  alias, 1 drivers
v0000023117de13d0_0 .net "operand2", 31 0, L_0000023117e92200;  alias, 1 drivers
v0000023117de0750_0 .var "result", 31 0;
v0000023117ddf990_0 .net "zero", 0 0, L_0000023117e92ca0;  alias, 1 drivers
E_0000023117da8020 .event anyedge, v0000023117dbc4d0_0, v0000023117ddf670_0, v0000023117dbbfd0_0;
L_0000023117e92ca0 .cmp/eq 32, v0000023117de0750_0, L_0000023117e35a08;
S_0000023117d38fd0 .scope module, "branchcontroller" "BranchController" 3 53, 9 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023117e345e0 .param/l "RType" 0 4 9, C4<000000>;
P_0000023117e34618 .param/l "add" 0 4 11, C4<100000>;
P_0000023117e34650 .param/l "addi" 0 4 13, C4<001000>;
P_0000023117e34688 .param/l "addu" 0 4 11, C4<100001>;
P_0000023117e346c0 .param/l "and_" 0 4 11, C4<100100>;
P_0000023117e346f8 .param/l "andi" 0 4 13, C4<001100>;
P_0000023117e34730 .param/l "beq" 0 4 13, C4<000100>;
P_0000023117e34768 .param/l "bne" 0 4 13, C4<000101>;
P_0000023117e347a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000023117e347d8 .param/l "j" 0 4 14, C4<000010>;
P_0000023117e34810 .param/l "jal" 0 4 14, C4<000011>;
P_0000023117e34848 .param/l "jr" 0 4 12, C4<001000>;
P_0000023117e34880 .param/l "lw" 0 4 13, C4<100011>;
P_0000023117e348b8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000023117e348f0 .param/l "or_" 0 4 11, C4<100101>;
P_0000023117e34928 .param/l "ori" 0 4 13, C4<001101>;
P_0000023117e34960 .param/l "sgt" 0 4 12, C4<101011>;
P_0000023117e34998 .param/l "sll" 0 4 12, C4<000000>;
P_0000023117e349d0 .param/l "slt" 0 4 11, C4<101010>;
P_0000023117e34a08 .param/l "slti" 0 4 13, C4<101010>;
P_0000023117e34a40 .param/l "srl" 0 4 12, C4<000010>;
P_0000023117e34a78 .param/l "sub" 0 4 11, C4<100010>;
P_0000023117e34ab0 .param/l "subu" 0 4 11, C4<100011>;
P_0000023117e34ae8 .param/l "sw" 0 4 13, C4<101011>;
P_0000023117e34b20 .param/l "xor_" 0 4 11, C4<100110>;
P_0000023117e34b58 .param/l "xori" 0 4 13, C4<001110>;
v0000023117ddfb70_0 .var "PCsrc", 0 0;
v0000023117ddf710_0 .net "funct", 5 0, L_0000023117dea8e0;  alias, 1 drivers
v0000023117ddfc10_0 .net "opcode", 5 0, L_0000023117deade0;  alias, 1 drivers
v0000023117ddfe90_0 .net "operand1", 31 0, L_0000023117de1920;  alias, 1 drivers
v0000023117ddffd0_0 .net "operand2", 31 0, L_0000023117e92200;  alias, 1 drivers
v0000023117de0390_0 .net "rst", 0 0, v0000023117dea2a0_0;  alias, 1 drivers
E_0000023117da76e0/0 .event anyedge, v0000023117dbcd90_0, v0000023117dbb210_0, v0000023117de1010_0, v0000023117dbbfd0_0;
E_0000023117da76e0/1 .event anyedge, v0000023117dbbb70_0;
E_0000023117da76e0 .event/or E_0000023117da76e0/0, E_0000023117da76e0/1;
S_0000023117d39160 .scope module, "dataMemory" "DM" 3 93, 10 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023117de07f0_0 .net "address", 7 0, L_0000023117e91ee0;  1 drivers
v0000023117de0bb0_0 .net "clock", 0 0, L_0000023117de17d0;  alias, 1 drivers
v0000023117de0c50_0 .net "data", 31 0, L_0000023117de2100;  alias, 1 drivers
v0000023117de0070 .array "datamem", 0 1023, 31 0;
v0000023117de0cf0_0 .var/i "i", 31 0;
v0000023117de0110_0 .var "q", 31 0;
v0000023117de0a70_0 .net "rden", 0 0, v0000023117dbaef0_0;  alias, 1 drivers
v0000023117de01b0_0 .net "wren", 0 0, v0000023117dbcbb0_0;  alias, 1 drivers
E_0000023117da74e0 .event negedge, v0000023117d99030_0;
S_0000023117e34ba0 .scope module, "instructionMemory" "IM" 3 63, 11 2 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000023117de21e0 .functor BUFZ 32, L_0000023117dea160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023117de0430 .array "InstMem", 0 1023, 31 0;
v0000023117de0d90_0 .net *"_ivl_0", 31 0, L_0000023117dea160;  1 drivers
v0000023117de0250_0 .net *"_ivl_3", 9 0, L_0000023117dea200;  1 drivers
v0000023117de04d0_0 .net *"_ivl_4", 11 0, L_0000023117e92340;  1 drivers
L_0000023117e354b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023117de0570_0 .net *"_ivl_7", 1 0, L_0000023117e354b0;  1 drivers
v0000023117de3130_0 .net "address", 31 0, v0000023117de3770_0;  alias, 1 drivers
v0000023117de4030_0 .net "q", 31 0, L_0000023117de21e0;  alias, 1 drivers
L_0000023117dea160 .array/port v0000023117de0430, L_0000023117e92340;
L_0000023117dea200 .part v0000023117de3770_0, 0, 10;
L_0000023117e92340 .concat [ 10 2 0 0], L_0000023117dea200, L_0000023117e354b0;
S_0000023117e34d30 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_0000023117dc8890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023117da7a60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023117de4350_0 .net "PCin", 31 0, L_0000023117dea0c0;  alias, 1 drivers
v0000023117de3770_0 .var "PCout", 31 0;
v0000023117de2e10_0 .net "clk", 0 0, L_0000023117de17d0;  alias, 1 drivers
v0000023117de34f0_0 .net "rst", 0 0, v0000023117dea2a0_0;  alias, 1 drivers
    .scope S_0000023117d38fd0;
T_0 ;
    %wait E_0000023117da76e0;
    %load/vec4 v0000023117de0390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023117ddfb70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023117ddfc10_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023117ddfe90_0;
    %load/vec4 v0000023117ddffd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000023117ddfc10_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000023117ddfe90_0;
    %load/vec4 v0000023117ddffd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000023117ddfc10_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023117ddfc10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023117ddfc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000023117ddf710_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117ddfb70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023117ddfb70_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023117e34d30;
T_1 ;
    %wait E_0000023117da7ea0;
    %load/vec4 v0000023117de34f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023117de3770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023117de4350_0;
    %assign/vec4 v0000023117de3770_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023117e34ba0;
T_2 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 537133055, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2820931586, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2820997150, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2821062666, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2823290878, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2823356415, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2823356416, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2823421962, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2825650174, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2825715711, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2825715712, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 2825781258, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0430, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023117d82ef0;
T_3 ;
    %wait E_0000023117da83a0;
    %load/vec4 v0000023117dbcd90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023117dbccf0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023117dbcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023117dbb0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023117dbaef0_0, 0;
    %assign/vec4 v0000023117dbbc10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023117dbccf0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023117dbc4d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023117dbcb10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023117dbb170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023117dbcbb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023117dbb0d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023117dbaef0_0, 0, 1;
    %store/vec4 v0000023117dbbc10_0, 0, 1;
    %load/vec4 v0000023117dbb210_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbccf0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbbc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %load/vec4 v0000023117dbbb70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbbc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023117dbbc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbaef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbb0d0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023117dbcb10_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023117dbc4d0_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023117d50be0;
T_4 ;
    %wait E_0000023117da7ea0;
    %fork t_1, S_0000023117d50d70;
    %jmp t_0;
    .scope S_0000023117d50d70;
t_1 ;
    %load/vec4 v0000023117de0930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023117dbbf30_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023117dbbf30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023117dbbf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117ddf8f0, 0, 4;
    %load/vec4 v0000023117dbbf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023117dbbf30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023117de0890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023117de0f70_0;
    %load/vec4 v0000023117ddfcb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117ddf8f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117ddf8f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023117d50be0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023117d50be0;
T_5 ;
    %delay 2002, 0;
    %vpi_call 7 61 "$display", "Reading Register File : " {0 0 0};
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000023117d984f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023117d984f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0000023117d984f0_0;
    %load/vec4a v0000023117ddf8f0, 4;
    %ix/getv/s 4, v0000023117d984f0_0;
    %load/vec4a v0000023117ddf8f0, 4;
    %vpi_call 7 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000023117d984f0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000023117d984f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023117d984f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023117d4f2a0;
T_6 ;
    %wait E_0000023117da8020;
    %load/vec4 v0000023117de1330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %add;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %sub;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %and;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %or;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %xor;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %or;
    %inv;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023117ddf670_0;
    %load/vec4 v0000023117de13d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023117de13d0_0;
    %load/vec4 v0000023117ddf670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023117ddf670_0;
    %ix/getv 4, v0000023117de13d0_0;
    %shiftl 4;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023117ddf670_0;
    %ix/getv 4, v0000023117de13d0_0;
    %shiftr 4;
    %assign/vec4 v0000023117de0750_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023117d39160;
T_7 ;
    %wait E_0000023117da74e0;
    %load/vec4 v0000023117de0a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023117de07f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023117de0070, 4;
    %assign/vec4 v0000023117de0110_0, 0;
T_7.0 ;
    %load/vec4 v0000023117de01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023117de0c50_0;
    %load/vec4 v0000023117de07f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023117de0070, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023117d39160;
T_8 ;
    %delay 2002, 0;
    %vpi_call 10 24 "$display", "Reading Data Memory Content : " {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000023117de0cf0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023117de0cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000023117de0cf0_0;
    %load/vec4a v0000023117de0070, 4;
    %vpi_call 10 26 "$display", "Mem[%d] = %d", &PV<v0000023117de0cf0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023117de0cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023117de0cf0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023117dc8890;
T_9 ;
    %wait E_0000023117da7ea0;
    %load/vec4 v0000023117de7bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023117de8840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023117de8840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023117de8840_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023117db34c0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023117deb880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023117dea2a0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000023117db34c0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000023117deb880_0;
    %inv;
    %assign/vec4 v0000023117deb880_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023117db34c0;
T_12 ;
    %vpi_call 2 35 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023117dea2a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023117dea2a0_0, 0, 1;
    %delay 2002, 0;
    %vpi_call 2 42 "$display", "Number of cycles consumed: %d", v0000023117deb600_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./processor.v";
    "./opcodes.v";
    "./mux2x1.v";
    "./controlUnit.v";
    "./registerFile.v";
    "./ALU.v";
    "./BranchController.v";
    "./DM.v";
    "./IM.v";
    "./programCounter.v";
