Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 03:11:49 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  119         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (355)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 119 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (355)
--------------------------------------------------
 There are 355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  382          inf        0.000                      0                  382           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           382 Endpoints
Min Delay           382 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_B/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.938ns  (logic 2.928ns (18.372%)  route 13.010ns (81.628%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 f  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 f  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 f  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 f  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 f  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 f  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 f  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 f  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 f  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.067    12.844    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348    13.192 r  registers/Reg_SP/o_Data[15]_i_3/O
                         net (fo=1, routed)           0.848    14.040    registers/Reg_SP/o_Data[15]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.679    14.843    registers/Reg_SP/o_Data_reg[6]_0[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.152    14.995 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.943    15.938    registers/Reg_B/D[7]
    SLICE_X9Y24          FDCE                                         r  registers/Reg_B/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_D/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.748ns  (logic 2.928ns (18.592%)  route 12.820ns (81.408%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 f  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 f  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 f  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 f  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 f  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 f  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 f  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 f  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 f  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.067    12.844    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348    13.192 r  registers/Reg_SP/o_Data[15]_i_3/O
                         net (fo=1, routed)           0.848    14.040    registers/Reg_SP/o_Data[15]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.679    14.843    registers/Reg_SP/o_Data_reg[6]_0[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.152    14.995 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.754    15.748    registers/Reg_D/D[7]
    SLICE_X8Y24          FDCE                                         r  registers/Reg_D/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_H/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.715ns  (logic 2.928ns (18.632%)  route 12.787ns (81.368%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 f  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 f  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 f  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 f  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 f  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 f  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 f  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 f  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 f  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.067    12.844    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348    13.192 r  registers/Reg_SP/o_Data[15]_i_3/O
                         net (fo=1, routed)           0.848    14.040    registers/Reg_SP/o_Data[15]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.679    14.843    registers/Reg_SP/o_Data_reg[6]_0[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.152    14.995 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.720    15.715    registers/Reg_H/D[7]
    SLICE_X6Y24          FDCE                                         r  registers/Reg_H/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_W/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.577ns  (logic 2.928ns (18.797%)  route 12.649ns (81.203%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 f  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 f  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 f  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 f  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 f  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 f  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 f  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 f  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 f  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.067    12.844    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.348    13.192 r  registers/Reg_SP/o_Data[15]_i_3/O
                         net (fo=1, routed)           0.848    14.040    registers/Reg_SP/o_Data[15]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.679    14.843    registers/Reg_SP/o_Data_reg[6]_0[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.152    14.995 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.582    15.577    registers/Reg_W/D[7]
    SLICE_X7Y24          FDCE                                         r  registers/Reg_W/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_W/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.513ns  (logic 3.130ns (20.176%)  route 12.383ns (79.824%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=8 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 r  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 r  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 r  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.101    12.877    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.376    13.253 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.436    13.690    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.326    14.016 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.274    14.290    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           1.100    15.513    registers/Reg_W/D[6]
    SLICE_X7Y24          FDCE                                         r  registers/Reg_W/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_PC/o_Data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.186ns  (logic 3.130ns (20.611%)  route 12.056ns (79.389%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT4=1 LUT5=8 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 r  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 r  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 r  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.101    12.877    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.376    13.253 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.436    13.690    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.326    14.016 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.678    14.694    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.818 r  registers/Reg_SP/o_Data[14]_i_1/O
                         net (fo=2, routed)           0.369    15.186    registers/Reg_PC/D[14]
    SLICE_X7Y25          FDCE                                         r  registers/Reg_PC/o_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_SP/o_Data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.186ns  (logic 3.130ns (20.611%)  route 12.056ns (79.389%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT4=1 LUT5=8 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 r  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 r  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 r  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.101    12.877    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.376    13.253 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.436    13.690    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.326    14.016 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.678    14.694    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.818 r  registers/Reg_SP/o_Data[14]_i_1/O
                         net (fo=2, routed)           0.369    15.186    registers/Reg_SP/o_Data_reg[6]_0[4]
    SLICE_X6Y25          FDCE                                         r  registers/Reg_SP/o_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_H/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.172ns  (logic 3.130ns (20.630%)  route 12.042ns (79.370%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=8 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 r  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 r  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 r  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.101    12.877    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.376    13.253 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.436    13.690    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.326    14.016 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.274    14.290    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           0.758    15.172    registers/Reg_H/D[6]
    SLICE_X6Y24          FDCE                                         r  registers/Reg_H/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_B/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.084ns  (logic 3.130ns (20.750%)  route 11.954ns (79.250%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=8 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 r  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 r  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 r  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.101    12.877    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.376    13.253 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.436    13.690    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.326    14.016 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.274    14.290    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           0.671    15.084    registers/Reg_B/D[6]
    SLICE_X9Y24          FDCE                                         r  registers/Reg_B/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_D/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.084ns  (logic 3.130ns (20.750%)  route 11.954ns (79.250%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT5=8 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          1.056     1.512    cu/cu_clock/i_In[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.148     1.660 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.705     3.365    cu/cu_clock/o_Step_reg[0]_1
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.328     3.693 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_9/O
                         net (fo=5, routed)           0.657     4.349    cu/cu_clock/o_Data_reg[5]_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_13/O
                         net (fo=3, routed)           0.602     5.075    instruction_register/o_Data_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=17, routed)          0.827     6.026    registers/Reg_C/read16[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.150 r  registers/Reg_C/o_Address_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           1.096     7.245    registers/Reg_L/o_Address_OBUF[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.369 r  registers/Reg_L/o_Data[3]_i_5__0/O
                         net (fo=3, routed)           0.643     8.012    registers/Reg_L/o_Data[3]_i_5__0_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.150     8.162 r  registers/Reg_L/o_Data[5]_i_5__0/O
                         net (fo=3, routed)           0.674     8.836    registers/Reg_L/o_Data[5]_i_5__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.326     9.162 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.676     9.838    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.962 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    10.647    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.124    10.771 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.854    11.625    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.152    11.777 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           1.101    12.877    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.376    13.253 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.436    13.690    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.326    14.016 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.274    14.290    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           0.671    15.084    registers/Reg_D/D[6]
    SLICE_X8Y24          FDCE                                         r  registers/Reg_D/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.458%)  route 0.148ns (39.542%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=24, routed)          0.148     0.276    cu/cu_clock/o_Step_reg[3]_0[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.098     0.374 r  cu/cu_clock/o_Step[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    cu/cu_clock/o_Step[4]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  cu/cu_clock/o_Step_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/Reg_F/o_Data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu/Reg_F/o_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  alu/Reg_F/o_Data_reg[0]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  alu/Reg_F/o_Data_reg[0]/Q
                         net (fo=2, routed)           0.208     0.349    registers/Reg_SP/flags[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.394 r  registers/Reg_SP/o_Data[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.394    alu/Reg_F/o_Data_reg[0]_0
    SLICE_X5Y24          FDCE                                         r  alu/Reg_F/o_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            cu/initialize_fetch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.183ns (44.180%)  route 0.231ns (55.820%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  cu/initialize_fetch_reg/Q
                         net (fo=17, routed)          0.231     0.372    cu/cu_clock/initialize_fetch_reg_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I3_O)        0.042     0.414 r  cu/cu_clock/initialize_fetch_i_1/O
                         net (fo=1, routed)           0.000     0.414    cu/cu_clock_n_65
    SLICE_X4Y20          FDPE                                         r  cu/initialize_fetch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_register/o_Data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.424%)  route 0.242ns (56.576%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          0.175     0.316    cu/cu_clock/i_In[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  cu/cu_clock/o_Data[7]_i_1__7/O
                         net (fo=8, routed)           0.068     0.428    instruction_register/o_Data_reg[7]_0[0]
    SLICE_X3Y19          FDCE                                         r  instruction_register/o_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_register/o_Data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.424%)  route 0.242ns (56.576%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          0.175     0.316    cu/cu_clock/i_In[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  cu/cu_clock/o_Data[7]_i_1__7/O
                         net (fo=8, routed)           0.068     0.428    instruction_register/o_Data_reg[7]_0[0]
    SLICE_X3Y19          FDCE                                         r  instruction_register/o_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers/Reg_L/o_Data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_PC/o_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.637%)  route 0.272ns (59.363%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  registers/Reg_L/o_Data_reg[0]/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  registers/Reg_L/o_Data_reg[0]/Q
                         net (fo=5, routed)           0.077     0.218    registers/Reg_L/Q[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.263 r  registers/Reg_L/o_Data[0]_i_1__1/O
                         net (fo=3, routed)           0.194     0.458    registers/Reg_PC/D[0]
    SLICE_X11Y21         FDCE                                         r  registers/Reg_PC/o_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_register/o_Data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.653%)  route 0.295ns (61.347%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          0.175     0.316    cu/cu_clock/i_In[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  cu/cu_clock/o_Data[7]_i_1__7/O
                         net (fo=8, routed)           0.121     0.481    instruction_register/o_Data_reg[7]_0[0]
    SLICE_X3Y18          FDCE                                         r  instruction_register/o_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_register/o_Data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.653%)  route 0.295ns (61.347%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          0.175     0.316    cu/cu_clock/i_In[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  cu/cu_clock/o_Data[7]_i_1__7/O
                         net (fo=8, routed)           0.121     0.481    instruction_register/o_Data_reg[7]_0[0]
    SLICE_X3Y18          FDCE                                         r  instruction_register/o_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_register/o_Data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.653%)  route 0.295ns (61.347%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          0.175     0.316    cu/cu_clock/i_In[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  cu/cu_clock/o_Data[7]_i_1__7/O
                         net (fo=8, routed)           0.121     0.481    instruction_register/o_Data_reg[7]_0[0]
    SLICE_X3Y18          FDCE                                         r  instruction_register/o_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_register/o_Data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.653%)  route 0.295ns (61.347%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[4]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[4]/Q
                         net (fo=21, routed)          0.175     0.316    cu/cu_clock/i_In[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  cu/cu_clock/o_Data[7]_i_1__7/O
                         net (fo=8, routed)           0.121     0.481    instruction_register/o_Data_reg[7]_0[0]
    SLICE_X3Y18          FDCE                                         r  instruction_register/o_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------





