<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][31]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][30]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][29]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][28]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][27]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][26]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][25]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][24]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][23]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][22]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][21]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][20]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][19]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][18]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][17]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][16]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][15]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][14]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][13]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][12]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][11]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][10]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][9]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][8]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][7]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][6]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][5]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][4]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][3]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][2]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][1]"/>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tData][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tLast]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="33"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tUser][1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="34"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_PseudoScope/mAxisMaster[tValid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixCore/U_PseudoScope/mAxisSlave[tReady]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
