Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Dec 20 14:20:59 2018
| Host         : hummingbird.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705sitcp_timing_summary_routed.rpt -rpx kc705sitcp_timing_summary_routed.rpx
| Design       : kc705sitcp
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.601      -68.563                     47                 8361       -0.109       -0.137                      2                 8355        1.100        0.000                       0                  4645  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         
  CLK_125M       {0.000 4.000}        8.000           125.000         
  PLL_CLKFB      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK            0.569        0.000                      0                  634        0.100        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK           37.712        0.000                      0                  417        0.092        0.000                      0                  417       19.358        0.000                       0                   283  
SYSCLK_200MP_IN        1.877        0.000                      0                 6546        0.072        0.000                      0                 6546        1.100        0.000                       0                  4015  
  CLK_125M             5.683        0.000                      0                  417        0.092        0.000                      0                  417        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                        3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SYSCLK_200MP_IN   GMII_RX_CLK            -1.226       -9.157                      9                    9        0.068        0.000                      0                    9  
GMII_RX_CLK       GMII_TX_CLK             1.805        0.000                      0                   19        2.269        0.000                      0                   19  
SYSCLK_200MP_IN   GMII_TX_CLK            -1.916      -25.807                     21                   23        2.111        0.000                      0                   23  
input port clock  SYSCLK_200MP_IN         6.390        0.000                      0                    2        0.564        0.000                      0                    2  
GMII_RX_CLK       SYSCLK_200MP_IN        -0.414       -3.755                     12                   13        0.055        0.000                      0                   12  
GMII_TX_CLK       SYSCLK_200MP_IN         3.650        0.000                      0                    3        0.099        0.000                      0                    3  
CLK_125M          SYSCLK_200MP_IN        -3.601      -10.704                      3                    3        1.504        0.000                      0                    3  
GMII_RX_CLK       CLK_125M                4.772        0.000                      0                   19       -0.109       -0.137                      2                   19  
SYSCLK_200MP_IN   CLK_125M               -2.711      -44.947                     23                   23        0.047        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_200MP_IN    SYSCLK_200MP_IN          1.885        0.000                      0                  707        0.328        0.000                      0                  707  
**default**        CLK_125M                                    0.115        0.000                      0                   10                                                                        
**default**        GMII_TX_CLK                                22.444        0.000                      0                    9        3.576        0.000                      0                    9  
**default**        SYSCLK_200MP_IN                             5.175        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.240ns (19.607%)  route 5.083ns (80.393%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           5.083    11.822    SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.382    12.457    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.457    
                         clock uncertainty           -0.035    12.422    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)       -0.031    12.391    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.254ns (19.994%)  route 5.018ns (80.006%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           5.018    11.773    SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.019    12.399    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.239ns (19.767%)  route 5.030ns (80.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           5.030    11.769    SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.022    12.396    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.203ns (19.813%)  route 4.870ns (80.187%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 12.297 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.870    11.573    SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    12.297    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.297    
                         clock uncertainty           -0.035    12.262    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.022    12.240    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.811ns (20.118%)  route 3.218ns (79.882%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           3.218     9.529    SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.003    10.203    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.266ns (20.673%)  route 4.858ns (79.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.858    11.624    SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y127         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.379    12.454    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.454    
                         clock uncertainty           -0.035    12.419    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.022    12.397    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.818ns (21.167%)  route 3.046ns (78.833%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           3.046     9.364    SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.666    10.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.006    10.208    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.793ns (20.724%)  route 3.034ns (79.276%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           3.034     9.327    SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X1Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X1Y126         FDRE (Setup_fdre_C_D)        0.006    10.206    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.807ns (21.341%)  route 2.974ns (78.659%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           2.974     9.280    SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.009    10.209    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.830ns (22.395%)  route 2.874ns (77.605%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.874     9.204    SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.667    10.238    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.238    
                         clock uncertainty           -0.035    10.203    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.006    10.209    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  1.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.734%)  route 0.070ns (35.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.591     2.162    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y155        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDCE (Prop_fdce_C_Q)         0.100     2.262 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/Q
                         net (fo=3, routed)           0.070     2.332    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[1]
    SLICE_X12Y155        LUT3 (Prop_lut3_I2_O)        0.028     2.360 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT41/O
                         net (fo=1, routed)           0.000     2.360    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[1]
    SLICE_X12Y155        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.791     2.601    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y155        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                         clock pessimism             -0.428     2.173    
    SLICE_X12Y155        FDRE (Hold_fdre_C_D)         0.087     2.260    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/Q
                         net (fo=1, routed)           0.081     2.342    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[8]
    SLICE_X14Y157        LUT3 (Prop_lut3_I1_O)        0.028     2.370 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT111/O
                         net (fo=1, routed)           0.000     2.370    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[8]
    SLICE_X14Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/C
                         clock pessimism             -0.428     2.172    
    SLICE_X14Y157        FDRE (Hold_fdre_C_D)         0.087     2.259    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/Q
                         net (fo=1, routed)           0.083     2.344    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]
    SLICE_X14Y157        LUT3 (Prop_lut3_I1_O)        0.028     2.372 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT31/O
                         net (fo=1, routed)           0.000     2.372    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[11]
    SLICE_X14Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/C
                         clock pessimism             -0.428     2.172    
    SLICE_X14Y157        FDRE (Hold_fdre_C_D)         0.087     2.259    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/rxUxFRcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxFfRcvd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxUxFRcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_fdre_C_Q)         0.100     2.293 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxUxFRcvd/Q
                         net (fo=1, routed)           0.057     2.350    SiTCP/SiTCP/GMII/GMII_RXCNT/rxUxFRcvd
    SLICE_X0Y161         LUT2 (Prop_lut2_I0_O)        0.028     2.378 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxUxFRcvd_rxLxFRcvd_AND_59_o1/O
                         net (fo=1, routed)           0.000     2.378    SiTCP/SiTCP/GMII/GMII_RXCNT/rxUxFRcvd_rxLxFRcvd_AND_59_o
    SLICE_X0Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxFfRcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxFfRcvd/C
                         clock pessimism             -0.428     2.204    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.060     2.264    SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxFfRcvd
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.595%)  route 0.090ns (47.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.100     2.261 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_11/Q
                         net (fo=3, routed)           0.090     2.351    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[11]
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                         clock pessimism             -0.428     2.172    
    SLICE_X12Y157        FDCE (Hold_fdce_C_D)         0.064     2.236    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.969%)  route 0.097ns (43.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/Q
                         net (fo=1, routed)           0.097     2.358    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[10]
    SLICE_X14Y158        LUT3 (Prop_lut3_I1_O)        0.028     2.386 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT21/O
                         net (fo=1, routed)           0.000     2.386    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[10]
    SLICE_X14Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
                         clock pessimism             -0.425     2.175    
    SLICE_X14Y158        FDRE (Hold_fdre_C_D)         0.087     2.262    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/icmpPrtType/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y159         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/icmpPrtType/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.118     2.312 r  SiTCP/SiTCP/GMII/GMII_RXCNT/icmpPrtType/Q
                         net (fo=1, routed)           0.052     2.364    SiTCP/SiTCP/GMII/GMII_RXCNT/icmpPrtType
    SLICE_X3Y159         LUT2 (Prop_lut2_I0_O)        0.028     2.392 r  SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT<0>1/O
                         net (fo=1, routed)           0.000     2.392    SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT[0]
    SLICE_X3Y159         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y159         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0/C
                         clock pessimism             -0.428     2.205    
    SLICE_X3Y159         FDRE (Hold_fdre_C_D)         0.060     2.265    SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.302%)  route 0.095ns (48.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.621     2.192    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.100     2.292 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/Q
                         net (fo=1, routed)           0.095     2.387    SiTCP/SiTCP/GMII/GMII_RXCNT/orData[4]
    SLICE_X4Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
                         clock pessimism             -0.426     2.206    
    SLICE_X4Y158         FDRE (Hold_fdre_C_D)         0.047     2.253    SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.829%)  route 0.060ns (29.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.621     2.192    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.118     2.310 r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof/Q
                         net (fo=3, routed)           0.060     2.370    SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof
    SLICE_X7Y158         LUT6 (Prop_lut6_I1_O)        0.028     2.398 r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_136_o11/O
                         net (fo=1, routed)           0.000     2.398    SiTCP/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_136_o
    SLICE_X7Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orEof/C
                         clock pessimism             -0.429     2.203    
    SLICE_X7Y158         FDRE (Hold_fdre_C_D)         0.060     2.263    SiTCP/SiTCP/GMII/GMII_RXCNT/orEof
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.531%)  route 0.277ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/Q
                         net (fo=3, routed)           0.277     2.538    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[0]
    RAMB36_X0Y32         RAMB36E1                                     r  SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.817     2.627    SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y32         RAMB36E1                                     r  SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.407     2.220    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.403    SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y32   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_6/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxU4Rcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y158   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/SetPauseTime/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/SetPauseTime/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.712ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.309ns (16.728%)  route 1.538ns (83.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDCE (Prop_fdce_C_Q)         0.223     4.578 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.768     5.346    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X8Y190         LUT6 (Prop_lut6_I3_O)        0.043     5.389 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.456     5.845    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X8Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.888 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.314     6.202    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.914    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.914    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 37.712    

Slack (MET) :             37.803ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.266ns (14.434%)  route 1.577ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 43.959 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDCE (Prop_fdce_C_Q)         0.223     4.578 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          1.047     5.625    SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X5Y193         LUT3 (Prop_lut3_I2_O)        0.043     5.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.530     6.198    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.191    43.959    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.279    
                         clock uncertainty           -0.035    44.244    
    RAMB18_X0Y78         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    44.001    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         44.001    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                 37.803    

Slack (MET) :             37.852ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.309ns (18.083%)  route 1.400ns (81.917%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 43.959 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDCE (Prop_fdce_C_Q)         0.223     4.578 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          0.667     5.245    SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X4Y194         LUT2 (Prop_lut2_I0_O)        0.043     5.288 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot_lut/O
                         net (fo=2, routed)           0.231     5.520    SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot_lut
    SLICE_X5Y194         LUT3 (Prop_lut3_I2_O)        0.043     5.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.501     6.064    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.191    43.959    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.279    
                         clock uncertainty           -0.035    44.244    
    RAMB18_X0Y78         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.916    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.916    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 37.852    

Slack (MET) :             37.899ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.309ns (17.740%)  route 1.433ns (82.260%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y195         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDCE (Prop_fdce_C_Q)         0.223     4.581 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.507     5.088    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X10Y193        LUT2 (Prop_lut2_I0_O)        0.043     5.131 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.546     5.678    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X10Y194        LUT4 (Prop_lut4_I2_O)        0.043     5.721 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.379     6.100    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.999    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.999    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 37.899    

Slack (MET) :             37.924ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.797ns (38.880%)  route 1.253ns (61.120%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     4.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     5.816    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     5.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     5.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.118    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.171 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.171    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.224 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.224    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.390 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.390    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.320    44.300    
                         clock uncertainty           -0.035    44.265    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    44.314    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.314    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 37.924    

Slack (MET) :             37.928ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.309ns (18.949%)  route 1.322ns (81.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDCE (Prop_fdce_C_Q)         0.223     4.578 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.768     5.346    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X8Y190         LUT6 (Prop_lut6_I3_O)        0.043     5.389 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.348     5.737    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X8Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.780 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.206     5.986    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.914    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.914    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 37.928    

Slack (MET) :             37.978ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.744ns (37.258%)  route 1.253ns (62.742%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     4.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     5.816    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     5.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     5.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.118    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.171 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.171    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.337 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.337    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.320    44.301    
                         clock uncertainty           -0.035    44.266    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    44.315    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.315    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 37.978    

Slack (MET) :             37.979ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.742ns (37.195%)  route 1.253ns (62.805%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     4.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     5.816    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     5.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     5.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.118    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.171 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.171    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.224 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.224    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.335 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.335    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.320    44.300    
                         clock uncertainty           -0.035    44.265    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    44.314    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.314    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                 37.979    

Slack (MET) :             37.995ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.727ns (36.719%)  route 1.253ns (63.281%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     4.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     5.816    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     5.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     5.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.118    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.171 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.171    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.320 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.320    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.320    44.301    
                         clock uncertainty           -0.035    44.266    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    44.315    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.315    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 37.995    

Slack (MET) :             38.031ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.691ns (35.547%)  route 1.253ns (64.453%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     4.340    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     4.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     5.816    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     5.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     5.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.118    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.284 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.284    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.320    44.301    
                         clock uncertainty           -0.035    44.266    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    44.315    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.315    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                 38.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.592     2.000    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y197        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDCE (Prop_fdce_C_Q)         0.100     2.100 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/Q
                         net (fo=2, routed)           0.062     2.162    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[1]
    SLICE_X14Y197        LUT6 (Prop_lut6_I1_O)        0.028     2.190 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476321/O
                         net (fo=1, routed)           0.000     2.190    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[9]
    SLICE_X14Y197        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     2.437    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y197        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/C
                         clock pessimism             -0.426     2.011    
    SLICE_X14Y197        FDCE (Hold_fdce_C_D)         0.087     2.098    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y191        FDRE (Prop_fdre_C_Q)         0.100     2.098 f  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/Q
                         net (fo=2, routed)           0.062     2.160    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[7]
    SLICE_X10Y191        LUT6 (Prop_lut6_I2_O)        0.028     2.188 r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o12/O
                         net (fo=1, routed)           0.000     2.188    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/C
                         clock pessimism             -0.427     2.009    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)         0.087     2.096    SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDRE (Prop_fdre_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/Q
                         net (fo=4, routed)           0.072     2.170    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData[0]
    SLICE_X8Y193         LUT5 (Prop_lut5_I4_O)        0.028     2.198 r  SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT<2>1/O
                         net (fo=1, routed)           0.000     2.198    SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT[2]
    SLICE_X8Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     2.437    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                         clock pessimism             -0.427     2.010    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.087     2.097    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     2.154    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.437     1.999    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.049     2.048    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.502%)  route 0.198ns (68.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.091     2.090 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/Q
                         net (fo=1, routed)           0.198     2.288    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[4]
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.062    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.119     2.181    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.623     2.031    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDRE (Prop_fdre_C_Q)         0.100     2.131 r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     2.186    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.437     2.031    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.047     2.078    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     2.154    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.437     1.999    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.047     2.046    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.055     2.154    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.437     1.999    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.047     2.046    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     2.154    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.437     1.999    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.044     2.043    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.107ns (36.302%)  route 0.188ns (63.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y196        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDRE (Prop_fdre_C_Q)         0.107     2.106 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.188     2.294    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.062    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.119     2.181    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y78   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y78   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y77   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y76   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  GMIIMUX/I0
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y179  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y196   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y196   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y194   SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X10Y193  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X10Y193  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X5Y192   SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X2Y167   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X13Y195  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y196  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X13Y195  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y196   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y196   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X12Y191  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y190   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y190   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y192   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y190   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y190   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y191   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y191   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_26/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.330ns (11.446%)  route 2.553ns (88.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 9.211 - 5.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.265     4.563    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y174        FDRE (Prop_fdre_C_Q)         0.204     4.767 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/Q
                         net (fo=130, routed)         1.914     6.681    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode
    SLICE_X19Y177        LUT3 (Prop_lut3_I2_O)        0.126     6.807 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv1/O
                         net (fo=8, routed)           0.639     7.446    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv
    SLICE_X14Y173        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_26/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.152     9.211    SiTCP/SiTCP/CLK
    SLICE_X14Y173        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_26/C
                         clock pessimism              0.324     9.536    
                         clock uncertainty           -0.035     9.500    
    SLICE_X14Y173        FDRE (Setup_fdre_C_CE)      -0.178     9.322    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_26
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_8/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.330ns (11.770%)  route 2.474ns (88.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.265     4.563    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y174        FDRE (Prop_fdre_C_Q)         0.204     4.767 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/Q
                         net (fo=130, routed)         1.864     6.631    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode
    SLICE_X19Y177        LUT3 (Prop_lut3_I2_O)        0.126     6.757 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1445_inv1/O
                         net (fo=8, routed)           0.609     7.366    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1445_inv
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_8/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X13Y175        FDRE (Setup_fdre_C_CE)      -0.201     9.298    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_8
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_24/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.330ns (11.779%)  route 2.472ns (88.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 9.212 - 5.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.265     4.563    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y174        FDRE (Prop_fdre_C_Q)         0.204     4.767 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/Q
                         net (fo=130, routed)         1.914     6.681    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode
    SLICE_X19Y177        LUT3 (Prop_lut3_I2_O)        0.126     6.807 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv1/O
                         net (fo=8, routed)           0.557     7.364    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv
    SLICE_X13Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_24/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.153     9.212    SiTCP/SiTCP/CLK
    SLICE_X13Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_24/C
                         clock pessimism              0.324     9.537    
                         clock uncertainty           -0.035     9.501    
    SLICE_X13Y172        FDRE (Setup_fdre_C_CE)      -0.201     9.300    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_24
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_25/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.330ns (11.779%)  route 2.472ns (88.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 9.212 - 5.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.265     4.563    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y174        FDRE (Prop_fdre_C_Q)         0.204     4.767 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/Q
                         net (fo=130, routed)         1.914     6.681    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode
    SLICE_X19Y177        LUT3 (Prop_lut3_I2_O)        0.126     6.807 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv1/O
                         net (fo=8, routed)           0.557     7.364    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv
    SLICE_X13Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_25/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.153     9.212    SiTCP/SiTCP/CLK
    SLICE_X13Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_25/C
                         clock pessimism              0.324     9.537    
                         clock uncertainty           -0.035     9.501    
    SLICE_X13Y172        FDRE (Setup_fdre_C_CE)      -0.201     9.300    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_25
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_27/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.330ns (11.779%)  route 2.472ns (88.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 9.212 - 5.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.265     4.563    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y174        FDRE (Prop_fdre_C_Q)         0.204     4.767 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode/Q
                         net (fo=130, routed)         1.914     6.681    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clntMode
    SLICE_X19Y177        LUT3 (Prop_lut3_I2_O)        0.126     6.807 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv1/O
                         net (fo=8, routed)           0.557     7.364    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/_n1349_inv
    SLICE_X13Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_27/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.153     9.212    SiTCP/SiTCP/CLK
    SLICE_X13Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_27/C
                         clock pessimism              0.324     9.537    
                         clock uncertainty           -0.035     9.501    
    SLICE_X13Y172        FDRE (Setup_fdre_C_CE)      -0.201     9.300    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_27
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_26/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.236ns (8.255%)  route 2.623ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 9.205 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/Q
                         net (fo=22, routed)          2.623     7.444    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[2]
    SLICE_X40Y167        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_26/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.146     9.205    SiTCP/SiTCP/CLK
    SLICE_X40Y167        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_26/C
                         clock pessimism              0.324     9.530    
                         clock uncertainty           -0.035     9.494    
    SLICE_X40Y167        FDRE (Setup_fdre_C_D)       -0.087     9.407    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_26
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.236ns (8.464%)  route 2.552ns (91.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 9.205 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/Q
                         net (fo=22, routed)          2.552     7.374    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[2]
    SLICE_X49Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.146     9.205    SiTCP/SiTCP/CLK
    SLICE_X49Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_10/C
                         clock pessimism              0.324     9.530    
                         clock uncertainty           -0.035     9.494    
    SLICE_X49Y163        FDRE (Setup_fdre_C_D)       -0.102     9.392    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_10
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_12/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.259ns (9.197%)  route 2.557ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 9.146 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDRE (Prop_fdre_C_Q)         0.259     4.845 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_4/Q
                         net (fo=23, routed)          2.557     7.402    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[4]
    SLICE_X53Y164        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_12/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.087     9.146    SiTCP/SiTCP/CLK
    SLICE_X53Y164        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_12/C
                         clock pessimism              0.324     9.471    
                         clock uncertainty           -0.035     9.435    
    SLICE_X53Y164        FDRE (Setup_fdre_C_D)       -0.009     9.426    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_12
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.236ns (8.412%)  route 2.570ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 9.207 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_2/Q
                         net (fo=22, routed)          2.570     7.391    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[2]
    SLICE_X42Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.148     9.207    SiTCP/SiTCP/CLK
    SLICE_X42Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_2/C
                         clock pessimism              0.324     9.532    
                         clock uncertainty           -0.035     9.496    
    SLICE_X42Y161        FDRE (Setup_fdre_C_D)       -0.057     9.439    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_2
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.513ns (17.464%)  route 2.425ns (82.536%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 9.220 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X20Y184        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y184        FDRE (Prop_fdre_C_Q)         0.236     4.824 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_2/Q
                         net (fo=99, routed)          2.425     7.248    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[2]
    SLICE_X18Y164        MUXF7 (Prop_muxf7_S_O)       0.234     7.482 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux30_3_f7/O
                         net (fo=1, routed)           0.000     7.482    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux30_3_f7
    SLICE_X18Y164        MUXF8 (Prop_muxf8_I1_O)      0.043     7.525 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux30_2_f8/O
                         net (fo=1, routed)           0.000     7.525    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[8]
    SLICE_X18Y164        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.161     9.220    SiTCP/SiTCP/CLK
    SLICE_X18Y164        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8/C
                         clock pessimism              0.324     9.545    
                         clock uncertainty           -0.035     9.509    
    SLICE_X18Y164        FDRE (Setup_fdre_C_D)        0.076     9.585    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  2.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.391%)  route 0.102ns (50.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_1/Q
                         net (fo=1, routed)           0.102     2.288    SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr[1]
    SLICE_X10Y187        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.788     2.442    SiTCP/SiTCP/CLK
    SLICE_X10Y187        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1/CLK
                         clock pessimism             -0.324     2.117    
    SLICE_X10Y187        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.215    SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_1
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/orData_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.620     2.117    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.100     2.217 r  SiTCP/SiTCP/SiTCP/ECIF_TX/orData_7/Q
                         net (fo=1, routed)           0.148     2.366    SiTCP/SiTCP/SiTCP/ECIF_TX/orData[7]
    SLICE_X6Y190         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.822     2.476    SiTCP/SiTCP/CLK
    SLICE_X6Y190         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7/CLK
                         clock pessimism             -0.343     2.132    
    SLICE_X6Y190         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.286    SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 AT93C46_IIC/MEM_RAD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.242%)  route 0.191ns (61.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X8Y201         FDCE                                         r  AT93C46_IIC/MEM_RAD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y201         FDCE (Prop_fdce_C_Q)         0.118     2.194 r  AT93C46_IIC/MEM_RAD_reg[2]/Q
                         net (fo=1, routed)           0.191     2.385    AT93C46_IIC/MIRROR_MEM/Q[2]
    RAMB18_X0Y80         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.813     2.466    AT93C46_IIC/MIRROR_MEM/CLK_200M_BUFG
    RAMB18_X0Y80         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/CLKARDCLK
                         clock pessimism             -0.347     2.119    
    RAMB18_X0Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.302    AT93C46_IIC/MIRROR_MEM/RAMB18E1_i
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/pcktPayLen_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxLenAddData_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X21Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/pcktPayLen_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y161        FDRE (Prop_fdre_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/pcktPayLen_5/Q
                         net (fo=1, routed)           0.055     2.239    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/pcktPayLen[5]
    SLICE_X20Y161        LUT3 (Prop_lut3_I2_O)        0.028     2.267 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[1]_pcktPayLen[10]_wide_mux_224_OUT71/O
                         net (fo=1, routed)           0.000     2.267    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[1]_pcktPayLen[10]_wide_mux_224_OUT[5]
    SLICE_X20Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxLenAddData_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.788     2.442    SiTCP/SiTCP/CLK
    SLICE_X20Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxLenAddData_5/C
                         clock pessimism             -0.346     2.095    
    SLICE_X20Y161        FDRE (Hold_fdre_C_D)         0.087     2.182    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxLenAddData_5
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/subLay4Len_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/ECIF_TX/lay4Data_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X3Y187         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/subLay4Len_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.100     2.218 r  SiTCP/SiTCP/SiTCP/ECIF_TX/subLay4Len_4/Q
                         net (fo=1, routed)           0.055     2.273    SiTCP/SiTCP/SiTCP/ECIF_TX/subLay4Len[4]
    SLICE_X2Y187         LUT6 (Prop_lut6_I3_O)        0.028     2.301 r  SiTCP/SiTCP/SiTCP/ECIF_TX/PWR_21_o_GND_18_o_and_87_OUT<4>1/O
                         net (fo=1, routed)           0.000     2.301    SiTCP/SiTCP/SiTCP/ECIF_TX/PWR_21_o_GND_18_o_and_87_OUT[4]
    SLICE_X2Y187         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/lay4Data_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.820     2.474    SiTCP/SiTCP/CLK
    SLICE_X2Y187         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/lay4Data_4/C
                         clock pessimism             -0.344     2.129    
    SLICE_X2Y187         FDRE (Hold_fdre_C_D)         0.087     2.216    SiTCP/SiTCP/SiTCP/ECIF_TX/lay4Data_4
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.949%)  route 0.193ns (62.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.540     2.037    SiTCP/SiTCP/CLK
    SLICE_X50Y185        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_fdre_C_Q)         0.118     2.155 r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_1/Q
                         net (fo=1, routed)           0.193     2.348    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa[1]
    RAMB18_X2Y74         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.768     2.421    SiTCP/SiTCP/CLK
    RAMB18_X2Y74         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.341     2.080    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.263    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_2/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.149%)  route 0.103ns (50.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_2/Q
                         net (fo=1, routed)           0.103     2.289    SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr[2]
    SLICE_X10Y187        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.788     2.442    SiTCP/SiTCP/CLK
    SLICE_X10Y187        SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_2/CLK
                         clock pessimism             -0.324     2.117    
    SLICE_X10Y187        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     2.203    SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_2
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/irPhyAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_24/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.616     2.113    SiTCP/SiTCP/CLK
    SLICE_X3Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irPhyAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_fdre_C_Q)         0.100     2.213 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irPhyAddr_1/Q
                         net (fo=1, routed)           0.056     2.269    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irPhyAddr[1]
    SLICE_X2Y180         LUT4 (Prop_lut4_I0_O)        0.028     2.297 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/Mmux_shftReg[34]_PWR_41_o_mux_56_OUT171/O
                         net (fo=1, routed)           0.000     2.297    SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg[34]_PWR_41_o_mux_56_OUT[24]
    SLICE_X2Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_24/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.814     2.468    SiTCP/SiTCP/CLK
    SLICE_X2Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_24/C
                         clock pessimism             -0.343     2.124    
    SLICE_X2Y180         FDRE (Hold_fdre_C_D)         0.087     2.211    SiTCP/SiTCP/SiTCP_INT/MII_MIF/shftReg_24
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 AT93C46_IIC/MEM_WAD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.660%)  route 0.195ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X8Y200         FDCE                                         r  AT93C46_IIC/MEM_WAD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDCE (Prop_fdce_C_Q)         0.118     2.194 r  AT93C46_IIC/MEM_WAD_reg[0]/Q
                         net (fo=1, routed)           0.195     2.390    AT93C46_IIC/MIRROR_MEM/MEM_WAD_reg[6][0]
    RAMB18_X0Y80         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.814     2.467    AT93C46_IIC/MIRROR_MEM/CLK_200M_BUFG
    RAMB18_X0Y80         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/CLKBWRCLK
                         clock pessimism             -0.347     2.120    
    RAMB18_X0Y80         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.303    AT93C46_IIC/MIRROR_MEM/RAMB18E1_i
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.196%)  route 0.199ns (62.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X8Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.118     2.204 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memWa_4/Q
                         net (fo=2, routed)           0.199     2.404    SiTCP/SiTCP/GMII/GMII_TXBUF/memWa[4]
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.822     2.475    SiTCP/SiTCP/CLK
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.343     2.132    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.315    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y68    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y74    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y68    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y30    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y30    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y33    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y33    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y177   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.309ns (16.728%)  route 1.538ns (83.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 15.043 - 8.000 ) 
    Source Clock Delay      (SCD):    7.726ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     7.726    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDCE (Prop_fdce_C_Q)         0.223     7.949 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.768     8.716    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X8Y190         LUT6 (Prop_lut6_I3_O)        0.043     8.759 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.456     9.216    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X8Y192         LUT2 (Prop_lut2_I1_O)        0.043     9.259 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.314     9.573    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    15.043    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.648    
                         clock uncertainty           -0.064    15.584    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.256    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.266ns (14.434%)  route 1.577ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.045ns = ( 15.045 - 8.000 ) 
    Source Clock Delay      (SCD):    7.726ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     7.726    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDCE (Prop_fdce_C_Q)         0.223     7.949 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          1.047     8.995    SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X5Y193         LUT3 (Prop_lut3_I2_O)        0.043     9.038 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.530     9.569    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.191    15.045    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.650    
                         clock uncertainty           -0.064    15.586    
    RAMB18_X0Y78         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.343    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.309ns (18.083%)  route 1.400ns (81.917%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.045ns = ( 15.045 - 8.000 ) 
    Source Clock Delay      (SCD):    7.726ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     7.726    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDCE (Prop_fdce_C_Q)         0.223     7.949 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          0.667     8.616    SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X4Y194         LUT2 (Prop_lut2_I0_O)        0.043     8.659 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot_lut/O
                         net (fo=2, routed)           0.231     8.890    SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot_lut
    SLICE_X5Y194         LUT3 (Prop_lut3_I2_O)        0.043     8.933 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.501     9.434    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.191    15.045    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.650    
                         clock uncertainty           -0.064    15.586    
    RAMB18_X0Y78         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.258    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.309ns (17.740%)  route 1.433ns (82.260%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 15.043 - 8.000 ) 
    Source Clock Delay      (SCD):    7.729ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y195         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDCE (Prop_fdce_C_Q)         0.223     7.952 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.507     8.459    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X10Y193        LUT2 (Prop_lut2_I0_O)        0.043     8.502 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.546     9.048    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X10Y194        LUT4 (Prop_lut4_I2_O)        0.043     9.091 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.379     9.470    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    15.043    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.648    
                         clock uncertainty           -0.064    15.584    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.341    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.797ns (38.880%)  route 1.253ns (61.120%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 15.065 - 8.000 ) 
    Source Clock Delay      (SCD):    7.711ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     7.934 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     9.187    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     9.230 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     9.230    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.542 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.542    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.595    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.761 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.761    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    15.065    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.605    15.671    
                         clock uncertainty           -0.064    15.606    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    15.655    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.309ns (18.949%)  route 1.322ns (81.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 15.043 - 8.000 ) 
    Source Clock Delay      (SCD):    7.726ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     7.726    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDCE (Prop_fdce_C_Q)         0.223     7.949 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.768     8.716    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X8Y190         LUT6 (Prop_lut6_I3_O)        0.043     8.759 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.348     9.108    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X8Y192         LUT2 (Prop_lut2_I1_O)        0.043     9.151 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.206     9.356    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    15.043    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.648    
                         clock uncertainty           -0.064    15.584    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.256    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.744ns (37.258%)  route 1.253ns (62.742%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    7.711ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     7.934 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     9.187    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     9.230 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     9.230    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.542 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.542    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.708 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.708    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.605    15.672    
                         clock uncertainty           -0.064    15.607    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    15.656    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.742ns (37.195%)  route 1.253ns (62.805%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 15.065 - 8.000 ) 
    Source Clock Delay      (SCD):    7.711ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     7.934 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     9.187    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     9.230 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     9.230    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.542 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.542    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.595    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.706 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.706    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    15.065    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.605    15.671    
                         clock uncertainty           -0.064    15.606    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    15.655    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.727ns (36.719%)  route 1.253ns (63.281%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    7.711ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     7.934 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     9.187    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     9.230 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     9.230    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.542 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.542    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.691 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.691    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.605    15.672    
                         clock uncertainty           -0.064    15.607    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    15.656    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.691ns (35.547%)  route 1.253ns (64.453%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    7.711ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.338     7.711    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.223     7.934 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.253     9.187    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y167         LUT3 (Prop_lut3_I0_O)        0.043     9.230 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     9.230    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.489 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.489    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.655 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.655    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.605    15.672    
                         clock uncertainty           -0.064    15.607    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    15.656    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  6.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     3.365    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y191        FDRE (Prop_fdre_C_Q)         0.100     3.465 f  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/Q
                         net (fo=2, routed)           0.062     3.528    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[7]
    SLICE_X10Y191        LUT6 (Prop_lut6_I2_O)        0.028     3.556 r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o12/O
                         net (fo=1, routed)           0.000     3.556    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/C
                         clock pessimism             -0.629     3.376    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)         0.087     3.463    SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.592     3.367    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y197        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDCE (Prop_fdce_C_Q)         0.100     3.467 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/Q
                         net (fo=2, routed)           0.062     3.530    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[1]
    SLICE_X14Y197        LUT6 (Prop_lut6_I1_O)        0.028     3.558 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476321/O
                         net (fo=1, routed)           0.000     3.558    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[9]
    SLICE_X14Y197        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     4.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y197        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/C
                         clock pessimism             -0.628     3.378    
    SLICE_X14Y197        FDCE (Hold_fdce_C_D)         0.087     3.465    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDRE (Prop_fdre_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/Q
                         net (fo=4, routed)           0.072     3.538    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData[0]
    SLICE_X8Y193         LUT5 (Prop_lut5_I4_O)        0.028     3.566 r  SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT<2>1/O
                         net (fo=1, routed)           0.000     3.566    SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT[2]
    SLICE_X8Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     4.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                         clock pessimism             -0.629     3.377    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.087     3.464    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     3.521    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.639     3.366    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.049     3.415    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.502%)  route 0.198ns (68.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.091     3.457 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/Q
                         net (fo=1, routed)           0.198     3.655    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[4]
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     4.037    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.607     3.430    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.119     3.549    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     3.521    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.639     3.366    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.047     3.413    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.055     3.521    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.639     3.366    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.047     3.413    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.623     3.398    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     3.553    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     4.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.639     3.398    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.047     3.445    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     3.521    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y195        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.639     3.366    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.044     3.410    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.107ns (36.302%)  route 0.188ns (63.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y196        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDRE (Prop_fdre_C_Q)         0.107     3.473 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.188     3.661    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     4.037    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y78         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.607     3.430    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.119     3.549    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y78    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y78    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y77    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y196    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y196    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y161    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X2Y194    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X5Y192    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X2Y194    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y194   SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y194    SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y194    SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y196    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y196    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -1.226ns,  Total Violation       -9.157ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.868ns  (logic 0.266ns (14.241%)  route 1.602ns (85.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X13Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDCE (Prop_fdce_C_Q)         0.223    19.817 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           1.602    21.418    SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X15Y162        LUT6 (Prop_lut6_I5_O)        0.043    21.461 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.461    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.034    20.236    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.236    
                         arrival time                         -21.461    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.870ns  (logic 0.266ns (14.226%)  route 1.604ns (85.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X15Y161        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDPE (Prop_fdpe_C_Q)         0.223    19.817 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/Q
                         net (fo=4, routed)           1.604    21.421    SiTCP/SiTCP/IP_ADDR_IN[23]
    SLICE_X16Y162        LUT6 (Prop_lut6_I3_O)        0.043    21.464 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.464    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.066    20.268    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -21.464    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.761ns  (logic 0.302ns (17.154%)  route 1.459ns (82.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDCE (Prop_fdce_C_Q)         0.259    19.853 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           1.459    21.311    SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X15Y162        LUT6 (Prop_lut6_I3_O)        0.043    21.354 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    21.354    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.034    20.236    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.236    
                         arrival time                         -21.354    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.032ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.706ns  (logic 0.329ns (19.285%)  route 1.377ns (80.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X13Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDCE (Prop_fdce_C_Q)         0.204    19.798 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           1.377    21.175    SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.125    21.300 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.300    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.066    20.268    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -21.300    
  -------------------------------------------------------------------
                         slack                                 -1.032    

Slack (VIOLATED) :        -1.027ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.669ns  (logic 0.302ns (18.098%)  route 1.367ns (81.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 19.595 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.297    19.595    SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDCE (Prop_fdce_C_Q)         0.259    19.854 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           1.367    21.220    SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X15Y160        LUT6 (Prop_lut6_I4_O)        0.043    21.263 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.263    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X15Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.163    20.238    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X15Y160        FDRE (Setup_fdre_C_D)        0.034    20.237    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                         -21.263    
  -------------------------------------------------------------------
                         slack                                 -1.027    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.666ns  (logic 0.266ns (15.971%)  route 1.400ns (84.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 19.593 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.295    19.593    SiTCP/SiTCP/CLK
    SLICE_X17Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDCE (Prop_fdce_C_Q)         0.223    19.816 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           1.400    21.215    SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X16Y162        LUT6 (Prop_lut6_I4_O)        0.043    21.258 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.258    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.065    20.267    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -21.258    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.572ns  (logic 0.266ns (16.919%)  route 1.306ns (83.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 19.593 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.295    19.593    SiTCP/SiTCP/CLK
    SLICE_X15Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163        FDCE (Prop_fdce_C_Q)         0.223    19.816 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           1.306    21.122    SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X15Y162        LUT6 (Prop_lut6_I2_O)        0.043    21.165 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    21.165    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.034    20.236    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.236    
                         arrival time                         -21.165    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.515ns  (logic 0.266ns (17.559%)  route 1.249ns (82.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X15Y161        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDCE (Prop_fdce_C_Q)         0.223    19.817 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           1.249    21.066    SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X15Y162        LUT6 (Prop_lut6_I3_O)        0.043    21.109 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.109    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.033    20.235    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.235    
                         arrival time                         -21.109    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.272ns  (logic 0.236ns (18.550%)  route 1.036ns (81.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 20.291 - 16.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 19.646 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.348    19.646    SiTCP/SiTCP/CLK
    SLICE_X6Y164         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.236    19.882 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           1.036    20.918    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216    20.291    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.291    
                         clock uncertainty           -0.035    20.256    
    SLICE_X7Y164         FDRE (Setup_fdre_C_D)       -0.103    20.153    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.153    
                         arrival time                         -20.918    
  -------------------------------------------------------------------
                         slack                                 -0.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.128ns (18.917%)  route 0.549ns (81.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X17Y160        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           0.549     2.734    SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X15Y160        LUT6 (Prop_lut6_I5_O)        0.028     2.762 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     2.762    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X15Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.789     2.599    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.599    
                         clock uncertainty            0.035     2.635    
    SLICE_X15Y160        FDRE (Hold_fdre_C_D)         0.060     2.695    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.128ns (18.956%)  route 0.547ns (81.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X13Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           0.547     2.733    SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X15Y162        LUT6 (Prop_lut6_I5_O)        0.028     2.761 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     2.761    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.060     2.693    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.128ns (17.872%)  route 0.588ns (82.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X17Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDCE (Prop_fdce_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           0.588     2.773    SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X16Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.801 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     2.801    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.087     2.720    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.128ns (18.534%)  route 0.563ns (81.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X13Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDCE (Prop_fdce_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           0.563     2.747    SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X15Y162        LUT6 (Prop_lut6_I3_O)        0.028     2.775 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     2.775    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.061     2.694    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.128ns (17.437%)  route 0.606ns (82.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X13Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           0.606     2.792    SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.028     2.820 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     2.820    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.087     2.720    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.722%)  route 0.594ns (82.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X17Y161        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           0.594     2.780    SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X15Y162        LUT6 (Prop_lut6_I2_O)        0.028     2.808 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     2.808    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.060     2.693    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.146ns (20.097%)  route 0.580ns (79.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.118     2.203 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/Q
                         net (fo=4, routed)           0.580     2.784    SiTCP/SiTCP/IP_ADDR_IN[19]
    SLICE_X15Y162        LUT6 (Prop_lut6_I3_O)        0.028     2.812 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     2.812    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.061     2.694    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.560%)  route 0.645ns (83.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X17Y161        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           0.645     2.830    SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X16Y162        LUT6 (Prop_lut6_I2_O)        0.028     2.858 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     2.858    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.087     2.720    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.107ns (15.324%)  route 0.591ns (84.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.618     2.115    SiTCP/SiTCP/CLK
    SLICE_X6Y164         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.107     2.222 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           0.591     2.814    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.818     2.628    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.628    
                         clock uncertainty            0.035     2.664    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.004     2.668    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.524ns  (logic 0.858ns (15.533%)  route 4.666ns (84.467%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.022 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.022    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    42.188 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.188    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    43.993    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                         -42.188    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.471ns  (logic 0.805ns (14.714%)  route 4.666ns (85.286%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    42.135 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.135    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.135    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.469ns  (logic 0.803ns (14.683%)  route 4.666ns (85.317%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.022 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.022    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    42.133 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    42.133    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    43.993    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.993    
                         arrival time                         -42.133    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.454ns  (logic 0.788ns (14.449%)  route 4.666ns (85.551%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    42.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    42.118    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.118    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.418ns  (logic 0.752ns (13.880%)  route 4.666ns (86.120%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    42.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.082    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.082    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.416ns  (logic 0.750ns (13.848%)  route 4.666ns (86.152%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    42.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    42.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.080    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.416ns  (logic 0.750ns (13.848%)  route 4.666ns (86.152%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    42.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    42.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.080    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.401ns  (logic 0.735ns (13.609%)  route 4.666ns (86.391%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    42.065 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    42.065    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.065    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.365ns  (logic 0.699ns (13.029%)  route 4.666ns (86.971%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    42.029 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.029    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X3Y167         FDRE (Setup_fdre_C_D)        0.049    43.995    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         43.995    
                         arrival time                         -42.029    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.363ns  (logic 0.697ns (12.997%)  route 4.666ns (87.003%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 36.664 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347    36.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223    36.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666    41.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043    41.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    41.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    42.027 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    42.027    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    43.994    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                         -42.027    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.183ns (6.916%)  route 2.463ns (93.084%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.100     2.290 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.463     4.753    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.028     4.781 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     4.781    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     4.836 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.836    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.496    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.071     2.567    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.210ns (7.856%)  route 2.463ns (92.144%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.100     2.290 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.463     4.753    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.028     4.781 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     4.781    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     4.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.863    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.496    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.071     2.567    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.331ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.245ns (9.047%)  route 2.463ns (90.953%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.100     2.290 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.463     4.753    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.028     4.781 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     4.781    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     4.898 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.898    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.496    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.071     2.567    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.177ns (6.520%)  route 2.538ns (93.480%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.615     2.186    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.100     2.286 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           2.538     4.824    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y169         LUT3 (Prop_lut3_I2_O)        0.028     4.852 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.852    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     4.901 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.901    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.071     2.565    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           4.901    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.344ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.258ns (9.482%)  route 2.463ns (90.518%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.100     2.290 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.463     4.753    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.028     4.781 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     4.781    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.130     4.911 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.911    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.496    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.071     2.567    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           4.911    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.177ns (6.455%)  route 2.565ns (93.545%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.616     2.187    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_fdre_C_Q)         0.100     2.287 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           2.565     4.852    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X3Y169         LUT3 (Prop_lut3_I1_O)        0.028     4.880 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     4.880    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     4.929 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.929    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.814     2.459    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.071     2.565    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.370ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.283ns (10.306%)  route 2.463ns (89.694%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.100     2.290 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.463     4.753    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.028     4.781 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     4.781    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     4.895 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.895    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.936 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.936    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.071     2.566    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           4.936    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.177ns (6.424%)  route 2.578ns (93.576%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.616     2.187    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_fdre_C_Q)         0.100     2.287 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           2.578     4.866    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y168         LUT3 (Prop_lut3_I1_O)        0.028     4.894 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     4.894    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X3Y168         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     4.943 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.943    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.071     2.566    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           4.943    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.379ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.179ns (6.489%)  route 2.579ns (93.511%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.616     2.187    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_fdre_C_Q)         0.100     2.287 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           2.579     4.867    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y168         LUT3 (Prop_lut3_I2_O)        0.028     4.895 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     4.895    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y168         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     4.946 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.946    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.071     2.566    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           4.946    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.385ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.091ns (3.364%)  route 2.614ns (96.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.621     2.192    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.091     2.283 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           2.614     4.897    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X5Y161         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X5Y161         FDCE (Hold_fdce_C_D)         0.011     2.512    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  2.385    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_TX_CLK

Setup :           21  Failing Endpoints,  Worst Slack       -1.916ns,  Total Violation      -25.807ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.916ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        6.129ns  (logic 0.236ns (3.850%)  route 5.893ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 43.932 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.236    39.832 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.893    45.725    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.164    43.932    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    43.932    
                         clock uncertainty           -0.035    43.896    
    SLICE_X15Y190        FDRE (Setup_fdre_C_D)       -0.088    43.808    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.808    
                         arrival time                         -45.725    
  -------------------------------------------------------------------
                         slack                                 -1.916    

Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        6.151ns  (logic 0.259ns (4.211%)  route 5.892ns (95.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.259    39.855 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.892    45.747    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X10Y191        FDRE (Setup_fdre_C_D)        0.004    43.901    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.901    
                         arrival time                         -45.747    
  -------------------------------------------------------------------
                         slack                                 -1.845    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.935ns  (logic 0.236ns (3.976%)  route 5.699ns (96.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 43.932 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.236    39.832 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.699    45.531    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.164    43.932    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    43.932    
                         clock uncertainty           -0.035    43.896    
    SLICE_X15Y190        FDRE (Setup_fdre_C_D)       -0.096    43.800    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.800    
                         arrival time                         -45.531    
  -------------------------------------------------------------------
                         slack                                 -1.730    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.917ns  (logic 0.236ns (3.988%)  route 5.681ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 43.931 - 40.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 39.595 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.297    39.595    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.236    39.831 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.681    45.512    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.163    43.931    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.931    
                         clock uncertainty           -0.035    43.895    
    SLICE_X12Y189        FDRE (Setup_fdre_C_D)       -0.085    43.810    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.810    
                         arrival time                         -45.512    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.896ns  (logic 0.236ns (4.003%)  route 5.660ns (95.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.236    39.832 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.660    45.492    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X10Y191        FDRE (Setup_fdre_C_D)       -0.068    43.829    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.829    
                         arrival time                         -45.492    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.920ns  (logic 0.259ns (4.375%)  route 5.661ns (95.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 39.597 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.299    39.597    SiTCP/SiTCP/CLK
    SLICE_X12Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y192        FDRE (Prop_fdre_C_Q)         0.259    39.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.661    45.517    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X13Y192        FDRE (Setup_fdre_C_D)       -0.010    43.887    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.887    
                         arrival time                         -45.517    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.573ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.875ns  (logic 0.259ns (4.409%)  route 5.616ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 43.934 - 40.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 39.597 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.299    39.597    SiTCP/SiTCP/CLK
    SLICE_X12Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y192        FDRE (Prop_fdre_C_Q)         0.259    39.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.616    45.472    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.166    43.934    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.934    
                         clock uncertainty           -0.035    43.898    
    SLICE_X10Y193        FDRE (Setup_fdre_C_D)        0.000    43.898    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.898    
                         arrival time                         -45.472    
  -------------------------------------------------------------------
                         slack                                 -1.573    

Slack (VIOLATED) :        -1.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.813ns  (logic 0.223ns (3.837%)  route 5.590ns (96.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 43.932 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.223    39.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.590    45.408    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.164    43.932    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    43.932    
                         clock uncertainty           -0.035    43.896    
    SLICE_X12Y191        FDRE (Setup_fdre_C_D)        0.013    43.909    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.909    
                         arrival time                         -45.408    
  -------------------------------------------------------------------
                         slack                                 -1.499    

Slack (VIOLATED) :        -1.409ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.613ns  (logic 0.236ns (4.204%)  route 5.377ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 39.595 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.297    39.595    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.236    39.831 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.377    45.208    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X11Y191        FDRE (Setup_fdre_C_D)       -0.099    43.798    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.798    
                         arrival time                         -45.208    
  -------------------------------------------------------------------
                         slack                                 -1.409    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.682ns  (logic 0.259ns (4.558%)  route 5.423ns (95.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.259    39.855 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.423    45.278    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X11Y191        FDRE (Setup_fdre_C_D)       -0.019    43.878    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.878    
                         arrival time                         -45.278    
  -------------------------------------------------------------------
                         slack                                 -1.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.100ns (3.950%)  route 2.432ns (96.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.100     2.187 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           2.432     4.619    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.790     2.435    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     2.435    
                         clock uncertainty            0.035     2.470    
    SLICE_X12Y191        FDRE (Hold_fdre_C_D)         0.038     2.508    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.146ns (5.709%)  route 2.412ns (94.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X2Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y191         FDRE (Prop_fdre_C_Q)         0.118     2.238 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           2.412     4.650    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X3Y191         LUT2 (Prop_lut2_I1_O)        0.028     4.678 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     4.678    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.035     2.503    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.060     2.563    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.232ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.107ns (4.097%)  route 2.504ns (95.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.107     2.194 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.504     4.699    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.436    
                         clock uncertainty            0.035     2.471    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)        -0.004     2.467    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           4.699    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.250ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.107ns (4.062%)  route 2.527ns (95.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.107     2.193 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           2.527     4.720    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     2.436    
                         clock uncertainty            0.035     2.471    
    SLICE_X11Y191        FDRE (Hold_fdre_C_D)        -0.001     2.470    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.107ns (3.981%)  route 2.581ns (96.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.107     2.194 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           2.581     4.775    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     2.436    
                         clock uncertainty            0.035     2.471    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)         0.006     2.477    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           4.775    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.118ns (4.330%)  route 2.607ns (95.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X12Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y192        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           2.607     4.813    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     2.437    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     2.437    
                         clock uncertainty            0.035     2.472    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.042     2.514    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.340ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.118ns (4.267%)  route 2.647ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X10Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y192        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.647     4.853    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     2.437    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     2.437    
                         clock uncertainty            0.035     2.472    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.040     2.512    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.350ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.100ns (3.609%)  route 2.671ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.100     2.187 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           2.671     4.858    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.790     2.435    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     2.435    
                         clock uncertainty            0.035     2.470    
    SLICE_X13Y192        FDRE (Hold_fdre_C_D)         0.038     2.508    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           4.858    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.353ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.107ns (3.917%)  route 2.625ns (96.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.107     2.193 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           2.625     4.818    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.789     2.434    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     2.434    
                         clock uncertainty            0.035     2.469    
    SLICE_X12Y189        FDRE (Hold_fdre_C_D)        -0.004     2.465    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           4.818    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.118ns (4.243%)  route 2.663ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X10Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y192        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           2.663     4.869    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.790     2.435    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     2.435    
                         clock uncertainty            0.035     2.470    
    SLICE_X12Y191        FDRE (Hold_fdre_C_D)         0.045     2.515    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           4.869    
  -------------------------------------------------------------------
                         slack                                  2.353    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.284    14.343    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.025    14.318    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    14.463    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.192ns  (logic 1.259ns (20.336%)  route 4.933ns (79.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.933     6.192    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.220    14.279    SiTCP/SiTCP/CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    14.279    
                         clock uncertainty           -0.025    14.254    
    SLICE_X1Y190         FDRE (Setup_fdre_C_D)       -0.010    14.244    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  8.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        5.346ns  (logic 1.146ns (21.440%)  route 4.200ns (78.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.146     1.146 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.200     5.346    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.354     4.652    SiTCP/SiTCP/CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     4.652    
                         clock uncertainty            0.025     4.677    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.105     4.782    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.853     2.507    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     2.507    
                         clock uncertainty            0.025     2.532    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     2.686    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :           12  Failing Endpoints,  Worst Slack       -0.414ns,  Total Violation       -3.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.979ns  (logic 0.223ns (22.787%)  route 0.756ns (77.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDCE (Prop_fdce_C_Q)         0.223    28.838 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.756    29.594    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.009    29.180    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         29.180    
                         arrival time                         -29.594    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.940ns  (logic 0.223ns (23.715%)  route 0.717ns (76.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 29.222 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y159        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        FDCE (Prop_fdce_C_Q)         0.223    28.838 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.717    29.555    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X10Y161        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.163    29.222    SiTCP/SiTCP/CLK
    SLICE_X10Y161        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    29.222    
                         clock uncertainty           -0.035    29.187    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)        0.011    29.198    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         29.198    
                         arrival time                         -29.555    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.909ns  (logic 0.259ns (28.496%)  route 0.650ns (71.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 29.223 - 25.000 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 28.616 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.299    28.616    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDCE (Prop_fdce_C_Q)         0.259    28.875 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.650    29.525    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.164    29.223    SiTCP/SiTCP/CLK
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    29.223    
                         clock uncertainty           -0.035    29.188    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.010    29.178    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         29.178    
                         arrival time                         -29.525    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.799ns  (logic 0.236ns (29.536%)  route 0.563ns (70.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.236    28.851 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.563    29.414    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.104    29.085    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         29.085    
                         arrival time                         -29.414    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.799ns  (logic 0.236ns (29.552%)  route 0.563ns (70.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.236    28.851 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.563    29.414    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.091    29.098    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         29.098    
                         arrival time                         -29.414    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.791ns  (logic 0.236ns (29.842%)  route 0.555ns (70.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.236    28.851 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.555    29.406    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.091    29.098    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         29.098    
                         arrival time                         -29.406    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.792ns  (logic 0.236ns (29.780%)  route 0.556ns (70.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.236    28.851 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.556    29.408    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.088    29.101    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         29.101    
                         arrival time                         -29.408    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.856ns  (logic 0.259ns (30.255%)  route 0.597ns (69.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 29.223 - 25.000 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 28.616 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.299    28.616    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDCE (Prop_fdce_C_Q)         0.259    28.875 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.597    29.472    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.164    29.223    SiTCP/SiTCP/CLK
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    29.223    
                         clock uncertainty           -0.035    29.188    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.009    29.179    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         29.179    
                         arrival time                         -29.472    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.781ns  (logic 0.204ns (26.113%)  route 0.577ns (73.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y156        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDCE (Prop_fdce_C_Q)         0.204    28.819 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.577    29.396    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X16Y156        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X16Y156        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)       -0.070    29.119    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         29.119    
                         arrival time                         -29.396    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.841ns  (logic 0.259ns (30.794%)  route 0.582ns (69.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    4.615ns = ( 28.615 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.298    28.615    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.259    28.874 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.582    29.456    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    29.224    
                         clock uncertainty           -0.035    29.189    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.010    29.179    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         29.179    
                         arrival time                         -29.456    
  -------------------------------------------------------------------
                         slack                                 -0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.091ns (23.883%)  route 0.290ns (76.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y158        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDCE (Prop_fdce_C_Q)         0.091     2.252 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.290     2.542    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X10Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.791     2.445    SiTCP/SiTCP/CLK
    SLICE_X10Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     2.445    
                         clock uncertainty            0.035     2.480    
    SLICE_X10Y158        FDRE (Hold_fdre_C_D)         0.007     2.487    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.107ns (27.660%)  route 0.280ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     2.160    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.107     2.267 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.280     2.547    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.011     2.490    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.107ns (27.465%)  route 0.283ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     2.160    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.107     2.267 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.283     2.550    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.011     2.490    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.107ns (27.402%)  route 0.283ns (72.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     2.160    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.107     2.267 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.283     2.551    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.011     2.490    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.118ns (28.498%)  route 0.296ns (71.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     2.160    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.118     2.278 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.296     2.574    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.032     2.511    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.846%)  route 0.306ns (72.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     2.160    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.118     2.278 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.306     2.584    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.033     2.512    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.091ns (22.795%)  route 0.308ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y156        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDCE (Prop_fdce_C_Q)         0.091     2.252 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.308     2.560    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X16Y156        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.791     2.445    SiTCP/SiTCP/CLK
    SLICE_X16Y156        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     2.445    
                         clock uncertainty            0.035     2.480    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.006     2.486    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.107ns (26.882%)  route 0.291ns (73.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.589     2.160    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDCE (Prop_fdce_C_Q)         0.107     2.267 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.291     2.558    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X17Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.000     2.479    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.118ns (26.753%)  route 0.323ns (73.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDCE (Prop_fdce_C_Q)         0.118     2.279 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.323     2.602    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X15Y158        FDRE (Hold_fdre_C_D)         0.032     2.511    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.118ns (25.437%)  route 0.346ns (74.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDCE (Prop_fdce_C_Q)         0.118     2.279 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.346     2.625    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X15Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X15Y158        FDRE (Hold_fdre_C_D)         0.047     2.526    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.223ns (18.177%)  route 1.004ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y194         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.223     4.580 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           1.004     5.584    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.220     9.279    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     9.279    
                         clock uncertainty           -0.035     9.244    
    SLICE_X4Y193         FDCE (Setup_fdce_C_D)       -0.010     9.234    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.236ns (21.361%)  route 0.869ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDCE (Prop_fdce_C_Q)         0.236     4.594 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.869     5.463    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.222     9.281    SiTCP/SiTCP/CLK
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     9.281    
                         clock uncertainty           -0.035     9.246    
    SLICE_X3Y194         FDCE (Setup_fdce_C_D)       -0.104     9.142    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.204ns (18.577%)  route 0.894ns (81.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 9.280 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.204     4.561 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.894     5.455    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.221     9.280    SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     9.280    
                         clock uncertainty           -0.035     9.245    
    SLICE_X2Y192         FDCE (Setup_fdce_C_D)       -0.070     9.175    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                  3.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.091ns (15.525%)  route 0.495ns (84.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.623     2.031    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.091     2.122 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.495     2.617    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.823     2.477    SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     2.477    
                         clock uncertainty            0.035     2.512    
    SLICE_X2Y192         FDCE (Hold_fdce_C_D)         0.006     2.518    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.841%)  route 0.574ns (85.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.622     2.030    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y194         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100     2.130 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.574     2.704    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.823     2.477    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     2.477    
                         clock uncertainty            0.035     2.512    
    SLICE_X4Y193         FDCE (Hold_fdce_C_D)         0.047     2.559    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.107ns (16.241%)  route 0.552ns (83.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.624     2.032    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDCE (Prop_fdce_C_Q)         0.107     2.139 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.552     2.691    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.824     2.478    SiTCP/SiTCP/CLK
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     2.478    
                         clock uncertainty            0.035     2.513    
    SLICE_X3Y194         FDCE (Hold_fdce_C_D)         0.000     2.513    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  SYSCLK_200MP_IN

Setup :            3  Failing Endpoints,  Worst Slack       -3.601ns,  Total Violation      -10.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.227ns  (logic 0.223ns (18.177%)  route 1.004ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        -3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 29.279 - 25.000 ) 
    Source Clock Delay      (SCD):    7.728ns = ( 31.728 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.355    31.728    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y194         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.223    31.951 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           1.004    32.954    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.220    29.279    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.238    29.518    
                         clock uncertainty           -0.154    29.364    
    SLICE_X4Y193         FDCE (Setup_fdce_C_D)       -0.010    29.354    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         29.354    
                         arrival time                         -32.954    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.572ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.105ns  (logic 0.236ns (21.361%)  route 0.869ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 29.281 - 25.000 ) 
    Source Clock Delay      (SCD):    7.729ns = ( 31.729 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356    31.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDCE (Prop_fdce_C_Q)         0.236    31.965 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.869    32.833    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.222    29.281    SiTCP/SiTCP/CLK
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.238    29.520    
                         clock uncertainty           -0.154    29.366    
    SLICE_X3Y194         FDCE (Setup_fdce_C_D)       -0.104    29.262    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         29.262    
                         arrival time                         -32.833    
  -------------------------------------------------------------------
                         slack                                 -3.572    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.098ns  (logic 0.204ns (18.577%)  route 0.894ns (81.423%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 29.280 - 25.000 ) 
    Source Clock Delay      (SCD):    7.728ns = ( 31.728 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.355    31.728    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.204    31.932 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.894    32.826    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.221    29.280    SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.238    29.519    
                         clock uncertainty           -0.154    29.365    
    SLICE_X2Y192         FDCE (Setup_fdce_C_D)       -0.070    29.295    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -32.826    
  -------------------------------------------------------------------
                         slack                                 -3.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.091ns (15.525%)  route 0.495ns (84.475%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.623     3.398    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.091     3.489 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.495     3.985    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.823     2.477    SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism             -0.156     2.320    
                         clock uncertainty            0.154     2.475    
    SLICE_X2Y192         FDCE (Hold_fdce_C_D)         0.006     2.481    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.841%)  route 0.574ns (85.159%))
  Logic Levels:           0  
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.622     3.397    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y194         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100     3.497 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.574     4.071    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.823     2.477    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism             -0.156     2.320    
                         clock uncertainty            0.154     2.475    
    SLICE_X4Y193         FDCE (Hold_fdce_C_D)         0.047     2.522    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           4.071    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.107ns (16.241%)  route 0.552ns (83.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.624     3.399    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDCE (Prop_fdce_C_Q)         0.107     3.506 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.552     4.058    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.824     2.478    SiTCP/SiTCP/CLK
    SLICE_X3Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism             -0.156     2.321    
                         clock uncertainty            0.154     2.476    
    SLICE_X3Y194         FDCE (Hold_fdce_C_D)         0.000     2.476    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  1.583    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        4.772ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.109ns,  Total Violation       -0.137ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.858ns (15.533%)  route 4.666ns (84.467%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 15.065 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.022 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.022    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.188 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.188    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    15.065    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    15.065    
                         clock uncertainty           -0.154    14.911    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    14.960    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.805ns (14.714%)  route 4.666ns (85.286%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.135 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.135    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.803ns (14.683%)  route 4.666ns (85.317%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 15.065 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.022 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.022    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.133 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.133    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.212    15.065    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    15.065    
                         clock uncertainty           -0.154    14.911    
    SLICE_X3Y170         FDRE (Setup_fdre_C_D)        0.049    14.960    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.788ns (14.449%)  route 4.666ns (85.551%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.118 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.118    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.752ns (13.880%)  route 4.666ns (86.120%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.082    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.750ns (13.848%)  route 4.666ns (86.152%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.750ns (13.848%)  route 4.666ns (86.152%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.969 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.969    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y169         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.735ns (13.609%)  route 4.666ns (86.391%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.065 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.065    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.699ns (13.029%)  route 4.666ns (86.971%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.067ns = ( 15.067 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.029 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.029    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.214    15.067    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    15.067    
                         clock uncertainty           -0.154    14.913    
    SLICE_X3Y167         FDRE (Setup_fdre_C_D)        0.049    14.962    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.697ns (12.997%)  route 4.666ns (87.003%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.347     4.664    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.223     4.887 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           4.666     9.553    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I1_O)        0.043     9.596 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     9.596    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.863 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.863    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.027 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.027    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    15.066    
                         clock uncertainty           -0.154    14.912    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.049    14.961    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  4.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.296ns (8.132%)  route 3.344ns (91.868%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.717ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212     4.287    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.178     4.465 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.344     7.809    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y169         LUT3 (Prop_lut3_I2_O)        0.036     7.845 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.845    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     7.927 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.927    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.344     7.717    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     7.717    
                         clock uncertainty            0.154     7.871    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.165     8.036    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -8.036    
                         arrival time                           7.927    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.307ns (8.255%)  route 3.412ns (91.745%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.719ns
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.215     4.290    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.178     4.468 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           3.412     7.880    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.036     7.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     8.009 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.009    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.346     7.719    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     7.719    
                         clock uncertainty            0.154     7.873    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.165     8.038    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -8.038    
                         arrival time                           8.009    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.307ns (8.160%)  route 3.455ns (91.840%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.718ns
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.215     4.290    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.178     4.468 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           3.455     7.923    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y168         LUT3 (Prop_lut3_I1_O)        0.036     7.959 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     7.959    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X3Y168         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     8.052 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.052    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.345     7.718    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     7.718    
                         clock uncertainty            0.154     7.872    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.165     8.037    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -8.037    
                         arrival time                           8.052    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.426ns (11.300%)  route 3.344ns (88.700%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.717ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212     4.287    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.178     4.465 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.344     7.809    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y169         LUT3 (Prop_lut3_I2_O)        0.036     7.845 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.845    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.212     8.057 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.057    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.344     7.717    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     7.717    
                         clock uncertainty            0.154     7.871    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.165     8.036    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -8.036    
                         arrival time                           8.057    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.296ns (7.851%)  route 3.474ns (92.149%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.718ns
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.215     4.290    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.178     4.468 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           3.474     7.942    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X3Y168         LUT3 (Prop_lut3_I1_O)        0.036     7.978 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     7.978    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X3Y168         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     8.060 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.060    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.345     7.718    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     7.718    
                         clock uncertainty            0.154     7.872    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.165     8.037    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -8.037    
                         arrival time                           8.060    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.378ns (9.973%)  route 3.412ns (90.027%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.719ns
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.215     4.290    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.178     4.468 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           3.412     7.880    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.036     7.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.164     8.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.346     7.719    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     7.719    
                         clock uncertainty            0.154     7.873    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.165     8.038    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -8.038    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.449ns (11.838%)  route 3.344ns (88.162%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.717ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212     4.287    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.178     4.465 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.344     7.809    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y169         LUT3 (Prop_lut3_I2_O)        0.036     7.845 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.845    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.235     8.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.344     7.717    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     7.717    
                         clock uncertainty            0.154     7.871    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.165     8.036    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -8.036    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.414ns (10.820%)  route 3.412ns (89.180%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.719ns
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.215     4.290    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.178     4.468 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           3.412     7.880    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.036     7.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.200     8.116 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.116    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.346     7.719    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     7.719    
                         clock uncertainty            0.154     7.873    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.165     8.038    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -8.038    
                         arrival time                           8.116    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.489ns (12.758%)  route 3.344ns (87.242%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.716ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212     4.287    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.178     4.465 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.344     7.809    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y169         LUT3 (Prop_lut3_I2_O)        0.036     7.845 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.845    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     8.046 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.046    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     8.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.120    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.343     7.716    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     7.716    
                         clock uncertainty            0.154     7.870    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.165     8.035    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -8.035    
                         arrival time                           8.120    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.436ns (11.330%)  route 3.412ns (88.670%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.719ns
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.215     4.290    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.178     4.468 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           3.412     7.880    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X3Y167         LUT3 (Prop_lut3_I1_O)        0.036     7.916 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.222     8.138 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.138    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.346     7.719    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y167         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     7.719    
                         clock uncertainty            0.154     7.873    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.165     8.038    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -8.038    
                         arrival time                           8.138    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  CLK_125M

Setup :           23  Failing Endpoints,  Worst Slack       -2.711ns,  Total Violation      -44.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        6.129ns  (logic 0.236ns (3.850%)  route 5.893ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 23.017 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.236    19.832 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.893    25.725    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.164    23.017    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.238    23.256    
                         clock uncertainty           -0.154    23.102    
    SLICE_X15Y190        FDRE (Setup_fdre_C_D)       -0.088    23.014    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         23.014    
                         arrival time                         -25.725    
  -------------------------------------------------------------------
                         slack                                 -2.711    

Slack (VIOLATED) :        -2.640ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        6.151ns  (logic 0.259ns (4.211%)  route 5.892ns (95.789%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 23.018 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.259    19.855 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.892    25.747    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    23.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.238    23.257    
                         clock uncertainty           -0.154    23.103    
    SLICE_X10Y191        FDRE (Setup_fdre_C_D)        0.004    23.107    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         23.107    
                         arrival time                         -25.747    
  -------------------------------------------------------------------
                         slack                                 -2.640    

Slack (VIOLATED) :        -2.525ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.935ns  (logic 0.236ns (3.976%)  route 5.699ns (96.024%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 23.017 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.236    19.832 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.699    25.531    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.164    23.017    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.238    23.256    
                         clock uncertainty           -0.154    23.102    
    SLICE_X15Y190        FDRE (Setup_fdre_C_D)       -0.096    23.006    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         23.006    
                         arrival time                         -25.531    
  -------------------------------------------------------------------
                         slack                                 -2.525    

Slack (VIOLATED) :        -2.496ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.917ns  (logic 0.236ns (3.988%)  route 5.681ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.016ns = ( 23.016 - 16.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 19.595 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.297    19.595    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.236    19.831 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.681    25.512    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.163    23.016    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.238    23.255    
                         clock uncertainty           -0.154    23.101    
    SLICE_X12Y189        FDRE (Setup_fdre_C_D)       -0.085    23.016    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         23.016    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                 -2.496    

Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.896ns  (logic 0.236ns (4.003%)  route 5.660ns (95.997%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 23.018 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.236    19.832 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.660    25.492    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    23.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.238    23.257    
                         clock uncertainty           -0.154    23.103    
    SLICE_X10Y191        FDRE (Setup_fdre_C_D)       -0.068    23.035    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         23.035    
                         arrival time                         -25.492    
  -------------------------------------------------------------------
                         slack                                 -2.457    

Slack (VIOLATED) :        -2.424ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.920ns  (logic 0.259ns (4.375%)  route 5.661ns (95.625%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 23.018 - 16.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 19.597 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.299    19.597    SiTCP/SiTCP/CLK
    SLICE_X12Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y192        FDRE (Prop_fdre_C_Q)         0.259    19.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.661    25.517    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    23.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.238    23.257    
                         clock uncertainty           -0.154    23.103    
    SLICE_X13Y192        FDRE (Setup_fdre_C_D)       -0.010    23.093    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         23.093    
                         arrival time                         -25.517    
  -------------------------------------------------------------------
                         slack                                 -2.424    

Slack (VIOLATED) :        -2.368ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.875ns  (logic 0.259ns (4.409%)  route 5.616ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 23.019 - 16.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 19.597 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.299    19.597    SiTCP/SiTCP/CLK
    SLICE_X12Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y192        FDRE (Prop_fdre_C_Q)         0.259    19.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.616    25.472    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.166    23.019    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.238    23.258    
                         clock uncertainty           -0.154    23.104    
    SLICE_X10Y193        FDRE (Setup_fdre_C_D)        0.000    23.104    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         23.104    
                         arrival time                         -25.472    
  -------------------------------------------------------------------
                         slack                                 -2.368    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.813ns  (logic 0.223ns (3.837%)  route 5.590ns (96.163%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 23.017 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.223    19.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.590    25.408    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.164    23.017    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.238    23.256    
                         clock uncertainty           -0.154    23.102    
    SLICE_X12Y191        FDRE (Setup_fdre_C_D)        0.013    23.115    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         23.115    
                         arrival time                         -25.408    
  -------------------------------------------------------------------
                         slack                                 -2.294    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.613ns  (logic 0.236ns (4.204%)  route 5.377ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 23.018 - 16.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 19.595 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.297    19.595    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.236    19.831 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.377    25.208    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    23.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.238    23.257    
                         clock uncertainty           -0.154    23.103    
    SLICE_X11Y191        FDRE (Setup_fdre_C_D)       -0.099    23.004    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                         -25.208    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.682ns  (logic 0.259ns (4.558%)  route 5.423ns (95.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 23.018 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.259    19.855 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.423    25.278    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.165    23.018    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.238    23.257    
                         clock uncertainty           -0.154    23.103    
    SLICE_X11Y191        FDRE (Setup_fdre_C_D)       -0.019    23.084    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         23.084    
                         arrival time                         -25.278    
  -------------------------------------------------------------------
                         slack                                 -2.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.178ns (5.032%)  route 3.360ns (94.968%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.671ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.164     4.223    SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.178     4.401 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           3.360     7.761    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.298     7.671    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism             -0.238     7.432    
                         clock uncertainty            0.154     7.587    
    SLICE_X12Y191        FDRE (Hold_fdre_C_D)         0.127     7.714    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -7.714    
                         arrival time                           7.761    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.242ns (6.748%)  route 3.344ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.727ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.220     4.279    SiTCP/SiTCP/CLK
    SLICE_X2Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y191         FDRE (Prop_fdre_C_Q)         0.206     4.485 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.344     7.830    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X3Y191         LUT2 (Prop_lut2_I0_O)        0.036     7.866 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     7.866    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.354     7.727    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism             -0.238     7.488    
                         clock uncertainty            0.154     7.643    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.154     7.797    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -7.797    
                         arrival time                           7.866    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.189ns (5.093%)  route 3.522ns (94.907%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.671ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.164     4.223    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.189     4.412 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           3.522     7.934    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.298     7.671    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism             -0.238     7.432    
                         clock uncertainty            0.154     7.587    
    SLICE_X11Y191        FDRE (Hold_fdre_C_D)         0.042     7.629    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -7.629    
                         arrival time                           7.934    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.189ns (5.013%)  route 3.581ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.671ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.165     4.224    SiTCP/SiTCP/CLK
    SLICE_X10Y190        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_fdre_C_Q)         0.189     4.413 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.581     7.995    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.298     7.671    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism             -0.238     7.432    
                         clock uncertainty            0.154     7.587    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)         0.068     7.655    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -7.655    
                         arrival time                           7.995    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.189ns (4.560%)  route 3.956ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.671ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.164     4.223    SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.189     4.412 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.956     8.368    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.298     7.671    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism             -0.238     7.432    
                         clock uncertainty            0.154     7.587    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)         0.068     7.655    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -7.655    
                         arrival time                           8.368    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.118ns (4.330%)  route 2.607ns (95.670%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X12Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y192        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           2.607     4.813    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     4.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism             -0.156     3.850    
                         clock uncertainty            0.154     4.005    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.042     4.047    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.189ns (4.479%)  route 4.031ns (95.521%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.670ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.164     4.223    SiTCP/SiTCP/CLK
    SLICE_X10Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_fdre_C_Q)         0.189     4.412 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           4.031     8.443    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.297     7.670    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y189        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism             -0.238     7.431    
                         clock uncertainty            0.154     7.586    
    SLICE_X12Y189        FDRE (Hold_fdre_C_D)         0.063     7.649    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           8.443    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.206ns (4.802%)  route 4.084ns (95.198%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.671ns
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.166     4.225    SiTCP/SiTCP/CLK
    SLICE_X10Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y192        FDRE (Prop_fdre_C_Q)         0.206     4.431 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           4.084     8.516    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.298     7.671    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism             -0.238     7.432    
                         clock uncertainty            0.154     7.587    
    SLICE_X12Y191        FDRE (Hold_fdre_C_D)         0.134     7.721    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -7.721    
                         arrival time                           8.516    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.118ns (4.267%)  route 2.647ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X10Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y192        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.647     4.853    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     4.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism             -0.156     3.850    
                         clock uncertainty            0.154     4.005    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.040     4.045    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.100ns (3.609%)  route 2.671ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.100     2.187 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           2.671     4.858    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.790     4.005    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism             -0.156     3.848    
                         clock uncertainty            0.154     4.003    
    SLICE_X13Y192        FDRE (Hold_fdre_C_D)         0.038     4.041    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.858    
  -------------------------------------------------------------------
                         slack                                  0.818    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_2/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.236ns (8.524%)  route 2.533ns (91.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.533     7.356    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y157        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X43Y157        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_2/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X43Y157        FDPE (Recov_fdpe_C_PRE)     -0.258     9.241    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_2
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.236ns (8.524%)  route 2.533ns (91.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.533     7.356    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y157        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X42Y157        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X42Y157        FDCE (Recov_fdce_C_CLR)     -0.234     9.265    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_24/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.236ns (8.524%)  route 2.533ns (91.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.533     7.356    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y157        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X42Y157        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_24/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X42Y157        FDCE (Recov_fdce_C_CLR)     -0.234     9.265    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_24
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.236ns (8.524%)  route 2.533ns (91.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.533     7.356    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y157        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X42Y157        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X42Y157        FDCE (Recov_fdce_C_CLR)     -0.234     9.265    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_28
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.236ns (8.809%)  route 2.443ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.443     7.267    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y156        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X43Y156        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X43Y156        FDCE (Recov_fdce_C_CLR)     -0.292     9.207    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.236ns (8.809%)  route 2.443ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.443     7.267    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y156        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X43Y156        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X43Y156        FDCE (Recov_fdce_C_CLR)     -0.292     9.207    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.236ns (8.809%)  route 2.443ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.443     7.267    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y156        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X42Y156        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X42Y156        FDPE (Recov_fdpe_C_PRE)     -0.267     9.232    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.236ns (8.809%)  route 2.443ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.443     7.267    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y156        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X42Y156        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X42Y156        FDPE (Recov_fdpe_C_PRE)     -0.267     9.232    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.236ns (8.809%)  route 2.443ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.443     7.267    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y156        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X43Y156        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X43Y156        FDPE (Recov_fdpe_C_PRE)     -0.258     9.241    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.236ns (8.998%)  route 2.387ns (91.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.290     4.588    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     4.824 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.387     7.211    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X44Y158        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X44Y158        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X44Y158        FDCE (Recov_fdce_C_CLR)     -0.292     9.206    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_4
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/CMD_DI_reg/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.146ns (30.882%)  route 0.327ns (69.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.156     2.350    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.378 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/BIT_CNT[2]_i_2/O
                         net (fo=86, routed)          0.171     2.549    AT93C46_IIC/PCA9548_SW_n_1
    SLICE_X9Y198         FDCE                                         f  AT93C46_IIC/CMD_DI_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X9Y198         FDCE                                         r  AT93C46_IIC/CMD_DI_reg/C
                         clock pessimism             -0.156     2.290    
    SLICE_X9Y198         FDCE (Remov_fdce_C_CLR)     -0.069     2.221    AT93C46_IIC/CMD_DI_reg
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.314%)  route 0.152ns (58.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.585     2.082    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.107     2.189 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.152     2.341    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y185        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.786     2.440    SiTCP/SiTCP/CLK
    SLICE_X12Y185        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait/C
                         clock pessimism             -0.342     2.097    
    SLICE_X12Y185        FDCE (Remov_fdce_C_CLR)     -0.086     2.011    SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_DI_reg_c/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_DI_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_DI_reg_c/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_DI_reg_c
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_DI_reg_c_0/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_DI_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_DI_reg_c_0/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_DI_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_DI_reg_c_1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_DI_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_DI_reg_c_1/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_DI_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_DI_reg_c_2/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_DI_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_DI_reg_c_2/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_DI_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_SK_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_SK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_SK_reg[0]/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_SK_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_SK_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_SK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_SK_reg[1]/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_SK_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/SYNC_SK_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.146ns (28.809%)  route 0.361ns (71.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.579     2.076    CLK_200M_BUFG
    SLICE_X10Y200        FDCE                                         r  SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDCE (Prop_fdce_C_Q)         0.118     2.194 r  SYS_RSTn_reg/Q
                         net (fo=4, routed)           0.205     2.399    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y200        LUT1 (Prop_lut1_I0_O)        0.028     2.427 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=86, routed)          0.156     2.583    AT93C46_IIC/PCA9548_SW_n_2
    SLICE_X10Y198        FDCE                                         f  AT93C46_IIC/SYNC_SK_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X10Y198        FDCE                                         r  AT93C46_IIC/SYNC_SK_reg[2]/C
                         clock pessimism             -0.156     2.290    
    SLICE_X10Y198        FDCE (Remov_fdce_C_CLR)     -0.050     2.240    AT93C46_IIC/SYNC_SK_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.107ns (37.098%)  route 0.181ns (62.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.585     2.082    SiTCP/SiTCP/CLK
    SLICE_X12Y182        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.107     2.189 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.181     2.371    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y181        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4014, routed)        0.782     2.436    SiTCP/SiTCP/CLK
    SLICE_X12Y181        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_1/C
                         clock pessimism             -0.342     2.093    
    SLICE_X12Y181        FDCE (Remov_fdce_C_CLR)     -0.086     2.007    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3EData_1
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_RSTn
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.825ns  (logic 3.015ns (62.491%)  route 1.810ns (37.509%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182                                     0.000     0.000 r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
    SLICE_X12Y182        FDPE (Prop_fdpe_C_Q)         0.236     0.236 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.656     0.892    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X0Y187         LUT1 (Prop_lut1_I0_O)        0.123     1.015 r  SiTCP/SiTCP/GMII_RSTn1_INV_0/O
                         net (fo=1, routed)           1.154     2.169    GMII_RSTn_OBUF
    L20                  OBUF (Prop_obuf_I_O)         2.656     4.825 r  GMII_RSTn_OBUF_inst/O
                         net (fo=0)                   0.000     4.825    GMII_RSTn
    L20                                                               r  GMII_RSTn (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDIO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.189ns  (logic 2.800ns (66.841%)  route 1.389ns (33.159%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y191                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
    SLICE_X2Y191         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/Q
                         net (fo=1, routed)           0.254     0.490    SiTCP/GMII_MDIO_OE
    SLICE_X2Y191         LUT1 (Prop_lut1_I0_O)        0.123     0.613 f  SiTCP/GMII_MDIO_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.135     1.748    GMII_MDIO_IOBUF_inst/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.441     4.189 r  GMII_MDIO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.189    GMII_MDIO
    J21                                                               r  GMII_MDIO (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDC
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.074ns  (logic 2.954ns (72.500%)  route 1.120ns (27.500%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/Q
                         net (fo=1, routed)           1.120     1.356    GMII_MDC_OBUF
    R23                  OBUF (Prop_obuf_I_O)         2.718     4.074 r  GMII_MDC_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    GMII_MDC
    R23                                                               r  GMII_MDC (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SCL
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.661ns  (logic 3.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
    OLOGIC_X0Y191        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/Q
                         net (fo=1, routed)           0.000     0.366    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OB_SCL
    K21                  OBUF (Prop_obuf_I_O)         3.295     3.661 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_OB/O
                         net (fo=0)                   0.000     3.661    I2C_SCL
    K21                                                               r  I2C_SCL (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SDA
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.479ns  (logic 3.479ns (100.000%)  route 0.537ns (15.435%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
    OLOGIC_X0Y192        FDRE (Prop_fdre_C_Q)         0.426     0.426 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/Q
                         net (fo=1, routed)           0.000     0.426    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/T
    L21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.053     3.479 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/OBUFT/O
                         net (fo=2, unset)            0.537     4.016    I2C_SDA
    L21                                                               r  I2C_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  6.521    





