# VHDL_7SegDisp

Compiled VHDL code generates the truthtable output for a seven segment display from 0-F.

Pin-Planner selection is as follows:

F0		Output	PIN_G18	7	B7_N2	PIN_G18	2.5 V		8mA (default)	2 (default)		
F1		Output	PIN_F22	7	B7_N0	PIN_F22	2.5 V		8mA (default)	2 (default)		
F2		Output	PIN_E17	7	B7_N2	PIN_E17	2.5 V		8mA (default)	2 (default)		
F3		Output	PIN_L26	6	B6_N1	PIN_L26	2.5 V		8mA (default)	2 (default)		
F4		Output	PIN_L25	6	B6_N1	PIN_L25	2.5 V		8mA (default)	2 (default)		
F5		Output	PIN_J22	6	B6_N0	PIN_J22	2.5 V		8mA (default)	2 (default)		
F6		Output	PIN_H22	6	B6_N0	PIN_H22	2.5 V		8mA (default)	2 (default)		
S0		Input	PIN_AB28	5	B5_N1	PIN_AB28	2.5 V		8mA (default)			
S1		Input	PIN_AC28	5	B5_N2	PIN_AC28	2.5 V		8mA (default)			
S2		Input	PIN_AC27	5	B5_N2	PIN_AC27	2.5 V		8mA (default)			
S3		Input	PIN_AD27	5	B5_N2	PIN_AD27	2.5 V		8mA (default)			
										
