100. Printing statistics.

=== tt_um_test_chip_pius ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     sg13g2_or2_1                    1
     sg13g2_tielo                   23

   Chip area for module '\tt_um_test_chip_pius': 175.996800
     of which used for sequential elements: 0.000000 (0.00%)

