{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698827147825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698827147832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 19:25:47 2023 " "Processing started: Wed Nov 01 19:25:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698827147832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698827147832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Hopeful_Robot -c Hopeful_Robot " "Command: quartus_sta Hopeful_Robot -c Hopeful_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698827147832 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698827147947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698827148447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698827148448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827148492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827148492 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698827149264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hopeful_Robot.sdc " "Synopsys Design Constraints File file not found: 'Hopeful_Robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698827149617 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827149617 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698827149671 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698827149671 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698827149671 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698827149671 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827149671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827149672 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698827149679 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "create_clock -period 1.000 -name FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698827149679 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827149679 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698827149721 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698827149721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|Equal0~0  from: datab  to: combout " "Cell: main_fsm\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698827149721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|SEND\[7\]~8  from: datad  to: combout " "Cell: main_fsm\|SEND\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698827149721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698827149721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698827149764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827149765 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698827149770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698827149811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698827150073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698827150073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.786 " "Worst-case setup slack is -9.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.786            -112.526 FSM:main_fsm\|prev_data\[0\]  " "   -9.786            -112.526 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.424            -337.915 AUD_BCLK  " "   -9.424            -337.915 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.164            -224.706 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.164            -224.706 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.902             -53.880 CLOCK_50  " "   -3.902             -53.880 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.352               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.352               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49996.308               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49996.308               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827150075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.629 " "Worst-case hold slack is -2.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.629             -13.036 AUD_BCLK  " "   -2.629             -13.036 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705              -4.736 FSM:main_fsm\|prev_data\[0\]  " "   -1.705              -4.736 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248              -1.248 CLOCK_50  " "   -1.248              -1.248 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.362               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827150124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.277 " "Worst-case recovery slack is 45.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.277               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   45.277               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827150136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.229 " "Worst-case removal slack is 6.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.229               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.229               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827150147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.965 AUD_BCLK  " "   -3.000             -65.965 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 FSM:main_fsm\|prev_data\[0\]  " "    0.435               0.000 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.539               0.000 CLOCK_50  " "    9.539               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.701               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.701               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.730               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.730               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.708               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.708               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827150152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827150152 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698827150509 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827150509 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698827150518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698827150572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698827151853 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698827152428 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698827152428 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|Equal0~0  from: datab  to: combout " "Cell: main_fsm\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698827152428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|SEND\[7\]~8  from: datad  to: combout " "Cell: main_fsm\|SEND\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698827152428 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698827152428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827152429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698827152532 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698827152532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.143 " "Worst-case setup slack is -9.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.143            -104.928 FSM:main_fsm\|prev_data\[0\]  " "   -9.143            -104.928 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.580            -305.859 AUD_BCLK  " "   -8.580            -305.859 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.568            -201.067 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.568            -201.067 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.494             -50.973 CLOCK_50  " "   -3.494             -50.973 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.969               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.969               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49996.606               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49996.606               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827152536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.335 " "Worst-case hold slack is -2.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.335             -11.502 AUD_BCLK  " "   -2.335             -11.502 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536              -4.337 FSM:main_fsm\|prev_data\[0\]  " "   -1.536              -4.337 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080              -1.080 CLOCK_50  " "   -1.080              -1.080 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.337               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827152588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.027 " "Worst-case recovery slack is 46.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.027               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   46.027               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827152605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.668 " "Worst-case removal slack is 5.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.668               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.668               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827152628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.965 AUD_BCLK  " "   -3.000             -65.965 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 FSM:main_fsm\|prev_data\[0\]  " "    0.336               0.000 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.572               0.000 CLOCK_50  " "    9.572               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.704               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.763               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.763               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.709               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.709               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827152638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827152638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698827152969 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827152969 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698827152980 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698827153317 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698827153317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|Equal0~0  from: datab  to: combout " "Cell: main_fsm\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698827153317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|SEND\[7\]~8  from: datad  to: combout " "Cell: main_fsm\|SEND\[7\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698827153317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698827153317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827153318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698827153358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698827153358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.636 " "Worst-case setup slack is -4.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.636             -53.216 FSM:main_fsm\|prev_data\[0\]  " "   -4.636             -53.216 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.322            -150.364 AUD_BCLK  " "   -4.322            -150.364 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973            -110.313 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.973            -110.313 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -25.836 CLOCK_50  " "   -2.026             -25.836 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.754               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.754               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.177               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49998.177               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827153366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.430 " "Worst-case hold slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430             -11.529 AUD_BCLK  " "   -1.430             -11.529 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941              -2.779 FSM:main_fsm\|prev_data\[0\]  " "   -0.941              -2.779 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781              -0.781 CLOCK_50  " "   -0.781              -0.781 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.145               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.180               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827153414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.611 " "Worst-case recovery slack is 49.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.611               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.611               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827153428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.117 " "Worst-case removal slack is 3.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.117               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.117               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827153444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.733 AUD_BCLK  " "   -3.000             -54.733 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 FSM:main_fsm\|prev_data\[0\]  " "    0.369               0.000 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.417               0.000 CLOCK_50  " "    9.417               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.774               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.774               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.883               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.883               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.779               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.779               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698827153455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698827153455 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698827153809 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698827153809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698827154216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698827154217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698827154449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 19:25:54 2023 " "Processing ended: Wed Nov 01 19:25:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698827154449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698827154449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698827154449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698827154449 ""}
