C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 1   


C251 COMPILER V5.60.0, COMPILATION OF MODULE DL1A
OBJECT MODULE PLACED IN .\Out_File\DL1A.obj
COMPILER INVOKED BY: D:\keil5\keil5_MDK\keil5_MDK_32\C251\BIN\C251.EXE ..\CODE\DL1A.c XSMALL INTR2 WARNINGLEVEL(3) BROWS
                    -E INCDIR(..\..\Libraries\libraries;..\..\Libraries\seekfree_libraries;..\..\Libraries\seekfree_peripheral;..\CODE;..\USE
                    -R\inc;..\USER\src) DEBUG PRINT(.\Out_File\DL1A.lst) OBJECT(.\Out_File\DL1A.obj) 

stmt  level    source

    1          /********************************************************************************************************
             -*************
    2           * COPYRIGHT NOTICE
    3           * Copyright (c) 2021,é€é£ç§‘æŠ€
    4           * All rights reserved.
    5           * æŠ€æœ¯è®¨è®ºQQç¾¤ï¼šä¸€ç¾¤ï¼š179029047(å·²æ»¡)  äºŒç¾¤ï¼š244861897
    6           *
    7           * ä»¥ä¸‹æ‰€æœ‰å†…å®¹ç‰ˆæƒå‡å±é€é£ç§‘æŠ€æ‰€æœ‰ï¼Œæœªç»å…è®¸ä¸å¾—ç”¨äºå•†ä¸šç”¨é€”ï¼Œ
    8           * æ¬¢è¿å„ä½ä½¿ç”¨å¹¶ä¼ æ’­æœ¬ç¨‹åºï¼Œä¿®æ”¹å†…å®¹æ—¶å¿…é¡»ä¿ç•™é€é£ç§‘æŠ€çš„ç‰ˆæƒå£°æ˜ã€‚
    9           *
   10           * @file                DL1A
   11           * @company                     æˆéƒ½é€é£ç§‘æŠ€æœ‰é™å…¬å¸
   12           * @author              é€é£ç§‘æŠ€(QQ3184284598)
   13           * @version             æŸ¥çœ‹docå†…versionæ–‡ä»¶ ç‰ˆæœ¬è¯´æ˜
   14           * @Software            MDK FOR C251 V5.60
   15           * @Target core         STC32G12K128
   16           * @Taobao              https://seekfree.taobao.com/
   17           * @date                2021-08-27
   18           * @note                
   19           * æ¥çº¿å®šä¹‰ï¼š
   20           *                   ------------------------------------
   21           *                   æ¨¡å—ç®¡è„š            å•ç‰‡æœºç®¡è„š
   22           *                   SCL                 æŸ¥çœ‹ SEEKFREE_DL1A.h ä¸­ DL1A_SCL_PIN   å®å®šä¹‰
   23           *                   SDA                 æŸ¥çœ‹ SEEKFREE_DL1A.h ä¸­ DL1A_SDA_PIN   å®å®šä¹‰
   24           *                                       XS                                      æŸ¥çœ‹ SEEKFREE_DL1A.h ä¸­ DL1A_XSHUT_PIN å®å®šä¹‰
   25           *                   VCC                 5V ç”µæº
   26           *                   GND                 ç”µæºåœ°
   27           *                   ------------------------------------
   28          *********************************************************************************************************
             -***********/
   29          
   30          
   31          #include "zf_delay.h"
   32          #include "DL1A.h"
   33          #include "stdio.h"
   34          #include "string.h"
   35          
   36          #pragma warning disable = 183
   37          
   38          
   39          uint8 dl1a_finsh_flag;
   40          uint16 dl1a_distance_mm;
   41          
   42          
   43          
   44          #define GET_DL1A_SDA                            DL1A_SDA_PIN
   45          #define DL1A_SDA_LOW()                  DL1A_SDA_PIN = 0                //IOå£è¾“å‡ºä½ç”µå¹³
   46          #define DL1A_SDA_HIGH()                 DL1A_SDA_PIN = 1                //IOå£è¾“å‡ºé«˜ç”µå¹³
   47          
   48          #define DL1A_SCL_LOW()                  DL1A_SCL_PIN = 0                //IOå£è¾“å‡ºä½ç”µå¹³
   49          #define DL1A_SCL_HIGH()                 DL1A_SCL_PIN = 1                //IOå£è¾“å‡ºé«˜ç”µå¹³
   50          
   51          #define ack 1      //ä¸»åº”ç­”
   52          #define no_ack 0   //ä»åº”ç­”  
   53          
   54          //-------------------------------------------------------------------------------------------------------
             -------------
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 2   

   55          //  @brief      æ¨¡æ‹ŸIICå»¶æ—¶
   56          //  @return     void                                            
   57          //  @since      v1.0
   58          //  Sample usage:                               å¦‚æœIICé€šè®¯å¤±è´¥å¯ä»¥å°è¯•å¢åŠ jçš„å€¼
   59          //-------------------------------------------------------------------------------------------------------
             -------------
   60          static void dl1a_simiic_delay(void)
   61          {
   62   1          uint16 j=DL1A_SOFT_IIC_DELAY;   
   63   1              while(j--);
   64   1      }
   65          
   66          //å†…éƒ¨ä½¿ç”¨ï¼Œç”¨æˆ·æ— éœ€è°ƒç”¨
   67          static void dl1a_simiic_start(void)
   68          {
   69   1              DL1A_SDA_HIGH();
   70   1              DL1A_SCL_HIGH();
   71   1              dl1a_simiic_delay();
   72   1              DL1A_SDA_LOW();
   73   1              dl1a_simiic_delay();
   74   1              DL1A_SCL_LOW();
   75   1      }
   76          
   77          //å†…éƒ¨ä½¿ç”¨ï¼Œç”¨æˆ·æ— éœ€è°ƒç”¨
   78          static void dl1a_simiic_stop(void)
   79          {
   80   1              DL1A_SDA_LOW();
   81   1              DL1A_SCL_LOW();
   82   1              dl1a_simiic_delay();
   83   1              DL1A_SCL_HIGH();
   84   1              dl1a_simiic_delay();
   85   1              DL1A_SDA_HIGH();
   86   1              dl1a_simiic_delay();
   87   1      }
   88          
   89          //ä¸»åº”ç­”(åŒ…å«ack:SDA=0å’Œno_ack:SDA=0)
   90          //å†…éƒ¨ä½¿ç”¨ï¼Œç”¨æˆ·æ— éœ€è°ƒç”¨
   91          static void dl1a_simiic_sendack(unsigned char ack_dat)
   92          {
   93   1          DL1A_SCL_LOW();
   94   1              dl1a_simiic_delay();
   95   1              if(ack_dat) DL1A_SDA_LOW();
   96   1          else        DL1A_SDA_HIGH();
   97   1      
   98   1          DL1A_SCL_HIGH();
   99   1          dl1a_simiic_delay();
  100   1          DL1A_SCL_LOW();
  101   1          dl1a_simiic_delay();
  102   1      }
  103          
  104          
  105          static int dl1a_sccb_waitack(void)
  106          {
  107   1          DL1A_SCL_LOW();
  108   1      
  109   1              dl1a_simiic_delay();
  110   1              
  111   1              DL1A_SCL_HIGH();
  112   1          dl1a_simiic_delay();
  113   1              
  114   1          if(GET_DL1A_SDA)           //åº”ç­”ä¸ºé«˜ç”µå¹³ï¼Œå¼‚å¸¸ï¼Œé€šä¿¡å¤±è´¥
  115   1          {
  116   2      
  117   2              DL1A_SCL_LOW();
  118   2              return 0;
  119   2          }
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 3   

  120   1      
  121   1          DL1A_SCL_LOW();
  122   1              dl1a_simiic_delay();
  123   1          return 1;
  124   1      }
  125          
  126          //å­—èŠ‚å‘é€ç¨‹åº
  127          //å‘é€c(å¯ä»¥æ˜¯æ•°æ®ä¹Ÿå¯æ˜¯åœ°å€)ï¼Œé€å®Œåæ¥æ”¶ä»åº”ç­”
  128          //ä¸è€ƒè™‘ä»åº”ç­”ä½
  129          //å†…éƒ¨ä½¿ç”¨ï¼Œç”¨æˆ·æ— éœ€è°ƒç”¨
  130          static void dl1a_send_ch(uint8 c)
  131          {
  132   1              uint8 i = 8;
  133   1          while(i--)
  134   1          {
  135   2              if(c & 0x80)    DL1A_SDA_HIGH();//SDA è¾“å‡ºæ•°æ®
  136   2              else                    DL1A_SDA_LOW();
  137   2              c <<= 1;
  138   2              dl1a_simiic_delay();
  139   2              DL1A_SCL_HIGH();                //SCL æ‹‰é«˜ï¼Œé‡‡é›†ä¿¡å·
  140   2              dl1a_simiic_delay();
  141   2              DL1A_SCL_LOW();                //SCL æ—¶é’Ÿçº¿æ‹‰ä½
  142   2          }
  143   1              dl1a_sccb_waitack();
  144   1      }
  145          
  146          
  147          //å­—èŠ‚æ¥æ”¶ç¨‹åº
  148          //æ¥æ”¶å™¨ä»¶ä¼ æ¥çš„æ•°æ®ï¼Œæ­¤ç¨‹åºåº”é…åˆ|ä¸»åº”ç­”å‡½æ•°|ä½¿ç”¨
  149          //å†…éƒ¨ä½¿ç”¨ï¼Œç”¨æˆ·æ— éœ€è°ƒç”¨
  150          static uint8 dl1a_read_ch(uint8 ack_x)
  151          {
  152   1          uint8 i;
  153   1          uint8 c;
  154   1          c=0;
  155   1          DL1A_SCL_LOW();
  156   1          dl1a_simiic_delay();
  157   1          DL1A_SDA_HIGH();             
  158   1      
  159   1          for(i=0;i<8;i++)
  160   1          {
  161   2              dl1a_simiic_delay();
  162   2              DL1A_SCL_LOW();         //ç½®æ—¶é’Ÿçº¿ä¸ºä½ï¼Œå‡†å¤‡æ¥æ”¶æ•°æ®ä½
  163   2              dl1a_simiic_delay();
  164   2              DL1A_SCL_HIGH();         //ç½®æ—¶é’Ÿçº¿ä¸ºé«˜ï¼Œä½¿æ•°æ®çº¿ä¸Šæ•°æ®æœ‰æ•ˆ
  165   2              dl1a_simiic_delay();
  166   2              c<<=1;
  167   2              if(GET_DL1A_SDA) 
  168   2              {
  169   3                  c+=1;   //è¯»æ•°æ®ä½ï¼Œå°†æ¥æ”¶çš„æ•°æ®å­˜c
  170   3              }
  171   2          }
  172   1      
  173   1              DL1A_SCL_LOW();
  174   1              dl1a_simiic_delay();
  175   1              dl1a_simiic_sendack(ack_x);
  176   1              
  177   1          return c;
  178   1      }
  179          
  180          
  181          //-------------------------------------------------------------------------------------------------------
             -------------
  182          //  @brief      æ¨¡æ‹ŸIICå†™æ•°æ®åˆ°è®¾å¤‡å¯„å­˜å™¨å‡½æ•°
  183          //  @param      dev_add                 è®¾å¤‡åœ°å€(ä½ä¸ƒä½åœ°å€)
  184          //  @param      reg                             å¯„å­˜å™¨åœ°å€
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 4   

  185          //  @param      dat                             å†™å…¥çš„æ•°æ®
  186          //  @return     void                                            
  187          //  @since      v1.0
  188          //  Sample usage:                               
  189          //-------------------------------------------------------------------------------------------------------
             -------------
  190          static void dl1a_simiic_write_dats(uint8 dev_add, uint8 *dat, uint32 len)
  191          {
  192   1              dl1a_simiic_start();
  193   1          dl1a_send_ch( (dev_add<<1) | 0x00);   //å‘é€å™¨ä»¶åœ°å€åŠ å†™ä½
  194   1              while(len--)
  195   1              {
  196   2                      dl1a_send_ch( *dat++ );                                  //å‘é€éœ€è¦å†™å…¥çš„æ•°æ®
  197   2              }
  198   1      
  199   1              
  200   1              dl1a_simiic_stop();
  201   1      }
  202          
  203          
  204          //-------------------------------------------------------------------------------------------------------
             -------------
  205          //  @brief      æ¨¡æ‹ŸIICå†™æ•°æ®åˆ°è®¾å¤‡å¯„å­˜å™¨å‡½æ•°
  206          //  @param      dev_add                 è®¾å¤‡åœ°å€(ä½ä¸ƒä½åœ°å€)
  207          //  @param      reg                             å¯„å­˜å™¨åœ°å€
  208          //  @param      dat                             å†™å…¥çš„æ•°æ®
  209          //  @return     void                                            
  210          //  @since      v1.0
  211          //  Sample usage:                               
  212          //-------------------------------------------------------------------------------------------------------
             -------------
  213          static void dl1a_simiic_write_reg(uint8 dev_add, uint8 reg, uint8 dat)
  214          {
  215   1              dl1a_simiic_start();
  216   1          dl1a_send_ch( (dev_add<<1) | 0x00);   //å‘é€å™¨ä»¶åœ°å€åŠ å†™ä½
  217   1              dl1a_send_ch( reg );                             //å‘é€ä»æœºå¯„å­˜å™¨åœ°å€
  218   1              dl1a_send_ch( dat );                             //å‘é€éœ€è¦å†™å…¥çš„æ•°æ®
  219   1              dl1a_simiic_stop();
  220   1      }
  221          
  222          //-------------------------------------------------------------------------------------------------------
             -------------
  223          //  @brief      æ¨¡æ‹ŸIICä»è®¾å¤‡å¯„å­˜å™¨è¯»å–æ•°æ®
  224          //  @param      dev_add                 è®¾å¤‡åœ°å€(ä½ä¸ƒä½åœ°å€)
  225          //  @param      reg                             å¯„å­˜å™¨åœ°å€
  226          //  @param      type                    é€‰æ‹©é€šä¿¡æ–¹å¼æ˜¯IIC  è¿˜æ˜¯ SCCB
  227          //  @return     uint8                   è¿”å›å¯„å­˜å™¨çš„æ•°æ®                        
  228          //  @since      v1.0
  229          //  Sample usage:                               
  230          //-------------------------------------------------------------------------------------------------------
             -------------
  231          static uint8 dl1a_simiic_read_reg(uint8 dev_add, uint8 reg)
  232          {
  233   1              uint8 dat;
  234   1              dl1a_simiic_start();
  235   1          dl1a_send_ch( (dev_add<<1) | 0x00);  //å‘é€å™¨ä»¶åœ°å€åŠ å†™ä½
  236   1              dl1a_send_ch( reg );                            //å‘é€ä»æœºå¯„å­˜å™¨åœ°å€
  237   1      
  238   1              
  239   1              dl1a_simiic_start();
  240   1              dl1a_send_ch( (dev_add<<1) | 0x01);  //å‘é€å™¨ä»¶åœ°å€åŠ è¯»ä½
  241   1              dat = dl1a_read_ch(no_ack);                             //è¯»å–æ•°æ®
  242   1              dl1a_simiic_stop();
  243   1              
  244   1              return dat;
  245   1      }
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 5   

  246          
  247          //-------------------------------------------------------------------------------------------------------
             -------------
  248          //  @brief      æ¨¡æ‹ŸIICè¯»å–å¤šå­—èŠ‚æ•°æ®
  249          //  @param      dev_add                 è®¾å¤‡åœ°å€(ä½ä¸ƒä½åœ°å€)
  250          //  @param      reg                             å¯„å­˜å™¨åœ°å€
  251          //  @param      dat_add                 æ•°æ®ä¿å­˜çš„åœ°å€æŒ‡é’ˆ
  252          //  @param      num                             è¯»å–å­—èŠ‚æ•°é‡
  253          //  @param      type                    é€‰æ‹©é€šä¿¡æ–¹å¼æ˜¯IIC  è¿˜æ˜¯ SCCB
  254          //  @return     uint8                   è¿”å›å¯„å­˜å™¨çš„æ•°æ®                        
  255          //  @since      v1.0
  256          //  Sample usage:                               
  257          //-------------------------------------------------------------------------------------------------------
             -------------
  258          static void dl1a_simiic_read_regs(uint8 dev_add, uint8 reg, uint8 *dat_add, uint32 num)
  259          {
  260   1              dl1a_simiic_start();
  261   1          dl1a_send_ch( (dev_add<<1) | 0x00);  //å‘é€å™¨ä»¶åœ°å€åŠ å†™ä½
  262   1              dl1a_send_ch( reg );                            //å‘é€ä»æœºå¯„å­˜å™¨åœ°å€
  263   1      
  264   1              
  265   1              dl1a_simiic_start();
  266   1              dl1a_send_ch( (dev_add<<1) | 0x01);  //å‘é€å™¨ä»¶åœ°å€åŠ è¯»ä½
  267   1          while(--num)
  268   1          {
  269   2              *dat_add = dl1a_read_ch(ack); //è¯»å–æ•°æ®
  270   2              dat_add++;
  271   2          }
  272   1          *dat_add = dl1a_read_ch(no_ack); //è¯»å–æ•°æ®
  273   1              dl1a_simiic_stop();
  274   1      }
  275          
  276          //-------------------------------------------------------------------------------------------------------
             -------------
  277          //  @brief      æ¨¡æ‹ŸIICè¯»å–å¤šå­—èŠ‚æ•°æ®
  278          //  @param      dev_add                 è®¾å¤‡åœ°å€(ä½ä¸ƒä½åœ°å€)
  279          //  @param      reg                             å¯„å­˜å™¨åœ°å€
  280          //  @param      dat_add                 æ•°æ®ä¿å­˜çš„åœ°å€æŒ‡é’ˆ
  281          //  @param      num                             è¯»å–å­—èŠ‚æ•°é‡
  282          //  @param      type                    é€‰æ‹©é€šä¿¡æ–¹å¼æ˜¯IIC  è¿˜æ˜¯ SCCB
  283          //  @return     uint8                   è¿”å›å¯„å­˜å™¨çš„æ•°æ®                        
  284          //  @since      v1.0
  285          //  Sample usage:                               
  286          //-------------------------------------------------------------------------------------------------------
             -------------
  287          static void dl1a_simiic_read_regs_1(uint8 dev_add, uint8 reg, uint8 *dat_add, uint32 num)
  288          {
  289   1              dl1a_simiic_start();
  290   1          dl1a_send_ch( (dev_add<<1) | 0x00);  //å‘é€å™¨ä»¶åœ°å€åŠ å†™ä½
  291   1              dl1a_send_ch( reg );                            //å‘é€ä»æœºå¯„å­˜å™¨åœ°å€
  292   1      
  293   1              
  294   1              dl1a_simiic_start();
  295   1              dl1a_send_ch( (dev_add<<1) | 0x01);  //å‘é€å™¨ä»¶åœ°å€åŠ è¯»ä½
  296   1          while(--num)
  297   1          {
  298   2              *dat_add = dl1a_read_ch(ack); //è¯»å–æ•°æ®
  299   2              dat_add++;
  300   2          }
  301   1          *dat_add = dl1a_read_ch(no_ack); //è¯»å–æ•°æ®
  302   1              dl1a_simiic_stop();
  303   1      }
  304          
  305          
  306          #define dl1a_write_array(dat, len)          (dl1a_simiic_write_dats(DL1A_DEV_ADDR, (dat), (len)))
  307          #define dl1a_write_register(reg, dat)       (dl1a_simiic_write_reg(DL1A_DEV_ADDR, (reg), (dat)))
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 6   

  308          #define dl1a_read_register(reg)             (dl1a_simiic_read_reg (DL1A_DEV_ADDR, (reg)))
  309          #define dl1a_read_registers(reg, dat, len)  (dl1a_simiic_read_regs(DL1A_DEV_ADDR, (reg), (dat), (len)))
  310          #define dl1a_read_registers_1(reg, dat, len)  (dl1a_simiic_read_regs_1(DL1A_DEV_ADDR, (reg), (dat), (len)
             -))
  311          
  312          // è¿™ä¸ªé€Ÿç‡è¡¨ç¤ºä»ç›®æ ‡åå°„å¹¶è¢«è®¾å¤‡æ£€æµ‹åˆ°çš„ä¿¡å·çš„æŒ¯å¹…
  313          // è®¾ç½®æ­¤é™åˆ¶å¯ä»¥ç¡®å®šä¼ æ„Ÿå™¨æŠ¥å‘Šæœ‰æ•ˆè¯»æ•°æ‰€éœ€çš„æœ€å°æµ‹é‡å€¼
  314          // è®¾ç½®ä¸€ä¸ªè¾ƒä½çš„é™åˆ¶å¯ä»¥å¢åŠ ä¼ æ„Ÿå™¨çš„æµ‹é‡èŒƒå›´
  315          // ä½†ä¼¼ä¹ä¹Ÿå¢åŠ äº† <ç”±äºæ¥è‡ªç›®æ ‡ä»¥å¤–çš„ç‰©ä½“çš„ä¸éœ€è¦çš„åå°„å¯¼è‡´> å¾—åˆ°ä¸å‡†ç¡®è¯
             -»æ•°çš„å¯èƒ½æ€§
  316          // é»˜è®¤ä¸º 0.25 MCPS å¯é¢„è®¾èŒƒå›´ä¸º 0 - 511.99
  317          #define DL1A_DEFAULT_RATE_LIMIT  (0.25)
  318          
  319          // ä»å¯„å­˜å™¨æ•°æ®è§£ç  PCLKs ä¸­ VCSEL (vertical cavity surface emitting laser) çš„è„‰å®½å‘¨æœŸ
  320          #define decode_vcsel_period(reg_val)            (((reg_val) + 1) << 1)
  321          
  322          // ä» PCLK ä¸­çš„ VCSEL å‘¨æœŸè®¡ç®—å®å‘¨æœŸ (ä»¥ *çº³ç§’ä¸ºå•ä½)
  323          // PLL_period_ps = 1655
  324          // macro_period_vclks = 2304
  325          #define calc_macro_period(vcsel_period_pclks)   ((((uint32)2304 * (vcsel_period_pclks) * 1655) + 500) / 1
             -000)
  326          
  327          //-------------------------------------------------------------------------------------------------------
             -------------
  328          // å‡½æ•°ç®€ä»‹     è·å–è®¾å¤‡ SPAD ä¿¡æ¯
  329          // å‚æ•°è¯´æ˜     index           ç´¢å¼•
  330          // å‚æ•°è¯´æ˜     type            ç±»å‹å€¼
  331          // è¿”å›å‚æ•°     uint8           æ˜¯å¦æˆåŠŸ 0-æˆåŠŸ 1-å¤±è´¥
  332          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_spad_info(index, type_is_aperture);
  333          // å¤‡æ³¨ä¿¡æ¯     
  334          //-------------------------------------------------------------------------------------------------------
             -------------
  335          static uint8 dl1a_get_spad_info (uint8 *index, uint8 *type_is_aperture)
  336          {
  337   1          uint8 tmp = 0;
  338   1          uint8 return_state = 0;
  339   1          volatile uint16 loop_count = 0;
  340   1      
  341   1          do
  342   1          {
  343   2              dl1a_write_register(0x80, 0x01);
  344   2              dl1a_write_register(0xFF, 0x01);
  345   2              dl1a_write_register(0x00, 0x00);
  346   2      
  347   2              dl1a_write_register(0xFF, 0x06);
  348   2              dl1a_read_registers(0x83, &tmp, 1);
  349   2              dl1a_write_register(0x83, tmp | 0x04);
  350   2              dl1a_write_register(0xFF, 0x07);
  351   2              dl1a_write_register(0x81, 0x01);
  352   2      
  353   2              dl1a_write_register(0x80, 0x01);
  354   2      
  355   2              dl1a_write_register(0x94, 0x6b);
  356   2              dl1a_write_register(0x83, 0x00);
  357   2      
  358   2              tmp = 0x00;
  359   2              while(tmp != 0x10)
  360   2              {
  361   3                  dl1a_read_registers(0x83, &tmp, 1);
  362   3                  loop_count++;
  363   3                  if(loop_count == DL1A_TIMEOUT_COUNT)
  364   3                  {
  365   4                      return_state = 1;
  366   4                      break;
  367   4                  }
  368   3              }
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 7   

  369   2                      
  370   2              if(return_state)
  371   2              {
  372   3                  break;
  373   3              }
  374   2              dl1a_write_register(0x83, 0x01);
  375   2              dl1a_read_registers(0x92, &tmp, 1);
  376   2      
  377   2              *index = tmp & 0x7f;
  378   2              *type_is_aperture = (tmp >> 7) & 0x01;
  379   2      
  380   2              dl1a_write_register(0x81, 0x00);
  381   2              dl1a_write_register(0xFF, 0x06);
  382   2              dl1a_read_registers(0x83, &tmp, 1);
  383   2              dl1a_write_register(0x83, tmp);
  384   2              dl1a_write_register(0xFF, 0x01);
  385   2              dl1a_write_register(0x00, 0x01);
  386   2      
  387   2              dl1a_write_register(0xFF, 0x00);
  388   2              dl1a_write_register(0x80, 0x00);
  389   2          }while(0);
  390   1      
  391   1          return return_state;
  392   1      }
  393          
  394          //-------------------------------------------------------------------------------------------------------
             -------------
  395          // å‡½æ•°ç®€ä»‹     å°†è¶…æ—¶æ•°å€¼ä» MCLKs è½¬æ¢åˆ°å¯¹åº”çš„ ms
  396          // å‚æ•°è¯´æ˜     timeout_period_mclks    è¶…æ—¶å‘¨æœŸ MCLKs
  397          // å‚æ•°è¯´æ˜     vcsel_period_pclks      PCLK å€¼
  398          // è¿”å›å‚æ•°     uint32                  è¿”å›è¶…æ—¶æ•°å€¼
  399          // ä½¿ç”¨ç¤ºä¾‹     dl1a_timeout_mclks_to_microseconds(timeout_period_mclks, vcsel_period_pclks);
  400          // å¤‡æ³¨ä¿¡æ¯     å°†åºåˆ—æ­¥éª¤è¶…æ—¶ä»å…·æœ‰ç»™å®š VCSEL å‘¨æœŸçš„ MCLK (ä»¥ PCLK ä¸ºå•ä½)è½¬æ¢ä
             -¸ºå¾®ç§’
  401          //-------------------------------------------------------------------------------------------------------
             -------------
  402          static uint32 dl1a_timeout_mclks_to_microseconds (uint16 timeout_period_mclks, uint8 vcsel_period_pclks)
  403          {
  404   1          uint32 macro_period_ns = calc_macro_period(vcsel_period_pclks);
  405   1      
  406   1          return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
  407   1      }
  408          
  409          //-------------------------------------------------------------------------------------------------------
             -------------
  410          // å‡½æ•°ç®€ä»‹     å°†è¶…æ—¶æ•°å€¼ä» ms è½¬æ¢åˆ°å¯¹åº”çš„ MCLKs
  411          // å‚æ•°è¯´æ˜     timeout_period_us   è¶…æ—¶å‘¨æœŸ å¾®ç§’å•ä½
  412          // å‚æ•°è¯´æ˜     vcsel_period_pclks  PCLK å€¼
  413          // è¿”å›å‚æ•°     uint32              è¿”å›è¶…æ—¶æ•°å€¼
  414          // ä½¿ç”¨ç¤ºä¾‹     dl1a_timeout_microseconds_to_mclks(timeout_period_us, vcsel_period_pclks);
  415          // å¤‡æ³¨ä¿¡æ¯     å°†åºåˆ—æ­¥éª¤è¶…æ—¶ä»å¾®ç§’è½¬æ¢ä¸ºå…·æœ‰ç»™å®š VCSEL å‘¨æœŸçš„ MCLK (ä»¥ PCLK ä¸
             -ºå•ä½)
  416          //-------------------------------------------------------------------------------------------------------
             -------------
  417          static uint32 dl1a_timeout_microseconds_to_mclks (uint32 timeout_period_us, uint8 vcsel_period_pclks)
  418          {
  419   1          uint32 macro_period_ns = calc_macro_period(vcsel_period_pclks);
  420   1      
  421   1          return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
  422   1      }
  423          
  424          //-------------------------------------------------------------------------------------------------------
             -------------
  425          // å‡½æ•°ç®€ä»‹     å¯¹è¶…æ—¶æ•°å€¼è¿›è¡Œè§£ç 
  426          // å‚æ•°è¯´æ˜     reg_val         è¶…æ—¶æ—¶é•¿ å¯„å­˜å™¨å€¼
  427          // è¿”å›å‚æ•°     uint16          è¿”å›è¶…æ—¶æ•°å€¼
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 8   

  428          // ä½¿ç”¨ç¤ºä¾‹     dl1a_decode_timeout(reg_val);
  429          // å¤‡æ³¨ä¿¡æ¯     ä»å¯„å­˜å™¨å€¼è§£ç  MCLK ä¸­çš„åºåˆ—æ­¥éª¤è¶…æ—¶   
  430          //-------------------------------------------------------------------------------------------------------
             -------------
  431          static uint16 dl1a_decode_timeout (uint16 reg_val)
  432          {
  433   1        // æ ¼å¼: (LSByte * 2 ^ MSByte) + 1
  434   1          return  (uint16)((reg_val & 0x00FF) <<
  435   1                  (uint16)((reg_val & 0xFF00) >> 8)) + 1;
  436   1      }
  437          
  438          //-------------------------------------------------------------------------------------------------------
             -------------
  439          // å‡½æ•°ç®€ä»‹     å¯¹è¶…æ—¶æ•°å€¼è¿›è¡Œç¼–ç 
  440          // å‚æ•°è¯´æ˜     timeout_mclks   è¶…æ—¶æ—¶é•¿ -MCLKs å€¼
  441          // è¿”å›å‚æ•°     uint16          è¿”å›ç¼–ç å€¼
  442          // ä½¿ç”¨ç¤ºä¾‹     dl1a_encode_timeout(timeout_mclks);
  443          // å¤‡æ³¨ä¿¡æ¯     åœ¨ MCLK ä¸­å¯¹è¶…æ—¶çš„åºåˆ—æ­¥éª¤è¶…æ—¶å¯„å­˜å™¨å€¼è¿›è¡Œç¼–ç 
  444          //-------------------------------------------------------------------------------------------------------
             -------------
  445          static uint16 dl1a_encode_timeout (uint16 timeout_mclks)
  446          {
  447   1          uint32 ls_byte = 0;
  448   1          uint16 ms_byte = 0;
  449   1          uint16 return_data = 0;
  450   1      
  451   1          if (timeout_mclks > 0)
  452   1          {
  453   2              // æ ¼å¼: (LSByte * 2 ^ MSByte) + 1
  454   2              ls_byte = timeout_mclks - 1;
  455   2              while ((ls_byte & 0xFFFFFF00) > 0)
  456   2              {
  457   3                  ls_byte >>= 1;
  458   3                  ms_byte++;
  459   3              }
  460   2              return_data = (ms_byte << 8) | (ls_byte & 0xFF);
  461   2          }
  462   1          return return_data;
  463   1      }
  464          
  465          //-------------------------------------------------------------------------------------------------------
             -------------
  466          // å‡½æ•°ç®€ä»‹     è·å–åºåˆ—æ­¥éª¤ä½¿èƒ½è®¾ç½®
  467          // å‚æ•°è¯´æ˜     enables         åºåˆ—ä½¿èƒ½æ­¥éª¤ç»“æ„ä½“
  468          // è¿”å›å‚æ•°     void
  469          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_sequence_step_enables(enables);
  470          // å¤‡æ³¨ä¿¡æ¯     
  471          //-------------------------------------------------------------------------------------------------------
             -------------
  472          static void dl1a_get_sequence_step_enables(dl1a_sequence_enables_step_struct *enables)
  473          {
  474   1          uint8 sequence_config = 0;
  475   1          dl1a_read_registers(DL1A_SYSTEM_SEQUENCE_CONFIG, &sequence_config, 1);
  476   1      
  477   1          enables->tcc          = (sequence_config >> 4) & 0x1;
  478   1          enables->dss          = (sequence_config >> 3) & 0x1;
  479   1          enables->msrc         = (sequence_config >> 2) & 0x1;
  480   1          enables->pre_range    = (sequence_config >> 6) & 0x1;
  481   1          enables->final_range  = (sequence_config >> 7) & 0x1;
  482   1      }
  483          
  484          //-------------------------------------------------------------------------------------------------------
             -------------
  485          // å‡½æ•°ç®€ä»‹     è·å–è„‰å†²å‘¨æœŸ
  486          // å‚æ•°è¯´æ˜     type            é¢„é‡ç¨‹ç±»å‹
  487          // è¿”å›å‚æ•°     uint8           è¿”å›çš„å‘¨æœŸå€¼
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 9   

  488          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_vcsel_pulse_period(DL1A_VCSEL_PERIOD_PER_RANGE);
  489          // å¤‡æ³¨ä¿¡æ¯     åœ¨ PCLKs ä¸­è·å–ç»™å®šå‘¨æœŸç±»å‹çš„ VCSEL è„‰å†²å‘¨æœŸ
  490          //-------------------------------------------------------------------------------------------------------
             -------------
  491          static uint8 dl1a_get_vcsel_pulse_period (dl1a_vcsel_period_type_enum type)
  492          {
  493   1          uint8 data_buffer = 0;
  494   1          if (type == DL1A_VCSEL_PERIOD_PER_RANGE)
  495   1          {
  496   2              dl1a_read_registers(DL1A_PRE_RANGE_CONFIG_VCSEL_PERIOD, &data_buffer, 1);
  497   2              data_buffer = decode_vcsel_period(data_buffer);
  498   2          }
  499   1          else if (type == DL1A_VCSEL_PERIOD_FINAL_RANGE)
  500   1          {
  501   2              dl1a_read_registers(DL1A_FINAL_RANGE_CONFIG_VCSEL_PERIOD, &data_buffer, 1);
  502   2              data_buffer = decode_vcsel_period(data_buffer);
  503   2          }
  504   1          else
  505   1          {
  506   2              data_buffer = 255;
  507   2          }
  508   1          return data_buffer;
  509   1      }
  510          
  511          //-------------------------------------------------------------------------------------------------------
             -------------
  512          // å‡½æ•°ç®€ä»‹     è·å–åºåˆ—æ­¥éª¤è¶…æ—¶è®¾ç½®
  513          // å‚æ•°è¯´æ˜     enables         åºåˆ—ä½¿èƒ½æ­¥éª¤ç»“æ„ä½“
  514          // å‚æ•°è¯´æ˜     timeouts        åºåˆ—è¶…æ—¶æ­¥éª¤ç»“æ„ä½“
  515          // è¿”å›å‚æ•°     void
  516          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_sequence_step_timeouts(enables, timeouts);
  517          // å¤‡æ³¨ä¿¡æ¯     è·å–æ‰€æœ‰è¶…æ—¶è€Œä¸ä»…ä»…æ˜¯è¯·æ±‚çš„è¶…æ—¶ å¹¶ä¸”è¿˜å­˜å‚¨ä¸­é—´å€¼
  518          //-------------------------------------------------------------------------------------------------------
             -------------
  519          static void dl1a_get_sequence_step_timeouts (dl1a_sequence_enables_step_struct const *enables, dl1a_seque
             -nce_timeout_step_struct *timeouts)
  520          {
  521   1          uint8 reg_buffer[2];
  522   1          uint16 reg16_buffer = 0;
  523   1      
  524   1          timeouts->pre_range_vcsel_period_pclks = dl1a_get_vcsel_pulse_period(DL1A_VCSEL_PERIOD_PER_RANGE);
  525   1      
  526   1          dl1a_read_registers(DL1A_MSRC_CONFIG_TIMEOUT_MACROP, reg_buffer, 1);
  527   1          timeouts->msrc_dss_tcc_mclks = reg_buffer[0] + 1;
  528   1          timeouts->msrc_dss_tcc_us = dl1a_timeout_mclks_to_microseconds(timeouts->msrc_dss_tcc_mclks, (uint8)t
             -imeouts->pre_range_vcsel_period_pclks);
  529   1      
  530   1          dl1a_read_registers(DL1A_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI, reg_buffer, 2);
  531   1          reg16_buffer = ((uint16) reg_buffer[0] << 8) | reg_buffer[1];
  532   1          timeouts->pre_range_mclks = dl1a_decode_timeout(reg16_buffer);
  533   1          timeouts->pre_range_us = dl1a_timeout_mclks_to_microseconds(timeouts->pre_range_mclks, (uint8)timeout
             -s->pre_range_vcsel_period_pclks);
  534   1      
  535   1          timeouts->final_range_vcsel_period_pclks = dl1a_get_vcsel_pulse_period(DL1A_VCSEL_PERIOD_FINAL_RANGE)
             -;
  536   1      
  537   1          dl1a_read_registers(DL1A_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI, reg_buffer, 2);
  538   1          reg16_buffer = ((uint16) reg_buffer[0] << 8) | reg_buffer[1];
  539   1          timeouts->final_range_mclks = dl1a_decode_timeout(reg16_buffer);
  540   1      
  541   1          if (enables->pre_range)
  542   1          {
  543   2              timeouts->final_range_mclks -= timeouts->pre_range_mclks;
  544   2          }
  545   1      
  546   1          timeouts->final_range_us = dl1a_timeout_mclks_to_microseconds(timeouts->final_range_mclks, (uint8)tim
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 10  

             -eouts->final_range_vcsel_period_pclks);
  547   1      }
  548          
  549          //-------------------------------------------------------------------------------------------------------
             -------------
  550          // å‡½æ•°ç®€ä»‹     æ‰§è¡Œå•æ¬¡å‚è€ƒæ ¡å‡†
  551          // å‚æ•°è¯´æ˜     vhv_init_byte   é¢„è®¾æ ¡å‡†å€¼
  552          // è¿”å›å‚æ•°     uint8           æ“ä½œæ˜¯å¦æˆåŠŸ 0-æˆåŠŸ 1-å¤±è´¥
  553          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_vcsel_pulse_period(DL1A_VCSEL_PERIOD_PER_RANGE);
  554          // å¤‡æ³¨ä¿¡æ¯     åœ¨ PCLKs ä¸­è·å–ç»™å®šå‘¨æœŸç±»å‹çš„ VCSEL è„‰å†²å‘¨æœŸ
  555          //-------------------------------------------------------------------------------------------------------
             -------------
  556          static uint8 dl1a_perform_single_ref_calibration (uint8 vhv_init_byte)
  557          {
  558   1          uint8 return_state = 0;
  559   1          uint8 data_buffer = 0;
  560   1          volatile uint16 loop_count = 0;
  561   1          do
  562   1          {
  563   2              dl1a_write_register(DL1A_SYSRANGE_START, 0x01 | vhv_init_byte);
  564   2              dl1a_read_registers(DL1A_MSRC_CONFIG_TIMEOUT_MACROP, &data_buffer, 1);
  565   2              while ((data_buffer & 0x07) == 0)
  566   2              {
  567   3                  if (loop_count > 0x8fe0)
  568   3                  {
  569   4                      return_state = 1;
  570   4                      break;
  571   4                  }
  572   3                  if (loop_count++ % 0x10 == 0)
  573   3                  {
  574   4                      dl1a_read_registers(DL1A_MSRC_CONFIG_TIMEOUT_MACROP, &data_buffer, 1);
  575   4                  }
  576   3              }
  577   2              if(return_state)
  578   2              {
  579   3                  break;
  580   3              }
  581   2              dl1a_write_register(DL1A_SYSTEM_INTERRUPT_CLEAR, 0x01);
  582   2              dl1a_write_register(DL1A_SYSRANGE_START, 0x00);
  583   2          }while(0);
  584   1      
  585   1          return return_state;
  586   1      }
  587          
  588          //-------------------------------------------------------------------------------------------------------
             -------------
  589          // å‡½æ•°ç®€ä»‹     è®¾ç½®æµ‹é‡å®šæ—¶é¢„ç®— (ä»¥å¾®ç§’ä¸ºå•ä½)
  590          // å‚æ•°è¯´æ˜     budget_us       è®¾å®šçš„æµ‹é‡å…è®¸çš„æ—¶é—´
  591          // è¿”å›å‚æ•°     uint8           æ“ä½œç»“æœ 0-æˆåŠŸ 1-å¤±è´¥
  592          // ä½¿ç”¨ç¤ºä¾‹     dl1a_set_measurement_timing_budget(measurement_timing_budget_us);
  593          // å¤‡æ³¨ä¿¡æ¯     è¿™æ˜¯ä¸€æ¬¡æµ‹é‡å…è®¸çš„æ—¶é—´
  594          //              å³åœ¨æµ‹è·åºåˆ—çš„å­æ­¥éª¤ä¹‹é—´åˆ†é…æ—¶é—´é¢„ç®—
  595          //              æ›´é•¿çš„æ—¶é—´é¢„ç®—å…è®¸æ›´ç²¾ç¡®çš„æµ‹é‡
  596          //              å¢åŠ ä¸€ä¸ªNå€çš„é¢„ç®—å¯ä»¥å‡å°‘ä¸€ä¸ªsqrt(N)å€çš„èŒƒå›´æµ‹é‡æ ‡å‡†åå·®
  597          //              é»˜è®¤ä¸º33æ¯«ç§’ æœ€å°å€¼ä¸º20 ms
  598          //-------------------------------------------------------------------------------------------------------
             -------------
  599          static uint8 dl1a_set_measurement_timing_budget (uint32 budget_us)
  600          {
  601   1          uint8 return_state = 0;
  602   1          uint8 data_buffer[3];
  603   1          uint16 dat = 0;
  604   1              uint32 used_budget_us;
  605   1              uint32 final_range_timeout_us;
  606   1              uint16 final_range_timeout_mclks;
  607   1              
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 11  

  608   1          dl1a_sequence_enables_step_struct enables;
  609   1          dl1a_sequence_timeout_step_struct timeouts;
  610   1      
  611   1          do
  612   1          {
  613   2              if (budget_us < DL1A_MIN_TIMING_BUDGET)
  614   2              {
  615   3                  return_state = 1;
  616   3                  break;
  617   3              }
  618   2      
  619   2              used_budget_us = DL1A_SET_START_OVERHEAD + DL1A_END_OVERHEAD;
  620   2              dl1a_get_sequence_step_enables(&enables);
  621   2              dl1a_get_sequence_step_timeouts(&enables, &timeouts);
  622   2      
  623   2              if (enables.tcc)
  624   2              {
  625   3                  used_budget_us += (timeouts.msrc_dss_tcc_us + DL1A_TCC_OVERHEAD);
  626   3              }
  627   2      
  628   2              if (enables.dss)
  629   2              {
  630   3                  used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DL1A_DSS_OVERHEAD);
  631   3              }
  632   2              else if (enables.msrc)
  633   2              {
  634   3                  used_budget_us += (timeouts.msrc_dss_tcc_us + DL1A_MSRC_OVERHEAD);
  635   3              }
  636   2      
  637   2              if (enables.pre_range)
  638   2              {
  639   3                  used_budget_us += (timeouts.pre_range_us + DL1A_PRERANGE_OVERHEAD);
  640   3              }
  641   2      
  642   2              if (enables.final_range)
  643   2              {
  644   3                  // è¯·æ³¨æ„ æœ€ç»ˆèŒƒå›´è¶…æ—¶ç”±è®¡æ—¶é¢„ç®—å’Œåºåˆ—ä¸­æ‰€æœ‰å…¶ä»–è¶…æ—¶çš„æ€»å’Œå†³å®š
  645   3                  // å¦‚æœæ²¡æœ‰ç©ºé—´ç”¨äºæœ€ç»ˆèŒƒå›´è¶…æ—¶ åˆ™å°†è®¾ç½®é”™è¯¯
  646   3                  // å¦åˆ™ å‰©ä½™æ—¶é—´å°†åº”ç”¨äºæœ€ç»ˆèŒƒå›´
  647   3                  used_budget_us += DL1A_FINALlRANGE_OVERHEAD;
  648   3                  if (used_budget_us > budget_us)
  649   3                  {
  650   4                      // è¯·æ±‚çš„è¶…æ—¶å¤ªå¤§
  651   4                      return_state = 1;
  652   4                      break;
  653   4                  }
  654   3      
  655   3                  // å¯¹äºæœ€ç»ˆè¶…æ—¶èŒƒå›´ å¿…é¡»æ·»åŠ é¢„é‡ç¨‹èŒƒå›´è¶…æ—¶
  656   3                  // ä¸ºæ­¤ æœ€ç»ˆè¶…æ—¶å’Œé¢„é‡ç¨‹è¶…æ—¶å¿…é¡»ä»¥å®å‘¨æœŸ MClks è¡¨ç¤º
  657   3                  // å› ä¸ºå®ƒä»¬å…·æœ‰ä¸åŒçš„ VCSEL å‘¨æœŸ
  658   3                  final_range_timeout_us = budget_us - used_budget_us;
  659   3                  final_range_timeout_mclks =
  660   3                  dl1a_timeout_microseconds_to_mclks(final_range_timeout_us,
  661   3                           (uint8)timeouts.final_range_vcsel_period_pclks);
  662   3      
  663   3                  if (enables.pre_range)
  664   3                  {
  665   4                      final_range_timeout_mclks += timeouts.pre_range_mclks;
  666   4                  }
  667   3      
  668   3                  dat = dl1a_encode_timeout(final_range_timeout_mclks);
  669   3                  data_buffer[0] = DL1A_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI;
  670   3                  data_buffer[1] = ((dat >> 8) & 0xFF);
  671   3                  data_buffer[2] = (dat & 0xFF);
  672   3                  dl1a_write_array(data_buffer, 3);
  673   3              }
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 12  

  674   2          }while(0);
  675   1          return return_state;
  676   1      }
  677          
  678          //-------------------------------------------------------------------------------------------------------
             -------------
  679          // å‡½æ•°ç®€ä»‹     è·å–æµ‹é‡å®šæ—¶é¢„ç®— (ä»¥å¾®ç§’ä¸ºå•ä½)
  680          // å‚æ•°è¯´æ˜     void
  681          // è¿”å›å‚æ•°     uint32          å·²è®¾å®šçš„æµ‹é‡å…è®¸çš„æ—¶é—´
  682          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_measurement_timing_budget();
  683          // å¤‡æ³¨ä¿¡æ¯     
  684          //-------------------------------------------------------------------------------------------------------
             -------------
  685          static uint32 dl1a_get_measurement_timing_budget (void)
  686          {
  687   1          dl1a_sequence_enables_step_struct enables;
  688   1          dl1a_sequence_timeout_step_struct timeouts;
  689   1      
  690   1          // å¼€å§‹å’Œç»“æŸå¼€é”€æ—¶é—´å§‹ç»ˆå­˜åœ¨
  691   1          uint32 budget_us = DL1A_GET_START_OVERHEAD + DL1A_END_OVERHEAD;
  692   1      
  693   1          dl1a_get_sequence_step_enables(&enables);
  694   1          dl1a_get_sequence_step_timeouts(&enables, &timeouts);
  695   1      
  696   1          if (enables.tcc)
  697   1          {
  698   2              budget_us += (timeouts.msrc_dss_tcc_us + DL1A_TCC_OVERHEAD);
  699   2          }
  700   1      
  701   1          if (enables.dss)
  702   1          {
  703   2              budget_us += 2 * (timeouts.msrc_dss_tcc_us + DL1A_DSS_OVERHEAD);
  704   2          }
  705   1          else if (enables.msrc)
  706   1          {
  707   2              budget_us += (timeouts.msrc_dss_tcc_us + DL1A_MSRC_OVERHEAD);
  708   2          }
  709   1      
  710   1          if (enables.pre_range)
  711   1          {
  712   2              budget_us += (timeouts.pre_range_us + DL1A_PRERANGE_OVERHEAD);
  713   2          }
  714   1      
  715   1          if (enables.final_range)
  716   1          {
  717   2              budget_us += (timeouts.final_range_us + DL1A_FINALlRANGE_OVERHEAD);
  718   2          }
  719   1      
  720   1          return budget_us;
  721   1      }
  722          
  723          //-------------------------------------------------------------------------------------------------------
             -------------
  724          // å‡½æ•°ç®€ä»‹     è®¾ç½®è¿”å›ä¿¡å·é€Ÿç‡é™åˆ¶ è¯¥å€¼å•ä½ä¸º MCPS (ç™¾ä¸‡æ¬¡æ¯ç§’)
  725          // å‚æ•°è¯´æ˜     limit_mcps      è®¾ç½®çš„æœ€å°é€Ÿç‡
  726          // è¿”å›å‚æ•°     void
  727          // ä½¿ç”¨ç¤ºä¾‹     dl1a_set_signal_rate_limit(0.25);
  728          // å¤‡æ³¨ä¿¡æ¯     è¿™ä¸ªé€Ÿç‡è¡¨ç¤ºä»ç›®æ ‡åå°„å¹¶è¢«è®¾å¤‡æ£€æµ‹åˆ°çš„ä¿¡å·çš„æŒ¯å¹…
  729          //              è®¾ç½®æ­¤é™åˆ¶å¯ä»¥ç¡®å®šä¼ æ„Ÿå™¨æŠ¥å‘Šæœ‰æ•ˆè¯»æ•°æ‰€éœ€çš„æœ€å°æµ‹é‡å€¼
  730          //              è®¾ç½®ä¸€ä¸ªè¾ƒä½çš„é™åˆ¶å¯ä»¥å¢åŠ ä¼ æ„Ÿå™¨çš„æµ‹é‡èŒƒå›´
  731          //              ä½†ä¼¼ä¹ä¹Ÿå¢åŠ äº† <ç”±äºæ¥è‡ªç›®æ ‡ä»¥å¤–çš„ç‰©ä½“çš„ä¸éœ€è¦çš„åå°„å¯¼è‡´> å¾—å
             -ˆ°ä¸å‡†ç¡®è¯»æ•°çš„å¯èƒ½æ€§
  732          //              é»˜è®¤ä¸º 0.25 MCPS å¯é¢„è®¾èŒƒå›´ä¸º 0 - 511.99
  733          //-------------------------------------------------------------------------------------------------------
             -------------
  734          static void dl1a_set_signal_rate_limit (float limit_mcps)
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 13  

  735          {
  736   1              uint8 data_buffer[3];
  737   1          uint16 limit_mcps_16bit = (limit_mcps * (1 << 7));
  738   1          //zf_assert(limit_mcps >= 0 || limit_mcps <= 511.99);
  739   1      
  740   1      
  741   1          data_buffer[0] = DL1A_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT;
  742   1          data_buffer[1] = ((limit_mcps_16bit >> 8) & 0xFF);
  743   1          data_buffer[2] = (limit_mcps_16bit & 0xFF);
  744   1      
  745   1          dl1a_write_array(data_buffer, 3);
  746   1      }
  747          
  748          //-------------------------------------------------------------------------------------------------------
             -------------
  749          // å‡½æ•°ç®€ä»‹     è¿”å›ä»¥æ¯«ç±³ä¸ºå•ä½çš„èŒƒå›´è¯»æ•°
  750          // å‚æ•°è¯´æ˜     void
  751          // è¿”å›å‚æ•°     uint8           0-æ•°æ®æ— æ•ˆ 1-æ•°æ®æœ‰æ•ˆ
  752          // ä½¿ç”¨ç¤ºä¾‹     dl1a_get_distance();
  753          // å¤‡æ³¨ä¿¡æ¯     åœ¨å¼€å§‹å•æ¬¡å°„ç¨‹æµ‹é‡åä¹Ÿè°ƒç”¨æ­¤å‡½æ•°
  754          //-------------------------------------------------------------------------------------------------------
             -------------
  755          void dl1a_get_distance (void)
  756          {
  757   1          uint8 reg_databuffer[3];
  758   1      
  759   1          dl1a_read_registers_1(DL1A_RESULT_INTERRUPT_STATUS, reg_databuffer, 1);
  760   1          if((reg_databuffer[0] & 0x07) == 0)
  761   1          {
  762   2              dl1a_finsh_flag = 0;
  763   2          }
  764   1          else
  765   1          {
  766   2              // å‡è®¾çº¿æ€§åº¦æ ¡æ­£å¢ç›Šä¸ºé»˜è®¤å€¼ 1000 ä¸”æœªå¯ç”¨åˆ†æ•°èŒƒå›´
  767   2              dl1a_read_registers_1(DL1A_RESULT_RANGE_STATUS + 10, reg_databuffer, 2);
  768   2              dl1a_distance_mm = ((uint16)reg_databuffer[0] << 8);
  769   2              dl1a_distance_mm |= reg_databuffer[1];
  770   2      
  771   2              dl1a_write_register(DL1A_SYSTEM_INTERRUPT_CLEAR, 0x01);
  772   2              dl1a_finsh_flag = 1;
  773   2          }
  774   1      }
  775          
  776          //-------------------------------------------------------------------------------------------------------
             -------------
  777          // å‡½æ•°ç®€ä»‹     åˆå§‹åŒ– DL1A
  778          // å‚æ•°è¯´æ˜     void
  779          // è¿”å›å‚æ•°     uint8           1-åˆå§‹åŒ–å¤±è´¥ 0-åˆå§‹åŒ–æˆåŠŸ
  780          // ä½¿ç”¨ç¤ºä¾‹     dl1a_init();
  781          // å¤‡æ³¨ä¿¡æ¯     
  782          //-------------------------------------------------------------------------------------------------------
             -------------
  783          uint8 dl1a_init (void)
  784          {
  785   1          uint32 measurement_timing_budget_us = 0;
  786   1          uint8 stop_variable = 0;
  787   1          uint8 return_state = 0;
  788   1          uint8 reg_data_buffer = 0;
  789   1          uint8 ref_spad_map[6];
  790   1          uint8 data_buffer[7];
  791   1              uint8 i = 0;
  792   1              
  793   1          memset(ref_spad_map, 0, 6);
  794   1          memset(data_buffer, 0, 7);
  795   1      
  796   1      
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 14  

  797   1      
  798   1          do
  799   1          {
  800   2      //        delay_ms(100);
  801   2      //        DL1A_XSHUT_PIN = 0;
  802   2      //        delay_ms(50);
  803   2      //        DL1A_XSHUT_PIN = 1;
  804   2              delay_ms(100);
  805   2      
  806   2              // -------------------------------- DL1A å¯åŠ¨åˆå§‹åŒ– --------------------------------
  807   2              reg_data_buffer = dl1a_read_register(DL1A_IO_VOLTAGE_CONFIG);         // ä¼ æ„Ÿå™¨é»˜è®¤ IO ä¸º 1
             -.8V æ¨¡å¼
  808   2              dl1a_write_register(DL1A_IO_VOLTAGE_CONFIG, reg_data_buffer | 0x01);  // é…ç½® IO ä¸º 2.8V æ¨¡å¼
             -
  809   2      
  810   2              dl1a_write_register(0x88, 0x00);                                         // è®¾ç½®ä¸ºæ ‡å‡† IIC æ
             -¨¡å¼
  811   2      
  812   2              dl1a_write_register(0x80, 0x01);
  813   2              dl1a_write_register(0xFF, 0x01);
  814   2              dl1a_write_register(0x00, 0x00);
  815   2      
  816   2              dl1a_read_registers(0x91, &stop_variable , 1);
  817   2      
  818   2              dl1a_write_register(0x00, 0x01);
  819   2              dl1a_write_register(0xFF, 0x00);
  820   2              dl1a_write_register(0x80, 0x00);
  821   2      
  822   2              // ç¦ç”¨ SIGNAL_RATE_MSRC(bit1) å’Œ SIGNAL_RATE_PRE_RANGE(bit4) é™åˆ¶æ£€æŸ¥
  823   2              reg_data_buffer = dl1a_read_register(DL1A_MSRC_CONFIG);
  824   2              dl1a_write_register(DL1A_MSRC_CONFIG, reg_data_buffer | 0x12);
  825   2      
  826   2              dl1a_set_signal_rate_limit(DL1A_DEFAULT_RATE_LIMIT);                  // è®¾ç½®ä¿¡å·é€Ÿç‡é™åˆ¶
  827   2              dl1a_write_register(DL1A_SYSTEM_SEQUENCE_CONFIG, 0xFF);
  828   2              // -------------------------------- DL1A å¯åŠ¨åˆå§‹åŒ– --------------------------------
  829   2      
  830   2              // -------------------------------- DL1A é…ç½®åˆå§‹åŒ– --------------------------------
  831   2              if (dl1a_get_spad_info(&data_buffer[0], &data_buffer[1]))
  832   2              {
  833   3                              return_state = 1;
  834   3                  // å¦‚æœç¨‹åºåœ¨è¾“å‡ºäº†æ–­è¨€ä¿¡æ¯ å¹¶ä¸”æç¤ºå‡ºé”™ä½ç½®åœ¨è¿™é‡Œ
  835   3                  // é‚£ä¹ˆå°±æ˜¯ dl1a è‡ªæ£€å‡ºé”™å¹¶è¶…æ—¶é€€å‡ºäº†
  836   3                  // æ£€æŸ¥ä¸€ä¸‹æ¥çº¿æœ‰æ²¡æœ‰é—®é¢˜ å¦‚æœæ²¡é—®é¢˜å¯èƒ½å°±æ˜¯åäº†
  837   3      
  838   3      //                      printf("dl1a init error.\r\n");
  839   3                              break;
  840   3              }
  841   2      
  842   2              // ä» GLOBAL_CONFIG_SPAD_ENABLES_REF_[0-6] è·å– SPAD map (RefGoodSpadMap) æ•°æ®
  843   2              dl1a_read_registers(DL1A_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
  844   2      
  845   2              dl1a_write_register(0xFF, 0x01);
  846   2              dl1a_write_register(DL1A_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
  847   2              dl1a_write_register(DL1A_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
  848   2              dl1a_write_register(0xFF, 0x00);
  849   2              dl1a_write_register(DL1A_GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
  850   2      
  851   2              data_buffer[2] = data_buffer[1] ? 12 : 0; // 12 is the first aperture spad
  852   2              for (i = 0; i < 48; i++)
  853   2              {
  854   3                  if (i < data_buffer[2] || data_buffer[3] == data_buffer[0])
  855   3                  {
  856   4                      // æ­¤ä½ä½äºåº”å¯ç”¨çš„ç¬¬ä¸€ä¸ªä½
  857   4                      // æˆ–è€… (eference_spad_count) ä½å·²å¯ç”¨
  858   4                      // å› æ­¤æ­¤ä½ä¸ºé›¶
  859   4                      ref_spad_map[i / 8] &= ~(1 << (i % 8));
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 15  

  860   4                  }
  861   3                  else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
  862   3                  {
  863   4                      data_buffer[3]++;
  864   4                  }
  865   3              }
  866   2      
  867   2              data_buffer[0] = DL1A_GLOBAL_CONFIG_SPAD_ENABLES_REF_0;
  868   2              for(i = 1; i < 7; i++)
  869   2              {
  870   3                  data_buffer[1] = ref_spad_map[i-1];
  871   3              }
  872   2              dl1a_write_array(data_buffer, 7);
  873   2      
  874   2              // é»˜è®¤è½¬æ¢è®¾ç½® version 02/11/2015_v36
  875   2              dl1a_write_register(0xFF, 0x01);
  876   2              dl1a_write_register(0x00, 0x00);
  877   2              dl1a_write_register(0xFF, 0x00);
  878   2              dl1a_write_register(0x09, 0x00);
  879   2              dl1a_write_register(0x10, 0x00);
  880   2              dl1a_write_register(0x11, 0x00);
  881   2              dl1a_write_register(0x24, 0x01);
  882   2              dl1a_write_register(0x25, 0xFF);
  883   2              dl1a_write_register(0x75, 0x00);
  884   2              dl1a_write_register(0xFF, 0x01);
  885   2              dl1a_write_register(0x4E, 0x2C);
  886   2              dl1a_write_register(0x48, 0x00);
  887   2              dl1a_write_register(0x30, 0x20);
  888   2              dl1a_write_register(0xFF, 0x00);
  889   2              dl1a_write_register(0x30, 0x09);
  890   2              dl1a_write_register(0x54, 0x00);
  891   2              dl1a_write_register(0x31, 0x04);
  892   2              dl1a_write_register(0x32, 0x03);
  893   2              dl1a_write_register(0x40, 0x83);
  894   2              dl1a_write_register(0x46, 0x25);
  895   2              dl1a_write_register(0x60, 0x00);
  896   2              dl1a_write_register(0x27, 0x00);
  897   2              dl1a_write_register(0x50, 0x06);
  898   2              dl1a_write_register(0x51, 0x00);
  899   2              dl1a_write_register(0x52, 0x96);
  900   2              dl1a_write_register(0x56, 0x08);
  901   2              dl1a_write_register(0x57, 0x30);
  902   2              dl1a_write_register(0x61, 0x00);
  903   2              dl1a_write_register(0x62, 0x00);
  904   2              dl1a_write_register(0x64, 0x00);
  905   2              dl1a_write_register(0x65, 0x00);
  906   2              dl1a_write_register(0x66, 0xA0);
  907   2              dl1a_write_register(0xFF, 0x01);
  908   2              dl1a_write_register(0x22, 0x32);
  909   2              dl1a_write_register(0x47, 0x14);
  910   2              dl1a_write_register(0x49, 0xFF);
  911   2              dl1a_write_register(0x4A, 0x00);
  912   2              dl1a_write_register(0xFF, 0x00);
  913   2              dl1a_write_register(0x7A, 0x0A);
  914   2              dl1a_write_register(0x7B, 0x00);
  915   2              dl1a_write_register(0x78, 0x21);
  916   2              dl1a_write_register(0xFF, 0x01);
  917   2              dl1a_write_register(0x23, 0x34);
  918   2              dl1a_write_register(0x42, 0x00);
  919   2              dl1a_write_register(0x44, 0xFF);
  920   2              dl1a_write_register(0x45, 0x26);
  921   2              dl1a_write_register(0x46, 0x05);
  922   2              dl1a_write_register(0x40, 0x40);
  923   2              dl1a_write_register(0x0E, 0x06);
  924   2              dl1a_write_register(0x20, 0x1A);
  925   2              dl1a_write_register(0x43, 0x40);
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 16  

  926   2              dl1a_write_register(0xFF, 0x00);
  927   2              dl1a_write_register(0x34, 0x03);
  928   2              dl1a_write_register(0x35, 0x44);
  929   2              dl1a_write_register(0xFF, 0x01);
  930   2              dl1a_write_register(0x31, 0x04);
  931   2              dl1a_write_register(0x4B, 0x09);
  932   2              dl1a_write_register(0x4C, 0x05);
  933   2              dl1a_write_register(0x4D, 0x04);
  934   2              dl1a_write_register(0xFF, 0x00);
  935   2              dl1a_write_register(0x44, 0x00);
  936   2              dl1a_write_register(0x45, 0x20);
  937   2              dl1a_write_register(0x47, 0x08);
  938   2              dl1a_write_register(0x48, 0x28);
  939   2              dl1a_write_register(0x67, 0x00);
  940   2              dl1a_write_register(0x70, 0x04);
  941   2              dl1a_write_register(0x71, 0x01);
  942   2              dl1a_write_register(0x72, 0xFE);
  943   2              dl1a_write_register(0x76, 0x00);
  944   2              dl1a_write_register(0x77, 0x00);
  945   2              dl1a_write_register(0xFF, 0x01);
  946   2              dl1a_write_register(0x0D, 0x01);
  947   2              dl1a_write_register(0xFF, 0x00);
  948   2              dl1a_write_register(0x80, 0x01);
  949   2              dl1a_write_register(0x01, 0xF8);
  950   2              dl1a_write_register(0xFF, 0x01);
  951   2              dl1a_write_register(0x8E, 0x01);
  952   2              dl1a_write_register(0x00, 0x01);
  953   2              dl1a_write_register(0xFF, 0x00);
  954   2              dl1a_write_register(0x80, 0x00);
  955   2      
  956   2              // å°†ä¸­æ–­é…ç½®è®¾ç½®ä¸ºæ–°æ ·å“å°±ç»ª
  957   2              dl1a_write_register(DL1A_SYSTEM_INTERRUPT_GPIO_CONFIG, 0x04);
  958   2              reg_data_buffer = dl1a_read_register(DL1A_GPIO_HV_MUX_ACTIVE_HIGH);
  959   2              dl1a_write_register(DL1A_GPIO_HV_MUX_ACTIVE_HIGH, reg_data_buffer & ~0x10);
  960   2              dl1a_write_register(DL1A_SYSTEM_INTERRUPT_CLEAR, 0x01);
  961   2      
  962   2              measurement_timing_budget_us  = dl1a_get_measurement_timing_budget();
  963   2      
  964   2              // é»˜è®¤æƒ…å†µä¸‹ç¦ç”¨ MSRC å’Œ TCC
  965   2              // MSRC = Minimum Signal Rate Check
  966   2              // TCC = Target CentreCheck
  967   2              dl1a_write_register(DL1A_SYSTEM_SEQUENCE_CONFIG, 0xE8);
  968   2              dl1a_set_measurement_timing_budget(measurement_timing_budget_us);    // é‡æ–°è®¡ç®—æ—¶åºé¢„ç®—
  969   2              // -------------------------------- DL1A é…ç½®åˆå§‹åŒ– --------------------------------
  970   2      
  971   2              dl1a_write_register(DL1A_SYSTEM_SEQUENCE_CONFIG, 0x01);
  972   2              if (dl1a_perform_single_ref_calibration(0x40))
  973   2              {
  974   3                  return_state = 1;
  975   3                  break;
  976   3              }
  977   2              dl1a_write_register(DL1A_SYSTEM_SEQUENCE_CONFIG, 0x02);
  978   2              if (dl1a_perform_single_ref_calibration(0x00))
  979   2              {
  980   3                  return_state = 1;
  981   3                  break;
  982   3              }
  983   2              dl1a_write_register(DL1A_SYSTEM_SEQUENCE_CONFIG, 0xE8);           // æ¢å¤ä»¥å‰çš„åºåˆ—é…ç½®
  984   2      
  985   2              delay_ms(100);
  986   2      
  987   2              dl1a_write_register(0x80, 0x01);
  988   2              dl1a_write_register(0xFF, 0x01);
  989   2              dl1a_write_register(0x00, 0x00);
  990   2              dl1a_write_register(0x91, stop_variable);
  991   2              dl1a_write_register(0x00, 0x01);
C251 COMPILER V5.60.0,  DL1A                                                               19/04/24  22:11:38  PAGE 17  

  992   2              dl1a_write_register(0xFF, 0x00);
  993   2              dl1a_write_register(0x80, 0x00);
  994   2      
  995   2              dl1a_write_register(DL1A_SYSRANGE_START, 0x02);
  996   2          }while(0);
  997   1      
  998   1          return return_state;
  999   1      }
 1000          


Module Information          Static   Overlayable
------------------------------------------------
  code size            =      3583     ------
  ecode size           =    ------     ------
  data size            =    ------     ------
  idata size           =    ------     ------
  pdata size           =    ------     ------
  xdata size           =    ------     ------
  xdata-const size     =    ------     ------
  edata size           =         3        122
  bit size             =    ------     ------
  ebit size            =    ------     ------
  bitaddressable size  =    ------     ------
  ebitaddressable size =    ------     ------
  far data size        =    ------     ------
  huge data size       =    ------     ------
  const size           =    ------     ------
  hconst size          =    ------     ------
End of Module Information.


C251 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
