0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/glbl.v,1652028379,verilog,,,,glbl,,,,,,,,
C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v,1652272307,verilog,,,,PART2_a_test;PART2_b_test;PART2_c_test;PART3_test;Project1Test;part1_16bit_test;part1_8bit_test,,,,,,,,
C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v,1652268550,verilog,,C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v,,ALUSystem;Adder_Substractor_16bit;Adder_Substractor_4bit;Adder_Substractor_8bit;D_Flip_Flop;D_Latch;Full_Adder_1bit;MUX16_4_8bit;MUX2_1_16bit;MUX2_1_1bit;MUX2_1_4bit;MUX2_1_8bit;MUX4_1_8bit;Memory;PART1_16bit;PART1_8bit;PART2_a;PART2_b;PART2_c;PART3;ZCNO_register,,,,,,,,
