# Entity: xgmii_deinterleave

## Diagram

![Diagram](xgmii_deinterleave.svg "Diagram")
## Description

Language: Verilog 2001
 
## Ports

| Port name      | Direction | Type        | Description |
| -------------- | --------- | ----------- | ----------- |
| input_xgmii_dc | input     | wire [72:0] |             |
| output_xgmii_d | output    | wire [63:0] |             |
| output_xgmii_c | output    | wire [7:0]  |             |
