
STM32_NUG431KB_Oximeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000accc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001370  0800aeb0  0800aeb0  0000beb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c220  0800c220  0000e1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c220  0800c220  0000d220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c228  0800c228  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c228  0800c228  0000d228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c22c  0800c22c  0000d22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c230  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  200001dc  0800c40c  0000e1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  0800c40c  0000e514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a799  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a5d  00000000  00000000  000289a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002c408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001238  00000000  00000000  0002db80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005778  00000000  00000000  0002edb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001edf1  00000000  00000000  00034530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce1fc  00000000  00000000  00053321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012151d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007828  00000000  00000000  00121560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00128d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ae94 	.word	0x0800ae94

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800ae94 	.word	0x0800ae94

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
 8001046:	60da      	str	r2, [r3, #12]
 8001048:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800104a:	4b2a      	ldr	r3, [pc, #168]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 800104c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104e:	4a29      	ldr	r2, [pc, #164]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001050:	f043 0320 	orr.w	r3, r3, #32
 8001054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001056:	4b27      	ldr	r3, [pc, #156]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105a:	f003 0320 	and.w	r3, r3, #32
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001066:	4a23      	ldr	r2, [pc, #140]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	4a1d      	ldr	r2, [pc, #116]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001080:	f043 0302 	orr.w	r3, r3, #2
 8001084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001086:	4b1b      	ldr	r3, [pc, #108]	@ (80010f4 <MX_GPIO_Init+0xc0>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8001092:	2200      	movs	r2, #0
 8001094:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109c:	f001 f918 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|LD2_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80010a6:	4814      	ldr	r0, [pc, #80]	@ (80010f8 <MX_GPIO_Init+0xc4>)
 80010a8:	f001 f912 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DC_Pin|RST_Pin;
 80010ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	4619      	mov	r1, r3
 80010c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c8:	f000 ff80 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CS_Pin|LD2_Pin;
 80010cc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80010d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010de:	f107 030c 	add.w	r3, r7, #12
 80010e2:	4619      	mov	r1, r3
 80010e4:	4804      	ldr	r0, [pc, #16]	@ (80010f8 <MX_GPIO_Init+0xc4>)
 80010e6:	f000 ff71 	bl	8001fcc <HAL_GPIO_Init>

}
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40021000 	.word	0x40021000
 80010f8:	48000400 	.word	0x48000400

080010fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001100:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001102:	4a1c      	ldr	r2, [pc, #112]	@ (8001174 <MX_I2C1_Init+0x78>)
 8001104:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001106:	4b1a      	ldr	r3, [pc, #104]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001108:	4a1b      	ldr	r2, [pc, #108]	@ (8001178 <MX_I2C1_Init+0x7c>)
 800110a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800110c:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <MX_I2C1_Init+0x74>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001114:	2201      	movs	r2, #1
 8001116:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001118:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <MX_I2C1_Init+0x74>)
 800111a:	2200      	movs	r2, #0
 800111c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800111e:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001120:	2200      	movs	r2, #0
 8001122:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001124:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001126:	2200      	movs	r2, #0
 8001128:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800112a:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <MX_I2C1_Init+0x74>)
 800112c:	2200      	movs	r2, #0
 800112e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001130:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001136:	480e      	ldr	r0, [pc, #56]	@ (8001170 <MX_I2C1_Init+0x74>)
 8001138:	f001 f8e2 	bl	8002300 <HAL_I2C_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001142:	f000 fa64 	bl	800160e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001146:	2100      	movs	r1, #0
 8001148:	4809      	ldr	r0, [pc, #36]	@ (8001170 <MX_I2C1_Init+0x74>)
 800114a:	f001 fe7f 	bl	8002e4c <HAL_I2CEx_ConfigAnalogFilter>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001154:	f000 fa5b 	bl	800160e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001158:	2100      	movs	r1, #0
 800115a:	4805      	ldr	r0, [pc, #20]	@ (8001170 <MX_I2C1_Init+0x74>)
 800115c:	f001 fec1 	bl	8002ee2 <HAL_I2CEx_ConfigDigitalFilter>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001166:	f000 fa52 	bl	800160e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200001f8 	.word	0x200001f8
 8001174:	40005400 	.word	0x40005400
 8001178:	40b285c2 	.word	0x40b285c2

0800117c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b09c      	sub	sp, #112	@ 0x70
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001184:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001194:	f107 0318 	add.w	r3, r7, #24
 8001198:	2244      	movs	r2, #68	@ 0x44
 800119a:	2100      	movs	r1, #0
 800119c:	4618      	mov	r0, r3
 800119e:	f006 fbeb 	bl	8007978 <memset>
  if(i2cHandle->Instance==I2C1)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a31      	ldr	r2, [pc, #196]	@ (800126c <HAL_I2C_MspInit+0xf0>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d15b      	bne.n	8001264 <HAL_I2C_MspInit+0xe8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011ac:	2340      	movs	r3, #64	@ 0x40
 80011ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b4:	f107 0318 	add.w	r3, r7, #24
 80011b8:	4618      	mov	r0, r3
 80011ba:	f002 fcc1 	bl	8003b40 <HAL_RCCEx_PeriphCLKConfig>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011c4:	f000 fa23 	bl	800160e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	4b29      	ldr	r3, [pc, #164]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 80011ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011cc:	4a28      	ldr	r2, [pc, #160]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d4:	4b26      	ldr	r3, [pc, #152]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 80011d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e0:	4b23      	ldr	r3, [pc, #140]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 80011e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e4:	4a22      	ldr	r2, [pc, #136]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 80011e6:	f043 0302 	orr.w	r3, r3, #2
 80011ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ec:	4b20      	ldr	r3, [pc, #128]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 80011ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80011f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fe:	2312      	movs	r3, #18
 8001200:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800120a:	2304      	movs	r3, #4
 800120c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001218:	f000 fed8 	bl	8001fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800121c:	2380      	movs	r3, #128	@ 0x80
 800121e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001220:	2312      	movs	r3, #18
 8001222:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800122c:	2304      	movs	r3, #4
 800122e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001230:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001234:	4619      	mov	r1, r3
 8001236:	480f      	ldr	r0, [pc, #60]	@ (8001274 <HAL_I2C_MspInit+0xf8>)
 8001238:	f000 fec8 	bl	8001fcc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800123c:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 800123e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001240:	4a0b      	ldr	r2, [pc, #44]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 8001242:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001246:	6593      	str	r3, [r2, #88]	@ 0x58
 8001248:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <HAL_I2C_MspInit+0xf4>)
 800124a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001254:	2200      	movs	r2, #0
 8001256:	2100      	movs	r1, #0
 8001258:	201f      	movs	r0, #31
 800125a:	f000 fe82 	bl	8001f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800125e:	201f      	movs	r0, #31
 8001260:	f000 fe99 	bl	8001f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001264:	bf00      	nop
 8001266:	3770      	adds	r7, #112	@ 0x70
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40005400 	.word	0x40005400
 8001270:	40021000 	.word	0x40021000
 8001274:	48000400 	.word	0x48000400

08001278 <initLCD>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Initialize LCD IPS 1.47"
void initLCD()
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	LCD_1IN47_SetBackLight(1000); // Not sure if we need it but of. docs has it
 800127c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001280:	f005 fa1e 	bl	80066c0 <LCD_1IN47_SetBackLight>
	LCD_1IN47_Init(VERTICAL);
 8001284:	2001      	movs	r0, #1
 8001286:	f005 f929 	bl	80064dc <LCD_1IN47_Init>
	LCD_1IN47_Clear(WHITE);
 800128a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800128e:	f005 f9c5 	bl	800661c <LCD_1IN47_Clear>

	// Set screen perspective as VERTICAL
	Paint_NewImage(LCD_1IN47_HEIGHT,LCD_1IN47_WIDTH, ROTATE_90, WHITE);
 8001292:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001296:	225a      	movs	r2, #90	@ 0x5a
 8001298:	21ac      	movs	r1, #172	@ 0xac
 800129a:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 800129e:	f004 fd93 	bl	8005dc8 <Paint_NewImage>
	// Set screen cleaner function for LCD
	Paint_SetClearFuntion(LCD_1IN47_Clear);
 80012a2:	4804      	ldr	r0, [pc, #16]	@ (80012b4 <initLCD+0x3c>)
 80012a4:	f004 fddc 	bl	8005e60 <Paint_SetClearFuntion>
	// Set pointer to draw (it helps to draw automatically)
	Paint_SetDisplayFuntion(LCD_1IN47_DrawPoint);
 80012a8:	4803      	ldr	r0, [pc, #12]	@ (80012b8 <initLCD+0x40>)
 80012aa:	f004 fde9 	bl	8005e80 <Paint_SetDisplayFuntion>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	0800661d 	.word	0x0800661d
 80012b8:	08006691 	.word	0x08006691

080012bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b0b0      	sub	sp, #192	@ 0xc0
 80012c0:	af04      	add	r7, sp, #16
int main(void)
 80012c2:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80012c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ca:	f000 fcdc 	bl	8001c86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ce:	f000 f953 	bl	8001578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d2:	f7ff feaf 	bl	8001034 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012d6:	f000 fc09 	bl	8001aec <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80012da:	f000 f99f 	bl	800161c <MX_SPI1_Init>
  MX_TIM3_Init();
 80012de:	f000 fb53 	bl	8001988 <MX_TIM3_Init>
  MX_I2C1_Init();
 80012e2:	f7ff ff0b 	bl	80010fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  initLCD();
 80012e6:	f7ff ffc7 	bl	8001278 <initLCD>
//	  MAX30102_ResetFIFOPointers();
//
//	  MAX30102_DataCollectTurnOn();
//  }

  uint8_t mode_reset = 0x40; // Reset bit
 80012ea:	2340      	movs	r3, #64	@ 0x40
 80012ec:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x09, I2C_MEMADD_SIZE_8BIT, &mode_reset, 1, HAL_MAX_DELAY);
 80012f0:	f04f 33ff 	mov.w	r3, #4294967295
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	2301      	movs	r3, #1
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	f107 03a7 	add.w	r3, r7, #167	@ 0xa7
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2301      	movs	r3, #1
 8001302:	2209      	movs	r2, #9
 8001304:	21ae      	movs	r1, #174	@ 0xae
 8001306:	4876      	ldr	r0, [pc, #472]	@ (80014e0 <main+0x224>)
 8001308:	f001 f896 	bl	8002438 <HAL_I2C_Mem_Write>
  HAL_Delay(100); // Wait for reset
 800130c:	2064      	movs	r0, #100	@ 0x64
 800130e:	f000 fd2b 	bl	8001d68 <HAL_Delay>

  // Clear the reset bit
  uint8_t mode_config = 0x03; // Set to SpO2 mode
 8001312:	2303      	movs	r3, #3
 8001314:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x09, I2C_MEMADD_SIZE_8BIT, &mode_config, 1, HAL_MAX_DELAY);
 8001318:	f04f 33ff 	mov.w	r3, #4294967295
 800131c:	9302      	str	r3, [sp, #8]
 800131e:	2301      	movs	r3, #1
 8001320:	9301      	str	r3, [sp, #4]
 8001322:	f107 03a6 	add.w	r3, r7, #166	@ 0xa6
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2301      	movs	r3, #1
 800132a:	2209      	movs	r2, #9
 800132c:	21ae      	movs	r1, #174	@ 0xae
 800132e:	486c      	ldr	r0, [pc, #432]	@ (80014e0 <main+0x224>)
 8001330:	f001 f882 	bl	8002438 <HAL_I2C_Mem_Write>

  // Configure LED current (max for both LEDs)
  uint8_t led1_pa = 0x7F; // Red LED current
 8001334:	237f      	movs	r3, #127	@ 0x7f
 8001336:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
  uint8_t led2_pa = 0x7F; // IR LED current
 800133a:	237f      	movs	r3, #127	@ 0x7f
 800133c:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x0C, I2C_MEMADD_SIZE_8BIT, &led1_pa, 1, HAL_MAX_DELAY);
 8001340:	f04f 33ff 	mov.w	r3, #4294967295
 8001344:	9302      	str	r3, [sp, #8]
 8001346:	2301      	movs	r3, #1
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	f107 03a5 	add.w	r3, r7, #165	@ 0xa5
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	2301      	movs	r3, #1
 8001352:	220c      	movs	r2, #12
 8001354:	21ae      	movs	r1, #174	@ 0xae
 8001356:	4862      	ldr	r0, [pc, #392]	@ (80014e0 <main+0x224>)
 8001358:	f001 f86e 	bl	8002438 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x0D, I2C_MEMADD_SIZE_8BIT, &led2_pa, 1, HAL_MAX_DELAY);
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
 8001360:	9302      	str	r3, [sp, #8]
 8001362:	2301      	movs	r3, #1
 8001364:	9301      	str	r3, [sp, #4]
 8001366:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2301      	movs	r3, #1
 800136e:	220d      	movs	r2, #13
 8001370:	21ae      	movs	r1, #174	@ 0xae
 8001372:	485b      	ldr	r0, [pc, #364]	@ (80014e0 <main+0x224>)
 8001374:	f001 f860 	bl	8002438 <HAL_I2C_Mem_Write>

  // Set SpO2 configuration (ADC range, sample rate, pulse width)
  uint8_t spo2_config = 0x27; // 0x27 sets sample rate to 100 Hz, pulse width to 411us
 8001378:	2327      	movs	r3, #39	@ 0x27
 800137a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x0A, I2C_MEMADD_SIZE_8BIT, &spo2_config, 1, HAL_MAX_DELAY);
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	9302      	str	r3, [sp, #8]
 8001384:	2301      	movs	r3, #1
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	f107 03a3 	add.w	r3, r7, #163	@ 0xa3
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2301      	movs	r3, #1
 8001390:	220a      	movs	r2, #10
 8001392:	21ae      	movs	r1, #174	@ 0xae
 8001394:	4852      	ldr	r0, [pc, #328]	@ (80014e0 <main+0x224>)
 8001396:	f001 f84f 	bl	8002438 <HAL_I2C_Mem_Write>

  // Enable slots (Slot 1: Red, Slot 2: IR)
  uint8_t slot_config = 0x21; // Slot 1 for Red, Slot 2 for IR
 800139a:	2321      	movs	r3, #33	@ 0x21
 800139c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x11, I2C_MEMADD_SIZE_8BIT, &slot_config, 1, HAL_MAX_DELAY);
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	9302      	str	r3, [sp, #8]
 80013a6:	2301      	movs	r3, #1
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	f107 03a2 	add.w	r3, r7, #162	@ 0xa2
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	2301      	movs	r3, #1
 80013b2:	2211      	movs	r2, #17
 80013b4:	21ae      	movs	r1, #174	@ 0xae
 80013b6:	484a      	ldr	r0, [pc, #296]	@ (80014e0 <main+0x224>)
 80013b8:	f001 f83e 	bl	8002438 <HAL_I2C_Mem_Write>

  // Reset FIFO pointers
  uint8_t fifo_config = 0x00;
 80013bc:	2300      	movs	r3, #0
 80013be:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x04, I2C_MEMADD_SIZE_8BIT, &fifo_config, 1, HAL_MAX_DELAY); // FIFO Write Pointer
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	9302      	str	r3, [sp, #8]
 80013c8:	2301      	movs	r3, #1
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	f107 03a1 	add.w	r3, r7, #161	@ 0xa1
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	2301      	movs	r3, #1
 80013d4:	2204      	movs	r2, #4
 80013d6:	21ae      	movs	r1, #174	@ 0xae
 80013d8:	4841      	ldr	r0, [pc, #260]	@ (80014e0 <main+0x224>)
 80013da:	f001 f82d 	bl	8002438 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x05, I2C_MEMADD_SIZE_8BIT, &fifo_config, 1, HAL_MAX_DELAY); // FIFO Overflow Counter
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	2301      	movs	r3, #1
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	f107 03a1 	add.w	r3, r7, #161	@ 0xa1
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2301      	movs	r3, #1
 80013f0:	2205      	movs	r2, #5
 80013f2:	21ae      	movs	r1, #174	@ 0xae
 80013f4:	483a      	ldr	r0, [pc, #232]	@ (80014e0 <main+0x224>)
 80013f6:	f001 f81f 	bl	8002438 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x06, I2C_MEMADD_SIZE_8BIT, &fifo_config, 1, HAL_MAX_DELAY); // FIFO Read Pointer
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	9302      	str	r3, [sp, #8]
 8001400:	2301      	movs	r3, #1
 8001402:	9301      	str	r3, [sp, #4]
 8001404:	f107 03a1 	add.w	r3, r7, #161	@ 0xa1
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	2301      	movs	r3, #1
 800140c:	2206      	movs	r2, #6
 800140e:	21ae      	movs	r1, #174	@ 0xae
 8001410:	4833      	ldr	r0, [pc, #204]	@ (80014e0 <main+0x224>)
 8001412:	f001 f811 	bl	8002438 <HAL_I2C_Mem_Write>



  uint8_t start_collect[2] =  {0x00, 0x01}; // Command to start data collection
 8001416:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800141a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
  HAL_I2C_Mem_Write(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x20, I2C_MEMADD_SIZE_8BIT, &start_collect, 2, HAL_MAX_DELAY);
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
 8001422:	9302      	str	r3, [sp, #8]
 8001424:	2302      	movs	r3, #2
 8001426:	9301      	str	r3, [sp, #4]
 8001428:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	2220      	movs	r2, #32
 8001432:	21ae      	movs	r1, #174	@ 0xae
 8001434:	482a      	ldr	r0, [pc, #168]	@ (80014e0 <main+0x224>)
 8001436:	f000 ffff 	bl	8002438 <HAL_I2C_Mem_Write>
	  /* Get SPO2 and Heartbeat values */
	  void MAX30102_GetHeartbeatSPO2(uint8_t *spo2, uint32_t *heartbeat);

	  /* Prepare text for SPO2 and Heartbeat values */
	  char spo2Text[50];
	  sprintf(spo2Text, "SPO2: %d%%", spo2);\
 800143a:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <main+0x228>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	463b      	mov	r3, r7
 8001442:	4929      	ldr	r1, [pc, #164]	@ (80014e8 <main+0x22c>)
 8001444:	4618      	mov	r0, r3
 8001446:	f006 f99f 	bl	8007788 <siprintf>
	  Paint_DrawString_EN(0, 70, spo2Text, &Font16, BLACK, WHITE); // Display SPO2 on the screen
 800144a:	463a      	mov	r2, r7
 800144c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	2300      	movs	r3, #0
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	4b25      	ldr	r3, [pc, #148]	@ (80014ec <main+0x230>)
 8001458:	2146      	movs	r1, #70	@ 0x46
 800145a:	2000      	movs	r0, #0
 800145c:	f004 fe7c 	bl	8006158 <Paint_DrawString_EN>

	  char heartbeatText[50];
	  sprintf(heartbeatText, "bpm: %lu", heartbeat);
 8001460:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <main+0x234>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001468:	4922      	ldr	r1, [pc, #136]	@ (80014f4 <main+0x238>)
 800146a:	4618      	mov	r0, r3
 800146c:	f006 f98c 	bl	8007788 <siprintf>
	  Paint_DrawString_EN(0, 120, heartbeatText, &Font16, BLACK, WHITE); // Display Heartbeat on the screen
 8001470:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001474:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001478:	9301      	str	r3, [sp, #4]
 800147a:	2300      	movs	r3, #0
 800147c:	9300      	str	r3, [sp, #0]
 800147e:	4b1b      	ldr	r3, [pc, #108]	@ (80014ec <main+0x230>)
 8001480:	2178      	movs	r1, #120	@ 0x78
 8001482:	2000      	movs	r0, #0
 8001484:	f004 fe68 	bl	8006158 <Paint_DrawString_EN>


	  /* Get and format temperature */
	  float temperature = MAX30102_GetTemperature();
 8001488:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800148c:	469c      	mov	ip, r3
 800148e:	f000 f837 	bl	8001500 <MAX30102_GetTemperature.0>
 8001492:	ed87 0a2b 	vstr	s0, [r7, #172]	@ 0xac

	  char temperatureText[50];
	  sprintf(temperatureText, "T: %.2f C", temperature); // Format Temperature string
 8001496:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800149a:	f7ff f87d 	bl	8000598 <__aeabi_f2d>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80014a6:	4914      	ldr	r1, [pc, #80]	@ (80014f8 <main+0x23c>)
 80014a8:	f006 f96e 	bl	8007788 <siprintf>
	  Paint_DrawString_EN(0, 250, temperatureText, &Font16, BLACK, WHITE); // Display Temperature on the screen
 80014ac:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80014b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	2300      	movs	r3, #0
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <main+0x230>)
 80014bc:	21fa      	movs	r1, #250	@ 0xfa
 80014be:	2000      	movs	r0, #0
 80014c0:	f004 fe4a 	bl	8006158 <Paint_DrawString_EN>


	  // Draw text at different coordinates to test the LCD
	  Paint_DrawString_EN(0, 50, "dwd1", &Font16, BLACK, WHITE);
 80014c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	2300      	movs	r3, #0
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	4b07      	ldr	r3, [pc, #28]	@ (80014ec <main+0x230>)
 80014d0:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <main+0x240>)
 80014d2:	2132      	movs	r1, #50	@ 0x32
 80014d4:	2000      	movs	r0, #0
 80014d6:	f004 fe3f 	bl	8006158 <Paint_DrawString_EN>
  {
 80014da:	bf00      	nop
 80014dc:	e7ad      	b.n	800143a <main+0x17e>
 80014de:	bf00      	nop
 80014e0:	200001f8 	.word	0x200001f8
 80014e4:	2000024c 	.word	0x2000024c
 80014e8:	0800aeb0 	.word	0x0800aeb0
 80014ec:	2000000c 	.word	0x2000000c
 80014f0:	20000250 	.word	0x20000250
 80014f4:	0800aebc 	.word	0x0800aebc
 80014f8:	0800aec8 	.word	0x0800aec8
 80014fc:	0800aed4 	.word	0x0800aed4

08001500 <MAX30102_GetTemperature.0>:
  {
 8001500:	b5b0      	push	{r4, r5, r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af04      	add	r7, sp, #16
 8001506:	f8c7 c004 	str.w	ip, [r7, #4]
	  HAL_I2C_Mem_Read(&hi2c1, MAX30102_I2C_ADDRESS << 1, 0x14, I2C_MEMADD_SIZE_8BIT, temp_buf, 2, HAL_MAX_DELAY);
 800150a:	f04f 33ff 	mov.w	r3, #4294967295
 800150e:	9302      	str	r3, [sp, #8]
 8001510:	2302      	movs	r3, #2
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	f107 0308 	add.w	r3, r7, #8
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2301      	movs	r3, #1
 800151c:	2214      	movs	r2, #20
 800151e:	21ae      	movs	r1, #174	@ 0xae
 8001520:	4813      	ldr	r0, [pc, #76]	@ (8001570 <MAX30102_GetTemperature.0+0x70>)
 8001522:	f001 f89d 	bl	8002660 <HAL_I2C_Mem_Read>
	  float temperature = temp_buf[0] + temp_buf[1] / 100.0;
 8001526:	7a3b      	ldrb	r3, [r7, #8]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff f823 	bl	8000574 <__aeabi_i2d>
 800152e:	4604      	mov	r4, r0
 8001530:	460d      	mov	r5, r1
 8001532:	7a7b      	ldrb	r3, [r7, #9]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff f81d 	bl	8000574 <__aeabi_i2d>
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	4b0d      	ldr	r3, [pc, #52]	@ (8001574 <MAX30102_GetTemperature.0+0x74>)
 8001540:	f7ff f9ac 	bl	800089c <__aeabi_ddiv>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4620      	mov	r0, r4
 800154a:	4629      	mov	r1, r5
 800154c:	f7fe fec6 	bl	80002dc <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	f7ff fb6e 	bl	8000c38 <__aeabi_d2f>
 800155c:	4603      	mov	r3, r0
 800155e:	60fb      	str	r3, [r7, #12]
	  return temperature;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	ee07 3a90 	vmov	s15, r3
  }
 8001566:	eeb0 0a67 	vmov.f32	s0, s15
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bdb0      	pop	{r4, r5, r7, pc}
 8001570:	200001f8 	.word	0x200001f8
 8001574:	40590000 	.word	0x40590000

08001578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b094      	sub	sp, #80	@ 0x50
 800157c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157e:	f107 0318 	add.w	r3, r7, #24
 8001582:	2238      	movs	r2, #56	@ 0x38
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f006 f9f6 	bl	8007978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800159a:	2000      	movs	r0, #0
 800159c:	f001 fcee 	bl	8002f7c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a0:	2302      	movs	r3, #2
 80015a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015aa:	2340      	movs	r3, #64	@ 0x40
 80015ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ae:	2302      	movs	r3, #2
 80015b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015b2:	2302      	movs	r3, #2
 80015b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80015b6:	2304      	movs	r3, #4
 80015b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80015ba:	2355      	movs	r3, #85	@ 0x55
 80015bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015be:	2302      	movs	r3, #2
 80015c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015c2:	2302      	movs	r3, #2
 80015c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015c6:	2302      	movs	r3, #2
 80015c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ca:	f107 0318 	add.w	r3, r7, #24
 80015ce:	4618      	mov	r0, r3
 80015d0:	f001 fd88 	bl	80030e4 <HAL_RCC_OscConfig>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <SystemClock_Config+0x66>
  {
    Error_Handler();
 80015da:	f000 f818 	bl	800160e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015de:	230f      	movs	r3, #15
 80015e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e2:	2303      	movs	r3, #3
 80015e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2104      	movs	r1, #4
 80015f6:	4618      	mov	r0, r3
 80015f8:	f002 f886 	bl	8003708 <HAL_RCC_ClockConfig>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001602:	f000 f804 	bl	800160e <Error_Handler>
  }
}
 8001606:	bf00      	nop
 8001608:	3750      	adds	r7, #80	@ 0x50
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001612:	b672      	cpsid	i
}
 8001614:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001616:	bf00      	nop
 8001618:	e7fd      	b.n	8001616 <Error_Handler+0x8>
	...

0800161c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001620:	4b1b      	ldr	r3, [pc, #108]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001622:	4a1c      	ldr	r2, [pc, #112]	@ (8001694 <MX_SPI1_Init+0x78>)
 8001624:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001626:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001628:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800162c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800162e:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001634:	4b16      	ldr	r3, [pc, #88]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001636:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800163a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800163c:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <MX_SPI1_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001642:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001648:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <MX_SPI1_Init+0x74>)
 800164a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800164e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001650:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001652:	2210      	movs	r2, #16
 8001654:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001656:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001658:	2200      	movs	r2, #0
 800165a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800165c:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <MX_SPI1_Init+0x74>)
 800165e:	2200      	movs	r2, #0
 8001660:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001664:	2200      	movs	r2, #0
 8001666:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001668:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <MX_SPI1_Init+0x74>)
 800166a:	2207      	movs	r2, #7
 800166c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800166e:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001670:	2200      	movs	r2, #0
 8001672:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <MX_SPI1_Init+0x74>)
 8001676:	2208      	movs	r2, #8
 8001678:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	@ (8001690 <MX_SPI1_Init+0x74>)
 800167c:	f002 fc50 	bl	8003f20 <HAL_SPI_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001686:	f7ff ffc2 	bl	800160e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000254 	.word	0x20000254
 8001694:	40013000 	.word	0x40013000

08001698 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	@ 0x28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a17      	ldr	r2, [pc, #92]	@ (8001714 <HAL_SPI_MspInit+0x7c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d128      	bne.n	800170c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016ba:	4b17      	ldr	r3, [pc, #92]	@ (8001718 <HAL_SPI_MspInit+0x80>)
 80016bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016be:	4a16      	ldr	r2, [pc, #88]	@ (8001718 <HAL_SPI_MspInit+0x80>)
 80016c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80016c6:	4b14      	ldr	r3, [pc, #80]	@ (8001718 <HAL_SPI_MspInit+0x80>)
 80016c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d2:	4b11      	ldr	r3, [pc, #68]	@ (8001718 <HAL_SPI_MspInit+0x80>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d6:	4a10      	ldr	r2, [pc, #64]	@ (8001718 <HAL_SPI_MspInit+0x80>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016de:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <HAL_SPI_MspInit+0x80>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016ea:	23e0      	movs	r3, #224	@ 0xe0
 80016ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f6:	2300      	movs	r3, #0
 80016f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016fa:	2305      	movs	r3, #5
 80016fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f107 0314 	add.w	r3, r7, #20
 8001702:	4619      	mov	r1, r3
 8001704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001708:	f000 fc60 	bl	8001fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800170c:	bf00      	nop
 800170e:	3728      	adds	r7, #40	@ 0x28
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40013000 	.word	0x40013000
 8001718:	40021000 	.word	0x40021000

0800171c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <HAL_MspInit+0x44>)
 8001724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001726:	4a0e      	ldr	r2, [pc, #56]	@ (8001760 <HAL_MspInit+0x44>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6613      	str	r3, [r2, #96]	@ 0x60
 800172e:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <HAL_MspInit+0x44>)
 8001730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <HAL_MspInit+0x44>)
 800173c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173e:	4a08      	ldr	r2, [pc, #32]	@ (8001760 <HAL_MspInit+0x44>)
 8001740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001744:	6593      	str	r3, [r2, #88]	@ 0x58
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_MspInit+0x44>)
 8001748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001752:	f001 fcb7 	bl	80030c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000

08001764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <NMI_Handler+0x4>

0800176c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <HardFault_Handler+0x4>

08001774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <MemManage_Handler+0x4>

0800177c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <BusFault_Handler+0x4>

08001784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <UsageFault_Handler+0x4>

0800178c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ba:	f000 fab7 	bl	8001d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80017c8:	4802      	ldr	r0, [pc, #8]	@ (80017d4 <I2C1_EV_IRQHandler+0x10>)
 80017ca:	f001 f863 	bl	8002894 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200001f8 	.word	0x200001f8

080017d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return 1;
 80017dc:	2301      	movs	r3, #1
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_kill>:

int _kill(int pid, int sig)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017f2:	f006 f923 	bl	8007a3c <__errno>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2216      	movs	r2, #22
 80017fa:	601a      	str	r2, [r3, #0]
  return -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <_exit>:

void _exit (int status)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001810:	f04f 31ff 	mov.w	r1, #4294967295
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ffe7 	bl	80017e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800181a:	bf00      	nop
 800181c:	e7fd      	b.n	800181a <_exit+0x12>

0800181e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e00a      	b.n	8001846 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001830:	f3af 8000 	nop.w
 8001834:	4601      	mov	r1, r0
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	60ba      	str	r2, [r7, #8]
 800183c:	b2ca      	uxtb	r2, r1
 800183e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	3301      	adds	r3, #1
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	429a      	cmp	r2, r3
 800184c:	dbf0      	blt.n	8001830 <_read+0x12>
  }

  return len;
 800184e:	687b      	ldr	r3, [r7, #4]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	e009      	b.n	800187e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1c5a      	adds	r2, r3, #1
 800186e:	60ba      	str	r2, [r7, #8]
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3301      	adds	r3, #1
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	429a      	cmp	r2, r3
 8001884:	dbf1      	blt.n	800186a <_write+0x12>
  }
  return len;
 8001886:	687b      	ldr	r3, [r7, #4]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <_close>:

int _close(int file)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001898:	f04f 33ff 	mov.w	r3, #4294967295
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018b8:	605a      	str	r2, [r3, #4]
  return 0;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <_isatty>:

int _isatty(int file)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	@ (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	@ (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f006 f888 	bl	8007a3c <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	@ (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	@ (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20008000 	.word	0x20008000
 8001958:	00000400 	.word	0x00000400
 800195c:	200002b8 	.word	0x200002b8
 8001960:	20000518 	.word	0x20000518

08001964 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <SystemInit+0x20>)
 800196a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <SystemInit+0x20>)
 8001970:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001974:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198e:	f107 031c 	add.w	r3, r7, #28
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800199a:	463b      	mov	r3, r7
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
 80019a8:	615a      	str	r2, [r3, #20]
 80019aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ac:	4b21      	ldr	r3, [pc, #132]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019ae:	4a22      	ldr	r2, [pc, #136]	@ (8001a38 <MX_TIM3_Init+0xb0>)
 80019b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019b2:	4b20      	ldr	r3, [pc, #128]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019cc:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019d2:	4818      	ldr	r0, [pc, #96]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019d4:	f002 fe28 	bl	8004628 <HAL_TIM_PWM_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80019de:	f7ff fe16 	bl	800160e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019ea:	f107 031c 	add.w	r3, r7, #28
 80019ee:	4619      	mov	r1, r3
 80019f0:	4810      	ldr	r0, [pc, #64]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019f2:	f003 fb17 	bl	8005024 <HAL_TIMEx_MasterConfigSynchronization>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80019fc:	f7ff fe07 	bl	800160e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a00:	2360      	movs	r3, #96	@ 0x60
 8001a02:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a10:	463b      	mov	r3, r7
 8001a12:	2204      	movs	r2, #4
 8001a14:	4619      	mov	r1, r3
 8001a16:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <MX_TIM3_Init+0xac>)
 8001a18:	f002 fe5e 	bl	80046d8 <HAL_TIM_PWM_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001a22:	f7ff fdf4 	bl	800160e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a26:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <MX_TIM3_Init+0xac>)
 8001a28:	f000 f828 	bl	8001a7c <HAL_TIM_MspPostInit>

}
 8001a2c:	bf00      	nop
 8001a2e:	3728      	adds	r7, #40	@ 0x28
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	200002bc 	.word	0x200002bc
 8001a38:	40000400 	.word	0x40000400

08001a3c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <HAL_TIM_PWM_MspInit+0x38>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d10b      	bne.n	8001a66 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a52:	4a09      	ldr	r2, [pc, #36]	@ (8001a78 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a5a:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40000400 	.word	0x40000400
 8001a78:	40021000 	.word	0x40021000

08001a7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 030c 	add.w	r3, r7, #12
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a11      	ldr	r2, [pc, #68]	@ (8001ae0 <HAL_TIM_MspPostInit+0x64>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d11b      	bne.n	8001ad6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <HAL_TIM_MspPostInit+0x68>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	4a10      	ldr	r2, [pc, #64]	@ (8001ae4 <HAL_TIM_MspPostInit+0x68>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <HAL_TIM_MspPostInit+0x68>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ab6:	2320      	movs	r3, #32
 8001ab8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aba:	2302      	movs	r3, #2
 8001abc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4805      	ldr	r0, [pc, #20]	@ (8001ae8 <HAL_TIM_MspPostInit+0x6c>)
 8001ad2:	f000 fa7b 	bl	8001fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ad6:	bf00      	nop
 8001ad8:	3720      	adds	r7, #32
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40000400 	.word	0x40000400
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	48000400 	.word	0x48000400

08001aec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001af0:	4b22      	ldr	r3, [pc, #136]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001af2:	4a23      	ldr	r2, [pc, #140]	@ (8001b80 <MX_USART2_UART_Init+0x94>)
 8001af4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001af6:	4b21      	ldr	r3, [pc, #132]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001afc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001afe:	4b1f      	ldr	r3, [pc, #124]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b04:	4b1d      	ldr	r3, [pc, #116]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b12:	220c      	movs	r2, #12
 8001b14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b16:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b1c:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b22:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b28:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b2e:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b34:	4811      	ldr	r0, [pc, #68]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b36:	f003 faf7 	bl	8005128 <HAL_UART_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001b40:	f7ff fd65 	bl	800160e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b44:	2100      	movs	r1, #0
 8001b46:	480d      	ldr	r0, [pc, #52]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b48:	f004 f862 	bl	8005c10 <HAL_UARTEx_SetTxFifoThreshold>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b52:	f7ff fd5c 	bl	800160e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b56:	2100      	movs	r1, #0
 8001b58:	4808      	ldr	r0, [pc, #32]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b5a:	f004 f897 	bl	8005c8c <HAL_UARTEx_SetRxFifoThreshold>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b64:	f7ff fd53 	bl	800160e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b68:	4804      	ldr	r0, [pc, #16]	@ (8001b7c <MX_USART2_UART_Init+0x90>)
 8001b6a:	f004 f818 	bl	8005b9e <HAL_UARTEx_DisableFifoMode>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b74:	f7ff fd4b 	bl	800160e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000308 	.word	0x20000308
 8001b80:	40004400 	.word	0x40004400

08001b84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b09a      	sub	sp, #104	@ 0x68
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b9c:	f107 0310 	add.w	r3, r7, #16
 8001ba0:	2244      	movs	r2, #68	@ 0x44
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f005 fee7 	bl	8007978 <memset>
  if(uartHandle->Instance==USART2)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a1f      	ldr	r2, [pc, #124]	@ (8001c2c <HAL_UART_MspInit+0xa8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d136      	bne.n	8001c22 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bbc:	f107 0310 	add.w	r3, r7, #16
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f001 ffbd 	bl	8003b40 <HAL_RCCEx_PeriphCLKConfig>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bcc:	f7ff fd1f 	bl	800160e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <HAL_UART_MspInit+0xac>)
 8001bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd4:	4a16      	ldr	r2, [pc, #88]	@ (8001c30 <HAL_UART_MspInit+0xac>)
 8001bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bda:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bdc:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <HAL_UART_MspInit+0xac>)
 8001bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_UART_MspInit+0xac>)
 8001bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bec:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <HAL_UART_MspInit+0xac>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <HAL_UART_MspInit+0xac>)
 8001bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001c00:	230c      	movs	r3, #12
 8001c02:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c10:	2307      	movs	r3, #7
 8001c12:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c1e:	f000 f9d5 	bl	8001fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c22:	bf00      	nop
 8001c24:	3768      	adds	r7, #104	@ 0x68
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40004400 	.word	0x40004400
 8001c30:	40021000 	.word	0x40021000

08001c34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c34:	480d      	ldr	r0, [pc, #52]	@ (8001c6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c36:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c38:	f7ff fe94 	bl	8001964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c3c:	480c      	ldr	r0, [pc, #48]	@ (8001c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3e:	490d      	ldr	r1, [pc, #52]	@ (8001c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c40:	4a0d      	ldr	r2, [pc, #52]	@ (8001c78 <LoopForever+0xe>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c44:	e002      	b.n	8001c4c <LoopCopyDataInit>

08001c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4a:	3304      	adds	r3, #4

08001c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c50:	d3f9      	bcc.n	8001c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c52:	4a0a      	ldr	r2, [pc, #40]	@ (8001c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c54:	4c0a      	ldr	r4, [pc, #40]	@ (8001c80 <LoopForever+0x16>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c58:	e001      	b.n	8001c5e <LoopFillZerobss>

08001c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c5c:	3204      	adds	r2, #4

08001c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c60:	d3fb      	bcc.n	8001c5a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001c62:	f005 fef1 	bl	8007a48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c66:	f7ff fb29 	bl	80012bc <main>

08001c6a <LoopForever>:

LoopForever:
    b LoopForever
 8001c6a:	e7fe      	b.n	8001c6a <LoopForever>
  ldr   r0, =_estack
 8001c6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c74:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c78:	0800c230 	.word	0x0800c230
  ldr r2, =_sbss
 8001c7c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c80:	20000514 	.word	0x20000514

08001c84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c84:	e7fe      	b.n	8001c84 <ADC1_2_IRQHandler>

08001c86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c90:	2003      	movs	r0, #3
 8001c92:	f000 f95b 	bl	8001f4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c96:	2000      	movs	r0, #0
 8001c98:	f000 f80e 	bl	8001cb8 <HAL_InitTick>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d002      	beq.n	8001ca8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	71fb      	strb	r3, [r7, #7]
 8001ca6:	e001      	b.n	8001cac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ca8:	f7ff fd38 	bl	800171c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cac:	79fb      	ldrb	r3, [r7, #7]

}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001cc4:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <HAL_InitTick+0x68>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d022      	beq.n	8001d12 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ccc:	4b15      	ldr	r3, [pc, #84]	@ (8001d24 <HAL_InitTick+0x6c>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <HAL_InitTick+0x68>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f000 f966 	bl	8001fb2 <HAL_SYSTICK_Config>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10f      	bne.n	8001d0c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2b0f      	cmp	r3, #15
 8001cf0:	d809      	bhi.n	8001d06 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	6879      	ldr	r1, [r7, #4]
 8001cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8001cfa:	f000 f932 	bl	8001f62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <HAL_InitTick+0x70>)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	e007      	b.n	8001d16 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	e004      	b.n	8001d16 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	73fb      	strb	r3, [r7, #15]
 8001d10:	e001      	b.n	8001d16 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20000008 	.word	0x20000008
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20000004 	.word	0x20000004

08001d2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d30:	4b05      	ldr	r3, [pc, #20]	@ (8001d48 <HAL_IncTick+0x1c>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <HAL_IncTick+0x20>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4413      	add	r3, r2
 8001d3a:	4a03      	ldr	r2, [pc, #12]	@ (8001d48 <HAL_IncTick+0x1c>)
 8001d3c:	6013      	str	r3, [r2, #0]
}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	2000039c 	.word	0x2000039c
 8001d4c:	20000008 	.word	0x20000008

08001d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return uwTick;
 8001d54:	4b03      	ldr	r3, [pc, #12]	@ (8001d64 <HAL_GetTick+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	2000039c 	.word	0x2000039c

08001d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d70:	f7ff ffee 	bl	8001d50 <HAL_GetTick>
 8001d74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d80:	d004      	beq.n	8001d8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d82:	4b09      	ldr	r3, [pc, #36]	@ (8001da8 <HAL_Delay+0x40>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	4413      	add	r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d8c:	bf00      	nop
 8001d8e:	f7ff ffdf 	bl	8001d50 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d8f7      	bhi.n	8001d8e <HAL_Delay+0x26>
  {
  }
}
 8001d9e:	bf00      	nop
 8001da0:	bf00      	nop
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000008 	.word	0x20000008

08001dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001df0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dc2:	68ba      	ldr	r2, [r7, #8]
 8001dc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dc8:	4013      	ands	r3, r2
 8001dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dde:	4a04      	ldr	r2, [pc, #16]	@ (8001df0 <__NVIC_SetPriorityGrouping+0x44>)
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	60d3      	str	r3, [r2, #12]
}
 8001de4:	bf00      	nop
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df8:	4b04      	ldr	r3, [pc, #16]	@ (8001e0c <__NVIC_GetPriorityGrouping+0x18>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	0a1b      	lsrs	r3, r3, #8
 8001dfe:	f003 0307 	and.w	r3, r3, #7
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	e000ed00 	.word	0xe000ed00

08001e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	db0b      	blt.n	8001e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	f003 021f 	and.w	r2, r3, #31
 8001e28:	4907      	ldr	r1, [pc, #28]	@ (8001e48 <__NVIC_EnableIRQ+0x38>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	095b      	lsrs	r3, r3, #5
 8001e30:	2001      	movs	r0, #1
 8001e32:	fa00 f202 	lsl.w	r2, r0, r2
 8001e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000e100 	.word	0xe000e100

08001e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	db0a      	blt.n	8001e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	490c      	ldr	r1, [pc, #48]	@ (8001e98 <__NVIC_SetPriority+0x4c>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	0112      	lsls	r2, r2, #4
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	440b      	add	r3, r1
 8001e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e74:	e00a      	b.n	8001e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	4908      	ldr	r1, [pc, #32]	@ (8001e9c <__NVIC_SetPriority+0x50>)
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	3b04      	subs	r3, #4
 8001e84:	0112      	lsls	r2, r2, #4
 8001e86:	b2d2      	uxtb	r2, r2
 8001e88:	440b      	add	r3, r1
 8001e8a:	761a      	strb	r2, [r3, #24]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000e100 	.word	0xe000e100
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b089      	sub	sp, #36	@ 0x24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f1c3 0307 	rsb	r3, r3, #7
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	bf28      	it	cs
 8001ebe:	2304      	movcs	r3, #4
 8001ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	3304      	adds	r3, #4
 8001ec6:	2b06      	cmp	r3, #6
 8001ec8:	d902      	bls.n	8001ed0 <NVIC_EncodePriority+0x30>
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	3b03      	subs	r3, #3
 8001ece:	e000      	b.n	8001ed2 <NVIC_EncodePriority+0x32>
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	401a      	ands	r2, r3
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef2:	43d9      	mvns	r1, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	4313      	orrs	r3, r2
         );
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3724      	adds	r7, #36	@ 0x24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
	...

08001f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f18:	d301      	bcc.n	8001f1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e00f      	b.n	8001f3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f48 <SysTick_Config+0x40>)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f26:	210f      	movs	r1, #15
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295
 8001f2c:	f7ff ff8e 	bl	8001e4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f30:	4b05      	ldr	r3, [pc, #20]	@ (8001f48 <SysTick_Config+0x40>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f36:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <SysTick_Config+0x40>)
 8001f38:	2207      	movs	r2, #7
 8001f3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	e000e010 	.word	0xe000e010

08001f4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7ff ff29 	bl	8001dac <__NVIC_SetPriorityGrouping>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b086      	sub	sp, #24
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	4603      	mov	r3, r0
 8001f6a:	60b9      	str	r1, [r7, #8]
 8001f6c:	607a      	str	r2, [r7, #4]
 8001f6e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f70:	f7ff ff40 	bl	8001df4 <__NVIC_GetPriorityGrouping>
 8001f74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	68b9      	ldr	r1, [r7, #8]
 8001f7a:	6978      	ldr	r0, [r7, #20]
 8001f7c:	f7ff ff90 	bl	8001ea0 <NVIC_EncodePriority>
 8001f80:	4602      	mov	r2, r0
 8001f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f86:	4611      	mov	r1, r2
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff5f 	bl	8001e4c <__NVIC_SetPriority>
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff33 	bl	8001e10 <__NVIC_EnableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ffa4 	bl	8001f08 <SysTick_Config>
 8001fc0:	4603      	mov	r3, r0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
	...

08001fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fda:	e15a      	b.n	8002292 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 814c 	beq.w	800228c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d005      	beq.n	800200c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002008:	2b02      	cmp	r3, #2
 800200a:	d130      	bne.n	800206e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	2203      	movs	r2, #3
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4013      	ands	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	68da      	ldr	r2, [r3, #12]
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	4313      	orrs	r3, r2
 8002034:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002042:	2201      	movs	r2, #1
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4013      	ands	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	091b      	lsrs	r3, r3, #4
 8002058:	f003 0201 	and.w	r2, r3, #1
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	2b03      	cmp	r3, #3
 8002078:	d017      	beq.n	80020aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	2203      	movs	r2, #3
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43db      	mvns	r3, r3
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d123      	bne.n	80020fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	08da      	lsrs	r2, r3, #3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3208      	adds	r2, #8
 80020be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	220f      	movs	r2, #15
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	691a      	ldr	r2, [r3, #16]
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	08da      	lsrs	r2, r3, #3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3208      	adds	r2, #8
 80020f8:	6939      	ldr	r1, [r7, #16]
 80020fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	2203      	movs	r2, #3
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4013      	ands	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 0203 	and.w	r2, r3, #3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 80a6 	beq.w	800228c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002140:	4b5b      	ldr	r3, [pc, #364]	@ (80022b0 <HAL_GPIO_Init+0x2e4>)
 8002142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002144:	4a5a      	ldr	r2, [pc, #360]	@ (80022b0 <HAL_GPIO_Init+0x2e4>)
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	6613      	str	r3, [r2, #96]	@ 0x60
 800214c:	4b58      	ldr	r3, [pc, #352]	@ (80022b0 <HAL_GPIO_Init+0x2e4>)
 800214e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002158:	4a56      	ldr	r2, [pc, #344]	@ (80022b4 <HAL_GPIO_Init+0x2e8>)
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	089b      	lsrs	r3, r3, #2
 800215e:	3302      	adds	r3, #2
 8002160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f003 0303 	and.w	r3, r3, #3
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	220f      	movs	r2, #15
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002182:	d01f      	beq.n	80021c4 <HAL_GPIO_Init+0x1f8>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a4c      	ldr	r2, [pc, #304]	@ (80022b8 <HAL_GPIO_Init+0x2ec>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d019      	beq.n	80021c0 <HAL_GPIO_Init+0x1f4>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a4b      	ldr	r2, [pc, #300]	@ (80022bc <HAL_GPIO_Init+0x2f0>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d013      	beq.n	80021bc <HAL_GPIO_Init+0x1f0>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a4a      	ldr	r2, [pc, #296]	@ (80022c0 <HAL_GPIO_Init+0x2f4>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d00d      	beq.n	80021b8 <HAL_GPIO_Init+0x1ec>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a49      	ldr	r2, [pc, #292]	@ (80022c4 <HAL_GPIO_Init+0x2f8>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d007      	beq.n	80021b4 <HAL_GPIO_Init+0x1e8>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a48      	ldr	r2, [pc, #288]	@ (80022c8 <HAL_GPIO_Init+0x2fc>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d101      	bne.n	80021b0 <HAL_GPIO_Init+0x1e4>
 80021ac:	2305      	movs	r3, #5
 80021ae:	e00a      	b.n	80021c6 <HAL_GPIO_Init+0x1fa>
 80021b0:	2306      	movs	r3, #6
 80021b2:	e008      	b.n	80021c6 <HAL_GPIO_Init+0x1fa>
 80021b4:	2304      	movs	r3, #4
 80021b6:	e006      	b.n	80021c6 <HAL_GPIO_Init+0x1fa>
 80021b8:	2303      	movs	r3, #3
 80021ba:	e004      	b.n	80021c6 <HAL_GPIO_Init+0x1fa>
 80021bc:	2302      	movs	r3, #2
 80021be:	e002      	b.n	80021c6 <HAL_GPIO_Init+0x1fa>
 80021c0:	2301      	movs	r3, #1
 80021c2:	e000      	b.n	80021c6 <HAL_GPIO_Init+0x1fa>
 80021c4:	2300      	movs	r3, #0
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	f002 0203 	and.w	r2, r2, #3
 80021cc:	0092      	lsls	r2, r2, #2
 80021ce:	4093      	lsls	r3, r2
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021d6:	4937      	ldr	r1, [pc, #220]	@ (80022b4 <HAL_GPIO_Init+0x2e8>)
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	089b      	lsrs	r3, r3, #2
 80021dc:	3302      	adds	r3, #2
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021e4:	4b39      	ldr	r3, [pc, #228]	@ (80022cc <HAL_GPIO_Init+0x300>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	43db      	mvns	r3, r3
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	4013      	ands	r3, r2
 80021f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d003      	beq.n	8002208 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4313      	orrs	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002208:	4a30      	ldr	r2, [pc, #192]	@ (80022cc <HAL_GPIO_Init+0x300>)
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800220e:	4b2f      	ldr	r3, [pc, #188]	@ (80022cc <HAL_GPIO_Init+0x300>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	43db      	mvns	r3, r3
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	4013      	ands	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4313      	orrs	r3, r2
 8002230:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002232:	4a26      	ldr	r2, [pc, #152]	@ (80022cc <HAL_GPIO_Init+0x300>)
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002238:	4b24      	ldr	r3, [pc, #144]	@ (80022cc <HAL_GPIO_Init+0x300>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	43db      	mvns	r3, r3
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	4013      	ands	r3, r2
 8002246:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4313      	orrs	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800225c:	4a1b      	ldr	r2, [pc, #108]	@ (80022cc <HAL_GPIO_Init+0x300>)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002262:	4b1a      	ldr	r3, [pc, #104]	@ (80022cc <HAL_GPIO_Init+0x300>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	43db      	mvns	r3, r3
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	4013      	ands	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4313      	orrs	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002286:	4a11      	ldr	r2, [pc, #68]	@ (80022cc <HAL_GPIO_Init+0x300>)
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	3301      	adds	r3, #1
 8002290:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	fa22 f303 	lsr.w	r3, r2, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	f47f ae9d 	bne.w	8001fdc <HAL_GPIO_Init+0x10>
  }
}
 80022a2:	bf00      	nop
 80022a4:	bf00      	nop
 80022a6:	371c      	adds	r7, #28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40010000 	.word	0x40010000
 80022b8:	48000400 	.word	0x48000400
 80022bc:	48000800 	.word	0x48000800
 80022c0:	48000c00 	.word	0x48000c00
 80022c4:	48001000 	.word	0x48001000
 80022c8:	48001400 	.word	0x48001400
 80022cc:	40010400 	.word	0x40010400

080022d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	807b      	strh	r3, [r7, #2]
 80022dc:	4613      	mov	r3, r2
 80022de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022e0:	787b      	ldrb	r3, [r7, #1]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022e6:	887a      	ldrh	r2, [r7, #2]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022ec:	e002      	b.n	80022f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022ee:	887a      	ldrh	r2, [r7, #2]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e08d      	b.n	800242e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d106      	bne.n	800232c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7fe ff28 	bl	800117c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2224      	movs	r2, #36	@ 0x24
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0201 	bic.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002350:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002360:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d107      	bne.n	800237a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	e006      	b.n	8002388 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002386:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d108      	bne.n	80023a2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800239e:	605a      	str	r2, [r3, #4]
 80023a0:	e007      	b.n	80023b2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691a      	ldr	r2, [r3, #16]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69d9      	ldr	r1, [r3, #28]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a1a      	ldr	r2, [r3, #32]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af02      	add	r7, sp, #8
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	4608      	mov	r0, r1
 8002442:	4611      	mov	r1, r2
 8002444:	461a      	mov	r2, r3
 8002446:	4603      	mov	r3, r0
 8002448:	817b      	strh	r3, [r7, #10]
 800244a:	460b      	mov	r3, r1
 800244c:	813b      	strh	r3, [r7, #8]
 800244e:	4613      	mov	r3, r2
 8002450:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b20      	cmp	r3, #32
 800245c:	f040 80f9 	bne.w	8002652 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <HAL_I2C_Mem_Write+0x34>
 8002466:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002468:	2b00      	cmp	r3, #0
 800246a:	d105      	bne.n	8002478 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002472:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e0ed      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <HAL_I2C_Mem_Write+0x4e>
 8002482:	2302      	movs	r3, #2
 8002484:	e0e6      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800248e:	f7ff fc5f 	bl	8001d50 <HAL_GetTick>
 8002492:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	2319      	movs	r3, #25
 800249a:	2201      	movs	r2, #1
 800249c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	f000 fadd 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e0d1      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2221      	movs	r2, #33	@ 0x21
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2240      	movs	r2, #64	@ 0x40
 80024bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6a3a      	ldr	r2, [r7, #32]
 80024ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024d8:	88f8      	ldrh	r0, [r7, #6]
 80024da:	893a      	ldrh	r2, [r7, #8]
 80024dc:	8979      	ldrh	r1, [r7, #10]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	9301      	str	r3, [sp, #4]
 80024e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	4603      	mov	r3, r0
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 f9ed 	bl	80028c8 <I2C_RequestMemoryWrite>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d005      	beq.n	8002500 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0a9      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002504:	b29b      	uxth	r3, r3
 8002506:	2bff      	cmp	r3, #255	@ 0xff
 8002508:	d90e      	bls.n	8002528 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	22ff      	movs	r2, #255	@ 0xff
 800250e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002514:	b2da      	uxtb	r2, r3
 8002516:	8979      	ldrh	r1, [r7, #10]
 8002518:	2300      	movs	r3, #0
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f000 fc61 	bl	8002de8 <I2C_TransferConfig>
 8002526:	e00f      	b.n	8002548 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800252c:	b29a      	uxth	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002536:	b2da      	uxtb	r2, r3
 8002538:	8979      	ldrh	r1, [r7, #10]
 800253a:	2300      	movs	r3, #0
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 fc50 	bl	8002de8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f000 fae0 	bl	8002b12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e07b      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002560:	781a      	ldrb	r2, [r3, #0]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002576:	b29b      	uxth	r3, r3
 8002578:	3b01      	subs	r3, #1
 800257a:	b29a      	uxth	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002590:	b29b      	uxth	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d034      	beq.n	8002600 <HAL_I2C_Mem_Write+0x1c8>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259a:	2b00      	cmp	r3, #0
 800259c:	d130      	bne.n	8002600 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a4:	2200      	movs	r2, #0
 80025a6:	2180      	movs	r1, #128	@ 0x80
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 fa59 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e04d      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025bc:	b29b      	uxth	r3, r3
 80025be:	2bff      	cmp	r3, #255	@ 0xff
 80025c0:	d90e      	bls.n	80025e0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	22ff      	movs	r2, #255	@ 0xff
 80025c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	8979      	ldrh	r1, [r7, #10]
 80025d0:	2300      	movs	r3, #0
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 fc05 	bl	8002de8 <I2C_TransferConfig>
 80025de:	e00f      	b.n	8002600 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	8979      	ldrh	r1, [r7, #10]
 80025f2:	2300      	movs	r3, #0
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 fbf4 	bl	8002de8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002604:	b29b      	uxth	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d19e      	bne.n	8002548 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 fac6 	bl	8002ba0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e01a      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2220      	movs	r2, #32
 8002624:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <HAL_I2C_Mem_Write+0x224>)
 8002632:	400b      	ands	r3, r1
 8002634:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2220      	movs	r2, #32
 800263a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	e000      	b.n	8002654 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002652:	2302      	movs	r3, #2
  }
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	fe00e800 	.word	0xfe00e800

08002660 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4603      	mov	r3, r0
 8002670:	817b      	strh	r3, [r7, #10]
 8002672:	460b      	mov	r3, r1
 8002674:	813b      	strh	r3, [r7, #8]
 8002676:	4613      	mov	r3, r2
 8002678:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b20      	cmp	r3, #32
 8002684:	f040 80fd 	bne.w	8002882 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <HAL_I2C_Mem_Read+0x34>
 800268e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002690:	2b00      	cmp	r3, #0
 8002692:	d105      	bne.n	80026a0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800269a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0f1      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_I2C_Mem_Read+0x4e>
 80026aa:	2302      	movs	r3, #2
 80026ac:	e0ea      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026b6:	f7ff fb4b 	bl	8001d50 <HAL_GetTick>
 80026ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	2319      	movs	r3, #25
 80026c2:	2201      	movs	r2, #1
 80026c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f000 f9c9 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0d5      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2222      	movs	r2, #34	@ 0x22
 80026dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2240      	movs	r2, #64	@ 0x40
 80026e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a3a      	ldr	r2, [r7, #32]
 80026f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2200      	movs	r2, #0
 80026fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002700:	88f8      	ldrh	r0, [r7, #6]
 8002702:	893a      	ldrh	r2, [r7, #8]
 8002704:	8979      	ldrh	r1, [r7, #10]
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	9301      	str	r3, [sp, #4]
 800270a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	4603      	mov	r3, r0
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f000 f92d 	bl	8002970 <I2C_RequestMemoryRead>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0ad      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800272c:	b29b      	uxth	r3, r3
 800272e:	2bff      	cmp	r3, #255	@ 0xff
 8002730:	d90e      	bls.n	8002750 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	22ff      	movs	r2, #255	@ 0xff
 8002736:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273c:	b2da      	uxtb	r2, r3
 800273e:	8979      	ldrh	r1, [r7, #10]
 8002740:	4b52      	ldr	r3, [pc, #328]	@ (800288c <HAL_I2C_Mem_Read+0x22c>)
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 fb4d 	bl	8002de8 <I2C_TransferConfig>
 800274e:	e00f      	b.n	8002770 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002754:	b29a      	uxth	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800275e:	b2da      	uxtb	r2, r3
 8002760:	8979      	ldrh	r1, [r7, #10]
 8002762:	4b4a      	ldr	r3, [pc, #296]	@ (800288c <HAL_I2C_Mem_Read+0x22c>)
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f000 fb3c 	bl	8002de8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002776:	2200      	movs	r2, #0
 8002778:	2104      	movs	r1, #4
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 f970 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e07c      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	3b01      	subs	r3, #1
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d034      	beq.n	8002830 <HAL_I2C_Mem_Read+0x1d0>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d130      	bne.n	8002830 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d4:	2200      	movs	r2, #0
 80027d6:	2180      	movs	r1, #128	@ 0x80
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f941 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e04d      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2bff      	cmp	r3, #255	@ 0xff
 80027f0:	d90e      	bls.n	8002810 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	22ff      	movs	r2, #255	@ 0xff
 80027f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	8979      	ldrh	r1, [r7, #10]
 8002800:	2300      	movs	r3, #0
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 faed 	bl	8002de8 <I2C_TransferConfig>
 800280e:	e00f      	b.n	8002830 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002814:	b29a      	uxth	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800281e:	b2da      	uxtb	r2, r3
 8002820:	8979      	ldrh	r1, [r7, #10]
 8002822:	2300      	movs	r3, #0
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 fadc 	bl	8002de8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002834:	b29b      	uxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d19a      	bne.n	8002770 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 f9ae 	bl	8002ba0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e01a      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2220      	movs	r2, #32
 8002854:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6859      	ldr	r1, [r3, #4]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4b0b      	ldr	r3, [pc, #44]	@ (8002890 <HAL_I2C_Mem_Read+0x230>)
 8002862:	400b      	ands	r3, r1
 8002864:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2220      	movs	r2, #32
 800286a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800287e:	2300      	movs	r3, #0
 8002880:	e000      	b.n	8002884 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002882:	2302      	movs	r3, #2
  }
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	80002400 	.word	0x80002400
 8002890:	fe00e800 	.word	0xfe00e800

08002894 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	68f9      	ldr	r1, [r7, #12]
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	4798      	blx	r3
  }
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	4608      	mov	r0, r1
 80028d2:	4611      	mov	r1, r2
 80028d4:	461a      	mov	r2, r3
 80028d6:	4603      	mov	r3, r0
 80028d8:	817b      	strh	r3, [r7, #10]
 80028da:	460b      	mov	r3, r1
 80028dc:	813b      	strh	r3, [r7, #8]
 80028de:	4613      	mov	r3, r2
 80028e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	8979      	ldrh	r1, [r7, #10]
 80028e8:	4b20      	ldr	r3, [pc, #128]	@ (800296c <I2C_RequestMemoryWrite+0xa4>)
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f000 fa79 	bl	8002de8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	69b9      	ldr	r1, [r7, #24]
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 f909 	bl	8002b12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e02c      	b.n	8002964 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800290a:	88fb      	ldrh	r3, [r7, #6]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d105      	bne.n	800291c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002910:	893b      	ldrh	r3, [r7, #8]
 8002912:	b2da      	uxtb	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	629a      	str	r2, [r3, #40]	@ 0x28
 800291a:	e015      	b.n	8002948 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800291c:	893b      	ldrh	r3, [r7, #8]
 800291e:	0a1b      	lsrs	r3, r3, #8
 8002920:	b29b      	uxth	r3, r3
 8002922:	b2da      	uxtb	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800292a:	69fa      	ldr	r2, [r7, #28]
 800292c:	69b9      	ldr	r1, [r7, #24]
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f8ef 	bl	8002b12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e012      	b.n	8002964 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800293e:	893b      	ldrh	r3, [r7, #8]
 8002940:	b2da      	uxtb	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	2200      	movs	r2, #0
 8002950:	2180      	movs	r1, #128	@ 0x80
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f884 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	80002000 	.word	0x80002000

08002970 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af02      	add	r7, sp, #8
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	4608      	mov	r0, r1
 800297a:	4611      	mov	r1, r2
 800297c:	461a      	mov	r2, r3
 800297e:	4603      	mov	r3, r0
 8002980:	817b      	strh	r3, [r7, #10]
 8002982:	460b      	mov	r3, r1
 8002984:	813b      	strh	r3, [r7, #8]
 8002986:	4613      	mov	r3, r2
 8002988:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	b2da      	uxtb	r2, r3
 800298e:	8979      	ldrh	r1, [r7, #10]
 8002990:	4b20      	ldr	r3, [pc, #128]	@ (8002a14 <I2C_RequestMemoryRead+0xa4>)
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2300      	movs	r3, #0
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 fa26 	bl	8002de8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800299c:	69fa      	ldr	r2, [r7, #28]
 800299e:	69b9      	ldr	r1, [r7, #24]
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f8b6 	bl	8002b12 <I2C_WaitOnTXISFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e02c      	b.n	8002a0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029b0:	88fb      	ldrh	r3, [r7, #6]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d105      	bne.n	80029c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029b6:	893b      	ldrh	r3, [r7, #8]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	629a      	str	r2, [r3, #40]	@ 0x28
 80029c0:	e015      	b.n	80029ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80029c2:	893b      	ldrh	r3, [r7, #8]
 80029c4:	0a1b      	lsrs	r3, r3, #8
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	b2da      	uxtb	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029d0:	69fa      	ldr	r2, [r7, #28]
 80029d2:	69b9      	ldr	r1, [r7, #24]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f89c 	bl	8002b12 <I2C_WaitOnTXISFlagUntilTimeout>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e012      	b.n	8002a0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029e4:	893b      	ldrh	r3, [r7, #8]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	2200      	movs	r2, #0
 80029f6:	2140      	movs	r1, #64	@ 0x40
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f000 f831 	bl	8002a60 <I2C_WaitOnFlagUntilTimeout>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e000      	b.n	8002a0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	80002000 	.word	0x80002000

08002a18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d103      	bne.n	8002a36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2200      	movs	r2, #0
 8002a34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d007      	beq.n	8002a54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	699a      	ldr	r2, [r3, #24]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	619a      	str	r2, [r3, #24]
  }
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	603b      	str	r3, [r7, #0]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a70:	e03b      	b.n	8002aea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	6839      	ldr	r1, [r7, #0]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f8d6 	bl	8002c28 <I2C_IsErrorOccurred>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e041      	b.n	8002b0a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a8c:	d02d      	beq.n	8002aea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a8e:	f7ff f95f 	bl	8001d50 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d302      	bcc.n	8002aa4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d122      	bne.n	8002aea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699a      	ldr	r2, [r3, #24]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	4013      	ands	r3, r2
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	bf0c      	ite	eq
 8002ab4:	2301      	moveq	r3, #1
 8002ab6:	2300      	movne	r3, #0
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	461a      	mov	r2, r3
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d113      	bne.n	8002aea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f043 0220 	orr.w	r2, r3, #32
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e00f      	b.n	8002b0a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	699a      	ldr	r2, [r3, #24]
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	4013      	ands	r3, r2
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	bf0c      	ite	eq
 8002afa:	2301      	moveq	r3, #1
 8002afc:	2300      	movne	r3, #0
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	461a      	mov	r2, r3
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d0b4      	beq.n	8002a72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b1e:	e033      	b.n	8002b88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	68b9      	ldr	r1, [r7, #8]
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f000 f87f 	bl	8002c28 <I2C_IsErrorOccurred>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e031      	b.n	8002b98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3a:	d025      	beq.n	8002b88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3c:	f7ff f908 	bl	8001d50 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d302      	bcc.n	8002b52 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d11a      	bne.n	8002b88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d013      	beq.n	8002b88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b64:	f043 0220 	orr.w	r2, r3, #32
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e007      	b.n	8002b98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d1c4      	bne.n	8002b20 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bac:	e02f      	b.n	8002c0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	68b9      	ldr	r1, [r7, #8]
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f000 f838 	bl	8002c28 <I2C_IsErrorOccurred>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e02d      	b.n	8002c1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc2:	f7ff f8c5 	bl	8001d50 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d302      	bcc.n	8002bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d11a      	bne.n	8002c0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b20      	cmp	r3, #32
 8002be4:	d013      	beq.n	8002c0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2220      	movs	r2, #32
 8002bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e007      	b.n	8002c1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	f003 0320 	and.w	r3, r3, #32
 8002c18:	2b20      	cmp	r3, #32
 8002c1a:	d1c8      	bne.n	8002bae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b08a      	sub	sp, #40	@ 0x28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c34:	2300      	movs	r3, #0
 8002c36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	f003 0310 	and.w	r3, r3, #16
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d068      	beq.n	8002d26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2210      	movs	r2, #16
 8002c5a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c5c:	e049      	b.n	8002cf2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c64:	d045      	beq.n	8002cf2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c66:	f7ff f873 	bl	8001d50 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d302      	bcc.n	8002c7c <I2C_IsErrorOccurred+0x54>
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d13a      	bne.n	8002cf2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c86:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c8e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c9e:	d121      	bne.n	8002ce4 <I2C_IsErrorOccurred+0xbc>
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ca6:	d01d      	beq.n	8002ce4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ca8:	7cfb      	ldrb	r3, [r7, #19]
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	d01a      	beq.n	8002ce4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cbc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002cbe:	f7ff f847 	bl	8001d50 <HAL_GetTick>
 8002cc2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cc4:	e00e      	b.n	8002ce4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002cc6:	f7ff f843 	bl	8001d50 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b19      	cmp	r3, #25
 8002cd2:	d907      	bls.n	8002ce4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	f043 0320 	orr.w	r3, r3, #32
 8002cda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002ce2:	e006      	b.n	8002cf2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	2b20      	cmp	r3, #32
 8002cf0:	d1e9      	bne.n	8002cc6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f003 0320 	and.w	r3, r3, #32
 8002cfc:	2b20      	cmp	r3, #32
 8002cfe:	d003      	beq.n	8002d08 <I2C_IsErrorOccurred+0xe0>
 8002d00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d0aa      	beq.n	8002c5e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d103      	bne.n	8002d18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2220      	movs	r2, #32
 8002d16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	f043 0304 	orr.w	r3, r3, #4
 8002d1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00b      	beq.n	8002d50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
 8002d5c:	f043 0308 	orr.w	r3, r3, #8
 8002d60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00b      	beq.n	8002d94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	f043 0302 	orr.w	r3, r3, #2
 8002d82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002d94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d01c      	beq.n	8002dd6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f7ff fe3b 	bl	8002a18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6859      	ldr	r1, [r3, #4]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	4b0d      	ldr	r3, [pc, #52]	@ (8002de4 <I2C_IsErrorOccurred+0x1bc>)
 8002dae:	400b      	ands	r3, r1
 8002db0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	431a      	orrs	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3728      	adds	r7, #40	@ 0x28
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	fe00e800 	.word	0xfe00e800

08002de8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	607b      	str	r3, [r7, #4]
 8002df2:	460b      	mov	r3, r1
 8002df4:	817b      	strh	r3, [r7, #10]
 8002df6:	4613      	mov	r3, r2
 8002df8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dfa:	897b      	ldrh	r3, [r7, #10]
 8002dfc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e00:	7a7b      	ldrb	r3, [r7, #9]
 8002e02:	041b      	lsls	r3, r3, #16
 8002e04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	0d5b      	lsrs	r3, r3, #21
 8002e22:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e26:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <I2C_TransferConfig+0x60>)
 8002e28:	430b      	orrs	r3, r1
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	ea02 0103 	and.w	r1, r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	03ff63ff 	.word	0x03ff63ff

08002e4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	d138      	bne.n	8002ed4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e032      	b.n	8002ed6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2224      	movs	r2, #36	@ 0x24
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 0201 	bic.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6819      	ldr	r1, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b085      	sub	sp, #20
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
 8002eea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d139      	bne.n	8002f6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d101      	bne.n	8002f06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f02:	2302      	movs	r3, #2
 8002f04:	e033      	b.n	8002f6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2224      	movs	r2, #36	@ 0x24
 8002f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0201 	bic.w	r2, r2, #1
 8002f24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	021b      	lsls	r3, r3, #8
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d141      	bne.n	800300e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f96:	d131      	bne.n	8002ffc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f98:	4b47      	ldr	r3, [pc, #284]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f9e:	4a46      	ldr	r2, [pc, #280]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fa8:	4b43      	ldr	r3, [pc, #268]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fb0:	4a41      	ldr	r2, [pc, #260]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fb6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fb8:	4b40      	ldr	r3, [pc, #256]	@ (80030bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2232      	movs	r2, #50	@ 0x32
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	4a3f      	ldr	r2, [pc, #252]	@ (80030c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	0c9b      	lsrs	r3, r3, #18
 8002fca:	3301      	adds	r3, #1
 8002fcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fce:	e002      	b.n	8002fd6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fd6:	4b38      	ldr	r3, [pc, #224]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fe2:	d102      	bne.n	8002fea <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f2      	bne.n	8002fd0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fea:	4b33      	ldr	r3, [pc, #204]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ff6:	d158      	bne.n	80030aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e057      	b.n	80030ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003002:	4a2d      	ldr	r2, [pc, #180]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003008:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800300c:	e04d      	b.n	80030aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003014:	d141      	bne.n	800309a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003016:	4b28      	ldr	r3, [pc, #160]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800301e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003022:	d131      	bne.n	8003088 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003024:	4b24      	ldr	r3, [pc, #144]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800302a:	4a23      	ldr	r2, [pc, #140]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800302c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003030:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003034:	4b20      	ldr	r3, [pc, #128]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800303c:	4a1e      	ldr	r2, [pc, #120]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003042:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003044:	4b1d      	ldr	r3, [pc, #116]	@ (80030bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2232      	movs	r2, #50	@ 0x32
 800304a:	fb02 f303 	mul.w	r3, r2, r3
 800304e:	4a1c      	ldr	r2, [pc, #112]	@ (80030c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003050:	fba2 2303 	umull	r2, r3, r2, r3
 8003054:	0c9b      	lsrs	r3, r3, #18
 8003056:	3301      	adds	r3, #1
 8003058:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800305a:	e002      	b.n	8003062 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	3b01      	subs	r3, #1
 8003060:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003062:	4b15      	ldr	r3, [pc, #84]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800306a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306e:	d102      	bne.n	8003076 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f2      	bne.n	800305c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003076:	4b10      	ldr	r3, [pc, #64]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800307e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003082:	d112      	bne.n	80030aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e011      	b.n	80030ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800308e:	4a0a      	ldr	r2, [pc, #40]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003090:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003094:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003098:	e007      	b.n	80030aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800309a:	4b07      	ldr	r3, [pc, #28]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030a2:	4a05      	ldr	r2, [pc, #20]	@ (80030b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3714      	adds	r7, #20
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	40007000 	.word	0x40007000
 80030bc:	20000000 	.word	0x20000000
 80030c0:	431bde83 	.word	0x431bde83

080030c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	4a04      	ldr	r2, [pc, #16]	@ (80030e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030d2:	6093      	str	r3, [r2, #8]
}
 80030d4:	bf00      	nop
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40007000 	.word	0x40007000

080030e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e2fe      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d075      	beq.n	80031ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003102:	4b97      	ldr	r3, [pc, #604]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800310c:	4b94      	ldr	r3, [pc, #592]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	2b0c      	cmp	r3, #12
 800311a:	d102      	bne.n	8003122 <HAL_RCC_OscConfig+0x3e>
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	2b03      	cmp	r3, #3
 8003120:	d002      	beq.n	8003128 <HAL_RCC_OscConfig+0x44>
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b08      	cmp	r3, #8
 8003126:	d10b      	bne.n	8003140 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003128:	4b8d      	ldr	r3, [pc, #564]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d05b      	beq.n	80031ec <HAL_RCC_OscConfig+0x108>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d157      	bne.n	80031ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e2d9      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003148:	d106      	bne.n	8003158 <HAL_RCC_OscConfig+0x74>
 800314a:	4b85      	ldr	r3, [pc, #532]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a84      	ldr	r2, [pc, #528]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e01d      	b.n	8003194 <HAL_RCC_OscConfig+0xb0>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003160:	d10c      	bne.n	800317c <HAL_RCC_OscConfig+0x98>
 8003162:	4b7f      	ldr	r3, [pc, #508]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7e      	ldr	r2, [pc, #504]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	4b7c      	ldr	r3, [pc, #496]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a7b      	ldr	r2, [pc, #492]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003174:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	e00b      	b.n	8003194 <HAL_RCC_OscConfig+0xb0>
 800317c:	4b78      	ldr	r3, [pc, #480]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a77      	ldr	r2, [pc, #476]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003182:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003186:	6013      	str	r3, [r2, #0]
 8003188:	4b75      	ldr	r3, [pc, #468]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a74      	ldr	r2, [pc, #464]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800318e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d013      	beq.n	80031c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fe fdd8 	bl	8001d50 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fe fdd4 	bl	8001d50 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	@ 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e29e      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0xc0>
 80031c2:	e014      	b.n	80031ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c4:	f7fe fdc4 	bl	8001d50 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031cc:	f7fe fdc0 	bl	8001d50 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b64      	cmp	r3, #100	@ 0x64
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e28a      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031de:	4b60      	ldr	r3, [pc, #384]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0xe8>
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d075      	beq.n	80032e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031fa:	4b59      	ldr	r3, [pc, #356]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003204:	4b56      	ldr	r3, [pc, #344]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	2b0c      	cmp	r3, #12
 8003212:	d102      	bne.n	800321a <HAL_RCC_OscConfig+0x136>
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d002      	beq.n	8003220 <HAL_RCC_OscConfig+0x13c>
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	2b04      	cmp	r3, #4
 800321e:	d11f      	bne.n	8003260 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003220:	4b4f      	ldr	r3, [pc, #316]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_RCC_OscConfig+0x154>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d101      	bne.n	8003238 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e25d      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003238:	4b49      	ldr	r3, [pc, #292]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	061b      	lsls	r3, r3, #24
 8003246:	4946      	ldr	r1, [pc, #280]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003248:	4313      	orrs	r3, r2
 800324a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800324c:	4b45      	ldr	r3, [pc, #276]	@ (8003364 <HAL_RCC_OscConfig+0x280>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7fe fd31 	bl	8001cb8 <HAL_InitTick>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d043      	beq.n	80032e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e249      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d023      	beq.n	80032b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003268:	4b3d      	ldr	r3, [pc, #244]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a3c      	ldr	r2, [pc, #240]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800326e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003274:	f7fe fd6c 	bl	8001d50 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800327c:	f7fe fd68 	bl	8001d50 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e232      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800328e:	4b34      	ldr	r3, [pc, #208]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800329a:	4b31      	ldr	r3, [pc, #196]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	061b      	lsls	r3, r3, #24
 80032a8:	492d      	ldr	r1, [pc, #180]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	604b      	str	r3, [r1, #4]
 80032ae:	e01a      	b.n	80032e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80032b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fe fd48 	bl	8001d50 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c4:	f7fe fd44 	bl	8001d50 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e20e      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032d6:	4b22      	ldr	r3, [pc, #136]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x1e0>
 80032e2:	e000      	b.n	80032e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d041      	beq.n	8003376 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d01c      	beq.n	8003334 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 80032fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003300:	4a17      	ldr	r2, [pc, #92]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003302:	f043 0301 	orr.w	r3, r3, #1
 8003306:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330a:	f7fe fd21 	bl	8001d50 <HAL_GetTick>
 800330e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003310:	e008      	b.n	8003324 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003312:	f7fe fd1d 	bl	8001d50 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d901      	bls.n	8003324 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e1e7      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003324:	4b0e      	ldr	r3, [pc, #56]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003326:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0ef      	beq.n	8003312 <HAL_RCC_OscConfig+0x22e>
 8003332:	e020      	b.n	8003376 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003334:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800333a:	4a09      	ldr	r2, [pc, #36]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 800333c:	f023 0301 	bic.w	r3, r3, #1
 8003340:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003344:	f7fe fd04 	bl	8001d50 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800334a:	e00d      	b.n	8003368 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334c:	f7fe fd00 	bl	8001d50 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d906      	bls.n	8003368 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e1ca      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000
 8003364:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003368:	4b8c      	ldr	r3, [pc, #560]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800336a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1ea      	bne.n	800334c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0304 	and.w	r3, r3, #4
 800337e:	2b00      	cmp	r3, #0
 8003380:	f000 80a6 	beq.w	80034d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003384:	2300      	movs	r3, #0
 8003386:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003388:	4b84      	ldr	r3, [pc, #528]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800338a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <HAL_RCC_OscConfig+0x2b4>
 8003394:	2301      	movs	r3, #1
 8003396:	e000      	b.n	800339a <HAL_RCC_OscConfig+0x2b6>
 8003398:	2300      	movs	r3, #0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00d      	beq.n	80033ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339e:	4b7f      	ldr	r3, [pc, #508]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80033a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a2:	4a7e      	ldr	r2, [pc, #504]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80033a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80033aa:	4b7c      	ldr	r3, [pc, #496]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80033ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033b6:	2301      	movs	r3, #1
 80033b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ba:	4b79      	ldr	r3, [pc, #484]	@ (80035a0 <HAL_RCC_OscConfig+0x4bc>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d118      	bne.n	80033f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033c6:	4b76      	ldr	r3, [pc, #472]	@ (80035a0 <HAL_RCC_OscConfig+0x4bc>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a75      	ldr	r2, [pc, #468]	@ (80035a0 <HAL_RCC_OscConfig+0x4bc>)
 80033cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033d2:	f7fe fcbd 	bl	8001d50 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033da:	f7fe fcb9 	bl	8001d50 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e183      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ec:	4b6c      	ldr	r3, [pc, #432]	@ (80035a0 <HAL_RCC_OscConfig+0x4bc>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d108      	bne.n	8003412 <HAL_RCC_OscConfig+0x32e>
 8003400:	4b66      	ldr	r3, [pc, #408]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003406:	4a65      	ldr	r2, [pc, #404]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003408:	f043 0301 	orr.w	r3, r3, #1
 800340c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003410:	e024      	b.n	800345c <HAL_RCC_OscConfig+0x378>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	2b05      	cmp	r3, #5
 8003418:	d110      	bne.n	800343c <HAL_RCC_OscConfig+0x358>
 800341a:	4b60      	ldr	r3, [pc, #384]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800341c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003420:	4a5e      	ldr	r2, [pc, #376]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003422:	f043 0304 	orr.w	r3, r3, #4
 8003426:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800342a:	4b5c      	ldr	r3, [pc, #368]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800342c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003430:	4a5a      	ldr	r2, [pc, #360]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003432:	f043 0301 	orr.w	r3, r3, #1
 8003436:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800343a:	e00f      	b.n	800345c <HAL_RCC_OscConfig+0x378>
 800343c:	4b57      	ldr	r3, [pc, #348]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003442:	4a56      	ldr	r2, [pc, #344]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003444:	f023 0301 	bic.w	r3, r3, #1
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800344c:	4b53      	ldr	r3, [pc, #332]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800344e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003452:	4a52      	ldr	r2, [pc, #328]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003454:	f023 0304 	bic.w	r3, r3, #4
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d016      	beq.n	8003492 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003464:	f7fe fc74 	bl	8001d50 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800346a:	e00a      	b.n	8003482 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346c:	f7fe fc70 	bl	8001d50 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800347a:	4293      	cmp	r3, r2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e138      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003482:	4b46      	ldr	r3, [pc, #280]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0ed      	beq.n	800346c <HAL_RCC_OscConfig+0x388>
 8003490:	e015      	b.n	80034be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003492:	f7fe fc5d 	bl	8001d50 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003498:	e00a      	b.n	80034b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7fe fc59 	bl	8001d50 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e121      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034b0:	4b3a      	ldr	r3, [pc, #232]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80034b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1ed      	bne.n	800349a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034be:	7ffb      	ldrb	r3, [r7, #31]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d105      	bne.n	80034d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c4:	4b35      	ldr	r3, [pc, #212]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80034c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c8:	4a34      	ldr	r2, [pc, #208]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80034ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0320 	and.w	r3, r3, #32
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d03c      	beq.n	8003556 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d01c      	beq.n	800351e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034e4:	4b2d      	ldr	r3, [pc, #180]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80034e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034ea:	4a2c      	ldr	r2, [pc, #176]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f4:	f7fe fc2c 	bl	8001d50 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034fc:	f7fe fc28 	bl	8001d50 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e0f2      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800350e:	4b23      	ldr	r3, [pc, #140]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003510:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d0ef      	beq.n	80034fc <HAL_RCC_OscConfig+0x418>
 800351c:	e01b      	b.n	8003556 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800351e:	4b1f      	ldr	r3, [pc, #124]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003520:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003524:	4a1d      	ldr	r2, [pc, #116]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003526:	f023 0301 	bic.w	r3, r3, #1
 800352a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352e:	f7fe fc0f 	bl	8001d50 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003536:	f7fe fc0b 	bl	8001d50 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e0d5      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003548:	4b14      	ldr	r3, [pc, #80]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800354a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1ef      	bne.n	8003536 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 80c9 	beq.w	80036f2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003560:	4b0e      	ldr	r3, [pc, #56]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 030c 	and.w	r3, r3, #12
 8003568:	2b0c      	cmp	r3, #12
 800356a:	f000 8083 	beq.w	8003674 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	2b02      	cmp	r3, #2
 8003574:	d15e      	bne.n	8003634 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003576:	4b09      	ldr	r3, [pc, #36]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a08      	ldr	r2, [pc, #32]	@ (800359c <HAL_RCC_OscConfig+0x4b8>)
 800357c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003582:	f7fe fbe5 	bl	8001d50 <HAL_GetTick>
 8003586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003588:	e00c      	b.n	80035a4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800358a:	f7fe fbe1 	bl	8001d50 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d905      	bls.n	80035a4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e0ab      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
 800359c:	40021000 	.word	0x40021000
 80035a0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035a4:	4b55      	ldr	r3, [pc, #340]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1ec      	bne.n	800358a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035b0:	4b52      	ldr	r3, [pc, #328]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	4b52      	ldr	r3, [pc, #328]	@ (8003700 <HAL_RCC_OscConfig+0x61c>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6a11      	ldr	r1, [r2, #32]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035c0:	3a01      	subs	r2, #1
 80035c2:	0112      	lsls	r2, r2, #4
 80035c4:	4311      	orrs	r1, r2
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80035ca:	0212      	lsls	r2, r2, #8
 80035cc:	4311      	orrs	r1, r2
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80035d2:	0852      	lsrs	r2, r2, #1
 80035d4:	3a01      	subs	r2, #1
 80035d6:	0552      	lsls	r2, r2, #21
 80035d8:	4311      	orrs	r1, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80035de:	0852      	lsrs	r2, r2, #1
 80035e0:	3a01      	subs	r2, #1
 80035e2:	0652      	lsls	r2, r2, #25
 80035e4:	4311      	orrs	r1, r2
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035ea:	06d2      	lsls	r2, r2, #27
 80035ec:	430a      	orrs	r2, r1
 80035ee:	4943      	ldr	r1, [pc, #268]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f4:	4b41      	ldr	r3, [pc, #260]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a40      	ldr	r2, [pc, #256]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 80035fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003600:	4b3e      	ldr	r3, [pc, #248]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	4a3d      	ldr	r2, [pc, #244]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 8003606:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800360a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360c:	f7fe fba0 	bl	8001d50 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003614:	f7fe fb9c 	bl	8001d50 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e066      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003626:	4b35      	ldr	r3, [pc, #212]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0f0      	beq.n	8003614 <HAL_RCC_OscConfig+0x530>
 8003632:	e05e      	b.n	80036f2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003634:	4b31      	ldr	r3, [pc, #196]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a30      	ldr	r2, [pc, #192]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 800363a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800363e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003640:	f7fe fb86 	bl	8001d50 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003648:	f7fe fb82 	bl	8001d50 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e04c      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800365a:	4b28      	ldr	r3, [pc, #160]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003666:	4b25      	ldr	r3, [pc, #148]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 8003668:	68da      	ldr	r2, [r3, #12]
 800366a:	4924      	ldr	r1, [pc, #144]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 800366c:	4b25      	ldr	r3, [pc, #148]	@ (8003704 <HAL_RCC_OscConfig+0x620>)
 800366e:	4013      	ands	r3, r2
 8003670:	60cb      	str	r3, [r1, #12]
 8003672:	e03e      	b.n	80036f2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	69db      	ldr	r3, [r3, #28]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e039      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003680:	4b1e      	ldr	r3, [pc, #120]	@ (80036fc <HAL_RCC_OscConfig+0x618>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f003 0203 	and.w	r2, r3, #3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	429a      	cmp	r2, r3
 8003692:	d12c      	bne.n	80036ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	3b01      	subs	r3, #1
 80036a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d123      	bne.n	80036ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d11b      	bne.n	80036ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d113      	bne.n	80036ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d0:	085b      	lsrs	r3, r3, #1
 80036d2:	3b01      	subs	r3, #1
 80036d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d109      	bne.n	80036ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e4:	085b      	lsrs	r3, r3, #1
 80036e6:	3b01      	subs	r3, #1
 80036e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d001      	beq.n	80036f2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3720      	adds	r7, #32
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40021000 	.word	0x40021000
 8003700:	019f800c 	.word	0x019f800c
 8003704:	feeefffc 	.word	0xfeeefffc

08003708 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e11e      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003720:	4b91      	ldr	r3, [pc, #580]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 030f 	and.w	r3, r3, #15
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d910      	bls.n	8003750 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372e:	4b8e      	ldr	r3, [pc, #568]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 020f 	bic.w	r2, r3, #15
 8003736:	498c      	ldr	r1, [pc, #560]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	4313      	orrs	r3, r2
 800373c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800373e:	4b8a      	ldr	r3, [pc, #552]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	429a      	cmp	r2, r3
 800374a:	d001      	beq.n	8003750 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e106      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d073      	beq.n	8003844 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b03      	cmp	r3, #3
 8003762:	d129      	bne.n	80037b8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003764:	4b81      	ldr	r3, [pc, #516]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e0f4      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003774:	f000 f99e 	bl	8003ab4 <RCC_GetSysClockFreqFromPLLSource>
 8003778:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4a7c      	ldr	r2, [pc, #496]	@ (8003970 <HAL_RCC_ClockConfig+0x268>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d93f      	bls.n	8003802 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003782:	4b7a      	ldr	r3, [pc, #488]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003796:	2b00      	cmp	r3, #0
 8003798:	d033      	beq.n	8003802 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d12f      	bne.n	8003802 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037a2:	4b72      	ldr	r3, [pc, #456]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037aa:	4a70      	ldr	r2, [pc, #448]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80037ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80037b2:	2380      	movs	r3, #128	@ 0x80
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	e024      	b.n	8003802 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d107      	bne.n	80037d0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037c0:	4b6a      	ldr	r3, [pc, #424]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d109      	bne.n	80037e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e0c6      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d0:	4b66      	ldr	r3, [pc, #408]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e0be      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037e0:	f000 f8ce 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80037e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	4a61      	ldr	r2, [pc, #388]	@ (8003970 <HAL_RCC_ClockConfig+0x268>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d909      	bls.n	8003802 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037ee:	4b5f      	ldr	r3, [pc, #380]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037f6:	4a5d      	ldr	r2, [pc, #372]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80037f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037fe:	2380      	movs	r3, #128	@ 0x80
 8003800:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003802:	4b5a      	ldr	r3, [pc, #360]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f023 0203 	bic.w	r2, r3, #3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	4957      	ldr	r1, [pc, #348]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003810:	4313      	orrs	r3, r2
 8003812:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003814:	f7fe fa9c 	bl	8001d50 <HAL_GetTick>
 8003818:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381a:	e00a      	b.n	8003832 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800381c:	f7fe fa98 	bl	8001d50 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e095      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003832:	4b4e      	ldr	r3, [pc, #312]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 020c 	and.w	r2, r3, #12
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	429a      	cmp	r2, r3
 8003842:	d1eb      	bne.n	800381c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d023      	beq.n	8003898 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800385c:	4b43      	ldr	r3, [pc, #268]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	4a42      	ldr	r2, [pc, #264]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003862:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003866:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0308 	and.w	r3, r3, #8
 8003870:	2b00      	cmp	r3, #0
 8003872:	d007      	beq.n	8003884 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003874:	4b3d      	ldr	r3, [pc, #244]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800387c:	4a3b      	ldr	r2, [pc, #236]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 800387e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003882:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003884:	4b39      	ldr	r3, [pc, #228]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4936      	ldr	r1, [pc, #216]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003892:	4313      	orrs	r3, r2
 8003894:	608b      	str	r3, [r1, #8]
 8003896:	e008      	b.n	80038aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	2b80      	cmp	r3, #128	@ 0x80
 800389c:	d105      	bne.n	80038aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800389e:	4b33      	ldr	r3, [pc, #204]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	4a32      	ldr	r2, [pc, #200]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 80038a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d21d      	bcs.n	80038f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f023 020f 	bic.w	r2, r3, #15
 80038c0:	4929      	ldr	r1, [pc, #164]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038c8:	f7fe fa42 	bl	8001d50 <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	e00a      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d0:	f7fe fa3e 	bl	8001d50 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e03b      	b.n	800395e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b20      	ldr	r3, [pc, #128]	@ (8003968 <HAL_RCC_ClockConfig+0x260>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d1ed      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003900:	4b1a      	ldr	r3, [pc, #104]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4917      	ldr	r1, [pc, #92]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 800390e:	4313      	orrs	r3, r2
 8003910:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d009      	beq.n	8003932 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800391e:	4b13      	ldr	r3, [pc, #76]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	490f      	ldr	r1, [pc, #60]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 800392e:	4313      	orrs	r3, r2
 8003930:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003932:	f000 f825 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8003936:	4602      	mov	r2, r0
 8003938:	4b0c      	ldr	r3, [pc, #48]	@ (800396c <HAL_RCC_ClockConfig+0x264>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	490c      	ldr	r1, [pc, #48]	@ (8003974 <HAL_RCC_ClockConfig+0x26c>)
 8003944:	5ccb      	ldrb	r3, [r1, r3]
 8003946:	f003 031f 	and.w	r3, r3, #31
 800394a:	fa22 f303 	lsr.w	r3, r2, r3
 800394e:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <HAL_RCC_ClockConfig+0x270>)
 8003950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003952:	4b0a      	ldr	r3, [pc, #40]	@ (800397c <HAL_RCC_ClockConfig+0x274>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4618      	mov	r0, r3
 8003958:	f7fe f9ae 	bl	8001cb8 <HAL_InitTick>
 800395c:	4603      	mov	r3, r0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	40022000 	.word	0x40022000
 800396c:	40021000 	.word	0x40021000
 8003970:	04c4b400 	.word	0x04c4b400
 8003974:	0800b1d0 	.word	0x0800b1d0
 8003978:	20000000 	.word	0x20000000
 800397c:	20000004 	.word	0x20000004

08003980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003986:	4b2c      	ldr	r3, [pc, #176]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
 800398e:	2b04      	cmp	r3, #4
 8003990:	d102      	bne.n	8003998 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003992:	4b2a      	ldr	r3, [pc, #168]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003994:	613b      	str	r3, [r7, #16]
 8003996:	e047      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003998:	4b27      	ldr	r3, [pc, #156]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f003 030c 	and.w	r3, r3, #12
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d102      	bne.n	80039aa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039a4:	4b26      	ldr	r3, [pc, #152]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	e03e      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80039aa:	4b23      	ldr	r3, [pc, #140]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 030c 	and.w	r3, r3, #12
 80039b2:	2b0c      	cmp	r3, #12
 80039b4:	d136      	bne.n	8003a24 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039b6:	4b20      	ldr	r3, [pc, #128]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	3301      	adds	r3, #1
 80039cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d10c      	bne.n	80039ee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039d4:	4a1a      	ldr	r2, [pc, #104]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039dc:	4a16      	ldr	r2, [pc, #88]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039de:	68d2      	ldr	r2, [r2, #12]
 80039e0:	0a12      	lsrs	r2, r2, #8
 80039e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039e6:	fb02 f303 	mul.w	r3, r2, r3
 80039ea:	617b      	str	r3, [r7, #20]
      break;
 80039ec:	e00c      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039ee:	4a13      	ldr	r2, [pc, #76]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0xbc>)
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f6:	4a10      	ldr	r2, [pc, #64]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039f8:	68d2      	ldr	r2, [r2, #12]
 80039fa:	0a12      	lsrs	r2, r2, #8
 80039fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a00:	fb02 f303 	mul.w	r3, r2, r3
 8003a04:	617b      	str	r3, [r7, #20]
      break;
 8003a06:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a08:	4b0b      	ldr	r3, [pc, #44]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	0e5b      	lsrs	r3, r3, #25
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	3301      	adds	r3, #1
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a20:	613b      	str	r3, [r7, #16]
 8003a22:	e001      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a28:	693b      	ldr	r3, [r7, #16]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	00f42400 	.word	0x00f42400
 8003a40:	007a1200 	.word	0x007a1200

08003a44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a48:	4b03      	ldr	r3, [pc, #12]	@ (8003a58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000000 	.word	0x20000000

08003a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a60:	f7ff fff0 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a64:	4602      	mov	r2, r0
 8003a66:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	0a1b      	lsrs	r3, r3, #8
 8003a6c:	f003 0307 	and.w	r3, r3, #7
 8003a70:	4904      	ldr	r1, [pc, #16]	@ (8003a84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a72:	5ccb      	ldrb	r3, [r1, r3]
 8003a74:	f003 031f 	and.w	r3, r3, #31
 8003a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021000 	.word	0x40021000
 8003a84:	0800b1e0 	.word	0x0800b1e0

08003a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a8c:	f7ff ffda 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a90:	4602      	mov	r2, r0
 8003a92:	4b06      	ldr	r3, [pc, #24]	@ (8003aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	0adb      	lsrs	r3, r3, #11
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	4904      	ldr	r1, [pc, #16]	@ (8003ab0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a9e:	5ccb      	ldrb	r3, [r1, r3]
 8003aa0:	f003 031f 	and.w	r3, r3, #31
 8003aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	0800b1e0 	.word	0x0800b1e0

08003ab4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b087      	sub	sp, #28
 8003ab8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003aba:	4b1e      	ldr	r3, [pc, #120]	@ (8003b34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	091b      	lsrs	r3, r3, #4
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	3301      	adds	r3, #1
 8003ad0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d10c      	bne.n	8003af2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ad8:	4a17      	ldr	r2, [pc, #92]	@ (8003b38 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae0:	4a14      	ldr	r2, [pc, #80]	@ (8003b34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ae2:	68d2      	ldr	r2, [r2, #12]
 8003ae4:	0a12      	lsrs	r2, r2, #8
 8003ae6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003aea:	fb02 f303 	mul.w	r3, r2, r3
 8003aee:	617b      	str	r3, [r7, #20]
    break;
 8003af0:	e00c      	b.n	8003b0c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003af2:	4a12      	ldr	r2, [pc, #72]	@ (8003b3c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afa:	4a0e      	ldr	r2, [pc, #56]	@ (8003b34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003afc:	68d2      	ldr	r2, [r2, #12]
 8003afe:	0a12      	lsrs	r2, r2, #8
 8003b00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b04:	fb02 f303 	mul.w	r3, r2, r3
 8003b08:	617b      	str	r3, [r7, #20]
    break;
 8003b0a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b0c:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	0e5b      	lsrs	r3, r3, #25
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	3301      	adds	r3, #1
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b24:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b26:	687b      	ldr	r3, [r7, #4]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	371c      	adds	r7, #28
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	40021000 	.word	0x40021000
 8003b38:	007a1200 	.word	0x007a1200
 8003b3c:	00f42400 	.word	0x00f42400

08003b40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b48:	2300      	movs	r3, #0
 8003b4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 8098 	beq.w	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b62:	4b43      	ldr	r3, [pc, #268]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10d      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b6e:	4b40      	ldr	r3, [pc, #256]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b72:	4a3f      	ldr	r2, [pc, #252]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b78:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b82:	60bb      	str	r3, [r7, #8]
 8003b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b86:	2301      	movs	r3, #1
 8003b88:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b8a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a39      	ldr	r2, [pc, #228]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b96:	f7fe f8db 	bl	8001d50 <HAL_GetTick>
 8003b9a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b9c:	e009      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9e:	f7fe f8d7 	bl	8001d50 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d902      	bls.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	74fb      	strb	r3, [r7, #19]
        break;
 8003bb0:	e005      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bb2:	4b30      	ldr	r3, [pc, #192]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0ef      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003bbe:	7cfb      	ldrb	r3, [r7, #19]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d159      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01e      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d019      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003be0:	4b23      	ldr	r3, [pc, #140]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bec:	4b20      	ldr	r3, [pc, #128]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c02:	4a1b      	ldr	r2, [pc, #108]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c0c:	4a18      	ldr	r2, [pc, #96]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d016      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1e:	f7fe f897 	bl	8001d50 <HAL_GetTick>
 8003c22:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c24:	e00b      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c26:	f7fe f893 	bl	8001d50 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d902      	bls.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	74fb      	strb	r3, [r7, #19]
            break;
 8003c3c:	e006      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0ec      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003c4c:	7cfb      	ldrb	r3, [r7, #19]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10b      	bne.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c52:	4b07      	ldr	r3, [pc, #28]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c60:	4903      	ldr	r1, [pc, #12]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c68:	e008      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c6a:	7cfb      	ldrb	r3, [r7, #19]
 8003c6c:	74bb      	strb	r3, [r7, #18]
 8003c6e:	e005      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003c70:	40021000 	.word	0x40021000
 8003c74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c7c:	7c7b      	ldrb	r3, [r7, #17]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d105      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c82:	4ba6      	ldr	r3, [pc, #664]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c86:	4aa5      	ldr	r2, [pc, #660]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00a      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c9a:	4ba0      	ldr	r3, [pc, #640]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca0:	f023 0203 	bic.w	r2, r3, #3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	499c      	ldr	r1, [pc, #624]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00a      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cbc:	4b97      	ldr	r3, [pc, #604]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc2:	f023 020c 	bic.w	r2, r3, #12
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	4994      	ldr	r1, [pc, #592]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00a      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cde:	4b8f      	ldr	r3, [pc, #572]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	498b      	ldr	r1, [pc, #556]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d00:	4b86      	ldr	r3, [pc, #536]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	4983      	ldr	r1, [pc, #524]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0320 	and.w	r3, r3, #32
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d22:	4b7e      	ldr	r3, [pc, #504]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	497a      	ldr	r1, [pc, #488]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d44:	4b75      	ldr	r3, [pc, #468]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	4972      	ldr	r1, [pc, #456]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d66:	4b6d      	ldr	r3, [pc, #436]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	4969      	ldr	r1, [pc, #420]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d88:	4b64      	ldr	r3, [pc, #400]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d8e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	4961      	ldr	r1, [pc, #388]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00a      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003daa:	4b5c      	ldr	r3, [pc, #368]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db8:	4958      	ldr	r1, [pc, #352]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d015      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003dcc:	4b53      	ldr	r3, [pc, #332]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dda:	4950      	ldr	r1, [pc, #320]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dea:	d105      	bne.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dec:	4b4b      	ldr	r3, [pc, #300]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	4a4a      	ldr	r2, [pc, #296]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003df6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d015      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e04:	4b45      	ldr	r3, [pc, #276]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e12:	4942      	ldr	r1, [pc, #264]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e22:	d105      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e24:	4b3d      	ldr	r3, [pc, #244]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a3c      	ldr	r2, [pc, #240]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e2e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d015      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e3c:	4b37      	ldr	r3, [pc, #220]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e42:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4a:	4934      	ldr	r1, [pc, #208]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e5a:	d105      	bne.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4a2e      	ldr	r2, [pc, #184]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e66:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d015      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e74:	4b29      	ldr	r3, [pc, #164]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e82:	4926      	ldr	r1, [pc, #152]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e92:	d105      	bne.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e94:	4b21      	ldr	r3, [pc, #132]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4a20      	ldr	r2, [pc, #128]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e9e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d015      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003eac:	4b1b      	ldr	r3, [pc, #108]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eba:	4918      	ldr	r1, [pc, #96]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003eca:	d105      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ecc:	4b13      	ldr	r3, [pc, #76]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4a12      	ldr	r2, [pc, #72]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ed6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d015      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef2:	490a      	ldr	r1, [pc, #40]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f02:	d105      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f04:	4b05      	ldr	r3, [pc, #20]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	4a04      	ldr	r2, [pc, #16]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003f10:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3718      	adds	r7, #24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40021000 	.word	0x40021000

08003f20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e09d      	b.n	800406e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d108      	bne.n	8003f4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f42:	d009      	beq.n	8003f58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	61da      	str	r2, [r3, #28]
 8003f4a:	e005      	b.n	8003f58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fd fb90 	bl	8001698 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f98:	d902      	bls.n	8003fa0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]
 8003f9e:	e002      	b.n	8003fa6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fa4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fae:	d007      	beq.n	8003fc0 <HAL_SPI_Init+0xa0>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fb8:	d002      	beq.n	8003fc0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004002:	ea42 0103 	orr.w	r1, r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800400a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	0c1b      	lsrs	r3, r3, #16
 800401c:	f003 0204 	and.w	r2, r3, #4
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	f003 0310 	and.w	r3, r3, #16
 8004028:	431a      	orrs	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800402e:	f003 0308 	and.w	r3, r3, #8
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800403c:	ea42 0103 	orr.w	r1, r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800405c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b088      	sub	sp, #32
 800407a:	af00      	add	r7, sp, #0
 800407c:	60f8      	str	r0, [r7, #12]
 800407e:	60b9      	str	r1, [r7, #8]
 8004080:	603b      	str	r3, [r7, #0]
 8004082:	4613      	mov	r3, r2
 8004084:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004086:	2300      	movs	r3, #0
 8004088:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004090:	2b01      	cmp	r3, #1
 8004092:	d101      	bne.n	8004098 <HAL_SPI_Transmit+0x22>
 8004094:	2302      	movs	r3, #2
 8004096:	e15f      	b.n	8004358 <HAL_SPI_Transmit+0x2e2>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040a0:	f7fd fe56 	bl	8001d50 <HAL_GetTick>
 80040a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d002      	beq.n	80040bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80040b6:	2302      	movs	r3, #2
 80040b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80040ba:	e148      	b.n	800434e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d002      	beq.n	80040c8 <HAL_SPI_Transmit+0x52>
 80040c2:	88fb      	ldrh	r3, [r7, #6]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d102      	bne.n	80040ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80040cc:	e13f      	b.n	800434e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2203      	movs	r2, #3
 80040d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	88fa      	ldrh	r2, [r7, #6]
 80040e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	88fa      	ldrh	r2, [r7, #6]
 80040ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004118:	d10f      	bne.n	800413a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004128:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004138:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b40      	cmp	r3, #64	@ 0x40
 8004146:	d007      	beq.n	8004158 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004156:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004160:	d94f      	bls.n	8004202 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <HAL_SPI_Transmit+0xfa>
 800416a:	8afb      	ldrh	r3, [r7, #22]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d142      	bne.n	80041f6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004174:	881a      	ldrh	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	1c9a      	adds	r2, r3, #2
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800418a:	b29b      	uxth	r3, r3
 800418c:	3b01      	subs	r3, #1
 800418e:	b29a      	uxth	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004194:	e02f      	b.n	80041f6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d112      	bne.n	80041ca <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a8:	881a      	ldrh	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	1c9a      	adds	r2, r3, #2
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041c8:	e015      	b.n	80041f6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ca:	f7fd fdc1 	bl	8001d50 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d803      	bhi.n	80041e2 <HAL_SPI_Transmit+0x16c>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e0:	d102      	bne.n	80041e8 <HAL_SPI_Transmit+0x172>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d106      	bne.n	80041f6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80041f4:	e0ab      	b.n	800434e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1ca      	bne.n	8004196 <HAL_SPI_Transmit+0x120>
 8004200:	e080      	b.n	8004304 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <HAL_SPI_Transmit+0x19a>
 800420a:	8afb      	ldrh	r3, [r7, #22]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d174      	bne.n	80042fa <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004214:	b29b      	uxth	r3, r3
 8004216:	2b01      	cmp	r3, #1
 8004218:	d912      	bls.n	8004240 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421e:	881a      	ldrh	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422a:	1c9a      	adds	r2, r3, #2
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004234:	b29b      	uxth	r3, r3
 8004236:	3b02      	subs	r3, #2
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800423e:	e05c      	b.n	80042fa <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	330c      	adds	r3, #12
 800424a:	7812      	ldrb	r2, [r2, #0]
 800424c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800425c:	b29b      	uxth	r3, r3
 800425e:	3b01      	subs	r3, #1
 8004260:	b29a      	uxth	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004266:	e048      	b.n	80042fa <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f003 0302 	and.w	r3, r3, #2
 8004272:	2b02      	cmp	r3, #2
 8004274:	d12b      	bne.n	80042ce <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	2b01      	cmp	r3, #1
 800427e:	d912      	bls.n	80042a6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004284:	881a      	ldrh	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004290:	1c9a      	adds	r2, r3, #2
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b02      	subs	r3, #2
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042a4:	e029      	b.n	80042fa <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	330c      	adds	r3, #12
 80042b0:	7812      	ldrb	r2, [r2, #0]
 80042b2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042cc:	e015      	b.n	80042fa <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ce:	f7fd fd3f 	bl	8001d50 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d803      	bhi.n	80042e6 <HAL_SPI_Transmit+0x270>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d102      	bne.n	80042ec <HAL_SPI_Transmit+0x276>
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d106      	bne.n	80042fa <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80042f8:	e029      	b.n	800434e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d1b1      	bne.n	8004268 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	6839      	ldr	r1, [r7, #0]
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 f947 	bl	800459c <SPI_EndRxTxTransaction>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d002      	beq.n	800431a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2220      	movs	r2, #32
 8004318:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10a      	bne.n	8004338 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004322:	2300      	movs	r3, #0
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	77fb      	strb	r3, [r7, #31]
 8004344:	e003      	b.n	800434e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004356:	7ffb      	ldrb	r3, [r7, #31]
}
 8004358:	4618      	mov	r0, r3
 800435a:	3720      	adds	r7, #32
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004370:	f7fd fcee 	bl	8001d50 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	4413      	add	r3, r2
 800437e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004380:	f7fd fce6 	bl	8001d50 <HAL_GetTick>
 8004384:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004386:	4b39      	ldr	r3, [pc, #228]	@ (800446c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	015b      	lsls	r3, r3, #5
 800438c:	0d1b      	lsrs	r3, r3, #20
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	fb02 f303 	mul.w	r3, r2, r3
 8004394:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004396:	e054      	b.n	8004442 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439e:	d050      	beq.n	8004442 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043a0:	f7fd fcd6 	bl	8001d50 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d902      	bls.n	80043b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d13d      	bne.n	8004432 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043ce:	d111      	bne.n	80043f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043d8:	d004      	beq.n	80043e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e2:	d107      	bne.n	80043f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043fc:	d10f      	bne.n	800441e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800441c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e017      	b.n	8004462 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	3b01      	subs	r3, #1
 8004440:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	4013      	ands	r3, r2
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	429a      	cmp	r2, r3
 8004450:	bf0c      	ite	eq
 8004452:	2301      	moveq	r3, #1
 8004454:	2300      	movne	r3, #0
 8004456:	b2db      	uxtb	r3, r3
 8004458:	461a      	mov	r2, r3
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	429a      	cmp	r2, r3
 800445e:	d19b      	bne.n	8004398 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3720      	adds	r7, #32
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	20000000 	.word	0x20000000

08004470 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08a      	sub	sp, #40	@ 0x28
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
 800447c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800447e:	2300      	movs	r3, #0
 8004480:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004482:	f7fd fc65 	bl	8001d50 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	4413      	add	r3, r2
 8004490:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004492:	f7fd fc5d 	bl	8001d50 <HAL_GetTick>
 8004496:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	330c      	adds	r3, #12
 800449e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80044a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004598 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	00da      	lsls	r2, r3, #3
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	0d1b      	lsrs	r3, r3, #20
 80044b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b2:	fb02 f303 	mul.w	r3, r2, r3
 80044b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80044b8:	e060      	b.n	800457c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80044c0:	d107      	bne.n	80044d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d104      	bne.n	80044d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80044d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d8:	d050      	beq.n	800457c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044da:	f7fd fc39 	bl	8001d50 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d902      	bls.n	80044f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d13d      	bne.n	800456c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004508:	d111      	bne.n	800452e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004512:	d004      	beq.n	800451e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800451c:	d107      	bne.n	800452e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800452c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004532:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004536:	d10f      	bne.n	8004558 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004556:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e010      	b.n	800458e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004572:	2300      	movs	r3, #0
 8004574:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	3b01      	subs	r3, #1
 800457a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689a      	ldr	r2, [r3, #8]
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	4013      	ands	r3, r2
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	429a      	cmp	r2, r3
 800458a:	d196      	bne.n	80044ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3728      	adds	r7, #40	@ 0x28
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	20000000 	.word	0x20000000

0800459c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af02      	add	r7, sp, #8
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f7ff ff5b 	bl	8004470 <SPI_WaitFifoStateUntilTimeout>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d007      	beq.n	80045d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c4:	f043 0220 	orr.w	r2, r3, #32
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e027      	b.n	8004620 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	2200      	movs	r2, #0
 80045d8:	2180      	movs	r1, #128	@ 0x80
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7ff fec0 	bl	8004360 <SPI_WaitFlagStateUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d007      	beq.n	80045f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ea:	f043 0220 	orr.w	r2, r3, #32
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e014      	b.n	8004620 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f7ff ff34 	bl	8004470 <SPI_WaitFifoStateUntilTimeout>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d007      	beq.n	800461e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004612:	f043 0220 	orr.w	r2, r3, #32
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e000      	b.n	8004620 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e049      	b.n	80046ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fd f9f4 	bl	8001a3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3304      	adds	r3, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4610      	mov	r0, r2
 8004668:	f000 f94a 	bl	8004900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3708      	adds	r7, #8
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
	...

080046d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e0ff      	b.n	80048f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b14      	cmp	r3, #20
 8004702:	f200 80f0 	bhi.w	80048e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004706:	a201      	add	r2, pc, #4	@ (adr r2, 800470c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800470c:	08004761 	.word	0x08004761
 8004710:	080048e7 	.word	0x080048e7
 8004714:	080048e7 	.word	0x080048e7
 8004718:	080048e7 	.word	0x080048e7
 800471c:	080047a1 	.word	0x080047a1
 8004720:	080048e7 	.word	0x080048e7
 8004724:	080048e7 	.word	0x080048e7
 8004728:	080048e7 	.word	0x080048e7
 800472c:	080047e3 	.word	0x080047e3
 8004730:	080048e7 	.word	0x080048e7
 8004734:	080048e7 	.word	0x080048e7
 8004738:	080048e7 	.word	0x080048e7
 800473c:	08004823 	.word	0x08004823
 8004740:	080048e7 	.word	0x080048e7
 8004744:	080048e7 	.word	0x080048e7
 8004748:	080048e7 	.word	0x080048e7
 800474c:	08004865 	.word	0x08004865
 8004750:	080048e7 	.word	0x080048e7
 8004754:	080048e7 	.word	0x080048e7
 8004758:	080048e7 	.word	0x080048e7
 800475c:	080048a5 	.word	0x080048a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f966 	bl	8004a38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	699a      	ldr	r2, [r3, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0208 	orr.w	r2, r2, #8
 800477a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699a      	ldr	r2, [r3, #24]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0204 	bic.w	r2, r2, #4
 800478a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6999      	ldr	r1, [r3, #24]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	619a      	str	r2, [r3, #24]
      break;
 800479e:	e0a5      	b.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 f9d6 	bl	8004b58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699a      	ldr	r2, [r3, #24]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699a      	ldr	r2, [r3, #24]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6999      	ldr	r1, [r3, #24]
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	021a      	lsls	r2, r3, #8
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	619a      	str	r2, [r3, #24]
      break;
 80047e0:	e084      	b.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68b9      	ldr	r1, [r7, #8]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fa3f 	bl	8004c6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	69da      	ldr	r2, [r3, #28]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0208 	orr.w	r2, r2, #8
 80047fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69da      	ldr	r2, [r3, #28]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0204 	bic.w	r2, r2, #4
 800480c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69d9      	ldr	r1, [r3, #28]
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	61da      	str	r2, [r3, #28]
      break;
 8004820:	e064      	b.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68b9      	ldr	r1, [r7, #8]
 8004828:	4618      	mov	r0, r3
 800482a:	f000 faa7 	bl	8004d7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69da      	ldr	r2, [r3, #28]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800483c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69da      	ldr	r2, [r3, #28]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800484c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69d9      	ldr	r1, [r3, #28]
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	021a      	lsls	r2, r3, #8
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	61da      	str	r2, [r3, #28]
      break;
 8004862:	e043      	b.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fb10 	bl	8004e90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0208 	orr.w	r2, r2, #8
 800487e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0204 	bic.w	r2, r2, #4
 800488e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	691a      	ldr	r2, [r3, #16]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	430a      	orrs	r2, r1
 80048a0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80048a2:	e023      	b.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68b9      	ldr	r1, [r7, #8]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 fb54 	bl	8004f58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048be:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ce:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	021a      	lsls	r2, r3, #8
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80048e4:	e002      	b.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	75fb      	strb	r3, [r7, #23]
      break;
 80048ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3718      	adds	r7, #24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop

08004900 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a42      	ldr	r2, [pc, #264]	@ (8004a1c <TIM_Base_SetConfig+0x11c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00f      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800491e:	d00b      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a3f      	ldr	r2, [pc, #252]	@ (8004a20 <TIM_Base_SetConfig+0x120>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d007      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a3e      	ldr	r2, [pc, #248]	@ (8004a24 <TIM_Base_SetConfig+0x124>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d003      	beq.n	8004938 <TIM_Base_SetConfig+0x38>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a3d      	ldr	r2, [pc, #244]	@ (8004a28 <TIM_Base_SetConfig+0x128>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d108      	bne.n	800494a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800493e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a33      	ldr	r2, [pc, #204]	@ (8004a1c <TIM_Base_SetConfig+0x11c>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d01b      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004958:	d017      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a30      	ldr	r2, [pc, #192]	@ (8004a20 <TIM_Base_SetConfig+0x120>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d013      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a2f      	ldr	r2, [pc, #188]	@ (8004a24 <TIM_Base_SetConfig+0x124>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00f      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a2e      	ldr	r2, [pc, #184]	@ (8004a28 <TIM_Base_SetConfig+0x128>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00b      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a2d      	ldr	r2, [pc, #180]	@ (8004a2c <TIM_Base_SetConfig+0x12c>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d007      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a2c      	ldr	r2, [pc, #176]	@ (8004a30 <TIM_Base_SetConfig+0x130>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d003      	beq.n	800498a <TIM_Base_SetConfig+0x8a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a2b      	ldr	r2, [pc, #172]	@ (8004a34 <TIM_Base_SetConfig+0x134>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d108      	bne.n	800499c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004990:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	4313      	orrs	r3, r2
 800499a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	689a      	ldr	r2, [r3, #8]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a16      	ldr	r2, [pc, #88]	@ (8004a1c <TIM_Base_SetConfig+0x11c>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d00f      	beq.n	80049e8 <TIM_Base_SetConfig+0xe8>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a17      	ldr	r2, [pc, #92]	@ (8004a28 <TIM_Base_SetConfig+0x128>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d00b      	beq.n	80049e8 <TIM_Base_SetConfig+0xe8>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a16      	ldr	r2, [pc, #88]	@ (8004a2c <TIM_Base_SetConfig+0x12c>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d007      	beq.n	80049e8 <TIM_Base_SetConfig+0xe8>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a15      	ldr	r2, [pc, #84]	@ (8004a30 <TIM_Base_SetConfig+0x130>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d003      	beq.n	80049e8 <TIM_Base_SetConfig+0xe8>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a14      	ldr	r2, [pc, #80]	@ (8004a34 <TIM_Base_SetConfig+0x134>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d103      	bne.n	80049f0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	691b      	ldr	r3, [r3, #16]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d105      	bne.n	8004a0e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	f023 0201 	bic.w	r2, r3, #1
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	611a      	str	r2, [r3, #16]
  }
}
 8004a0e:	bf00      	nop
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40012c00 	.word	0x40012c00
 8004a20:	40000400 	.word	0x40000400
 8004a24:	40000800 	.word	0x40000800
 8004a28:	40013400 	.word	0x40013400
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40014400 	.word	0x40014400
 8004a34:	40014800 	.word	0x40014800

08004a38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	f023 0201 	bic.w	r2, r3, #1
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0303 	bic.w	r3, r3, #3
 8004a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f023 0302 	bic.w	r3, r3, #2
 8004a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a2c      	ldr	r2, [pc, #176]	@ (8004b44 <TIM_OC1_SetConfig+0x10c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00f      	beq.n	8004ab8 <TIM_OC1_SetConfig+0x80>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a2b      	ldr	r2, [pc, #172]	@ (8004b48 <TIM_OC1_SetConfig+0x110>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00b      	beq.n	8004ab8 <TIM_OC1_SetConfig+0x80>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8004b4c <TIM_OC1_SetConfig+0x114>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <TIM_OC1_SetConfig+0x80>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a29      	ldr	r2, [pc, #164]	@ (8004b50 <TIM_OC1_SetConfig+0x118>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_OC1_SetConfig+0x80>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a28      	ldr	r2, [pc, #160]	@ (8004b54 <TIM_OC1_SetConfig+0x11c>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d10c      	bne.n	8004ad2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f023 0308 	bic.w	r3, r3, #8
 8004abe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f023 0304 	bic.w	r3, r3, #4
 8004ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b44 <TIM_OC1_SetConfig+0x10c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00f      	beq.n	8004afa <TIM_OC1_SetConfig+0xc2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a1a      	ldr	r2, [pc, #104]	@ (8004b48 <TIM_OC1_SetConfig+0x110>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00b      	beq.n	8004afa <TIM_OC1_SetConfig+0xc2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a19      	ldr	r2, [pc, #100]	@ (8004b4c <TIM_OC1_SetConfig+0x114>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d007      	beq.n	8004afa <TIM_OC1_SetConfig+0xc2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a18      	ldr	r2, [pc, #96]	@ (8004b50 <TIM_OC1_SetConfig+0x118>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d003      	beq.n	8004afa <TIM_OC1_SetConfig+0xc2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a17      	ldr	r2, [pc, #92]	@ (8004b54 <TIM_OC1_SetConfig+0x11c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d111      	bne.n	8004b1e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	621a      	str	r2, [r3, #32]
}
 8004b38:	bf00      	nop
 8004b3a:	371c      	adds	r7, #28
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40013400 	.word	0x40013400
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800

08004b58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f023 0210 	bic.w	r2, r3, #16
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	021b      	lsls	r3, r3, #8
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f023 0320 	bic.w	r3, r3, #32
 8004ba6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a28      	ldr	r2, [pc, #160]	@ (8004c58 <TIM_OC2_SetConfig+0x100>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d003      	beq.n	8004bc4 <TIM_OC2_SetConfig+0x6c>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a27      	ldr	r2, [pc, #156]	@ (8004c5c <TIM_OC2_SetConfig+0x104>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d10d      	bne.n	8004be0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c58 <TIM_OC2_SetConfig+0x100>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d00f      	beq.n	8004c08 <TIM_OC2_SetConfig+0xb0>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a1c      	ldr	r2, [pc, #112]	@ (8004c5c <TIM_OC2_SetConfig+0x104>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d00b      	beq.n	8004c08 <TIM_OC2_SetConfig+0xb0>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a1b      	ldr	r2, [pc, #108]	@ (8004c60 <TIM_OC2_SetConfig+0x108>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d007      	beq.n	8004c08 <TIM_OC2_SetConfig+0xb0>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8004c64 <TIM_OC2_SetConfig+0x10c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d003      	beq.n	8004c08 <TIM_OC2_SetConfig+0xb0>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a19      	ldr	r2, [pc, #100]	@ (8004c68 <TIM_OC2_SetConfig+0x110>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d113      	bne.n	8004c30 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	621a      	str	r2, [r3, #32]
}
 8004c4a:	bf00      	nop
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40013400 	.word	0x40013400
 8004c60:	40014000 	.word	0x40014000
 8004c64:	40014400 	.word	0x40014400
 8004c68:	40014800 	.word	0x40014800

08004c6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f023 0303 	bic.w	r3, r3, #3
 8004ca6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004cb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	021b      	lsls	r3, r3, #8
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a27      	ldr	r2, [pc, #156]	@ (8004d68 <TIM_OC3_SetConfig+0xfc>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d003      	beq.n	8004cd6 <TIM_OC3_SetConfig+0x6a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a26      	ldr	r2, [pc, #152]	@ (8004d6c <TIM_OC3_SetConfig+0x100>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d10d      	bne.n	8004cf2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	021b      	lsls	r3, r3, #8
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8004d68 <TIM_OC3_SetConfig+0xfc>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d00f      	beq.n	8004d1a <TIM_OC3_SetConfig+0xae>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8004d6c <TIM_OC3_SetConfig+0x100>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00b      	beq.n	8004d1a <TIM_OC3_SetConfig+0xae>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a1a      	ldr	r2, [pc, #104]	@ (8004d70 <TIM_OC3_SetConfig+0x104>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d007      	beq.n	8004d1a <TIM_OC3_SetConfig+0xae>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a19      	ldr	r2, [pc, #100]	@ (8004d74 <TIM_OC3_SetConfig+0x108>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d003      	beq.n	8004d1a <TIM_OC3_SetConfig+0xae>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a18      	ldr	r2, [pc, #96]	@ (8004d78 <TIM_OC3_SetConfig+0x10c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d113      	bne.n	8004d42 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	621a      	str	r2, [r3, #32]
}
 8004d5c:	bf00      	nop
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	40012c00 	.word	0x40012c00
 8004d6c:	40013400 	.word	0x40013400
 8004d70:	40014000 	.word	0x40014000
 8004d74:	40014400 	.word	0x40014400
 8004d78:	40014800 	.word	0x40014800

08004d7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004daa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	021b      	lsls	r3, r3, #8
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	031b      	lsls	r3, r3, #12
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a28      	ldr	r2, [pc, #160]	@ (8004e7c <TIM_OC4_SetConfig+0x100>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_OC4_SetConfig+0x6c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a27      	ldr	r2, [pc, #156]	@ (8004e80 <TIM_OC4_SetConfig+0x104>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d10d      	bne.n	8004e04 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004dee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	031b      	lsls	r3, r3, #12
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a1d      	ldr	r2, [pc, #116]	@ (8004e7c <TIM_OC4_SetConfig+0x100>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00f      	beq.n	8004e2c <TIM_OC4_SetConfig+0xb0>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004e80 <TIM_OC4_SetConfig+0x104>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00b      	beq.n	8004e2c <TIM_OC4_SetConfig+0xb0>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a1b      	ldr	r2, [pc, #108]	@ (8004e84 <TIM_OC4_SetConfig+0x108>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d007      	beq.n	8004e2c <TIM_OC4_SetConfig+0xb0>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e88 <TIM_OC4_SetConfig+0x10c>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <TIM_OC4_SetConfig+0xb0>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a19      	ldr	r2, [pc, #100]	@ (8004e8c <TIM_OC4_SetConfig+0x110>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d113      	bne.n	8004e54 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e32:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004e3a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	019b      	lsls	r3, r3, #6
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	019b      	lsls	r3, r3, #6
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685a      	ldr	r2, [r3, #4]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	621a      	str	r2, [r3, #32]
}
 8004e6e:	bf00      	nop
 8004e70:	371c      	adds	r7, #28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	40012c00 	.word	0x40012c00
 8004e80:	40013400 	.word	0x40013400
 8004e84:	40014000 	.word	0x40014000
 8004e88:	40014400 	.word	0x40014400
 8004e8c:	40014800 	.word	0x40014800

08004e90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b087      	sub	sp, #28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004ed4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	041b      	lsls	r3, r3, #16
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a17      	ldr	r2, [pc, #92]	@ (8004f44 <TIM_OC5_SetConfig+0xb4>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00f      	beq.n	8004f0a <TIM_OC5_SetConfig+0x7a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a16      	ldr	r2, [pc, #88]	@ (8004f48 <TIM_OC5_SetConfig+0xb8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d00b      	beq.n	8004f0a <TIM_OC5_SetConfig+0x7a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a15      	ldr	r2, [pc, #84]	@ (8004f4c <TIM_OC5_SetConfig+0xbc>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d007      	beq.n	8004f0a <TIM_OC5_SetConfig+0x7a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a14      	ldr	r2, [pc, #80]	@ (8004f50 <TIM_OC5_SetConfig+0xc0>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d003      	beq.n	8004f0a <TIM_OC5_SetConfig+0x7a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a13      	ldr	r2, [pc, #76]	@ (8004f54 <TIM_OC5_SetConfig+0xc4>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d109      	bne.n	8004f1e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	021b      	lsls	r3, r3, #8
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	621a      	str	r2, [r3, #32]
}
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	40012c00 	.word	0x40012c00
 8004f48:	40013400 	.word	0x40013400
 8004f4c:	40014000 	.word	0x40014000
 8004f50:	40014400 	.word	0x40014400
 8004f54:	40014800 	.word	0x40014800

08004f58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	021b      	lsls	r3, r3, #8
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	051b      	lsls	r3, r3, #20
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a18      	ldr	r2, [pc, #96]	@ (8005010 <TIM_OC6_SetConfig+0xb8>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d00f      	beq.n	8004fd4 <TIM_OC6_SetConfig+0x7c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a17      	ldr	r2, [pc, #92]	@ (8005014 <TIM_OC6_SetConfig+0xbc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00b      	beq.n	8004fd4 <TIM_OC6_SetConfig+0x7c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a16      	ldr	r2, [pc, #88]	@ (8005018 <TIM_OC6_SetConfig+0xc0>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d007      	beq.n	8004fd4 <TIM_OC6_SetConfig+0x7c>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a15      	ldr	r2, [pc, #84]	@ (800501c <TIM_OC6_SetConfig+0xc4>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d003      	beq.n	8004fd4 <TIM_OC6_SetConfig+0x7c>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a14      	ldr	r2, [pc, #80]	@ (8005020 <TIM_OC6_SetConfig+0xc8>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d109      	bne.n	8004fe8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fda:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	029b      	lsls	r3, r3, #10
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	621a      	str	r2, [r3, #32]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40012c00 	.word	0x40012c00
 8005014:	40013400 	.word	0x40013400
 8005018:	40014000 	.word	0x40014000
 800501c:	40014400 	.word	0x40014400
 8005020:	40014800 	.word	0x40014800

08005024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005038:	2302      	movs	r3, #2
 800503a:	e065      	b.n	8005108 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2202      	movs	r2, #2
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a2c      	ldr	r2, [pc, #176]	@ (8005114 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d004      	beq.n	8005070 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a2b      	ldr	r2, [pc, #172]	@ (8005118 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d108      	bne.n	8005082 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005076:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005114 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d018      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b2:	d013      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a18      	ldr	r2, [pc, #96]	@ (800511c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00e      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a17      	ldr	r2, [pc, #92]	@ (8005120 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d009      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a12      	ldr	r2, [pc, #72]	@ (8005118 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d004      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a13      	ldr	r2, [pc, #76]	@ (8005124 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d10c      	bne.n	80050f6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	40012c00 	.word	0x40012c00
 8005118:	40013400 	.word	0x40013400
 800511c:	40000400 	.word	0x40000400
 8005120:	40000800 	.word	0x40000800
 8005124:	40014000 	.word	0x40014000

08005128 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e042      	b.n	80051c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005140:	2b00      	cmp	r3, #0
 8005142:	d106      	bne.n	8005152 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7fc fd19 	bl	8001b84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2224      	movs	r2, #36	@ 0x24
 8005156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 0201 	bic.w	r2, r2, #1
 8005168:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800516e:	2b00      	cmp	r3, #0
 8005170:	d002      	beq.n	8005178 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 faf4 	bl	8005760 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f825 	bl	80051c8 <UART_SetConfig>
 800517e:	4603      	mov	r3, r0
 8005180:	2b01      	cmp	r3, #1
 8005182:	d101      	bne.n	8005188 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e01b      	b.n	80051c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005196:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689a      	ldr	r2, [r3, #8]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0201 	orr.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fb73 	bl	80058a4 <UART_CheckIdleState>
 80051be:	4603      	mov	r3, r0
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3708      	adds	r7, #8
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051cc:	b08c      	sub	sp, #48	@ 0x30
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051d2:	2300      	movs	r3, #0
 80051d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	431a      	orrs	r2, r3
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	4bab      	ldr	r3, [pc, #684]	@ (80054a4 <UART_SetConfig+0x2dc>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	6812      	ldr	r2, [r2, #0]
 80051fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005200:	430b      	orrs	r3, r1
 8005202:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4aa0      	ldr	r2, [pc, #640]	@ (80054a8 <UART_SetConfig+0x2e0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d004      	beq.n	8005234 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005230:	4313      	orrs	r3, r2
 8005232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800523e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	6812      	ldr	r2, [r2, #0]
 8005246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005248:	430b      	orrs	r3, r1
 800524a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005252:	f023 010f 	bic.w	r1, r3, #15
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a91      	ldr	r2, [pc, #580]	@ (80054ac <UART_SetConfig+0x2e4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d125      	bne.n	80052b8 <UART_SetConfig+0xf0>
 800526c:	4b90      	ldr	r3, [pc, #576]	@ (80054b0 <UART_SetConfig+0x2e8>)
 800526e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005272:	f003 0303 	and.w	r3, r3, #3
 8005276:	2b03      	cmp	r3, #3
 8005278:	d81a      	bhi.n	80052b0 <UART_SetConfig+0xe8>
 800527a:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <UART_SetConfig+0xb8>)
 800527c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005280:	08005291 	.word	0x08005291
 8005284:	080052a1 	.word	0x080052a1
 8005288:	08005299 	.word	0x08005299
 800528c:	080052a9 	.word	0x080052a9
 8005290:	2301      	movs	r3, #1
 8005292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005296:	e0d6      	b.n	8005446 <UART_SetConfig+0x27e>
 8005298:	2302      	movs	r3, #2
 800529a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800529e:	e0d2      	b.n	8005446 <UART_SetConfig+0x27e>
 80052a0:	2304      	movs	r3, #4
 80052a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052a6:	e0ce      	b.n	8005446 <UART_SetConfig+0x27e>
 80052a8:	2308      	movs	r3, #8
 80052aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ae:	e0ca      	b.n	8005446 <UART_SetConfig+0x27e>
 80052b0:	2310      	movs	r3, #16
 80052b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b6:	e0c6      	b.n	8005446 <UART_SetConfig+0x27e>
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a7d      	ldr	r2, [pc, #500]	@ (80054b4 <UART_SetConfig+0x2ec>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d138      	bne.n	8005334 <UART_SetConfig+0x16c>
 80052c2:	4b7b      	ldr	r3, [pc, #492]	@ (80054b0 <UART_SetConfig+0x2e8>)
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c8:	f003 030c 	and.w	r3, r3, #12
 80052cc:	2b0c      	cmp	r3, #12
 80052ce:	d82d      	bhi.n	800532c <UART_SetConfig+0x164>
 80052d0:	a201      	add	r2, pc, #4	@ (adr r2, 80052d8 <UART_SetConfig+0x110>)
 80052d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d6:	bf00      	nop
 80052d8:	0800530d 	.word	0x0800530d
 80052dc:	0800532d 	.word	0x0800532d
 80052e0:	0800532d 	.word	0x0800532d
 80052e4:	0800532d 	.word	0x0800532d
 80052e8:	0800531d 	.word	0x0800531d
 80052ec:	0800532d 	.word	0x0800532d
 80052f0:	0800532d 	.word	0x0800532d
 80052f4:	0800532d 	.word	0x0800532d
 80052f8:	08005315 	.word	0x08005315
 80052fc:	0800532d 	.word	0x0800532d
 8005300:	0800532d 	.word	0x0800532d
 8005304:	0800532d 	.word	0x0800532d
 8005308:	08005325 	.word	0x08005325
 800530c:	2300      	movs	r3, #0
 800530e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005312:	e098      	b.n	8005446 <UART_SetConfig+0x27e>
 8005314:	2302      	movs	r3, #2
 8005316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800531a:	e094      	b.n	8005446 <UART_SetConfig+0x27e>
 800531c:	2304      	movs	r3, #4
 800531e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005322:	e090      	b.n	8005446 <UART_SetConfig+0x27e>
 8005324:	2308      	movs	r3, #8
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800532a:	e08c      	b.n	8005446 <UART_SetConfig+0x27e>
 800532c:	2310      	movs	r3, #16
 800532e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005332:	e088      	b.n	8005446 <UART_SetConfig+0x27e>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a5f      	ldr	r2, [pc, #380]	@ (80054b8 <UART_SetConfig+0x2f0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d125      	bne.n	800538a <UART_SetConfig+0x1c2>
 800533e:	4b5c      	ldr	r3, [pc, #368]	@ (80054b0 <UART_SetConfig+0x2e8>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005344:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005348:	2b30      	cmp	r3, #48	@ 0x30
 800534a:	d016      	beq.n	800537a <UART_SetConfig+0x1b2>
 800534c:	2b30      	cmp	r3, #48	@ 0x30
 800534e:	d818      	bhi.n	8005382 <UART_SetConfig+0x1ba>
 8005350:	2b20      	cmp	r3, #32
 8005352:	d00a      	beq.n	800536a <UART_SetConfig+0x1a2>
 8005354:	2b20      	cmp	r3, #32
 8005356:	d814      	bhi.n	8005382 <UART_SetConfig+0x1ba>
 8005358:	2b00      	cmp	r3, #0
 800535a:	d002      	beq.n	8005362 <UART_SetConfig+0x19a>
 800535c:	2b10      	cmp	r3, #16
 800535e:	d008      	beq.n	8005372 <UART_SetConfig+0x1aa>
 8005360:	e00f      	b.n	8005382 <UART_SetConfig+0x1ba>
 8005362:	2300      	movs	r3, #0
 8005364:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005368:	e06d      	b.n	8005446 <UART_SetConfig+0x27e>
 800536a:	2302      	movs	r3, #2
 800536c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005370:	e069      	b.n	8005446 <UART_SetConfig+0x27e>
 8005372:	2304      	movs	r3, #4
 8005374:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005378:	e065      	b.n	8005446 <UART_SetConfig+0x27e>
 800537a:	2308      	movs	r3, #8
 800537c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005380:	e061      	b.n	8005446 <UART_SetConfig+0x27e>
 8005382:	2310      	movs	r3, #16
 8005384:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005388:	e05d      	b.n	8005446 <UART_SetConfig+0x27e>
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a4b      	ldr	r2, [pc, #300]	@ (80054bc <UART_SetConfig+0x2f4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d125      	bne.n	80053e0 <UART_SetConfig+0x218>
 8005394:	4b46      	ldr	r3, [pc, #280]	@ (80054b0 <UART_SetConfig+0x2e8>)
 8005396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800539a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800539e:	2bc0      	cmp	r3, #192	@ 0xc0
 80053a0:	d016      	beq.n	80053d0 <UART_SetConfig+0x208>
 80053a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80053a4:	d818      	bhi.n	80053d8 <UART_SetConfig+0x210>
 80053a6:	2b80      	cmp	r3, #128	@ 0x80
 80053a8:	d00a      	beq.n	80053c0 <UART_SetConfig+0x1f8>
 80053aa:	2b80      	cmp	r3, #128	@ 0x80
 80053ac:	d814      	bhi.n	80053d8 <UART_SetConfig+0x210>
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d002      	beq.n	80053b8 <UART_SetConfig+0x1f0>
 80053b2:	2b40      	cmp	r3, #64	@ 0x40
 80053b4:	d008      	beq.n	80053c8 <UART_SetConfig+0x200>
 80053b6:	e00f      	b.n	80053d8 <UART_SetConfig+0x210>
 80053b8:	2300      	movs	r3, #0
 80053ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053be:	e042      	b.n	8005446 <UART_SetConfig+0x27e>
 80053c0:	2302      	movs	r3, #2
 80053c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053c6:	e03e      	b.n	8005446 <UART_SetConfig+0x27e>
 80053c8:	2304      	movs	r3, #4
 80053ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ce:	e03a      	b.n	8005446 <UART_SetConfig+0x27e>
 80053d0:	2308      	movs	r3, #8
 80053d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d6:	e036      	b.n	8005446 <UART_SetConfig+0x27e>
 80053d8:	2310      	movs	r3, #16
 80053da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053de:	e032      	b.n	8005446 <UART_SetConfig+0x27e>
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a30      	ldr	r2, [pc, #192]	@ (80054a8 <UART_SetConfig+0x2e0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d12a      	bne.n	8005440 <UART_SetConfig+0x278>
 80053ea:	4b31      	ldr	r3, [pc, #196]	@ (80054b0 <UART_SetConfig+0x2e8>)
 80053ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80053f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053f8:	d01a      	beq.n	8005430 <UART_SetConfig+0x268>
 80053fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053fe:	d81b      	bhi.n	8005438 <UART_SetConfig+0x270>
 8005400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005404:	d00c      	beq.n	8005420 <UART_SetConfig+0x258>
 8005406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800540a:	d815      	bhi.n	8005438 <UART_SetConfig+0x270>
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <UART_SetConfig+0x250>
 8005410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005414:	d008      	beq.n	8005428 <UART_SetConfig+0x260>
 8005416:	e00f      	b.n	8005438 <UART_SetConfig+0x270>
 8005418:	2300      	movs	r3, #0
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800541e:	e012      	b.n	8005446 <UART_SetConfig+0x27e>
 8005420:	2302      	movs	r3, #2
 8005422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005426:	e00e      	b.n	8005446 <UART_SetConfig+0x27e>
 8005428:	2304      	movs	r3, #4
 800542a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800542e:	e00a      	b.n	8005446 <UART_SetConfig+0x27e>
 8005430:	2308      	movs	r3, #8
 8005432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005436:	e006      	b.n	8005446 <UART_SetConfig+0x27e>
 8005438:	2310      	movs	r3, #16
 800543a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800543e:	e002      	b.n	8005446 <UART_SetConfig+0x27e>
 8005440:	2310      	movs	r3, #16
 8005442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a17      	ldr	r2, [pc, #92]	@ (80054a8 <UART_SetConfig+0x2e0>)
 800544c:	4293      	cmp	r3, r2
 800544e:	f040 80a8 	bne.w	80055a2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005452:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005456:	2b08      	cmp	r3, #8
 8005458:	d834      	bhi.n	80054c4 <UART_SetConfig+0x2fc>
 800545a:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <UART_SetConfig+0x298>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	08005485 	.word	0x08005485
 8005464:	080054c5 	.word	0x080054c5
 8005468:	0800548d 	.word	0x0800548d
 800546c:	080054c5 	.word	0x080054c5
 8005470:	08005493 	.word	0x08005493
 8005474:	080054c5 	.word	0x080054c5
 8005478:	080054c5 	.word	0x080054c5
 800547c:	080054c5 	.word	0x080054c5
 8005480:	0800549b 	.word	0x0800549b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005484:	f7fe faea 	bl	8003a5c <HAL_RCC_GetPCLK1Freq>
 8005488:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800548a:	e021      	b.n	80054d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800548c:	4b0c      	ldr	r3, [pc, #48]	@ (80054c0 <UART_SetConfig+0x2f8>)
 800548e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005490:	e01e      	b.n	80054d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005492:	f7fe fa75 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8005496:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005498:	e01a      	b.n	80054d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800549a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054a0:	e016      	b.n	80054d0 <UART_SetConfig+0x308>
 80054a2:	bf00      	nop
 80054a4:	cfff69f3 	.word	0xcfff69f3
 80054a8:	40008000 	.word	0x40008000
 80054ac:	40013800 	.word	0x40013800
 80054b0:	40021000 	.word	0x40021000
 80054b4:	40004400 	.word	0x40004400
 80054b8:	40004800 	.word	0x40004800
 80054bc:	40004c00 	.word	0x40004c00
 80054c0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80054c4:	2300      	movs	r3, #0
 80054c6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 812a 	beq.w	800572c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	4a9e      	ldr	r2, [pc, #632]	@ (8005758 <UART_SetConfig+0x590>)
 80054de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054e2:	461a      	mov	r2, r3
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80054ea:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	005b      	lsls	r3, r3, #1
 80054f4:	4413      	add	r3, r2
 80054f6:	69ba      	ldr	r2, [r7, #24]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d305      	bcc.n	8005508 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	429a      	cmp	r2, r3
 8005506:	d903      	bls.n	8005510 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800550e:	e10d      	b.n	800572c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005512:	2200      	movs	r2, #0
 8005514:	60bb      	str	r3, [r7, #8]
 8005516:	60fa      	str	r2, [r7, #12]
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	4a8e      	ldr	r2, [pc, #568]	@ (8005758 <UART_SetConfig+0x590>)
 800551e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005522:	b29b      	uxth	r3, r3
 8005524:	2200      	movs	r2, #0
 8005526:	603b      	str	r3, [r7, #0]
 8005528:	607a      	str	r2, [r7, #4]
 800552a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800552e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005532:	f7fb fbd1 	bl	8000cd8 <__aeabi_uldivmod>
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	4610      	mov	r0, r2
 800553c:	4619      	mov	r1, r3
 800553e:	f04f 0200 	mov.w	r2, #0
 8005542:	f04f 0300 	mov.w	r3, #0
 8005546:	020b      	lsls	r3, r1, #8
 8005548:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800554c:	0202      	lsls	r2, r0, #8
 800554e:	6979      	ldr	r1, [r7, #20]
 8005550:	6849      	ldr	r1, [r1, #4]
 8005552:	0849      	lsrs	r1, r1, #1
 8005554:	2000      	movs	r0, #0
 8005556:	460c      	mov	r4, r1
 8005558:	4605      	mov	r5, r0
 800555a:	eb12 0804 	adds.w	r8, r2, r4
 800555e:	eb43 0905 	adc.w	r9, r3, r5
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	469a      	mov	sl, r3
 800556a:	4693      	mov	fp, r2
 800556c:	4652      	mov	r2, sl
 800556e:	465b      	mov	r3, fp
 8005570:	4640      	mov	r0, r8
 8005572:	4649      	mov	r1, r9
 8005574:	f7fb fbb0 	bl	8000cd8 <__aeabi_uldivmod>
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	4613      	mov	r3, r2
 800557e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005586:	d308      	bcc.n	800559a <UART_SetConfig+0x3d2>
 8005588:	6a3b      	ldr	r3, [r7, #32]
 800558a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800558e:	d204      	bcs.n	800559a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6a3a      	ldr	r2, [r7, #32]
 8005596:	60da      	str	r2, [r3, #12]
 8005598:	e0c8      	b.n	800572c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80055a0:	e0c4      	b.n	800572c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	69db      	ldr	r3, [r3, #28]
 80055a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055aa:	d167      	bne.n	800567c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80055ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80055b0:	2b08      	cmp	r3, #8
 80055b2:	d828      	bhi.n	8005606 <UART_SetConfig+0x43e>
 80055b4:	a201      	add	r2, pc, #4	@ (adr r2, 80055bc <UART_SetConfig+0x3f4>)
 80055b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ba:	bf00      	nop
 80055bc:	080055e1 	.word	0x080055e1
 80055c0:	080055e9 	.word	0x080055e9
 80055c4:	080055f1 	.word	0x080055f1
 80055c8:	08005607 	.word	0x08005607
 80055cc:	080055f7 	.word	0x080055f7
 80055d0:	08005607 	.word	0x08005607
 80055d4:	08005607 	.word	0x08005607
 80055d8:	08005607 	.word	0x08005607
 80055dc:	080055ff 	.word	0x080055ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055e0:	f7fe fa3c 	bl	8003a5c <HAL_RCC_GetPCLK1Freq>
 80055e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055e6:	e014      	b.n	8005612 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055e8:	f7fe fa4e 	bl	8003a88 <HAL_RCC_GetPCLK2Freq>
 80055ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055ee:	e010      	b.n	8005612 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055f0:	4b5a      	ldr	r3, [pc, #360]	@ (800575c <UART_SetConfig+0x594>)
 80055f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055f4:	e00d      	b.n	8005612 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055f6:	f7fe f9c3 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80055fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055fc:	e009      	b.n	8005612 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005602:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005604:	e005      	b.n	8005612 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005606:	2300      	movs	r3, #0
 8005608:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005610:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 8089 	beq.w	800572c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561e:	4a4e      	ldr	r2, [pc, #312]	@ (8005758 <UART_SetConfig+0x590>)
 8005620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005624:	461a      	mov	r2, r3
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	fbb3 f3f2 	udiv	r3, r3, r2
 800562c:	005a      	lsls	r2, r3, #1
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	085b      	lsrs	r3, r3, #1
 8005634:	441a      	add	r2, r3
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	fbb2 f3f3 	udiv	r3, r2, r3
 800563e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	2b0f      	cmp	r3, #15
 8005644:	d916      	bls.n	8005674 <UART_SetConfig+0x4ac>
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800564c:	d212      	bcs.n	8005674 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	b29b      	uxth	r3, r3
 8005652:	f023 030f 	bic.w	r3, r3, #15
 8005656:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005658:	6a3b      	ldr	r3, [r7, #32]
 800565a:	085b      	lsrs	r3, r3, #1
 800565c:	b29b      	uxth	r3, r3
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	b29a      	uxth	r2, r3
 8005664:	8bfb      	ldrh	r3, [r7, #30]
 8005666:	4313      	orrs	r3, r2
 8005668:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	8bfa      	ldrh	r2, [r7, #30]
 8005670:	60da      	str	r2, [r3, #12]
 8005672:	e05b      	b.n	800572c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800567a:	e057      	b.n	800572c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800567c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005680:	2b08      	cmp	r3, #8
 8005682:	d828      	bhi.n	80056d6 <UART_SetConfig+0x50e>
 8005684:	a201      	add	r2, pc, #4	@ (adr r2, 800568c <UART_SetConfig+0x4c4>)
 8005686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568a:	bf00      	nop
 800568c:	080056b1 	.word	0x080056b1
 8005690:	080056b9 	.word	0x080056b9
 8005694:	080056c1 	.word	0x080056c1
 8005698:	080056d7 	.word	0x080056d7
 800569c:	080056c7 	.word	0x080056c7
 80056a0:	080056d7 	.word	0x080056d7
 80056a4:	080056d7 	.word	0x080056d7
 80056a8:	080056d7 	.word	0x080056d7
 80056ac:	080056cf 	.word	0x080056cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056b0:	f7fe f9d4 	bl	8003a5c <HAL_RCC_GetPCLK1Freq>
 80056b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056b6:	e014      	b.n	80056e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056b8:	f7fe f9e6 	bl	8003a88 <HAL_RCC_GetPCLK2Freq>
 80056bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056be:	e010      	b.n	80056e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056c0:	4b26      	ldr	r3, [pc, #152]	@ (800575c <UART_SetConfig+0x594>)
 80056c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056c4:	e00d      	b.n	80056e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056c6:	f7fe f95b 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80056ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056cc:	e009      	b.n	80056e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056d4:	e005      	b.n	80056e2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80056d6:	2300      	movs	r3, #0
 80056d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056e0:	bf00      	nop
    }

    if (pclk != 0U)
 80056e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d021      	beq.n	800572c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005758 <UART_SetConfig+0x590>)
 80056ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056f2:	461a      	mov	r2, r3
 80056f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	085b      	lsrs	r3, r3, #1
 8005700:	441a      	add	r2, r3
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	fbb2 f3f3 	udiv	r3, r2, r3
 800570a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	2b0f      	cmp	r3, #15
 8005710:	d909      	bls.n	8005726 <UART_SetConfig+0x55e>
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005718:	d205      	bcs.n	8005726 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	b29a      	uxth	r2, r3
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60da      	str	r2, [r3, #12]
 8005724:	e002      	b.n	800572c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	2201      	movs	r2, #1
 8005730:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	2201      	movs	r2, #1
 8005738:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2200      	movs	r2, #0
 8005740:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2200      	movs	r2, #0
 8005746:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005748:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800574c:	4618      	mov	r0, r3
 800574e:	3730      	adds	r7, #48	@ 0x30
 8005750:	46bd      	mov	sp, r7
 8005752:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005756:	bf00      	nop
 8005758:	0800b1e8 	.word	0x0800b1e8
 800575c:	00f42400 	.word	0x00f42400

08005760 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576c:	f003 0308 	and.w	r3, r3, #8
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00a      	beq.n	800578a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	430a      	orrs	r2, r1
 8005788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00a      	beq.n	80057ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00a      	beq.n	80057f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	430a      	orrs	r2, r1
 80057ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f4:	f003 0310 	and.w	r3, r3, #16
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00a      	beq.n	8005812 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005816:	f003 0320 	and.w	r3, r3, #32
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00a      	beq.n	8005834 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	430a      	orrs	r2, r1
 8005832:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800583c:	2b00      	cmp	r3, #0
 800583e:	d01a      	beq.n	8005876 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800585e:	d10a      	bne.n	8005876 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	430a      	orrs	r2, r1
 8005874:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00a      	beq.n	8005898 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	605a      	str	r2, [r3, #4]
  }
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b098      	sub	sp, #96	@ 0x60
 80058a8:	af02      	add	r7, sp, #8
 80058aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058b4:	f7fc fa4c 	bl	8001d50 <HAL_GetTick>
 80058b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0308 	and.w	r3, r3, #8
 80058c4:	2b08      	cmp	r3, #8
 80058c6:	d12f      	bne.n	8005928 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058cc:	9300      	str	r3, [sp, #0]
 80058ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058d0:	2200      	movs	r2, #0
 80058d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f88e 	bl	80059f8 <UART_WaitOnFlagUntilTimeout>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d022      	beq.n	8005928 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ea:	e853 3f00 	ldrex	r3, [r3]
 80058ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	461a      	mov	r2, r3
 80058fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005900:	647b      	str	r3, [r7, #68]	@ 0x44
 8005902:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005906:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005908:	e841 2300 	strex	r3, r2, [r1]
 800590c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800590e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1e6      	bne.n	80058e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2220      	movs	r2, #32
 8005918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e063      	b.n	80059f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0304 	and.w	r3, r3, #4
 8005932:	2b04      	cmp	r3, #4
 8005934:	d149      	bne.n	80059ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005936:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800593e:	2200      	movs	r2, #0
 8005940:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f857 	bl	80059f8 <UART_WaitOnFlagUntilTimeout>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d03c      	beq.n	80059ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005958:	e853 3f00 	ldrex	r3, [r3]
 800595c:	623b      	str	r3, [r7, #32]
   return(result);
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005964:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	461a      	mov	r2, r3
 800596c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800596e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005970:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005976:	e841 2300 	strex	r3, r2, [r1]
 800597a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800597c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1e6      	bne.n	8005950 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	3308      	adds	r3, #8
 8005988:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	e853 3f00 	ldrex	r3, [r3]
 8005990:	60fb      	str	r3, [r7, #12]
   return(result);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f023 0301 	bic.w	r3, r3, #1
 8005998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	3308      	adds	r3, #8
 80059a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059a2:	61fa      	str	r2, [r7, #28]
 80059a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a6:	69b9      	ldr	r1, [r7, #24]
 80059a8:	69fa      	ldr	r2, [r7, #28]
 80059aa:	e841 2300 	strex	r3, r2, [r1]
 80059ae:	617b      	str	r3, [r7, #20]
   return(result);
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1e5      	bne.n	8005982 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e012      	b.n	80059f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2220      	movs	r2, #32
 80059d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3758      	adds	r7, #88	@ 0x58
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	603b      	str	r3, [r7, #0]
 8005a04:	4613      	mov	r3, r2
 8005a06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a08:	e04f      	b.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a10:	d04b      	beq.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a12:	f7fc f99d 	bl	8001d50 <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d302      	bcc.n	8005a28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e04e      	b.n	8005aca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d037      	beq.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2b80      	cmp	r3, #128	@ 0x80
 8005a3e:	d034      	beq.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	2b40      	cmp	r3, #64	@ 0x40
 8005a44:	d031      	beq.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	d110      	bne.n	8005a76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2208      	movs	r2, #8
 8005a5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 f838 	bl	8005ad2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2208      	movs	r2, #8
 8005a66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e029      	b.n	8005aca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a84:	d111      	bne.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 f81e 	bl	8005ad2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2220      	movs	r2, #32
 8005a9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e00f      	b.n	8005aca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69da      	ldr	r2, [r3, #28]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	bf0c      	ite	eq
 8005aba:	2301      	moveq	r3, #1
 8005abc:	2300      	movne	r3, #0
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	79fb      	ldrb	r3, [r7, #7]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d0a0      	beq.n	8005a0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ad2:	b480      	push	{r7}
 8005ad4:	b095      	sub	sp, #84	@ 0x54
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae2:	e853 3f00 	ldrex	r3, [r3]
 8005ae6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	461a      	mov	r2, r3
 8005af6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005af8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005afa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005afe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b00:	e841 2300 	strex	r3, r2, [r1]
 8005b04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1e6      	bne.n	8005ada <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3308      	adds	r3, #8
 8005b12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	e853 3f00 	ldrex	r3, [r3]
 8005b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b22:	f023 0301 	bic.w	r3, r3, #1
 8005b26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3308      	adds	r3, #8
 8005b2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e3      	bne.n	8005b0c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d118      	bne.n	8005b7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f023 0310 	bic.w	r3, r3, #16
 8005b60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b6a:	61bb      	str	r3, [r7, #24]
 8005b6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6979      	ldr	r1, [r7, #20]
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	613b      	str	r3, [r7, #16]
   return(result);
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e6      	bne.n	8005b4c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2220      	movs	r2, #32
 8005b82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005b92:	bf00      	nop
 8005b94:	3754      	adds	r7, #84	@ 0x54
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr

08005b9e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_UARTEx_DisableFifoMode+0x16>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e027      	b.n	8005c04 <HAL_UARTEx_DisableFifoMode+0x66>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2224      	movs	r2, #36	@ 0x24
 8005bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0201 	bic.w	r2, r2, #1
 8005bda:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005be2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d101      	bne.n	8005c28 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c24:	2302      	movs	r3, #2
 8005c26:	e02d      	b.n	8005c84 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2224      	movs	r2, #36	@ 0x24
 8005c34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0201 	bic.w	r2, r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	683a      	ldr	r2, [r7, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f84f 	bl	8005d08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2220      	movs	r2, #32
 8005c76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d101      	bne.n	8005ca4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	e02d      	b.n	8005d00 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2224      	movs	r2, #36	@ 0x24
 8005cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0201 	bic.w	r2, r2, #1
 8005cca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f811 	bl	8005d08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d108      	bne.n	8005d2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d28:	e031      	b.n	8005d8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d2a:	2308      	movs	r3, #8
 8005d2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d2e:	2308      	movs	r3, #8
 8005d30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	0e5b      	lsrs	r3, r3, #25
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	f003 0307 	and.w	r3, r3, #7
 8005d40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	0f5b      	lsrs	r3, r3, #29
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	f003 0307 	and.w	r3, r3, #7
 8005d50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d52:	7bbb      	ldrb	r3, [r7, #14]
 8005d54:	7b3a      	ldrb	r2, [r7, #12]
 8005d56:	4911      	ldr	r1, [pc, #68]	@ (8005d9c <UARTEx_SetNbDataToProcess+0x94>)
 8005d58:	5c8a      	ldrb	r2, [r1, r2]
 8005d5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d5e:	7b3a      	ldrb	r2, [r7, #12]
 8005d60:	490f      	ldr	r1, [pc, #60]	@ (8005da0 <UARTEx_SetNbDataToProcess+0x98>)
 8005d62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d64:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d70:	7bfb      	ldrb	r3, [r7, #15]
 8005d72:	7b7a      	ldrb	r2, [r7, #13]
 8005d74:	4909      	ldr	r1, [pc, #36]	@ (8005d9c <UARTEx_SetNbDataToProcess+0x94>)
 8005d76:	5c8a      	ldrb	r2, [r1, r2]
 8005d78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d7c:	7b7a      	ldrb	r2, [r7, #13]
 8005d7e:	4908      	ldr	r1, [pc, #32]	@ (8005da0 <UARTEx_SetNbDataToProcess+0x98>)
 8005d80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d82:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d8e:	bf00      	nop
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	0800b200 	.word	0x0800b200
 8005da0:	0800b208 	.word	0x0800b208

08005da4 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	4603      	mov	r3, r0
 8005dac:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&_dat, 1, 500);
 8005dae:	1df9      	adds	r1, r7, #7
 8005db0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8005db4:	2201      	movs	r2, #1
 8005db6:	4803      	ldr	r0, [pc, #12]	@ (8005dc4 <DEV_SPI_WRite+0x20>)
 8005db8:	f7fe f95d 	bl	8004076 <HAL_SPI_Transmit>
}
 8005dbc:	bf00      	nop
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20000254 	.word	0x20000254

08005dc8 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8005dc8:	b590      	push	{r4, r7, lr}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	4604      	mov	r4, r0
 8005dd0:	4608      	mov	r0, r1
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	4623      	mov	r3, r4
 8005dd8:	80fb      	strh	r3, [r7, #6]
 8005dda:	4603      	mov	r3, r0
 8005ddc:	80bb      	strh	r3, [r7, #4]
 8005dde:	460b      	mov	r3, r1
 8005de0:	807b      	strh	r3, [r7, #2]
 8005de2:	4613      	mov	r3, r2
 8005de4:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 8005de6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e58 <Paint_NewImage+0x90>)
 8005de8:	88fb      	ldrh	r3, [r7, #6]
 8005dea:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8005dec:	4a1a      	ldr	r2, [pc, #104]	@ (8005e58 <Paint_NewImage+0x90>)
 8005dee:	88bb      	ldrh	r3, [r7, #4]
 8005df0:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8005df2:	4a19      	ldr	r2, [pc, #100]	@ (8005e58 <Paint_NewImage+0x90>)
 8005df4:	883b      	ldrh	r3, [r7, #0]
 8005df6:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 8005df8:	4a17      	ldr	r2, [pc, #92]	@ (8005e58 <Paint_NewImage+0x90>)
 8005dfa:	88fb      	ldrh	r3, [r7, #6]
 8005dfc:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8005dfe:	4a16      	ldr	r2, [pc, #88]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e00:	88bb      	ldrh	r3, [r7, #4]
 8005e02:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 8005e04:	4b14      	ldr	r3, [pc, #80]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e06:	8a5b      	ldrh	r3, [r3, #18]
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	4b12      	ldr	r3, [pc, #72]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e0e:	8a9b      	ldrh	r3, [r3, #20]
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	461a      	mov	r2, r3
 8005e14:	4811      	ldr	r0, [pc, #68]	@ (8005e5c <Paint_NewImage+0x94>)
 8005e16:	f001 fc47 	bl	80076a8 <iprintf>
   
    Paint.Rotate = Rotate;
 8005e1a:	4a0f      	ldr	r2, [pc, #60]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e1c:	887b      	ldrh	r3, [r7, #2]
 8005e1e:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8005e20:	4b0d      	ldr	r3, [pc, #52]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8005e26:	887b      	ldrh	r3, [r7, #2]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d002      	beq.n	8005e32 <Paint_NewImage+0x6a>
 8005e2c:	887b      	ldrh	r3, [r7, #2]
 8005e2e:	2bb4      	cmp	r3, #180	@ 0xb4
 8005e30:	d106      	bne.n	8005e40 <Paint_NewImage+0x78>
        Paint.Width = Width;
 8005e32:	4a09      	ldr	r2, [pc, #36]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e34:	88fb      	ldrh	r3, [r7, #6]
 8005e36:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8005e38:	4a07      	ldr	r2, [pc, #28]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e3a:	88bb      	ldrh	r3, [r7, #4]
 8005e3c:	80d3      	strh	r3, [r2, #6]
 8005e3e:	e006      	b.n	8005e4e <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 8005e40:	4a05      	ldr	r2, [pc, #20]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e42:	88bb      	ldrh	r3, [r7, #4]
 8005e44:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8005e46:	4a04      	ldr	r2, [pc, #16]	@ (8005e58 <Paint_NewImage+0x90>)
 8005e48:	88fb      	ldrh	r3, [r7, #6]
 8005e4a:	80d3      	strh	r3, [r2, #6]
    }
}
 8005e4c:	bf00      	nop
 8005e4e:	bf00      	nop
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd90      	pop	{r4, r7, pc}
 8005e56:	bf00      	nop
 8005e58:	200003a0 	.word	0x200003a0
 8005e5c:	0800aedc 	.word	0x0800aedc

08005e60 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 8005e68:	4a04      	ldr	r2, [pc, #16]	@ (8005e7c <Paint_SetClearFuntion+0x1c>)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6013      	str	r3, [r2, #0]
}
 8005e6e:	bf00      	nop
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	200003bc 	.word	0x200003bc

08005e80 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 8005e88:	4a04      	ldr	r2, [pc, #16]	@ (8005e9c <Paint_SetDisplayFuntion+0x1c>)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6013      	str	r3, [r2, #0]
}
 8005e8e:	bf00      	nop
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	200003b8 	.word	0x200003b8

08005ea0 <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	80fb      	strh	r3, [r7, #6]
 8005eaa:	460b      	mov	r3, r1
 8005eac:	80bb      	strh	r3, [r7, #4]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8005eb2:	4b50      	ldr	r3, [pc, #320]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005eb4:	889b      	ldrh	r3, [r3, #4]
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	88fa      	ldrh	r2, [r7, #6]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d805      	bhi.n	8005eca <Paint_SetPixel+0x2a>
 8005ebe:	4b4d      	ldr	r3, [pc, #308]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005ec0:	88db      	ldrh	r3, [r3, #6]
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	88ba      	ldrh	r2, [r7, #4]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d903      	bls.n	8005ed2 <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 8005eca:	484b      	ldr	r0, [pc, #300]	@ (8005ff8 <Paint_SetPixel+0x158>)
 8005ecc:	f001 fc54 	bl	8007778 <puts>
        return;
 8005ed0:	e08c      	b.n	8005fec <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8005ed2:	4b48      	ldr	r3, [pc, #288]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005ed4:	89db      	ldrh	r3, [r3, #14]
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005edc:	d02d      	beq.n	8005f3a <Paint_SetPixel+0x9a>
 8005ede:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005ee2:	f300 8080 	bgt.w	8005fe6 <Paint_SetPixel+0x146>
 8005ee6:	2bb4      	cmp	r3, #180	@ 0xb4
 8005ee8:	d016      	beq.n	8005f18 <Paint_SetPixel+0x78>
 8005eea:	2bb4      	cmp	r3, #180	@ 0xb4
 8005eec:	dc7b      	bgt.n	8005fe6 <Paint_SetPixel+0x146>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <Paint_SetPixel+0x58>
 8005ef2:	2b5a      	cmp	r3, #90	@ 0x5a
 8005ef4:	d005      	beq.n	8005f02 <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 8005ef6:	e076      	b.n	8005fe6 <Paint_SetPixel+0x146>
        X = Xpoint;
 8005ef8:	88fb      	ldrh	r3, [r7, #6]
 8005efa:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 8005efc:	88bb      	ldrh	r3, [r7, #4]
 8005efe:	81bb      	strh	r3, [r7, #12]
        break;
 8005f00:	e026      	b.n	8005f50 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 8005f02:	4b3c      	ldr	r3, [pc, #240]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f04:	891b      	ldrh	r3, [r3, #8]
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	88bb      	ldrh	r3, [r7, #4]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 8005f12:	88fb      	ldrh	r3, [r7, #6]
 8005f14:	81bb      	strh	r3, [r7, #12]
        break;
 8005f16:	e01b      	b.n	8005f50 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 8005f18:	4b36      	ldr	r3, [pc, #216]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f1a:	891b      	ldrh	r3, [r3, #8]
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	88fb      	ldrh	r3, [r7, #6]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	3b01      	subs	r3, #1
 8005f26:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 8005f28:	4b32      	ldr	r3, [pc, #200]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f2a:	895b      	ldrh	r3, [r3, #10]
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	88bb      	ldrh	r3, [r7, #4]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	3b01      	subs	r3, #1
 8005f36:	81bb      	strh	r3, [r7, #12]
        break;
 8005f38:	e00a      	b.n	8005f50 <Paint_SetPixel+0xb0>
        X = Ypoint;
 8005f3a:	88bb      	ldrh	r3, [r7, #4]
 8005f3c:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 8005f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f40:	895b      	ldrh	r3, [r3, #10]
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	88fb      	ldrh	r3, [r7, #6]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	81bb      	strh	r3, [r7, #12]
        break;
 8005f4e:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8005f50:	4b28      	ldr	r3, [pc, #160]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f52:	8a1b      	ldrh	r3, [r3, #16]
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d847      	bhi.n	8005fea <Paint_SetPixel+0x14a>
 8005f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f60 <Paint_SetPixel+0xc0>)
 8005f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f60:	08005fb7 	.word	0x08005fb7
 8005f64:	08005f71 	.word	0x08005f71
 8005f68:	08005f83 	.word	0x08005f83
 8005f6c:	08005f95 	.word	0x08005f95
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8005f70:	4b20      	ldr	r3, [pc, #128]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f72:	891b      	ldrh	r3, [r3, #8]
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	89fb      	ldrh	r3, [r7, #14]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	81fb      	strh	r3, [r7, #14]
        break;
 8005f80:	e01a      	b.n	8005fb8 <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8005f82:	4b1c      	ldr	r3, [pc, #112]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f84:	895b      	ldrh	r3, [r3, #10]
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	89bb      	ldrh	r3, [r7, #12]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	81bb      	strh	r3, [r7, #12]
        break;
 8005f92:	e011      	b.n	8005fb8 <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8005f94:	4b17      	ldr	r3, [pc, #92]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005f96:	891b      	ldrh	r3, [r3, #8]
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	89fb      	ldrh	r3, [r7, #14]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 8005fa4:	4b13      	ldr	r3, [pc, #76]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005fa6:	895b      	ldrh	r3, [r3, #10]
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	89bb      	ldrh	r3, [r7, #12]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	81bb      	strh	r3, [r7, #12]
        break;
 8005fb4:	e000      	b.n	8005fb8 <Paint_SetPixel+0x118>
        break;
 8005fb6:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8005fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005fba:	891b      	ldrh	r3, [r3, #8]
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	89fa      	ldrh	r2, [r7, #14]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d805      	bhi.n	8005fd0 <Paint_SetPixel+0x130>
 8005fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff4 <Paint_SetPixel+0x154>)
 8005fc6:	895b      	ldrh	r3, [r3, #10]
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	89ba      	ldrh	r2, [r7, #12]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d903      	bls.n	8005fd8 <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 8005fd0:	4809      	ldr	r0, [pc, #36]	@ (8005ff8 <Paint_SetPixel+0x158>)
 8005fd2:	f001 fbd1 	bl	8007778 <puts>
        return;
 8005fd6:	e009      	b.n	8005fec <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 8005fd8:	4b08      	ldr	r3, [pc, #32]	@ (8005ffc <Paint_SetPixel+0x15c>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	887a      	ldrh	r2, [r7, #2]
 8005fde:	89b9      	ldrh	r1, [r7, #12]
 8005fe0:	89f8      	ldrh	r0, [r7, #14]
 8005fe2:	4798      	blx	r3
 8005fe4:	e002      	b.n	8005fec <Paint_SetPixel+0x14c>
        return;
 8005fe6:	bf00      	nop
 8005fe8:	e000      	b.n	8005fec <Paint_SetPixel+0x14c>
        return;
 8005fea:	bf00      	nop
}
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	200003a0 	.word	0x200003a0
 8005ff8:	0800afdc 	.word	0x0800afdc
 8005ffc:	200003b8 	.word	0x200003b8

08006000 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b088      	sub	sp, #32
 8006004:	af00      	add	r7, sp, #0
 8006006:	607b      	str	r3, [r7, #4]
 8006008:	4603      	mov	r3, r0
 800600a:	81fb      	strh	r3, [r7, #14]
 800600c:	460b      	mov	r3, r1
 800600e:	81bb      	strh	r3, [r7, #12]
 8006010:	4613      	mov	r3, r2
 8006012:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006014:	4b4e      	ldr	r3, [pc, #312]	@ (8006150 <Paint_DrawChar+0x150>)
 8006016:	889b      	ldrh	r3, [r3, #4]
 8006018:	b29b      	uxth	r3, r3
 800601a:	89fa      	ldrh	r2, [r7, #14]
 800601c:	429a      	cmp	r2, r3
 800601e:	d805      	bhi.n	800602c <Paint_DrawChar+0x2c>
 8006020:	4b4b      	ldr	r3, [pc, #300]	@ (8006150 <Paint_DrawChar+0x150>)
 8006022:	88db      	ldrh	r3, [r3, #6]
 8006024:	b29b      	uxth	r3, r3
 8006026:	89ba      	ldrh	r2, [r7, #12]
 8006028:	429a      	cmp	r2, r3
 800602a:	d903      	bls.n	8006034 <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 800602c:	4849      	ldr	r0, [pc, #292]	@ (8006154 <Paint_DrawChar+0x154>)
 800602e:	f001 fba3 	bl	8007778 <puts>
        return;
 8006032:	e089      	b.n	8006148 <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8006034:	7afb      	ldrb	r3, [r7, #11]
 8006036:	3b20      	subs	r3, #32
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	88d2      	ldrh	r2, [r2, #6]
 800603c:	fb02 f303 	mul.w	r3, r2, r3
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	8892      	ldrh	r2, [r2, #4]
 8006044:	08d2      	lsrs	r2, r2, #3
 8006046:	b292      	uxth	r2, r2
 8006048:	4611      	mov	r1, r2
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	8892      	ldrh	r2, [r2, #4]
 800604e:	f002 0207 	and.w	r2, r2, #7
 8006052:	b292      	uxth	r2, r2
 8006054:	2a00      	cmp	r2, #0
 8006056:	bf14      	ite	ne
 8006058:	2201      	movne	r2, #1
 800605a:	2200      	moveq	r2, #0
 800605c:	b2d2      	uxtb	r2, r2
 800605e:	440a      	add	r2, r1
 8006060:	fb02 f303 	mul.w	r3, r2, r3
 8006064:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	4413      	add	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006070:	2300      	movs	r3, #0
 8006072:	83fb      	strh	r3, [r7, #30]
 8006074:	e063      	b.n	800613e <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8006076:	2300      	movs	r3, #0
 8006078:	83bb      	strh	r3, [r7, #28]
 800607a:	e04e      	b.n	800611a <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 800607c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800607e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006082:	4293      	cmp	r3, r2
 8006084:	d118      	bne.n	80060b8 <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	4619      	mov	r1, r3
 800608c:	8bbb      	ldrh	r3, [r7, #28]
 800608e:	f003 0307 	and.w	r3, r3, #7
 8006092:	2280      	movs	r2, #128	@ 0x80
 8006094:	fa42 f303 	asr.w	r3, r2, r3
 8006098:	400b      	ands	r3, r1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d031      	beq.n	8006102 <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800609e:	89fa      	ldrh	r2, [r7, #14]
 80060a0:	8bbb      	ldrh	r3, [r7, #28]
 80060a2:	4413      	add	r3, r2
 80060a4:	b298      	uxth	r0, r3
 80060a6:	89ba      	ldrh	r2, [r7, #12]
 80060a8:	8bfb      	ldrh	r3, [r7, #30]
 80060aa:	4413      	add	r3, r2
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7ff fef5 	bl	8005ea0 <Paint_SetPixel>
 80060b6:	e024      	b.n	8006102 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	4619      	mov	r1, r3
 80060be:	8bbb      	ldrh	r3, [r7, #28]
 80060c0:	f003 0307 	and.w	r3, r3, #7
 80060c4:	2280      	movs	r2, #128	@ 0x80
 80060c6:	fa42 f303 	asr.w	r3, r2, r3
 80060ca:	400b      	ands	r3, r1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00c      	beq.n	80060ea <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80060d0:	89fa      	ldrh	r2, [r7, #14]
 80060d2:	8bbb      	ldrh	r3, [r7, #28]
 80060d4:	4413      	add	r3, r2
 80060d6:	b298      	uxth	r0, r3
 80060d8:	89ba      	ldrh	r2, [r7, #12]
 80060da:	8bfb      	ldrh	r3, [r7, #30]
 80060dc:	4413      	add	r3, r2
 80060de:	b29b      	uxth	r3, r3
 80060e0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80060e2:	4619      	mov	r1, r3
 80060e4:	f7ff fedc 	bl	8005ea0 <Paint_SetPixel>
 80060e8:	e00b      	b.n	8006102 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80060ea:	89fa      	ldrh	r2, [r7, #14]
 80060ec:	8bbb      	ldrh	r3, [r7, #28]
 80060ee:	4413      	add	r3, r2
 80060f0:	b298      	uxth	r0, r3
 80060f2:	89ba      	ldrh	r2, [r7, #12]
 80060f4:	8bfb      	ldrh	r3, [r7, #30]
 80060f6:	4413      	add	r3, r2
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80060fc:	4619      	mov	r1, r3
 80060fe:	f7ff fecf 	bl	8005ea0 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8006102:	8bbb      	ldrh	r3, [r7, #28]
 8006104:	f003 0307 	and.w	r3, r3, #7
 8006108:	b29b      	uxth	r3, r3
 800610a:	2b07      	cmp	r3, #7
 800610c:	d102      	bne.n	8006114 <Paint_DrawChar+0x114>
                ptr++;
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	3301      	adds	r3, #1
 8006112:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8006114:	8bbb      	ldrh	r3, [r7, #28]
 8006116:	3301      	adds	r3, #1
 8006118:	83bb      	strh	r3, [r7, #28]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	889b      	ldrh	r3, [r3, #4]
 800611e:	8bba      	ldrh	r2, [r7, #28]
 8006120:	429a      	cmp	r2, r3
 8006122:	d3ab      	bcc.n	800607c <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	889b      	ldrh	r3, [r3, #4]
 8006128:	f003 0307 	and.w	r3, r3, #7
 800612c:	b29b      	uxth	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d002      	beq.n	8006138 <Paint_DrawChar+0x138>
            ptr++;
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	3301      	adds	r3, #1
 8006136:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006138:	8bfb      	ldrh	r3, [r7, #30]
 800613a:	3301      	adds	r3, #1
 800613c:	83fb      	strh	r3, [r7, #30]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	88db      	ldrh	r3, [r3, #6]
 8006142:	8bfa      	ldrh	r2, [r7, #30]
 8006144:	429a      	cmp	r2, r3
 8006146:	d396      	bcc.n	8006076 <Paint_DrawChar+0x76>
    }// Write all
}
 8006148:	3720      	adds	r7, #32
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	200003a0 	.word	0x200003a0
 8006154:	0800b0f8 	.word	0x0800b0f8

08006158 <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b088      	sub	sp, #32
 800615c:	af02      	add	r7, sp, #8
 800615e:	60ba      	str	r2, [r7, #8]
 8006160:	607b      	str	r3, [r7, #4]
 8006162:	4603      	mov	r3, r0
 8006164:	81fb      	strh	r3, [r7, #14]
 8006166:	460b      	mov	r3, r1
 8006168:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 800616a:	89fb      	ldrh	r3, [r7, #14]
 800616c:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 800616e:	89bb      	ldrh	r3, [r7, #12]
 8006170:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8006172:	4b23      	ldr	r3, [pc, #140]	@ (8006200 <Paint_DrawString_EN+0xa8>)
 8006174:	889b      	ldrh	r3, [r3, #4]
 8006176:	b29b      	uxth	r3, r3
 8006178:	89fa      	ldrh	r2, [r7, #14]
 800617a:	429a      	cmp	r2, r3
 800617c:	d805      	bhi.n	800618a <Paint_DrawString_EN+0x32>
 800617e:	4b20      	ldr	r3, [pc, #128]	@ (8006200 <Paint_DrawString_EN+0xa8>)
 8006180:	88db      	ldrh	r3, [r3, #6]
 8006182:	b29b      	uxth	r3, r3
 8006184:	89ba      	ldrh	r2, [r7, #12]
 8006186:	429a      	cmp	r2, r3
 8006188:	d933      	bls.n	80061f2 <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 800618a:	481e      	ldr	r0, [pc, #120]	@ (8006204 <Paint_DrawString_EN+0xac>)
 800618c:	f001 faf4 	bl	8007778 <puts>
        return;
 8006190:	e033      	b.n	80061fa <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8006192:	8afb      	ldrh	r3, [r7, #22]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	8892      	ldrh	r2, [r2, #4]
 8006198:	4413      	add	r3, r2
 800619a:	4a19      	ldr	r2, [pc, #100]	@ (8006200 <Paint_DrawString_EN+0xa8>)
 800619c:	8892      	ldrh	r2, [r2, #4]
 800619e:	b292      	uxth	r2, r2
 80061a0:	4293      	cmp	r3, r2
 80061a2:	dd06      	ble.n	80061b2 <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 80061a4:	89fb      	ldrh	r3, [r7, #14]
 80061a6:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	88da      	ldrh	r2, [r3, #6]
 80061ac:	8abb      	ldrh	r3, [r7, #20]
 80061ae:	4413      	add	r3, r2
 80061b0:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 80061b2:	8abb      	ldrh	r3, [r7, #20]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	88d2      	ldrh	r2, [r2, #6]
 80061b8:	4413      	add	r3, r2
 80061ba:	4a11      	ldr	r2, [pc, #68]	@ (8006200 <Paint_DrawString_EN+0xa8>)
 80061bc:	88d2      	ldrh	r2, [r2, #6]
 80061be:	b292      	uxth	r2, r2
 80061c0:	4293      	cmp	r3, r2
 80061c2:	dd03      	ble.n	80061cc <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 80061c4:	89fb      	ldrh	r3, [r7, #14]
 80061c6:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80061c8:	89bb      	ldrh	r3, [r7, #12]
 80061ca:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	781a      	ldrb	r2, [r3, #0]
 80061d0:	8ab9      	ldrh	r1, [r7, #20]
 80061d2:	8af8      	ldrh	r0, [r7, #22]
 80061d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061d6:	9301      	str	r3, [sp, #4]
 80061d8:	8c3b      	ldrh	r3, [r7, #32]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f7ff ff0f 	bl	8006000 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	3301      	adds	r3, #1
 80061e6:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	889a      	ldrh	r2, [r3, #4]
 80061ec:	8afb      	ldrh	r3, [r7, #22]
 80061ee:	4413      	add	r3, r2
 80061f0:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1cb      	bne.n	8006192 <Paint_DrawString_EN+0x3a>
    }
}
 80061fa:	3718      	adds	r7, #24
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	200003a0 	.word	0x200003a0
 8006204:	0800b138 	.word	0x0800b138

08006208 <LCD_1IN47_Reset>:
/******************************************************************************
function :	Hardware reset
parameter:
******************************************************************************/
static void LCD_1IN47_Reset(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
	LCD_1IN47_RST_1;
 800620c:	2201      	movs	r2, #1
 800620e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006212:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006216:	f7fc f85b 	bl	80022d0 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 800621a:	2064      	movs	r0, #100	@ 0x64
 800621c:	f7fb fda4 	bl	8001d68 <HAL_Delay>
	LCD_1IN47_RST_0;
 8006220:	2200      	movs	r2, #0
 8006222:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006226:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800622a:	f7fc f851 	bl	80022d0 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 800622e:	2064      	movs	r0, #100	@ 0x64
 8006230:	f7fb fd9a 	bl	8001d68 <HAL_Delay>
	LCD_1IN47_RST_1;
 8006234:	2201      	movs	r2, #1
 8006236:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800623a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800623e:	f7fc f847 	bl	80022d0 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8006242:	2064      	movs	r0, #100	@ 0x64
 8006244:	f7fb fd90 	bl	8001d68 <HAL_Delay>
}
 8006248:	bf00      	nop
 800624a:	bd80      	pop	{r7, pc}

0800624c <LCD_1IN47_SendCommand>:
function :	send command
parameter:
	 Reg : Command register
******************************************************************************/
static void LCD_1IN47_SendCommand(UBYTE Reg)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	4603      	mov	r3, r0
 8006254:	71fb      	strb	r3, [r7, #7]
	LCD_1IN47_DC_0;
 8006256:	2200      	movs	r2, #0
 8006258:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800625c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006260:	f7fc f836 	bl	80022d0 <HAL_GPIO_WritePin>
	LCD_1IN47_CS_0;
 8006264:	2200      	movs	r2, #0
 8006266:	2140      	movs	r1, #64	@ 0x40
 8006268:	4805      	ldr	r0, [pc, #20]	@ (8006280 <LCD_1IN47_SendCommand+0x34>)
 800626a:	f7fc f831 	bl	80022d0 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(Reg);
 800626e:	79fb      	ldrb	r3, [r7, #7]
 8006270:	4618      	mov	r0, r3
 8006272:	f7ff fd97 	bl	8005da4 <DEV_SPI_WRite>
	//LCD_1IN47_CS_1;
}
 8006276:	bf00      	nop
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	48000400 	.word	0x48000400

08006284 <LCD_1IN47_SendData_8Bit>:
function :	send data
parameter:
	Data : Write data
******************************************************************************/
static void LCD_1IN47_SendData_8Bit(UBYTE Data)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	4603      	mov	r3, r0
 800628c:	71fb      	strb	r3, [r7, #7]
	LCD_1IN47_DC_1;
 800628e:	2201      	movs	r2, #1
 8006290:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006294:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006298:	f7fc f81a 	bl	80022d0 <HAL_GPIO_WritePin>
	//LCD_1IN47_CS_0;
	DEV_SPI_WRITE(Data);
 800629c:	79fb      	ldrb	r3, [r7, #7]
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff fd80 	bl	8005da4 <DEV_SPI_WRite>
	//LCD_1IN47_CS_1;
}
 80062a4:	bf00      	nop
 80062a6:	3708      	adds	r7, #8
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <LCD_1IN47_SendData_16Bit>:
function :	send data
parameter:
	Data : Write data
******************************************************************************/
static void LCD_1IN47_SendData_16Bit(UWORD Data)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	4603      	mov	r3, r0
 80062b4:	80fb      	strh	r3, [r7, #6]
	LCD_1IN47_DC_1;
 80062b6:	2201      	movs	r2, #1
 80062b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80062bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80062c0:	f7fc f806 	bl	80022d0 <HAL_GPIO_WritePin>
	LCD_1IN47_CS_0;
 80062c4:	2200      	movs	r2, #0
 80062c6:	2140      	movs	r1, #64	@ 0x40
 80062c8:	480b      	ldr	r0, [pc, #44]	@ (80062f8 <LCD_1IN47_SendData_16Bit+0x4c>)
 80062ca:	f7fc f801 	bl	80022d0 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE((Data >> 8) & 0xFF);
 80062ce:	88fb      	ldrh	r3, [r7, #6]
 80062d0:	0a1b      	lsrs	r3, r3, #8
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	4618      	mov	r0, r3
 80062d8:	f7ff fd64 	bl	8005da4 <DEV_SPI_WRite>
    DEV_SPI_WRITE(Data & 0xFF);
 80062dc:	88fb      	ldrh	r3, [r7, #6]
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7ff fd5f 	bl	8005da4 <DEV_SPI_WRite>
	LCD_1IN47_CS_1;
 80062e6:	2201      	movs	r2, #1
 80062e8:	2140      	movs	r1, #64	@ 0x40
 80062ea:	4803      	ldr	r0, [pc, #12]	@ (80062f8 <LCD_1IN47_SendData_16Bit+0x4c>)
 80062ec:	f7fb fff0 	bl	80022d0 <HAL_GPIO_WritePin>
}
 80062f0:	bf00      	nop
 80062f2:	3708      	adds	r7, #8
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	48000400 	.word	0x48000400

080062fc <LCD_1IN47_InitReg>:
/******************************************************************************
function :	Initialize the lcd register
parameter:
******************************************************************************/
static void LCD_1IN47_InitReg(void)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	af00      	add	r7, sp, #0
	LCD_1IN47_SendCommand(0x11);
 8006300:	2011      	movs	r0, #17
 8006302:	f7ff ffa3 	bl	800624c <LCD_1IN47_SendCommand>
	DEV_Delay_ms(120);
 8006306:	2078      	movs	r0, #120	@ 0x78
 8006308:	f7fb fd2e 	bl	8001d68 <HAL_Delay>

	LCD_1IN47_SendCommand(0x3A);
 800630c:	203a      	movs	r0, #58	@ 0x3a
 800630e:	f7ff ff9d 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x05);
 8006312:	2005      	movs	r0, #5
 8006314:	f7ff ffb6 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xB2);
 8006318:	20b2      	movs	r0, #178	@ 0xb2
 800631a:	f7ff ff97 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x0C);
 800631e:	200c      	movs	r0, #12
 8006320:	f7ff ffb0 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x0C);
 8006324:	200c      	movs	r0, #12
 8006326:	f7ff ffad 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x00);
 800632a:	2000      	movs	r0, #0
 800632c:	f7ff ffaa 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x33);
 8006330:	2033      	movs	r0, #51	@ 0x33
 8006332:	f7ff ffa7 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x33);
 8006336:	2033      	movs	r0, #51	@ 0x33
 8006338:	f7ff ffa4 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xB7);
 800633c:	20b7      	movs	r0, #183	@ 0xb7
 800633e:	f7ff ff85 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x35);
 8006342:	2035      	movs	r0, #53	@ 0x35
 8006344:	f7ff ff9e 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xBB);
 8006348:	20bb      	movs	r0, #187	@ 0xbb
 800634a:	f7ff ff7f 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x35);
 800634e:	2035      	movs	r0, #53	@ 0x35
 8006350:	f7ff ff98 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xC0);
 8006354:	20c0      	movs	r0, #192	@ 0xc0
 8006356:	f7ff ff79 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x2C);
 800635a:	202c      	movs	r0, #44	@ 0x2c
 800635c:	f7ff ff92 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xC2);
 8006360:	20c2      	movs	r0, #194	@ 0xc2
 8006362:	f7ff ff73 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x01);
 8006366:	2001      	movs	r0, #1
 8006368:	f7ff ff8c 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xC3);
 800636c:	20c3      	movs	r0, #195	@ 0xc3
 800636e:	f7ff ff6d 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x13);
 8006372:	2013      	movs	r0, #19
 8006374:	f7ff ff86 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xC4);
 8006378:	20c4      	movs	r0, #196	@ 0xc4
 800637a:	f7ff ff67 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x20);
 800637e:	2020      	movs	r0, #32
 8006380:	f7ff ff80 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xC6);
 8006384:	20c6      	movs	r0, #198	@ 0xc6
 8006386:	f7ff ff61 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0x0F);
 800638a:	200f      	movs	r0, #15
 800638c:	f7ff ff7a 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xD0);
 8006390:	20d0      	movs	r0, #208	@ 0xd0
 8006392:	f7ff ff5b 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0xA4);
 8006396:	20a4      	movs	r0, #164	@ 0xa4
 8006398:	f7ff ff74 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0xA1);
 800639c:	20a1      	movs	r0, #161	@ 0xa1
 800639e:	f7ff ff71 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xD6);
 80063a2:	20d6      	movs	r0, #214	@ 0xd6
 80063a4:	f7ff ff52 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0xA1);
 80063a8:	20a1      	movs	r0, #161	@ 0xa1
 80063aa:	f7ff ff6b 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xE0);
 80063ae:	20e0      	movs	r0, #224	@ 0xe0
 80063b0:	f7ff ff4c 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0xF0);
 80063b4:	20f0      	movs	r0, #240	@ 0xf0
 80063b6:	f7ff ff65 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x00);
 80063ba:	2000      	movs	r0, #0
 80063bc:	f7ff ff62 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x04);
 80063c0:	2004      	movs	r0, #4
 80063c2:	f7ff ff5f 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x04);
 80063c6:	2004      	movs	r0, #4
 80063c8:	f7ff ff5c 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x04);
 80063cc:	2004      	movs	r0, #4
 80063ce:	f7ff ff59 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x05);
 80063d2:	2005      	movs	r0, #5
 80063d4:	f7ff ff56 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x29);
 80063d8:	2029      	movs	r0, #41	@ 0x29
 80063da:	f7ff ff53 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x33);
 80063de:	2033      	movs	r0, #51	@ 0x33
 80063e0:	f7ff ff50 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x3E);
 80063e4:	203e      	movs	r0, #62	@ 0x3e
 80063e6:	f7ff ff4d 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x38);
 80063ea:	2038      	movs	r0, #56	@ 0x38
 80063ec:	f7ff ff4a 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x12);
 80063f0:	2012      	movs	r0, #18
 80063f2:	f7ff ff47 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x12);
 80063f6:	2012      	movs	r0, #18
 80063f8:	f7ff ff44 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x28);
 80063fc:	2028      	movs	r0, #40	@ 0x28
 80063fe:	f7ff ff41 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x30);
 8006402:	2030      	movs	r0, #48	@ 0x30
 8006404:	f7ff ff3e 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0xE1);
 8006408:	20e1      	movs	r0, #225	@ 0xe1
 800640a:	f7ff ff1f 	bl	800624c <LCD_1IN47_SendCommand>
	LCD_1IN47_SendData_8Bit(0xF0);
 800640e:	20f0      	movs	r0, #240	@ 0xf0
 8006410:	f7ff ff38 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x07);
 8006414:	2007      	movs	r0, #7
 8006416:	f7ff ff35 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x0A);
 800641a:	200a      	movs	r0, #10
 800641c:	f7ff ff32 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x0D);
 8006420:	200d      	movs	r0, #13
 8006422:	f7ff ff2f 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x0B);
 8006426:	200b      	movs	r0, #11
 8006428:	f7ff ff2c 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x07);
 800642c:	2007      	movs	r0, #7
 800642e:	f7ff ff29 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x28);
 8006432:	2028      	movs	r0, #40	@ 0x28
 8006434:	f7ff ff26 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x33);
 8006438:	2033      	movs	r0, #51	@ 0x33
 800643a:	f7ff ff23 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x3E);
 800643e:	203e      	movs	r0, #62	@ 0x3e
 8006440:	f7ff ff20 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x36);
 8006444:	2036      	movs	r0, #54	@ 0x36
 8006446:	f7ff ff1d 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x14);
 800644a:	2014      	movs	r0, #20
 800644c:	f7ff ff1a 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x14);
 8006450:	2014      	movs	r0, #20
 8006452:	f7ff ff17 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x29);
 8006456:	2029      	movs	r0, #41	@ 0x29
 8006458:	f7ff ff14 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	LCD_1IN47_SendData_8Bit(0x32);
 800645c:	2032      	movs	r0, #50	@ 0x32
 800645e:	f7ff ff11 	bl	8006284 <LCD_1IN47_SendData_8Bit>

	LCD_1IN47_SendCommand(0x21);
 8006462:	2021      	movs	r0, #33	@ 0x21
 8006464:	f7ff fef2 	bl	800624c <LCD_1IN47_SendCommand>

	LCD_1IN47_SendCommand(0x11);
 8006468:	2011      	movs	r0, #17
 800646a:	f7ff feef 	bl	800624c <LCD_1IN47_SendCommand>
	DEV_Delay_ms(120);
 800646e:	2078      	movs	r0, #120	@ 0x78
 8006470:	f7fb fc7a 	bl	8001d68 <HAL_Delay>
	LCD_1IN47_SendCommand(0x29);
 8006474:	2029      	movs	r0, #41	@ 0x29
 8006476:	f7ff fee9 	bl	800624c <LCD_1IN47_SendCommand>
}
 800647a:	bf00      	nop
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <LCD_1IN47_SetAttributes>:
function:	Set the resolution and scanning method of the screen
parameter:
		Scan_dir:   Scan direction
********************************************************************************/
static void LCD_1IN47_SetAttributes(UBYTE Scan_dir)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	4603      	mov	r3, r0
 8006488:	71fb      	strb	r3, [r7, #7]
	// Get the screen scan direction
	LCD_1IN47.SCAN_DIR = Scan_dir;
 800648a:	4a13      	ldr	r2, [pc, #76]	@ (80064d8 <LCD_1IN47_SetAttributes+0x58>)
 800648c:	79fb      	ldrb	r3, [r7, #7]
 800648e:	7113      	strb	r3, [r2, #4]
	UBYTE MemoryAccessReg = 0x00;
 8006490:	2300      	movs	r3, #0
 8006492:	73fb      	strb	r3, [r7, #15]

	// Get GRAM and LCD width and height
	if (Scan_dir == HORIZONTAL)
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d109      	bne.n	80064ae <LCD_1IN47_SetAttributes+0x2e>
	{
		LCD_1IN47.HEIGHT = LCD_1IN47_WIDTH;
 800649a:	4b0f      	ldr	r3, [pc, #60]	@ (80064d8 <LCD_1IN47_SetAttributes+0x58>)
 800649c:	22ac      	movs	r2, #172	@ 0xac
 800649e:	805a      	strh	r2, [r3, #2]
		LCD_1IN47.WIDTH = LCD_1IN47_HEIGHT;
 80064a0:	4b0d      	ldr	r3, [pc, #52]	@ (80064d8 <LCD_1IN47_SetAttributes+0x58>)
 80064a2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80064a6:	801a      	strh	r2, [r3, #0]
		MemoryAccessReg = 0X00;
 80064a8:	2300      	movs	r3, #0
 80064aa:	73fb      	strb	r3, [r7, #15]
 80064ac:	e008      	b.n	80064c0 <LCD_1IN47_SetAttributes+0x40>
	}
	else
	{
		LCD_1IN47.HEIGHT = LCD_1IN47_HEIGHT;
 80064ae:	4b0a      	ldr	r3, [pc, #40]	@ (80064d8 <LCD_1IN47_SetAttributes+0x58>)
 80064b0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80064b4:	805a      	strh	r2, [r3, #2]
		LCD_1IN47.WIDTH = LCD_1IN47_WIDTH;		
 80064b6:	4b08      	ldr	r3, [pc, #32]	@ (80064d8 <LCD_1IN47_SetAttributes+0x58>)
 80064b8:	22ac      	movs	r2, #172	@ 0xac
 80064ba:	801a      	strh	r2, [r3, #0]
		MemoryAccessReg = 0X70;
 80064bc:	2370      	movs	r3, #112	@ 0x70
 80064be:	73fb      	strb	r3, [r7, #15]
	}

	// Set the read / write scan direction of the frame memory
	LCD_1IN47_SendCommand(0x36); // MX, MY, RGB mode
 80064c0:	2036      	movs	r0, #54	@ 0x36
 80064c2:	f7ff fec3 	bl	800624c <LCD_1IN47_SendCommand>
	// LCD_1IN47_SendData_8Bit(MemoryAccessReg);	//0x08 set RGB
	LCD_1IN47_SendData_8Bit(MemoryAccessReg); // 0x08 set RGB
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fedb 	bl	8006284 <LCD_1IN47_SendData_8Bit>
}
 80064ce:	bf00      	nop
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	200003c0 	.word	0x200003c0

080064dc <LCD_1IN47_Init>:
/********************************************************************************
function :	Initialize the lcd
parameter:
********************************************************************************/
void LCD_1IN47_Init(UBYTE Scan_dir)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	4603      	mov	r3, r0
 80064e4:	71fb      	strb	r3, [r7, #7]
	// Hardware reset
	LCD_1IN47_Reset();
 80064e6:	f7ff fe8f 	bl	8006208 <LCD_1IN47_Reset>

	// Set the resolution and scanning method of the screen
	LCD_1IN47_SetAttributes(Scan_dir);
 80064ea:	79fb      	ldrb	r3, [r7, #7]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7ff ffc7 	bl	8006480 <LCD_1IN47_SetAttributes>

	// Set the initialization register
	LCD_1IN47_InitReg();
 80064f2:	f7ff ff03 	bl	80062fc <LCD_1IN47_InitReg>
}
 80064f6:	bf00      	nop
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <LCD_1IN47_SetWindows>:
		Ystart  :   Y direction Start coordinates
		Xend    :   X direction end coordinates
		Yend    :   Y direction end coordinates
********************************************************************************/
void LCD_1IN47_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 8006500:	b590      	push	{r4, r7, lr}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	4604      	mov	r4, r0
 8006508:	4608      	mov	r0, r1
 800650a:	4611      	mov	r1, r2
 800650c:	461a      	mov	r2, r3
 800650e:	4623      	mov	r3, r4
 8006510:	80fb      	strh	r3, [r7, #6]
 8006512:	4603      	mov	r3, r0
 8006514:	80bb      	strh	r3, [r7, #4]
 8006516:	460b      	mov	r3, r1
 8006518:	807b      	strh	r3, [r7, #2]
 800651a:	4613      	mov	r3, r2
 800651c:	803b      	strh	r3, [r7, #0]
	if (LCD_1IN47.SCAN_DIR == HORIZONTAL)
 800651e:	4b3e      	ldr	r3, [pc, #248]	@ (8006618 <LCD_1IN47_SetWindows+0x118>)
 8006520:	791b      	ldrb	r3, [r3, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d134      	bne.n	8006590 <LCD_1IN47_SetWindows+0x90>
	{ 
		
		// set the X coordinates
		LCD_1IN47_SendCommand(0x2A);
 8006526:	202a      	movs	r0, #42	@ 0x2a
 8006528:	f7ff fe90 	bl	800624c <LCD_1IN47_SendCommand>
		LCD_1IN47_SendData_8Bit(0x00);
 800652c:	2000      	movs	r0, #0
 800652e:	f7ff fea9 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Xstart + 0x22);
 8006532:	88fb      	ldrh	r3, [r7, #6]
 8006534:	b2db      	uxtb	r3, r3
 8006536:	3322      	adds	r3, #34	@ 0x22
 8006538:	b2db      	uxtb	r3, r3
 800653a:	4618      	mov	r0, r3
 800653c:	f7ff fea2 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(((Xend + 0x22) - 1) >> 8);
 8006540:	887b      	ldrh	r3, [r7, #2]
 8006542:	3321      	adds	r3, #33	@ 0x21
 8006544:	121b      	asrs	r3, r3, #8
 8006546:	b2db      	uxtb	r3, r3
 8006548:	4618      	mov	r0, r3
 800654a:	f7ff fe9b 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit((Xend + 0x22) - 1);
 800654e:	887b      	ldrh	r3, [r7, #2]
 8006550:	b2db      	uxtb	r3, r3
 8006552:	3321      	adds	r3, #33	@ 0x21
 8006554:	b2db      	uxtb	r3, r3
 8006556:	4618      	mov	r0, r3
 8006558:	f7ff fe94 	bl	8006284 <LCD_1IN47_SendData_8Bit>

		// set the Y coordinates
		LCD_1IN47_SendCommand(0x2B);
 800655c:	202b      	movs	r0, #43	@ 0x2b
 800655e:	f7ff fe75 	bl	800624c <LCD_1IN47_SendCommand>
		LCD_1IN47_SendData_8Bit(0x00);
 8006562:	2000      	movs	r0, #0
 8006564:	f7ff fe8e 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Ystart);
 8006568:	88bb      	ldrh	r3, [r7, #4]
 800656a:	b2db      	uxtb	r3, r3
 800656c:	4618      	mov	r0, r3
 800656e:	f7ff fe89 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit((Yend - 1) >> 8);
 8006572:	883b      	ldrh	r3, [r7, #0]
 8006574:	3b01      	subs	r3, #1
 8006576:	121b      	asrs	r3, r3, #8
 8006578:	b2db      	uxtb	r3, r3
 800657a:	4618      	mov	r0, r3
 800657c:	f7ff fe82 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Yend - 1);
 8006580:	883b      	ldrh	r3, [r7, #0]
 8006582:	b2db      	uxtb	r3, r3
 8006584:	3b01      	subs	r3, #1
 8006586:	b2db      	uxtb	r3, r3
 8006588:	4618      	mov	r0, r3
 800658a:	f7ff fe7b 	bl	8006284 <LCD_1IN47_SendData_8Bit>
 800658e:	e03b      	b.n	8006608 <LCD_1IN47_SetWindows+0x108>
	}
	else
	{ 
		// set the X coordinates
		LCD_1IN47_SendCommand(0x2A);
 8006590:	202a      	movs	r0, #42	@ 0x2a
 8006592:	f7ff fe5b 	bl	800624c <LCD_1IN47_SendCommand>
		LCD_1IN47_SendData_8Bit(Xstart >> 8);
 8006596:	88fb      	ldrh	r3, [r7, #6]
 8006598:	0a1b      	lsrs	r3, r3, #8
 800659a:	b29b      	uxth	r3, r3
 800659c:	b2db      	uxtb	r3, r3
 800659e:	4618      	mov	r0, r3
 80065a0:	f7ff fe70 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Xstart);
 80065a4:	88fb      	ldrh	r3, [r7, #6]
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7ff fe6b 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit((Xend - 1) >> 8);
 80065ae:	887b      	ldrh	r3, [r7, #2]
 80065b0:	3b01      	subs	r3, #1
 80065b2:	121b      	asrs	r3, r3, #8
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7ff fe64 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Xend - 1);
 80065bc:	887b      	ldrh	r3, [r7, #2]
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	3b01      	subs	r3, #1
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	4618      	mov	r0, r3
 80065c6:	f7ff fe5d 	bl	8006284 <LCD_1IN47_SendData_8Bit>

		// set the Y coordinates
		LCD_1IN47_SendCommand(0x2B);
 80065ca:	202b      	movs	r0, #43	@ 0x2b
 80065cc:	f7ff fe3e 	bl	800624c <LCD_1IN47_SendCommand>
		LCD_1IN47_SendData_8Bit(Ystart >> 8);
 80065d0:	88bb      	ldrh	r3, [r7, #4]
 80065d2:	0a1b      	lsrs	r3, r3, #8
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	4618      	mov	r0, r3
 80065da:	f7ff fe53 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Ystart + 0x22);
 80065de:	88bb      	ldrh	r3, [r7, #4]
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	3322      	adds	r3, #34	@ 0x22
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7ff fe4c 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit((Yend - 1 + 0x22) >> 8);
 80065ec:	883b      	ldrh	r3, [r7, #0]
 80065ee:	3321      	adds	r3, #33	@ 0x21
 80065f0:	121b      	asrs	r3, r3, #8
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	4618      	mov	r0, r3
 80065f6:	f7ff fe45 	bl	8006284 <LCD_1IN47_SendData_8Bit>
		LCD_1IN47_SendData_8Bit(Yend - 1 + 0x22);
 80065fa:	883b      	ldrh	r3, [r7, #0]
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	3321      	adds	r3, #33	@ 0x21
 8006600:	b2db      	uxtb	r3, r3
 8006602:	4618      	mov	r0, r3
 8006604:	f7ff fe3e 	bl	8006284 <LCD_1IN47_SendData_8Bit>
	}

	LCD_1IN47_SendCommand(0X2C);
 8006608:	202c      	movs	r0, #44	@ 0x2c
 800660a:	f7ff fe1f 	bl	800624c <LCD_1IN47_SendCommand>
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	bd90      	pop	{r4, r7, pc}
 8006616:	bf00      	nop
 8006618:	200003c0 	.word	0x200003c0

0800661c <LCD_1IN47_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void LCD_1IN47_Clear(UWORD Color)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	4603      	mov	r3, r0
 8006624:	80fb      	strh	r3, [r7, #6]
	UWORD i,j;
//	  LCD_1IN47_SetWindows(0, 0, LCD_1IN47.WIDTH, LCD_1IN47.HEIGHT);
  LCD_1IN47_SetWindows(0, 0, LCD_1IN47.HEIGHT, LCD_1IN47.WIDTH);
 8006626:	4b19      	ldr	r3, [pc, #100]	@ (800668c <LCD_1IN47_Clear+0x70>)
 8006628:	885a      	ldrh	r2, [r3, #2]
 800662a:	4b18      	ldr	r3, [pc, #96]	@ (800668c <LCD_1IN47_Clear+0x70>)
 800662c:	881b      	ldrh	r3, [r3, #0]
 800662e:	2100      	movs	r1, #0
 8006630:	2000      	movs	r0, #0
 8006632:	f7ff ff65 	bl	8006500 <LCD_1IN47_SetWindows>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 8006636:	2201      	movs	r2, #1
 8006638:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800663c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006640:	f7fb fe46 	bl	80022d0 <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_1IN47_WIDTH; i++){
 8006644:	2300      	movs	r3, #0
 8006646:	81fb      	strh	r3, [r7, #14]
 8006648:	e018      	b.n	800667c <LCD_1IN47_Clear+0x60>
		for(j = 0; j < LCD_1IN47_HEIGHT; j++){
 800664a:	2300      	movs	r3, #0
 800664c:	81bb      	strh	r3, [r7, #12]
 800664e:	e00e      	b.n	800666e <LCD_1IN47_Clear+0x52>
			DEV_SPI_WRITE((Color>>8)&0xff);
 8006650:	88fb      	ldrh	r3, [r7, #6]
 8006652:	0a1b      	lsrs	r3, r3, #8
 8006654:	b29b      	uxth	r3, r3
 8006656:	b2db      	uxtb	r3, r3
 8006658:	4618      	mov	r0, r3
 800665a:	f7ff fba3 	bl	8005da4 <DEV_SPI_WRite>
			DEV_SPI_WRITE(Color);
 800665e:	88fb      	ldrh	r3, [r7, #6]
 8006660:	b2db      	uxtb	r3, r3
 8006662:	4618      	mov	r0, r3
 8006664:	f7ff fb9e 	bl	8005da4 <DEV_SPI_WRite>
		for(j = 0; j < LCD_1IN47_HEIGHT; j++){
 8006668:	89bb      	ldrh	r3, [r7, #12]
 800666a:	3301      	adds	r3, #1
 800666c:	81bb      	strh	r3, [r7, #12]
 800666e:	89bb      	ldrh	r3, [r7, #12]
 8006670:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006674:	d3ec      	bcc.n	8006650 <LCD_1IN47_Clear+0x34>
	for(i = 0; i < LCD_1IN47_WIDTH; i++){
 8006676:	89fb      	ldrh	r3, [r7, #14]
 8006678:	3301      	adds	r3, #1
 800667a:	81fb      	strh	r3, [r7, #14]
 800667c:	89fb      	ldrh	r3, [r7, #14]
 800667e:	2bab      	cmp	r3, #171	@ 0xab
 8006680:	d9e3      	bls.n	800664a <LCD_1IN47_Clear+0x2e>
		}
	 }
}
 8006682:	bf00      	nop
 8006684:	bf00      	nop
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	200003c0 	.word	0x200003c0

08006690 <LCD_1IN47_DrawPoint>:
				}  
		}
}

void LCD_1IN47_DrawPoint(UWORD X, UWORD Y, UWORD Color)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	4603      	mov	r3, r0
 8006698:	80fb      	strh	r3, [r7, #6]
 800669a:	460b      	mov	r3, r1
 800669c:	80bb      	strh	r3, [r7, #4]
 800669e:	4613      	mov	r3, r2
 80066a0:	807b      	strh	r3, [r7, #2]
	LCD_1IN47_SetWindows(X, Y, X, Y);
 80066a2:	88bb      	ldrh	r3, [r7, #4]
 80066a4:	88fa      	ldrh	r2, [r7, #6]
 80066a6:	88b9      	ldrh	r1, [r7, #4]
 80066a8:	88f8      	ldrh	r0, [r7, #6]
 80066aa:	f7ff ff29 	bl	8006500 <LCD_1IN47_SetWindows>
	LCD_1IN47_SendData_16Bit(Color);
 80066ae:	887b      	ldrh	r3, [r7, #2]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff fdfb 	bl	80062ac <LCD_1IN47_SendData_16Bit>
}
 80066b6:	bf00      	nop
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
	...

080066c0 <LCD_1IN47_SetBackLight>:

void LCD_1IN47_SetBackLight(UWORD Value)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 80066ca:	4a04      	ldr	r2, [pc, #16]	@ (80066dc <LCD_1IN47_SetBackLight+0x1c>)
 80066cc:	88fb      	ldrh	r3, [r7, #6]
 80066ce:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	40000400 	.word	0x40000400

080066e0 <malloc>:
 80066e0:	4b02      	ldr	r3, [pc, #8]	@ (80066ec <malloc+0xc>)
 80066e2:	4601      	mov	r1, r0
 80066e4:	6818      	ldr	r0, [r3, #0]
 80066e6:	f000 b825 	b.w	8006734 <_malloc_r>
 80066ea:	bf00      	nop
 80066ec:	20000020 	.word	0x20000020

080066f0 <sbrk_aligned>:
 80066f0:	b570      	push	{r4, r5, r6, lr}
 80066f2:	4e0f      	ldr	r6, [pc, #60]	@ (8006730 <sbrk_aligned+0x40>)
 80066f4:	460c      	mov	r4, r1
 80066f6:	6831      	ldr	r1, [r6, #0]
 80066f8:	4605      	mov	r5, r0
 80066fa:	b911      	cbnz	r1, 8006702 <sbrk_aligned+0x12>
 80066fc:	f001 f97c 	bl	80079f8 <_sbrk_r>
 8006700:	6030      	str	r0, [r6, #0]
 8006702:	4621      	mov	r1, r4
 8006704:	4628      	mov	r0, r5
 8006706:	f001 f977 	bl	80079f8 <_sbrk_r>
 800670a:	1c43      	adds	r3, r0, #1
 800670c:	d103      	bne.n	8006716 <sbrk_aligned+0x26>
 800670e:	f04f 34ff 	mov.w	r4, #4294967295
 8006712:	4620      	mov	r0, r4
 8006714:	bd70      	pop	{r4, r5, r6, pc}
 8006716:	1cc4      	adds	r4, r0, #3
 8006718:	f024 0403 	bic.w	r4, r4, #3
 800671c:	42a0      	cmp	r0, r4
 800671e:	d0f8      	beq.n	8006712 <sbrk_aligned+0x22>
 8006720:	1a21      	subs	r1, r4, r0
 8006722:	4628      	mov	r0, r5
 8006724:	f001 f968 	bl	80079f8 <_sbrk_r>
 8006728:	3001      	adds	r0, #1
 800672a:	d1f2      	bne.n	8006712 <sbrk_aligned+0x22>
 800672c:	e7ef      	b.n	800670e <sbrk_aligned+0x1e>
 800672e:	bf00      	nop
 8006730:	200003c8 	.word	0x200003c8

08006734 <_malloc_r>:
 8006734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006738:	1ccd      	adds	r5, r1, #3
 800673a:	f025 0503 	bic.w	r5, r5, #3
 800673e:	3508      	adds	r5, #8
 8006740:	2d0c      	cmp	r5, #12
 8006742:	bf38      	it	cc
 8006744:	250c      	movcc	r5, #12
 8006746:	2d00      	cmp	r5, #0
 8006748:	4606      	mov	r6, r0
 800674a:	db01      	blt.n	8006750 <_malloc_r+0x1c>
 800674c:	42a9      	cmp	r1, r5
 800674e:	d904      	bls.n	800675a <_malloc_r+0x26>
 8006750:	230c      	movs	r3, #12
 8006752:	6033      	str	r3, [r6, #0]
 8006754:	2000      	movs	r0, #0
 8006756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006830 <_malloc_r+0xfc>
 800675e:	f000 f869 	bl	8006834 <__malloc_lock>
 8006762:	f8d8 3000 	ldr.w	r3, [r8]
 8006766:	461c      	mov	r4, r3
 8006768:	bb44      	cbnz	r4, 80067bc <_malloc_r+0x88>
 800676a:	4629      	mov	r1, r5
 800676c:	4630      	mov	r0, r6
 800676e:	f7ff ffbf 	bl	80066f0 <sbrk_aligned>
 8006772:	1c43      	adds	r3, r0, #1
 8006774:	4604      	mov	r4, r0
 8006776:	d158      	bne.n	800682a <_malloc_r+0xf6>
 8006778:	f8d8 4000 	ldr.w	r4, [r8]
 800677c:	4627      	mov	r7, r4
 800677e:	2f00      	cmp	r7, #0
 8006780:	d143      	bne.n	800680a <_malloc_r+0xd6>
 8006782:	2c00      	cmp	r4, #0
 8006784:	d04b      	beq.n	800681e <_malloc_r+0xea>
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	4639      	mov	r1, r7
 800678a:	4630      	mov	r0, r6
 800678c:	eb04 0903 	add.w	r9, r4, r3
 8006790:	f001 f932 	bl	80079f8 <_sbrk_r>
 8006794:	4581      	cmp	r9, r0
 8006796:	d142      	bne.n	800681e <_malloc_r+0xea>
 8006798:	6821      	ldr	r1, [r4, #0]
 800679a:	1a6d      	subs	r5, r5, r1
 800679c:	4629      	mov	r1, r5
 800679e:	4630      	mov	r0, r6
 80067a0:	f7ff ffa6 	bl	80066f0 <sbrk_aligned>
 80067a4:	3001      	adds	r0, #1
 80067a6:	d03a      	beq.n	800681e <_malloc_r+0xea>
 80067a8:	6823      	ldr	r3, [r4, #0]
 80067aa:	442b      	add	r3, r5
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	f8d8 3000 	ldr.w	r3, [r8]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	bb62      	cbnz	r2, 8006810 <_malloc_r+0xdc>
 80067b6:	f8c8 7000 	str.w	r7, [r8]
 80067ba:	e00f      	b.n	80067dc <_malloc_r+0xa8>
 80067bc:	6822      	ldr	r2, [r4, #0]
 80067be:	1b52      	subs	r2, r2, r5
 80067c0:	d420      	bmi.n	8006804 <_malloc_r+0xd0>
 80067c2:	2a0b      	cmp	r2, #11
 80067c4:	d917      	bls.n	80067f6 <_malloc_r+0xc2>
 80067c6:	1961      	adds	r1, r4, r5
 80067c8:	42a3      	cmp	r3, r4
 80067ca:	6025      	str	r5, [r4, #0]
 80067cc:	bf18      	it	ne
 80067ce:	6059      	strne	r1, [r3, #4]
 80067d0:	6863      	ldr	r3, [r4, #4]
 80067d2:	bf08      	it	eq
 80067d4:	f8c8 1000 	streq.w	r1, [r8]
 80067d8:	5162      	str	r2, [r4, r5]
 80067da:	604b      	str	r3, [r1, #4]
 80067dc:	4630      	mov	r0, r6
 80067de:	f000 f82f 	bl	8006840 <__malloc_unlock>
 80067e2:	f104 000b 	add.w	r0, r4, #11
 80067e6:	1d23      	adds	r3, r4, #4
 80067e8:	f020 0007 	bic.w	r0, r0, #7
 80067ec:	1ac2      	subs	r2, r0, r3
 80067ee:	bf1c      	itt	ne
 80067f0:	1a1b      	subne	r3, r3, r0
 80067f2:	50a3      	strne	r3, [r4, r2]
 80067f4:	e7af      	b.n	8006756 <_malloc_r+0x22>
 80067f6:	6862      	ldr	r2, [r4, #4]
 80067f8:	42a3      	cmp	r3, r4
 80067fa:	bf0c      	ite	eq
 80067fc:	f8c8 2000 	streq.w	r2, [r8]
 8006800:	605a      	strne	r2, [r3, #4]
 8006802:	e7eb      	b.n	80067dc <_malloc_r+0xa8>
 8006804:	4623      	mov	r3, r4
 8006806:	6864      	ldr	r4, [r4, #4]
 8006808:	e7ae      	b.n	8006768 <_malloc_r+0x34>
 800680a:	463c      	mov	r4, r7
 800680c:	687f      	ldr	r7, [r7, #4]
 800680e:	e7b6      	b.n	800677e <_malloc_r+0x4a>
 8006810:	461a      	mov	r2, r3
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	42a3      	cmp	r3, r4
 8006816:	d1fb      	bne.n	8006810 <_malloc_r+0xdc>
 8006818:	2300      	movs	r3, #0
 800681a:	6053      	str	r3, [r2, #4]
 800681c:	e7de      	b.n	80067dc <_malloc_r+0xa8>
 800681e:	230c      	movs	r3, #12
 8006820:	6033      	str	r3, [r6, #0]
 8006822:	4630      	mov	r0, r6
 8006824:	f000 f80c 	bl	8006840 <__malloc_unlock>
 8006828:	e794      	b.n	8006754 <_malloc_r+0x20>
 800682a:	6005      	str	r5, [r0, #0]
 800682c:	e7d6      	b.n	80067dc <_malloc_r+0xa8>
 800682e:	bf00      	nop
 8006830:	200003cc 	.word	0x200003cc

08006834 <__malloc_lock>:
 8006834:	4801      	ldr	r0, [pc, #4]	@ (800683c <__malloc_lock+0x8>)
 8006836:	f001 b92c 	b.w	8007a92 <__retarget_lock_acquire_recursive>
 800683a:	bf00      	nop
 800683c:	20000510 	.word	0x20000510

08006840 <__malloc_unlock>:
 8006840:	4801      	ldr	r0, [pc, #4]	@ (8006848 <__malloc_unlock+0x8>)
 8006842:	f001 b927 	b.w	8007a94 <__retarget_lock_release_recursive>
 8006846:	bf00      	nop
 8006848:	20000510 	.word	0x20000510

0800684c <__cvt>:
 800684c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006850:	ec57 6b10 	vmov	r6, r7, d0
 8006854:	2f00      	cmp	r7, #0
 8006856:	460c      	mov	r4, r1
 8006858:	4619      	mov	r1, r3
 800685a:	463b      	mov	r3, r7
 800685c:	bfbb      	ittet	lt
 800685e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006862:	461f      	movlt	r7, r3
 8006864:	2300      	movge	r3, #0
 8006866:	232d      	movlt	r3, #45	@ 0x2d
 8006868:	700b      	strb	r3, [r1, #0]
 800686a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800686c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006870:	4691      	mov	r9, r2
 8006872:	f023 0820 	bic.w	r8, r3, #32
 8006876:	bfbc      	itt	lt
 8006878:	4632      	movlt	r2, r6
 800687a:	4616      	movlt	r6, r2
 800687c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006880:	d005      	beq.n	800688e <__cvt+0x42>
 8006882:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006886:	d100      	bne.n	800688a <__cvt+0x3e>
 8006888:	3401      	adds	r4, #1
 800688a:	2102      	movs	r1, #2
 800688c:	e000      	b.n	8006890 <__cvt+0x44>
 800688e:	2103      	movs	r1, #3
 8006890:	ab03      	add	r3, sp, #12
 8006892:	9301      	str	r3, [sp, #4]
 8006894:	ab02      	add	r3, sp, #8
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	ec47 6b10 	vmov	d0, r6, r7
 800689c:	4653      	mov	r3, sl
 800689e:	4622      	mov	r2, r4
 80068a0:	f001 f996 	bl	8007bd0 <_dtoa_r>
 80068a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80068a8:	4605      	mov	r5, r0
 80068aa:	d119      	bne.n	80068e0 <__cvt+0x94>
 80068ac:	f019 0f01 	tst.w	r9, #1
 80068b0:	d00e      	beq.n	80068d0 <__cvt+0x84>
 80068b2:	eb00 0904 	add.w	r9, r0, r4
 80068b6:	2200      	movs	r2, #0
 80068b8:	2300      	movs	r3, #0
 80068ba:	4630      	mov	r0, r6
 80068bc:	4639      	mov	r1, r7
 80068be:	f7fa f92b 	bl	8000b18 <__aeabi_dcmpeq>
 80068c2:	b108      	cbz	r0, 80068c8 <__cvt+0x7c>
 80068c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80068c8:	2230      	movs	r2, #48	@ 0x30
 80068ca:	9b03      	ldr	r3, [sp, #12]
 80068cc:	454b      	cmp	r3, r9
 80068ce:	d31e      	bcc.n	800690e <__cvt+0xc2>
 80068d0:	9b03      	ldr	r3, [sp, #12]
 80068d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80068d4:	1b5b      	subs	r3, r3, r5
 80068d6:	4628      	mov	r0, r5
 80068d8:	6013      	str	r3, [r2, #0]
 80068da:	b004      	add	sp, #16
 80068dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068e4:	eb00 0904 	add.w	r9, r0, r4
 80068e8:	d1e5      	bne.n	80068b6 <__cvt+0x6a>
 80068ea:	7803      	ldrb	r3, [r0, #0]
 80068ec:	2b30      	cmp	r3, #48	@ 0x30
 80068ee:	d10a      	bne.n	8006906 <__cvt+0xba>
 80068f0:	2200      	movs	r2, #0
 80068f2:	2300      	movs	r3, #0
 80068f4:	4630      	mov	r0, r6
 80068f6:	4639      	mov	r1, r7
 80068f8:	f7fa f90e 	bl	8000b18 <__aeabi_dcmpeq>
 80068fc:	b918      	cbnz	r0, 8006906 <__cvt+0xba>
 80068fe:	f1c4 0401 	rsb	r4, r4, #1
 8006902:	f8ca 4000 	str.w	r4, [sl]
 8006906:	f8da 3000 	ldr.w	r3, [sl]
 800690a:	4499      	add	r9, r3
 800690c:	e7d3      	b.n	80068b6 <__cvt+0x6a>
 800690e:	1c59      	adds	r1, r3, #1
 8006910:	9103      	str	r1, [sp, #12]
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	e7d9      	b.n	80068ca <__cvt+0x7e>

08006916 <__exponent>:
 8006916:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006918:	2900      	cmp	r1, #0
 800691a:	bfba      	itte	lt
 800691c:	4249      	neglt	r1, r1
 800691e:	232d      	movlt	r3, #45	@ 0x2d
 8006920:	232b      	movge	r3, #43	@ 0x2b
 8006922:	2909      	cmp	r1, #9
 8006924:	7002      	strb	r2, [r0, #0]
 8006926:	7043      	strb	r3, [r0, #1]
 8006928:	dd29      	ble.n	800697e <__exponent+0x68>
 800692a:	f10d 0307 	add.w	r3, sp, #7
 800692e:	461d      	mov	r5, r3
 8006930:	270a      	movs	r7, #10
 8006932:	461a      	mov	r2, r3
 8006934:	fbb1 f6f7 	udiv	r6, r1, r7
 8006938:	fb07 1416 	mls	r4, r7, r6, r1
 800693c:	3430      	adds	r4, #48	@ 0x30
 800693e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006942:	460c      	mov	r4, r1
 8006944:	2c63      	cmp	r4, #99	@ 0x63
 8006946:	f103 33ff 	add.w	r3, r3, #4294967295
 800694a:	4631      	mov	r1, r6
 800694c:	dcf1      	bgt.n	8006932 <__exponent+0x1c>
 800694e:	3130      	adds	r1, #48	@ 0x30
 8006950:	1e94      	subs	r4, r2, #2
 8006952:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006956:	1c41      	adds	r1, r0, #1
 8006958:	4623      	mov	r3, r4
 800695a:	42ab      	cmp	r3, r5
 800695c:	d30a      	bcc.n	8006974 <__exponent+0x5e>
 800695e:	f10d 0309 	add.w	r3, sp, #9
 8006962:	1a9b      	subs	r3, r3, r2
 8006964:	42ac      	cmp	r4, r5
 8006966:	bf88      	it	hi
 8006968:	2300      	movhi	r3, #0
 800696a:	3302      	adds	r3, #2
 800696c:	4403      	add	r3, r0
 800696e:	1a18      	subs	r0, r3, r0
 8006970:	b003      	add	sp, #12
 8006972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006974:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006978:	f801 6f01 	strb.w	r6, [r1, #1]!
 800697c:	e7ed      	b.n	800695a <__exponent+0x44>
 800697e:	2330      	movs	r3, #48	@ 0x30
 8006980:	3130      	adds	r1, #48	@ 0x30
 8006982:	7083      	strb	r3, [r0, #2]
 8006984:	70c1      	strb	r1, [r0, #3]
 8006986:	1d03      	adds	r3, r0, #4
 8006988:	e7f1      	b.n	800696e <__exponent+0x58>
	...

0800698c <_printf_float>:
 800698c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006990:	b08d      	sub	sp, #52	@ 0x34
 8006992:	460c      	mov	r4, r1
 8006994:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006998:	4616      	mov	r6, r2
 800699a:	461f      	mov	r7, r3
 800699c:	4605      	mov	r5, r0
 800699e:	f000 fff3 	bl	8007988 <_localeconv_r>
 80069a2:	6803      	ldr	r3, [r0, #0]
 80069a4:	9304      	str	r3, [sp, #16]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7f9 fc8a 	bl	80002c0 <strlen>
 80069ac:	2300      	movs	r3, #0
 80069ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80069b0:	f8d8 3000 	ldr.w	r3, [r8]
 80069b4:	9005      	str	r0, [sp, #20]
 80069b6:	3307      	adds	r3, #7
 80069b8:	f023 0307 	bic.w	r3, r3, #7
 80069bc:	f103 0208 	add.w	r2, r3, #8
 80069c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80069c4:	f8d4 b000 	ldr.w	fp, [r4]
 80069c8:	f8c8 2000 	str.w	r2, [r8]
 80069cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80069d4:	9307      	str	r3, [sp, #28]
 80069d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80069da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80069de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006c54 <_printf_float+0x2c8>)
 80069e4:	f04f 32ff 	mov.w	r2, #4294967295
 80069e8:	f7fa f8c8 	bl	8000b7c <__aeabi_dcmpun>
 80069ec:	bb70      	cbnz	r0, 8006a4c <_printf_float+0xc0>
 80069ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069f2:	4b98      	ldr	r3, [pc, #608]	@ (8006c54 <_printf_float+0x2c8>)
 80069f4:	f04f 32ff 	mov.w	r2, #4294967295
 80069f8:	f7fa f8a2 	bl	8000b40 <__aeabi_dcmple>
 80069fc:	bb30      	cbnz	r0, 8006a4c <_printf_float+0xc0>
 80069fe:	2200      	movs	r2, #0
 8006a00:	2300      	movs	r3, #0
 8006a02:	4640      	mov	r0, r8
 8006a04:	4649      	mov	r1, r9
 8006a06:	f7fa f891 	bl	8000b2c <__aeabi_dcmplt>
 8006a0a:	b110      	cbz	r0, 8006a12 <_printf_float+0x86>
 8006a0c:	232d      	movs	r3, #45	@ 0x2d
 8006a0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a12:	4a91      	ldr	r2, [pc, #580]	@ (8006c58 <_printf_float+0x2cc>)
 8006a14:	4b91      	ldr	r3, [pc, #580]	@ (8006c5c <_printf_float+0x2d0>)
 8006a16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006a1a:	bf94      	ite	ls
 8006a1c:	4690      	movls	r8, r2
 8006a1e:	4698      	movhi	r8, r3
 8006a20:	2303      	movs	r3, #3
 8006a22:	6123      	str	r3, [r4, #16]
 8006a24:	f02b 0304 	bic.w	r3, fp, #4
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	f04f 0900 	mov.w	r9, #0
 8006a2e:	9700      	str	r7, [sp, #0]
 8006a30:	4633      	mov	r3, r6
 8006a32:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a34:	4621      	mov	r1, r4
 8006a36:	4628      	mov	r0, r5
 8006a38:	f000 f9d2 	bl	8006de0 <_printf_common>
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	f040 808d 	bne.w	8006b5c <_printf_float+0x1d0>
 8006a42:	f04f 30ff 	mov.w	r0, #4294967295
 8006a46:	b00d      	add	sp, #52	@ 0x34
 8006a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4c:	4642      	mov	r2, r8
 8006a4e:	464b      	mov	r3, r9
 8006a50:	4640      	mov	r0, r8
 8006a52:	4649      	mov	r1, r9
 8006a54:	f7fa f892 	bl	8000b7c <__aeabi_dcmpun>
 8006a58:	b140      	cbz	r0, 8006a6c <_printf_float+0xe0>
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	bfbc      	itt	lt
 8006a60:	232d      	movlt	r3, #45	@ 0x2d
 8006a62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a66:	4a7e      	ldr	r2, [pc, #504]	@ (8006c60 <_printf_float+0x2d4>)
 8006a68:	4b7e      	ldr	r3, [pc, #504]	@ (8006c64 <_printf_float+0x2d8>)
 8006a6a:	e7d4      	b.n	8006a16 <_printf_float+0x8a>
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a72:	9206      	str	r2, [sp, #24]
 8006a74:	1c5a      	adds	r2, r3, #1
 8006a76:	d13b      	bne.n	8006af0 <_printf_float+0x164>
 8006a78:	2306      	movs	r3, #6
 8006a7a:	6063      	str	r3, [r4, #4]
 8006a7c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006a80:	2300      	movs	r3, #0
 8006a82:	6022      	str	r2, [r4, #0]
 8006a84:	9303      	str	r3, [sp, #12]
 8006a86:	ab0a      	add	r3, sp, #40	@ 0x28
 8006a88:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006a8c:	ab09      	add	r3, sp, #36	@ 0x24
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	6861      	ldr	r1, [r4, #4]
 8006a92:	ec49 8b10 	vmov	d0, r8, r9
 8006a96:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f7ff fed6 	bl	800684c <__cvt>
 8006aa0:	9b06      	ldr	r3, [sp, #24]
 8006aa2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006aa4:	2b47      	cmp	r3, #71	@ 0x47
 8006aa6:	4680      	mov	r8, r0
 8006aa8:	d129      	bne.n	8006afe <_printf_float+0x172>
 8006aaa:	1cc8      	adds	r0, r1, #3
 8006aac:	db02      	blt.n	8006ab4 <_printf_float+0x128>
 8006aae:	6863      	ldr	r3, [r4, #4]
 8006ab0:	4299      	cmp	r1, r3
 8006ab2:	dd41      	ble.n	8006b38 <_printf_float+0x1ac>
 8006ab4:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ab8:	fa5f fa8a 	uxtb.w	sl, sl
 8006abc:	3901      	subs	r1, #1
 8006abe:	4652      	mov	r2, sl
 8006ac0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ac4:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ac6:	f7ff ff26 	bl	8006916 <__exponent>
 8006aca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006acc:	1813      	adds	r3, r2, r0
 8006ace:	2a01      	cmp	r2, #1
 8006ad0:	4681      	mov	r9, r0
 8006ad2:	6123      	str	r3, [r4, #16]
 8006ad4:	dc02      	bgt.n	8006adc <_printf_float+0x150>
 8006ad6:	6822      	ldr	r2, [r4, #0]
 8006ad8:	07d2      	lsls	r2, r2, #31
 8006ada:	d501      	bpl.n	8006ae0 <_printf_float+0x154>
 8006adc:	3301      	adds	r3, #1
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d0a2      	beq.n	8006a2e <_printf_float+0xa2>
 8006ae8:	232d      	movs	r3, #45	@ 0x2d
 8006aea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aee:	e79e      	b.n	8006a2e <_printf_float+0xa2>
 8006af0:	9a06      	ldr	r2, [sp, #24]
 8006af2:	2a47      	cmp	r2, #71	@ 0x47
 8006af4:	d1c2      	bne.n	8006a7c <_printf_float+0xf0>
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1c0      	bne.n	8006a7c <_printf_float+0xf0>
 8006afa:	2301      	movs	r3, #1
 8006afc:	e7bd      	b.n	8006a7a <_printf_float+0xee>
 8006afe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b02:	d9db      	bls.n	8006abc <_printf_float+0x130>
 8006b04:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006b08:	d118      	bne.n	8006b3c <_printf_float+0x1b0>
 8006b0a:	2900      	cmp	r1, #0
 8006b0c:	6863      	ldr	r3, [r4, #4]
 8006b0e:	dd0b      	ble.n	8006b28 <_printf_float+0x19c>
 8006b10:	6121      	str	r1, [r4, #16]
 8006b12:	b913      	cbnz	r3, 8006b1a <_printf_float+0x18e>
 8006b14:	6822      	ldr	r2, [r4, #0]
 8006b16:	07d0      	lsls	r0, r2, #31
 8006b18:	d502      	bpl.n	8006b20 <_printf_float+0x194>
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	440b      	add	r3, r1
 8006b1e:	6123      	str	r3, [r4, #16]
 8006b20:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b22:	f04f 0900 	mov.w	r9, #0
 8006b26:	e7db      	b.n	8006ae0 <_printf_float+0x154>
 8006b28:	b913      	cbnz	r3, 8006b30 <_printf_float+0x1a4>
 8006b2a:	6822      	ldr	r2, [r4, #0]
 8006b2c:	07d2      	lsls	r2, r2, #31
 8006b2e:	d501      	bpl.n	8006b34 <_printf_float+0x1a8>
 8006b30:	3302      	adds	r3, #2
 8006b32:	e7f4      	b.n	8006b1e <_printf_float+0x192>
 8006b34:	2301      	movs	r3, #1
 8006b36:	e7f2      	b.n	8006b1e <_printf_float+0x192>
 8006b38:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b3e:	4299      	cmp	r1, r3
 8006b40:	db05      	blt.n	8006b4e <_printf_float+0x1c2>
 8006b42:	6823      	ldr	r3, [r4, #0]
 8006b44:	6121      	str	r1, [r4, #16]
 8006b46:	07d8      	lsls	r0, r3, #31
 8006b48:	d5ea      	bpl.n	8006b20 <_printf_float+0x194>
 8006b4a:	1c4b      	adds	r3, r1, #1
 8006b4c:	e7e7      	b.n	8006b1e <_printf_float+0x192>
 8006b4e:	2900      	cmp	r1, #0
 8006b50:	bfd4      	ite	le
 8006b52:	f1c1 0202 	rsble	r2, r1, #2
 8006b56:	2201      	movgt	r2, #1
 8006b58:	4413      	add	r3, r2
 8006b5a:	e7e0      	b.n	8006b1e <_printf_float+0x192>
 8006b5c:	6823      	ldr	r3, [r4, #0]
 8006b5e:	055a      	lsls	r2, r3, #21
 8006b60:	d407      	bmi.n	8006b72 <_printf_float+0x1e6>
 8006b62:	6923      	ldr	r3, [r4, #16]
 8006b64:	4642      	mov	r2, r8
 8006b66:	4631      	mov	r1, r6
 8006b68:	4628      	mov	r0, r5
 8006b6a:	47b8      	blx	r7
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	d12b      	bne.n	8006bc8 <_printf_float+0x23c>
 8006b70:	e767      	b.n	8006a42 <_printf_float+0xb6>
 8006b72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b76:	f240 80dd 	bls.w	8006d34 <_printf_float+0x3a8>
 8006b7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b7e:	2200      	movs	r2, #0
 8006b80:	2300      	movs	r3, #0
 8006b82:	f7f9 ffc9 	bl	8000b18 <__aeabi_dcmpeq>
 8006b86:	2800      	cmp	r0, #0
 8006b88:	d033      	beq.n	8006bf2 <_printf_float+0x266>
 8006b8a:	4a37      	ldr	r2, [pc, #220]	@ (8006c68 <_printf_float+0x2dc>)
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	4631      	mov	r1, r6
 8006b90:	4628      	mov	r0, r5
 8006b92:	47b8      	blx	r7
 8006b94:	3001      	adds	r0, #1
 8006b96:	f43f af54 	beq.w	8006a42 <_printf_float+0xb6>
 8006b9a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006b9e:	4543      	cmp	r3, r8
 8006ba0:	db02      	blt.n	8006ba8 <_printf_float+0x21c>
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	07d8      	lsls	r0, r3, #31
 8006ba6:	d50f      	bpl.n	8006bc8 <_printf_float+0x23c>
 8006ba8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bac:	4631      	mov	r1, r6
 8006bae:	4628      	mov	r0, r5
 8006bb0:	47b8      	blx	r7
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	f43f af45 	beq.w	8006a42 <_printf_float+0xb6>
 8006bb8:	f04f 0900 	mov.w	r9, #0
 8006bbc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006bc0:	f104 0a1a 	add.w	sl, r4, #26
 8006bc4:	45c8      	cmp	r8, r9
 8006bc6:	dc09      	bgt.n	8006bdc <_printf_float+0x250>
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	079b      	lsls	r3, r3, #30
 8006bcc:	f100 8103 	bmi.w	8006dd6 <_printf_float+0x44a>
 8006bd0:	68e0      	ldr	r0, [r4, #12]
 8006bd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bd4:	4298      	cmp	r0, r3
 8006bd6:	bfb8      	it	lt
 8006bd8:	4618      	movlt	r0, r3
 8006bda:	e734      	b.n	8006a46 <_printf_float+0xba>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	4652      	mov	r2, sl
 8006be0:	4631      	mov	r1, r6
 8006be2:	4628      	mov	r0, r5
 8006be4:	47b8      	blx	r7
 8006be6:	3001      	adds	r0, #1
 8006be8:	f43f af2b 	beq.w	8006a42 <_printf_float+0xb6>
 8006bec:	f109 0901 	add.w	r9, r9, #1
 8006bf0:	e7e8      	b.n	8006bc4 <_printf_float+0x238>
 8006bf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	dc39      	bgt.n	8006c6c <_printf_float+0x2e0>
 8006bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8006c68 <_printf_float+0x2dc>)
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	4631      	mov	r1, r6
 8006bfe:	4628      	mov	r0, r5
 8006c00:	47b8      	blx	r7
 8006c02:	3001      	adds	r0, #1
 8006c04:	f43f af1d 	beq.w	8006a42 <_printf_float+0xb6>
 8006c08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006c0c:	ea59 0303 	orrs.w	r3, r9, r3
 8006c10:	d102      	bne.n	8006c18 <_printf_float+0x28c>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	07d9      	lsls	r1, r3, #31
 8006c16:	d5d7      	bpl.n	8006bc8 <_printf_float+0x23c>
 8006c18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c1c:	4631      	mov	r1, r6
 8006c1e:	4628      	mov	r0, r5
 8006c20:	47b8      	blx	r7
 8006c22:	3001      	adds	r0, #1
 8006c24:	f43f af0d 	beq.w	8006a42 <_printf_float+0xb6>
 8006c28:	f04f 0a00 	mov.w	sl, #0
 8006c2c:	f104 0b1a 	add.w	fp, r4, #26
 8006c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c32:	425b      	negs	r3, r3
 8006c34:	4553      	cmp	r3, sl
 8006c36:	dc01      	bgt.n	8006c3c <_printf_float+0x2b0>
 8006c38:	464b      	mov	r3, r9
 8006c3a:	e793      	b.n	8006b64 <_printf_float+0x1d8>
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	465a      	mov	r2, fp
 8006c40:	4631      	mov	r1, r6
 8006c42:	4628      	mov	r0, r5
 8006c44:	47b8      	blx	r7
 8006c46:	3001      	adds	r0, #1
 8006c48:	f43f aefb 	beq.w	8006a42 <_printf_float+0xb6>
 8006c4c:	f10a 0a01 	add.w	sl, sl, #1
 8006c50:	e7ee      	b.n	8006c30 <_printf_float+0x2a4>
 8006c52:	bf00      	nop
 8006c54:	7fefffff 	.word	0x7fefffff
 8006c58:	0800bdf0 	.word	0x0800bdf0
 8006c5c:	0800bdf4 	.word	0x0800bdf4
 8006c60:	0800bdf8 	.word	0x0800bdf8
 8006c64:	0800bdfc 	.word	0x0800bdfc
 8006c68:	0800be00 	.word	0x0800be00
 8006c6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c72:	4553      	cmp	r3, sl
 8006c74:	bfa8      	it	ge
 8006c76:	4653      	movge	r3, sl
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	4699      	mov	r9, r3
 8006c7c:	dc36      	bgt.n	8006cec <_printf_float+0x360>
 8006c7e:	f04f 0b00 	mov.w	fp, #0
 8006c82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c86:	f104 021a 	add.w	r2, r4, #26
 8006c8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	eba3 0309 	sub.w	r3, r3, r9
 8006c92:	455b      	cmp	r3, fp
 8006c94:	dc31      	bgt.n	8006cfa <_printf_float+0x36e>
 8006c96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c98:	459a      	cmp	sl, r3
 8006c9a:	dc3a      	bgt.n	8006d12 <_printf_float+0x386>
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	07da      	lsls	r2, r3, #31
 8006ca0:	d437      	bmi.n	8006d12 <_printf_float+0x386>
 8006ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca4:	ebaa 0903 	sub.w	r9, sl, r3
 8006ca8:	9b06      	ldr	r3, [sp, #24]
 8006caa:	ebaa 0303 	sub.w	r3, sl, r3
 8006cae:	4599      	cmp	r9, r3
 8006cb0:	bfa8      	it	ge
 8006cb2:	4699      	movge	r9, r3
 8006cb4:	f1b9 0f00 	cmp.w	r9, #0
 8006cb8:	dc33      	bgt.n	8006d22 <_printf_float+0x396>
 8006cba:	f04f 0800 	mov.w	r8, #0
 8006cbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cc2:	f104 0b1a 	add.w	fp, r4, #26
 8006cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc8:	ebaa 0303 	sub.w	r3, sl, r3
 8006ccc:	eba3 0309 	sub.w	r3, r3, r9
 8006cd0:	4543      	cmp	r3, r8
 8006cd2:	f77f af79 	ble.w	8006bc8 <_printf_float+0x23c>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	465a      	mov	r2, fp
 8006cda:	4631      	mov	r1, r6
 8006cdc:	4628      	mov	r0, r5
 8006cde:	47b8      	blx	r7
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	f43f aeae 	beq.w	8006a42 <_printf_float+0xb6>
 8006ce6:	f108 0801 	add.w	r8, r8, #1
 8006cea:	e7ec      	b.n	8006cc6 <_printf_float+0x33a>
 8006cec:	4642      	mov	r2, r8
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d1c2      	bne.n	8006c7e <_printf_float+0x2f2>
 8006cf8:	e6a3      	b.n	8006a42 <_printf_float+0xb6>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	4628      	mov	r0, r5
 8006d00:	9206      	str	r2, [sp, #24]
 8006d02:	47b8      	blx	r7
 8006d04:	3001      	adds	r0, #1
 8006d06:	f43f ae9c 	beq.w	8006a42 <_printf_float+0xb6>
 8006d0a:	9a06      	ldr	r2, [sp, #24]
 8006d0c:	f10b 0b01 	add.w	fp, fp, #1
 8006d10:	e7bb      	b.n	8006c8a <_printf_float+0x2fe>
 8006d12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d16:	4631      	mov	r1, r6
 8006d18:	4628      	mov	r0, r5
 8006d1a:	47b8      	blx	r7
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d1c0      	bne.n	8006ca2 <_printf_float+0x316>
 8006d20:	e68f      	b.n	8006a42 <_printf_float+0xb6>
 8006d22:	9a06      	ldr	r2, [sp, #24]
 8006d24:	464b      	mov	r3, r9
 8006d26:	4442      	add	r2, r8
 8006d28:	4631      	mov	r1, r6
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	47b8      	blx	r7
 8006d2e:	3001      	adds	r0, #1
 8006d30:	d1c3      	bne.n	8006cba <_printf_float+0x32e>
 8006d32:	e686      	b.n	8006a42 <_printf_float+0xb6>
 8006d34:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d38:	f1ba 0f01 	cmp.w	sl, #1
 8006d3c:	dc01      	bgt.n	8006d42 <_printf_float+0x3b6>
 8006d3e:	07db      	lsls	r3, r3, #31
 8006d40:	d536      	bpl.n	8006db0 <_printf_float+0x424>
 8006d42:	2301      	movs	r3, #1
 8006d44:	4642      	mov	r2, r8
 8006d46:	4631      	mov	r1, r6
 8006d48:	4628      	mov	r0, r5
 8006d4a:	47b8      	blx	r7
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	f43f ae78 	beq.w	8006a42 <_printf_float+0xb6>
 8006d52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d56:	4631      	mov	r1, r6
 8006d58:	4628      	mov	r0, r5
 8006d5a:	47b8      	blx	r7
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	f43f ae70 	beq.w	8006a42 <_printf_float+0xb6>
 8006d62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d66:	2200      	movs	r2, #0
 8006d68:	2300      	movs	r3, #0
 8006d6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d6e:	f7f9 fed3 	bl	8000b18 <__aeabi_dcmpeq>
 8006d72:	b9c0      	cbnz	r0, 8006da6 <_printf_float+0x41a>
 8006d74:	4653      	mov	r3, sl
 8006d76:	f108 0201 	add.w	r2, r8, #1
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	47b8      	blx	r7
 8006d80:	3001      	adds	r0, #1
 8006d82:	d10c      	bne.n	8006d9e <_printf_float+0x412>
 8006d84:	e65d      	b.n	8006a42 <_printf_float+0xb6>
 8006d86:	2301      	movs	r3, #1
 8006d88:	465a      	mov	r2, fp
 8006d8a:	4631      	mov	r1, r6
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	47b8      	blx	r7
 8006d90:	3001      	adds	r0, #1
 8006d92:	f43f ae56 	beq.w	8006a42 <_printf_float+0xb6>
 8006d96:	f108 0801 	add.w	r8, r8, #1
 8006d9a:	45d0      	cmp	r8, sl
 8006d9c:	dbf3      	blt.n	8006d86 <_printf_float+0x3fa>
 8006d9e:	464b      	mov	r3, r9
 8006da0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006da4:	e6df      	b.n	8006b66 <_printf_float+0x1da>
 8006da6:	f04f 0800 	mov.w	r8, #0
 8006daa:	f104 0b1a 	add.w	fp, r4, #26
 8006dae:	e7f4      	b.n	8006d9a <_printf_float+0x40e>
 8006db0:	2301      	movs	r3, #1
 8006db2:	4642      	mov	r2, r8
 8006db4:	e7e1      	b.n	8006d7a <_printf_float+0x3ee>
 8006db6:	2301      	movs	r3, #1
 8006db8:	464a      	mov	r2, r9
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	f43f ae3e 	beq.w	8006a42 <_printf_float+0xb6>
 8006dc6:	f108 0801 	add.w	r8, r8, #1
 8006dca:	68e3      	ldr	r3, [r4, #12]
 8006dcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dce:	1a5b      	subs	r3, r3, r1
 8006dd0:	4543      	cmp	r3, r8
 8006dd2:	dcf0      	bgt.n	8006db6 <_printf_float+0x42a>
 8006dd4:	e6fc      	b.n	8006bd0 <_printf_float+0x244>
 8006dd6:	f04f 0800 	mov.w	r8, #0
 8006dda:	f104 0919 	add.w	r9, r4, #25
 8006dde:	e7f4      	b.n	8006dca <_printf_float+0x43e>

08006de0 <_printf_common>:
 8006de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006de4:	4616      	mov	r6, r2
 8006de6:	4698      	mov	r8, r3
 8006de8:	688a      	ldr	r2, [r1, #8]
 8006dea:	690b      	ldr	r3, [r1, #16]
 8006dec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006df0:	4293      	cmp	r3, r2
 8006df2:	bfb8      	it	lt
 8006df4:	4613      	movlt	r3, r2
 8006df6:	6033      	str	r3, [r6, #0]
 8006df8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006dfc:	4607      	mov	r7, r0
 8006dfe:	460c      	mov	r4, r1
 8006e00:	b10a      	cbz	r2, 8006e06 <_printf_common+0x26>
 8006e02:	3301      	adds	r3, #1
 8006e04:	6033      	str	r3, [r6, #0]
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	0699      	lsls	r1, r3, #26
 8006e0a:	bf42      	ittt	mi
 8006e0c:	6833      	ldrmi	r3, [r6, #0]
 8006e0e:	3302      	addmi	r3, #2
 8006e10:	6033      	strmi	r3, [r6, #0]
 8006e12:	6825      	ldr	r5, [r4, #0]
 8006e14:	f015 0506 	ands.w	r5, r5, #6
 8006e18:	d106      	bne.n	8006e28 <_printf_common+0x48>
 8006e1a:	f104 0a19 	add.w	sl, r4, #25
 8006e1e:	68e3      	ldr	r3, [r4, #12]
 8006e20:	6832      	ldr	r2, [r6, #0]
 8006e22:	1a9b      	subs	r3, r3, r2
 8006e24:	42ab      	cmp	r3, r5
 8006e26:	dc26      	bgt.n	8006e76 <_printf_common+0x96>
 8006e28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e2c:	6822      	ldr	r2, [r4, #0]
 8006e2e:	3b00      	subs	r3, #0
 8006e30:	bf18      	it	ne
 8006e32:	2301      	movne	r3, #1
 8006e34:	0692      	lsls	r2, r2, #26
 8006e36:	d42b      	bmi.n	8006e90 <_printf_common+0xb0>
 8006e38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e3c:	4641      	mov	r1, r8
 8006e3e:	4638      	mov	r0, r7
 8006e40:	47c8      	blx	r9
 8006e42:	3001      	adds	r0, #1
 8006e44:	d01e      	beq.n	8006e84 <_printf_common+0xa4>
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	6922      	ldr	r2, [r4, #16]
 8006e4a:	f003 0306 	and.w	r3, r3, #6
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	bf02      	ittt	eq
 8006e52:	68e5      	ldreq	r5, [r4, #12]
 8006e54:	6833      	ldreq	r3, [r6, #0]
 8006e56:	1aed      	subeq	r5, r5, r3
 8006e58:	68a3      	ldr	r3, [r4, #8]
 8006e5a:	bf0c      	ite	eq
 8006e5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e60:	2500      	movne	r5, #0
 8006e62:	4293      	cmp	r3, r2
 8006e64:	bfc4      	itt	gt
 8006e66:	1a9b      	subgt	r3, r3, r2
 8006e68:	18ed      	addgt	r5, r5, r3
 8006e6a:	2600      	movs	r6, #0
 8006e6c:	341a      	adds	r4, #26
 8006e6e:	42b5      	cmp	r5, r6
 8006e70:	d11a      	bne.n	8006ea8 <_printf_common+0xc8>
 8006e72:	2000      	movs	r0, #0
 8006e74:	e008      	b.n	8006e88 <_printf_common+0xa8>
 8006e76:	2301      	movs	r3, #1
 8006e78:	4652      	mov	r2, sl
 8006e7a:	4641      	mov	r1, r8
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	47c8      	blx	r9
 8006e80:	3001      	adds	r0, #1
 8006e82:	d103      	bne.n	8006e8c <_printf_common+0xac>
 8006e84:	f04f 30ff 	mov.w	r0, #4294967295
 8006e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e8c:	3501      	adds	r5, #1
 8006e8e:	e7c6      	b.n	8006e1e <_printf_common+0x3e>
 8006e90:	18e1      	adds	r1, r4, r3
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	2030      	movs	r0, #48	@ 0x30
 8006e96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e9a:	4422      	add	r2, r4
 8006e9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ea0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	e7c7      	b.n	8006e38 <_printf_common+0x58>
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	4622      	mov	r2, r4
 8006eac:	4641      	mov	r1, r8
 8006eae:	4638      	mov	r0, r7
 8006eb0:	47c8      	blx	r9
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	d0e6      	beq.n	8006e84 <_printf_common+0xa4>
 8006eb6:	3601      	adds	r6, #1
 8006eb8:	e7d9      	b.n	8006e6e <_printf_common+0x8e>
	...

08006ebc <_printf_i>:
 8006ebc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec0:	7e0f      	ldrb	r7, [r1, #24]
 8006ec2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ec4:	2f78      	cmp	r7, #120	@ 0x78
 8006ec6:	4691      	mov	r9, r2
 8006ec8:	4680      	mov	r8, r0
 8006eca:	460c      	mov	r4, r1
 8006ecc:	469a      	mov	sl, r3
 8006ece:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ed2:	d807      	bhi.n	8006ee4 <_printf_i+0x28>
 8006ed4:	2f62      	cmp	r7, #98	@ 0x62
 8006ed6:	d80a      	bhi.n	8006eee <_printf_i+0x32>
 8006ed8:	2f00      	cmp	r7, #0
 8006eda:	f000 80d2 	beq.w	8007082 <_printf_i+0x1c6>
 8006ede:	2f58      	cmp	r7, #88	@ 0x58
 8006ee0:	f000 80b9 	beq.w	8007056 <_printf_i+0x19a>
 8006ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ee8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006eec:	e03a      	b.n	8006f64 <_printf_i+0xa8>
 8006eee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ef2:	2b15      	cmp	r3, #21
 8006ef4:	d8f6      	bhi.n	8006ee4 <_printf_i+0x28>
 8006ef6:	a101      	add	r1, pc, #4	@ (adr r1, 8006efc <_printf_i+0x40>)
 8006ef8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006efc:	08006f55 	.word	0x08006f55
 8006f00:	08006f69 	.word	0x08006f69
 8006f04:	08006ee5 	.word	0x08006ee5
 8006f08:	08006ee5 	.word	0x08006ee5
 8006f0c:	08006ee5 	.word	0x08006ee5
 8006f10:	08006ee5 	.word	0x08006ee5
 8006f14:	08006f69 	.word	0x08006f69
 8006f18:	08006ee5 	.word	0x08006ee5
 8006f1c:	08006ee5 	.word	0x08006ee5
 8006f20:	08006ee5 	.word	0x08006ee5
 8006f24:	08006ee5 	.word	0x08006ee5
 8006f28:	08007069 	.word	0x08007069
 8006f2c:	08006f93 	.word	0x08006f93
 8006f30:	08007023 	.word	0x08007023
 8006f34:	08006ee5 	.word	0x08006ee5
 8006f38:	08006ee5 	.word	0x08006ee5
 8006f3c:	0800708b 	.word	0x0800708b
 8006f40:	08006ee5 	.word	0x08006ee5
 8006f44:	08006f93 	.word	0x08006f93
 8006f48:	08006ee5 	.word	0x08006ee5
 8006f4c:	08006ee5 	.word	0x08006ee5
 8006f50:	0800702b 	.word	0x0800702b
 8006f54:	6833      	ldr	r3, [r6, #0]
 8006f56:	1d1a      	adds	r2, r3, #4
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6032      	str	r2, [r6, #0]
 8006f5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f64:	2301      	movs	r3, #1
 8006f66:	e09d      	b.n	80070a4 <_printf_i+0x1e8>
 8006f68:	6833      	ldr	r3, [r6, #0]
 8006f6a:	6820      	ldr	r0, [r4, #0]
 8006f6c:	1d19      	adds	r1, r3, #4
 8006f6e:	6031      	str	r1, [r6, #0]
 8006f70:	0606      	lsls	r6, r0, #24
 8006f72:	d501      	bpl.n	8006f78 <_printf_i+0xbc>
 8006f74:	681d      	ldr	r5, [r3, #0]
 8006f76:	e003      	b.n	8006f80 <_printf_i+0xc4>
 8006f78:	0645      	lsls	r5, r0, #25
 8006f7a:	d5fb      	bpl.n	8006f74 <_printf_i+0xb8>
 8006f7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f80:	2d00      	cmp	r5, #0
 8006f82:	da03      	bge.n	8006f8c <_printf_i+0xd0>
 8006f84:	232d      	movs	r3, #45	@ 0x2d
 8006f86:	426d      	negs	r5, r5
 8006f88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f8c:	4859      	ldr	r0, [pc, #356]	@ (80070f4 <_printf_i+0x238>)
 8006f8e:	230a      	movs	r3, #10
 8006f90:	e011      	b.n	8006fb6 <_printf_i+0xfa>
 8006f92:	6821      	ldr	r1, [r4, #0]
 8006f94:	6833      	ldr	r3, [r6, #0]
 8006f96:	0608      	lsls	r0, r1, #24
 8006f98:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f9c:	d402      	bmi.n	8006fa4 <_printf_i+0xe8>
 8006f9e:	0649      	lsls	r1, r1, #25
 8006fa0:	bf48      	it	mi
 8006fa2:	b2ad      	uxthmi	r5, r5
 8006fa4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fa6:	4853      	ldr	r0, [pc, #332]	@ (80070f4 <_printf_i+0x238>)
 8006fa8:	6033      	str	r3, [r6, #0]
 8006faa:	bf14      	ite	ne
 8006fac:	230a      	movne	r3, #10
 8006fae:	2308      	moveq	r3, #8
 8006fb0:	2100      	movs	r1, #0
 8006fb2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006fb6:	6866      	ldr	r6, [r4, #4]
 8006fb8:	60a6      	str	r6, [r4, #8]
 8006fba:	2e00      	cmp	r6, #0
 8006fbc:	bfa2      	ittt	ge
 8006fbe:	6821      	ldrge	r1, [r4, #0]
 8006fc0:	f021 0104 	bicge.w	r1, r1, #4
 8006fc4:	6021      	strge	r1, [r4, #0]
 8006fc6:	b90d      	cbnz	r5, 8006fcc <_printf_i+0x110>
 8006fc8:	2e00      	cmp	r6, #0
 8006fca:	d04b      	beq.n	8007064 <_printf_i+0x1a8>
 8006fcc:	4616      	mov	r6, r2
 8006fce:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fd2:	fb03 5711 	mls	r7, r3, r1, r5
 8006fd6:	5dc7      	ldrb	r7, [r0, r7]
 8006fd8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fdc:	462f      	mov	r7, r5
 8006fde:	42bb      	cmp	r3, r7
 8006fe0:	460d      	mov	r5, r1
 8006fe2:	d9f4      	bls.n	8006fce <_printf_i+0x112>
 8006fe4:	2b08      	cmp	r3, #8
 8006fe6:	d10b      	bne.n	8007000 <_printf_i+0x144>
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	07df      	lsls	r7, r3, #31
 8006fec:	d508      	bpl.n	8007000 <_printf_i+0x144>
 8006fee:	6923      	ldr	r3, [r4, #16]
 8006ff0:	6861      	ldr	r1, [r4, #4]
 8006ff2:	4299      	cmp	r1, r3
 8006ff4:	bfde      	ittt	le
 8006ff6:	2330      	movle	r3, #48	@ 0x30
 8006ff8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ffc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007000:	1b92      	subs	r2, r2, r6
 8007002:	6122      	str	r2, [r4, #16]
 8007004:	f8cd a000 	str.w	sl, [sp]
 8007008:	464b      	mov	r3, r9
 800700a:	aa03      	add	r2, sp, #12
 800700c:	4621      	mov	r1, r4
 800700e:	4640      	mov	r0, r8
 8007010:	f7ff fee6 	bl	8006de0 <_printf_common>
 8007014:	3001      	adds	r0, #1
 8007016:	d14a      	bne.n	80070ae <_printf_i+0x1f2>
 8007018:	f04f 30ff 	mov.w	r0, #4294967295
 800701c:	b004      	add	sp, #16
 800701e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	f043 0320 	orr.w	r3, r3, #32
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	4833      	ldr	r0, [pc, #204]	@ (80070f8 <_printf_i+0x23c>)
 800702c:	2778      	movs	r7, #120	@ 0x78
 800702e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007032:	6823      	ldr	r3, [r4, #0]
 8007034:	6831      	ldr	r1, [r6, #0]
 8007036:	061f      	lsls	r7, r3, #24
 8007038:	f851 5b04 	ldr.w	r5, [r1], #4
 800703c:	d402      	bmi.n	8007044 <_printf_i+0x188>
 800703e:	065f      	lsls	r7, r3, #25
 8007040:	bf48      	it	mi
 8007042:	b2ad      	uxthmi	r5, r5
 8007044:	6031      	str	r1, [r6, #0]
 8007046:	07d9      	lsls	r1, r3, #31
 8007048:	bf44      	itt	mi
 800704a:	f043 0320 	orrmi.w	r3, r3, #32
 800704e:	6023      	strmi	r3, [r4, #0]
 8007050:	b11d      	cbz	r5, 800705a <_printf_i+0x19e>
 8007052:	2310      	movs	r3, #16
 8007054:	e7ac      	b.n	8006fb0 <_printf_i+0xf4>
 8007056:	4827      	ldr	r0, [pc, #156]	@ (80070f4 <_printf_i+0x238>)
 8007058:	e7e9      	b.n	800702e <_printf_i+0x172>
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	f023 0320 	bic.w	r3, r3, #32
 8007060:	6023      	str	r3, [r4, #0]
 8007062:	e7f6      	b.n	8007052 <_printf_i+0x196>
 8007064:	4616      	mov	r6, r2
 8007066:	e7bd      	b.n	8006fe4 <_printf_i+0x128>
 8007068:	6833      	ldr	r3, [r6, #0]
 800706a:	6825      	ldr	r5, [r4, #0]
 800706c:	6961      	ldr	r1, [r4, #20]
 800706e:	1d18      	adds	r0, r3, #4
 8007070:	6030      	str	r0, [r6, #0]
 8007072:	062e      	lsls	r6, r5, #24
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	d501      	bpl.n	800707c <_printf_i+0x1c0>
 8007078:	6019      	str	r1, [r3, #0]
 800707a:	e002      	b.n	8007082 <_printf_i+0x1c6>
 800707c:	0668      	lsls	r0, r5, #25
 800707e:	d5fb      	bpl.n	8007078 <_printf_i+0x1bc>
 8007080:	8019      	strh	r1, [r3, #0]
 8007082:	2300      	movs	r3, #0
 8007084:	6123      	str	r3, [r4, #16]
 8007086:	4616      	mov	r6, r2
 8007088:	e7bc      	b.n	8007004 <_printf_i+0x148>
 800708a:	6833      	ldr	r3, [r6, #0]
 800708c:	1d1a      	adds	r2, r3, #4
 800708e:	6032      	str	r2, [r6, #0]
 8007090:	681e      	ldr	r6, [r3, #0]
 8007092:	6862      	ldr	r2, [r4, #4]
 8007094:	2100      	movs	r1, #0
 8007096:	4630      	mov	r0, r6
 8007098:	f7f9 f8c2 	bl	8000220 <memchr>
 800709c:	b108      	cbz	r0, 80070a2 <_printf_i+0x1e6>
 800709e:	1b80      	subs	r0, r0, r6
 80070a0:	6060      	str	r0, [r4, #4]
 80070a2:	6863      	ldr	r3, [r4, #4]
 80070a4:	6123      	str	r3, [r4, #16]
 80070a6:	2300      	movs	r3, #0
 80070a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070ac:	e7aa      	b.n	8007004 <_printf_i+0x148>
 80070ae:	6923      	ldr	r3, [r4, #16]
 80070b0:	4632      	mov	r2, r6
 80070b2:	4649      	mov	r1, r9
 80070b4:	4640      	mov	r0, r8
 80070b6:	47d0      	blx	sl
 80070b8:	3001      	adds	r0, #1
 80070ba:	d0ad      	beq.n	8007018 <_printf_i+0x15c>
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	079b      	lsls	r3, r3, #30
 80070c0:	d413      	bmi.n	80070ea <_printf_i+0x22e>
 80070c2:	68e0      	ldr	r0, [r4, #12]
 80070c4:	9b03      	ldr	r3, [sp, #12]
 80070c6:	4298      	cmp	r0, r3
 80070c8:	bfb8      	it	lt
 80070ca:	4618      	movlt	r0, r3
 80070cc:	e7a6      	b.n	800701c <_printf_i+0x160>
 80070ce:	2301      	movs	r3, #1
 80070d0:	4632      	mov	r2, r6
 80070d2:	4649      	mov	r1, r9
 80070d4:	4640      	mov	r0, r8
 80070d6:	47d0      	blx	sl
 80070d8:	3001      	adds	r0, #1
 80070da:	d09d      	beq.n	8007018 <_printf_i+0x15c>
 80070dc:	3501      	adds	r5, #1
 80070de:	68e3      	ldr	r3, [r4, #12]
 80070e0:	9903      	ldr	r1, [sp, #12]
 80070e2:	1a5b      	subs	r3, r3, r1
 80070e4:	42ab      	cmp	r3, r5
 80070e6:	dcf2      	bgt.n	80070ce <_printf_i+0x212>
 80070e8:	e7eb      	b.n	80070c2 <_printf_i+0x206>
 80070ea:	2500      	movs	r5, #0
 80070ec:	f104 0619 	add.w	r6, r4, #25
 80070f0:	e7f5      	b.n	80070de <_printf_i+0x222>
 80070f2:	bf00      	nop
 80070f4:	0800be02 	.word	0x0800be02
 80070f8:	0800be13 	.word	0x0800be13

080070fc <_scanf_float>:
 80070fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007100:	b087      	sub	sp, #28
 8007102:	4617      	mov	r7, r2
 8007104:	9303      	str	r3, [sp, #12]
 8007106:	688b      	ldr	r3, [r1, #8]
 8007108:	1e5a      	subs	r2, r3, #1
 800710a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800710e:	bf81      	itttt	hi
 8007110:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007114:	eb03 0b05 	addhi.w	fp, r3, r5
 8007118:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800711c:	608b      	strhi	r3, [r1, #8]
 800711e:	680b      	ldr	r3, [r1, #0]
 8007120:	460a      	mov	r2, r1
 8007122:	f04f 0500 	mov.w	r5, #0
 8007126:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800712a:	f842 3b1c 	str.w	r3, [r2], #28
 800712e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007132:	4680      	mov	r8, r0
 8007134:	460c      	mov	r4, r1
 8007136:	bf98      	it	ls
 8007138:	f04f 0b00 	movls.w	fp, #0
 800713c:	9201      	str	r2, [sp, #4]
 800713e:	4616      	mov	r6, r2
 8007140:	46aa      	mov	sl, r5
 8007142:	46a9      	mov	r9, r5
 8007144:	9502      	str	r5, [sp, #8]
 8007146:	68a2      	ldr	r2, [r4, #8]
 8007148:	b152      	cbz	r2, 8007160 <_scanf_float+0x64>
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	2b4e      	cmp	r3, #78	@ 0x4e
 8007150:	d864      	bhi.n	800721c <_scanf_float+0x120>
 8007152:	2b40      	cmp	r3, #64	@ 0x40
 8007154:	d83c      	bhi.n	80071d0 <_scanf_float+0xd4>
 8007156:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800715a:	b2c8      	uxtb	r0, r1
 800715c:	280e      	cmp	r0, #14
 800715e:	d93a      	bls.n	80071d6 <_scanf_float+0xda>
 8007160:	f1b9 0f00 	cmp.w	r9, #0
 8007164:	d003      	beq.n	800716e <_scanf_float+0x72>
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007172:	f1ba 0f01 	cmp.w	sl, #1
 8007176:	f200 8117 	bhi.w	80073a8 <_scanf_float+0x2ac>
 800717a:	9b01      	ldr	r3, [sp, #4]
 800717c:	429e      	cmp	r6, r3
 800717e:	f200 8108 	bhi.w	8007392 <_scanf_float+0x296>
 8007182:	2001      	movs	r0, #1
 8007184:	b007      	add	sp, #28
 8007186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800718a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800718e:	2a0d      	cmp	r2, #13
 8007190:	d8e6      	bhi.n	8007160 <_scanf_float+0x64>
 8007192:	a101      	add	r1, pc, #4	@ (adr r1, 8007198 <_scanf_float+0x9c>)
 8007194:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007198:	080072df 	.word	0x080072df
 800719c:	08007161 	.word	0x08007161
 80071a0:	08007161 	.word	0x08007161
 80071a4:	08007161 	.word	0x08007161
 80071a8:	0800733f 	.word	0x0800733f
 80071ac:	08007317 	.word	0x08007317
 80071b0:	08007161 	.word	0x08007161
 80071b4:	08007161 	.word	0x08007161
 80071b8:	080072ed 	.word	0x080072ed
 80071bc:	08007161 	.word	0x08007161
 80071c0:	08007161 	.word	0x08007161
 80071c4:	08007161 	.word	0x08007161
 80071c8:	08007161 	.word	0x08007161
 80071cc:	080072a5 	.word	0x080072a5
 80071d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80071d4:	e7db      	b.n	800718e <_scanf_float+0x92>
 80071d6:	290e      	cmp	r1, #14
 80071d8:	d8c2      	bhi.n	8007160 <_scanf_float+0x64>
 80071da:	a001      	add	r0, pc, #4	@ (adr r0, 80071e0 <_scanf_float+0xe4>)
 80071dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80071e0:	08007295 	.word	0x08007295
 80071e4:	08007161 	.word	0x08007161
 80071e8:	08007295 	.word	0x08007295
 80071ec:	0800732b 	.word	0x0800732b
 80071f0:	08007161 	.word	0x08007161
 80071f4:	0800723d 	.word	0x0800723d
 80071f8:	0800727b 	.word	0x0800727b
 80071fc:	0800727b 	.word	0x0800727b
 8007200:	0800727b 	.word	0x0800727b
 8007204:	0800727b 	.word	0x0800727b
 8007208:	0800727b 	.word	0x0800727b
 800720c:	0800727b 	.word	0x0800727b
 8007210:	0800727b 	.word	0x0800727b
 8007214:	0800727b 	.word	0x0800727b
 8007218:	0800727b 	.word	0x0800727b
 800721c:	2b6e      	cmp	r3, #110	@ 0x6e
 800721e:	d809      	bhi.n	8007234 <_scanf_float+0x138>
 8007220:	2b60      	cmp	r3, #96	@ 0x60
 8007222:	d8b2      	bhi.n	800718a <_scanf_float+0x8e>
 8007224:	2b54      	cmp	r3, #84	@ 0x54
 8007226:	d07b      	beq.n	8007320 <_scanf_float+0x224>
 8007228:	2b59      	cmp	r3, #89	@ 0x59
 800722a:	d199      	bne.n	8007160 <_scanf_float+0x64>
 800722c:	2d07      	cmp	r5, #7
 800722e:	d197      	bne.n	8007160 <_scanf_float+0x64>
 8007230:	2508      	movs	r5, #8
 8007232:	e02c      	b.n	800728e <_scanf_float+0x192>
 8007234:	2b74      	cmp	r3, #116	@ 0x74
 8007236:	d073      	beq.n	8007320 <_scanf_float+0x224>
 8007238:	2b79      	cmp	r3, #121	@ 0x79
 800723a:	e7f6      	b.n	800722a <_scanf_float+0x12e>
 800723c:	6821      	ldr	r1, [r4, #0]
 800723e:	05c8      	lsls	r0, r1, #23
 8007240:	d51b      	bpl.n	800727a <_scanf_float+0x17e>
 8007242:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007246:	6021      	str	r1, [r4, #0]
 8007248:	f109 0901 	add.w	r9, r9, #1
 800724c:	f1bb 0f00 	cmp.w	fp, #0
 8007250:	d003      	beq.n	800725a <_scanf_float+0x15e>
 8007252:	3201      	adds	r2, #1
 8007254:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007258:	60a2      	str	r2, [r4, #8]
 800725a:	68a3      	ldr	r3, [r4, #8]
 800725c:	3b01      	subs	r3, #1
 800725e:	60a3      	str	r3, [r4, #8]
 8007260:	6923      	ldr	r3, [r4, #16]
 8007262:	3301      	adds	r3, #1
 8007264:	6123      	str	r3, [r4, #16]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	3b01      	subs	r3, #1
 800726a:	2b00      	cmp	r3, #0
 800726c:	607b      	str	r3, [r7, #4]
 800726e:	f340 8087 	ble.w	8007380 <_scanf_float+0x284>
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	3301      	adds	r3, #1
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	e765      	b.n	8007146 <_scanf_float+0x4a>
 800727a:	eb1a 0105 	adds.w	r1, sl, r5
 800727e:	f47f af6f 	bne.w	8007160 <_scanf_float+0x64>
 8007282:	6822      	ldr	r2, [r4, #0]
 8007284:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007288:	6022      	str	r2, [r4, #0]
 800728a:	460d      	mov	r5, r1
 800728c:	468a      	mov	sl, r1
 800728e:	f806 3b01 	strb.w	r3, [r6], #1
 8007292:	e7e2      	b.n	800725a <_scanf_float+0x15e>
 8007294:	6822      	ldr	r2, [r4, #0]
 8007296:	0610      	lsls	r0, r2, #24
 8007298:	f57f af62 	bpl.w	8007160 <_scanf_float+0x64>
 800729c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072a0:	6022      	str	r2, [r4, #0]
 80072a2:	e7f4      	b.n	800728e <_scanf_float+0x192>
 80072a4:	f1ba 0f00 	cmp.w	sl, #0
 80072a8:	d10e      	bne.n	80072c8 <_scanf_float+0x1cc>
 80072aa:	f1b9 0f00 	cmp.w	r9, #0
 80072ae:	d10e      	bne.n	80072ce <_scanf_float+0x1d2>
 80072b0:	6822      	ldr	r2, [r4, #0]
 80072b2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80072b6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80072ba:	d108      	bne.n	80072ce <_scanf_float+0x1d2>
 80072bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80072c0:	6022      	str	r2, [r4, #0]
 80072c2:	f04f 0a01 	mov.w	sl, #1
 80072c6:	e7e2      	b.n	800728e <_scanf_float+0x192>
 80072c8:	f1ba 0f02 	cmp.w	sl, #2
 80072cc:	d055      	beq.n	800737a <_scanf_float+0x27e>
 80072ce:	2d01      	cmp	r5, #1
 80072d0:	d002      	beq.n	80072d8 <_scanf_float+0x1dc>
 80072d2:	2d04      	cmp	r5, #4
 80072d4:	f47f af44 	bne.w	8007160 <_scanf_float+0x64>
 80072d8:	3501      	adds	r5, #1
 80072da:	b2ed      	uxtb	r5, r5
 80072dc:	e7d7      	b.n	800728e <_scanf_float+0x192>
 80072de:	f1ba 0f01 	cmp.w	sl, #1
 80072e2:	f47f af3d 	bne.w	8007160 <_scanf_float+0x64>
 80072e6:	f04f 0a02 	mov.w	sl, #2
 80072ea:	e7d0      	b.n	800728e <_scanf_float+0x192>
 80072ec:	b97d      	cbnz	r5, 800730e <_scanf_float+0x212>
 80072ee:	f1b9 0f00 	cmp.w	r9, #0
 80072f2:	f47f af38 	bne.w	8007166 <_scanf_float+0x6a>
 80072f6:	6822      	ldr	r2, [r4, #0]
 80072f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80072fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007300:	f040 8108 	bne.w	8007514 <_scanf_float+0x418>
 8007304:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007308:	6022      	str	r2, [r4, #0]
 800730a:	2501      	movs	r5, #1
 800730c:	e7bf      	b.n	800728e <_scanf_float+0x192>
 800730e:	2d03      	cmp	r5, #3
 8007310:	d0e2      	beq.n	80072d8 <_scanf_float+0x1dc>
 8007312:	2d05      	cmp	r5, #5
 8007314:	e7de      	b.n	80072d4 <_scanf_float+0x1d8>
 8007316:	2d02      	cmp	r5, #2
 8007318:	f47f af22 	bne.w	8007160 <_scanf_float+0x64>
 800731c:	2503      	movs	r5, #3
 800731e:	e7b6      	b.n	800728e <_scanf_float+0x192>
 8007320:	2d06      	cmp	r5, #6
 8007322:	f47f af1d 	bne.w	8007160 <_scanf_float+0x64>
 8007326:	2507      	movs	r5, #7
 8007328:	e7b1      	b.n	800728e <_scanf_float+0x192>
 800732a:	6822      	ldr	r2, [r4, #0]
 800732c:	0591      	lsls	r1, r2, #22
 800732e:	f57f af17 	bpl.w	8007160 <_scanf_float+0x64>
 8007332:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007336:	6022      	str	r2, [r4, #0]
 8007338:	f8cd 9008 	str.w	r9, [sp, #8]
 800733c:	e7a7      	b.n	800728e <_scanf_float+0x192>
 800733e:	6822      	ldr	r2, [r4, #0]
 8007340:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007344:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007348:	d006      	beq.n	8007358 <_scanf_float+0x25c>
 800734a:	0550      	lsls	r0, r2, #21
 800734c:	f57f af08 	bpl.w	8007160 <_scanf_float+0x64>
 8007350:	f1b9 0f00 	cmp.w	r9, #0
 8007354:	f000 80de 	beq.w	8007514 <_scanf_float+0x418>
 8007358:	0591      	lsls	r1, r2, #22
 800735a:	bf58      	it	pl
 800735c:	9902      	ldrpl	r1, [sp, #8]
 800735e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007362:	bf58      	it	pl
 8007364:	eba9 0101 	subpl.w	r1, r9, r1
 8007368:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800736c:	bf58      	it	pl
 800736e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007372:	6022      	str	r2, [r4, #0]
 8007374:	f04f 0900 	mov.w	r9, #0
 8007378:	e789      	b.n	800728e <_scanf_float+0x192>
 800737a:	f04f 0a03 	mov.w	sl, #3
 800737e:	e786      	b.n	800728e <_scanf_float+0x192>
 8007380:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007384:	4639      	mov	r1, r7
 8007386:	4640      	mov	r0, r8
 8007388:	4798      	blx	r3
 800738a:	2800      	cmp	r0, #0
 800738c:	f43f aedb 	beq.w	8007146 <_scanf_float+0x4a>
 8007390:	e6e6      	b.n	8007160 <_scanf_float+0x64>
 8007392:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007396:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800739a:	463a      	mov	r2, r7
 800739c:	4640      	mov	r0, r8
 800739e:	4798      	blx	r3
 80073a0:	6923      	ldr	r3, [r4, #16]
 80073a2:	3b01      	subs	r3, #1
 80073a4:	6123      	str	r3, [r4, #16]
 80073a6:	e6e8      	b.n	800717a <_scanf_float+0x7e>
 80073a8:	1e6b      	subs	r3, r5, #1
 80073aa:	2b06      	cmp	r3, #6
 80073ac:	d824      	bhi.n	80073f8 <_scanf_float+0x2fc>
 80073ae:	2d02      	cmp	r5, #2
 80073b0:	d836      	bhi.n	8007420 <_scanf_float+0x324>
 80073b2:	9b01      	ldr	r3, [sp, #4]
 80073b4:	429e      	cmp	r6, r3
 80073b6:	f67f aee4 	bls.w	8007182 <_scanf_float+0x86>
 80073ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80073c2:	463a      	mov	r2, r7
 80073c4:	4640      	mov	r0, r8
 80073c6:	4798      	blx	r3
 80073c8:	6923      	ldr	r3, [r4, #16]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	6123      	str	r3, [r4, #16]
 80073ce:	e7f0      	b.n	80073b2 <_scanf_float+0x2b6>
 80073d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80073d8:	463a      	mov	r2, r7
 80073da:	4640      	mov	r0, r8
 80073dc:	4798      	blx	r3
 80073de:	6923      	ldr	r3, [r4, #16]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	6123      	str	r3, [r4, #16]
 80073e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073e8:	fa5f fa8a 	uxtb.w	sl, sl
 80073ec:	f1ba 0f02 	cmp.w	sl, #2
 80073f0:	d1ee      	bne.n	80073d0 <_scanf_float+0x2d4>
 80073f2:	3d03      	subs	r5, #3
 80073f4:	b2ed      	uxtb	r5, r5
 80073f6:	1b76      	subs	r6, r6, r5
 80073f8:	6823      	ldr	r3, [r4, #0]
 80073fa:	05da      	lsls	r2, r3, #23
 80073fc:	d530      	bpl.n	8007460 <_scanf_float+0x364>
 80073fe:	055b      	lsls	r3, r3, #21
 8007400:	d511      	bpl.n	8007426 <_scanf_float+0x32a>
 8007402:	9b01      	ldr	r3, [sp, #4]
 8007404:	429e      	cmp	r6, r3
 8007406:	f67f aebc 	bls.w	8007182 <_scanf_float+0x86>
 800740a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800740e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007412:	463a      	mov	r2, r7
 8007414:	4640      	mov	r0, r8
 8007416:	4798      	blx	r3
 8007418:	6923      	ldr	r3, [r4, #16]
 800741a:	3b01      	subs	r3, #1
 800741c:	6123      	str	r3, [r4, #16]
 800741e:	e7f0      	b.n	8007402 <_scanf_float+0x306>
 8007420:	46aa      	mov	sl, r5
 8007422:	46b3      	mov	fp, r6
 8007424:	e7de      	b.n	80073e4 <_scanf_float+0x2e8>
 8007426:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800742a:	6923      	ldr	r3, [r4, #16]
 800742c:	2965      	cmp	r1, #101	@ 0x65
 800742e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007432:	f106 35ff 	add.w	r5, r6, #4294967295
 8007436:	6123      	str	r3, [r4, #16]
 8007438:	d00c      	beq.n	8007454 <_scanf_float+0x358>
 800743a:	2945      	cmp	r1, #69	@ 0x45
 800743c:	d00a      	beq.n	8007454 <_scanf_float+0x358>
 800743e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007442:	463a      	mov	r2, r7
 8007444:	4640      	mov	r0, r8
 8007446:	4798      	blx	r3
 8007448:	6923      	ldr	r3, [r4, #16]
 800744a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800744e:	3b01      	subs	r3, #1
 8007450:	1eb5      	subs	r5, r6, #2
 8007452:	6123      	str	r3, [r4, #16]
 8007454:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007458:	463a      	mov	r2, r7
 800745a:	4640      	mov	r0, r8
 800745c:	4798      	blx	r3
 800745e:	462e      	mov	r6, r5
 8007460:	6822      	ldr	r2, [r4, #0]
 8007462:	f012 0210 	ands.w	r2, r2, #16
 8007466:	d001      	beq.n	800746c <_scanf_float+0x370>
 8007468:	2000      	movs	r0, #0
 800746a:	e68b      	b.n	8007184 <_scanf_float+0x88>
 800746c:	7032      	strb	r2, [r6, #0]
 800746e:	6823      	ldr	r3, [r4, #0]
 8007470:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007478:	d11c      	bne.n	80074b4 <_scanf_float+0x3b8>
 800747a:	9b02      	ldr	r3, [sp, #8]
 800747c:	454b      	cmp	r3, r9
 800747e:	eba3 0209 	sub.w	r2, r3, r9
 8007482:	d123      	bne.n	80074cc <_scanf_float+0x3d0>
 8007484:	9901      	ldr	r1, [sp, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	4640      	mov	r0, r8
 800748a:	f002 fc65 	bl	8009d58 <_strtod_r>
 800748e:	9b03      	ldr	r3, [sp, #12]
 8007490:	6821      	ldr	r1, [r4, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f011 0f02 	tst.w	r1, #2
 8007498:	ec57 6b10 	vmov	r6, r7, d0
 800749c:	f103 0204 	add.w	r2, r3, #4
 80074a0:	d01f      	beq.n	80074e2 <_scanf_float+0x3e6>
 80074a2:	9903      	ldr	r1, [sp, #12]
 80074a4:	600a      	str	r2, [r1, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	e9c3 6700 	strd	r6, r7, [r3]
 80074ac:	68e3      	ldr	r3, [r4, #12]
 80074ae:	3301      	adds	r3, #1
 80074b0:	60e3      	str	r3, [r4, #12]
 80074b2:	e7d9      	b.n	8007468 <_scanf_float+0x36c>
 80074b4:	9b04      	ldr	r3, [sp, #16]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d0e4      	beq.n	8007484 <_scanf_float+0x388>
 80074ba:	9905      	ldr	r1, [sp, #20]
 80074bc:	230a      	movs	r3, #10
 80074be:	3101      	adds	r1, #1
 80074c0:	4640      	mov	r0, r8
 80074c2:	f002 fcc9 	bl	8009e58 <_strtol_r>
 80074c6:	9b04      	ldr	r3, [sp, #16]
 80074c8:	9e05      	ldr	r6, [sp, #20]
 80074ca:	1ac2      	subs	r2, r0, r3
 80074cc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80074d0:	429e      	cmp	r6, r3
 80074d2:	bf28      	it	cs
 80074d4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80074d8:	4910      	ldr	r1, [pc, #64]	@ (800751c <_scanf_float+0x420>)
 80074da:	4630      	mov	r0, r6
 80074dc:	f000 f954 	bl	8007788 <siprintf>
 80074e0:	e7d0      	b.n	8007484 <_scanf_float+0x388>
 80074e2:	f011 0f04 	tst.w	r1, #4
 80074e6:	9903      	ldr	r1, [sp, #12]
 80074e8:	600a      	str	r2, [r1, #0]
 80074ea:	d1dc      	bne.n	80074a6 <_scanf_float+0x3aa>
 80074ec:	681d      	ldr	r5, [r3, #0]
 80074ee:	4632      	mov	r2, r6
 80074f0:	463b      	mov	r3, r7
 80074f2:	4630      	mov	r0, r6
 80074f4:	4639      	mov	r1, r7
 80074f6:	f7f9 fb41 	bl	8000b7c <__aeabi_dcmpun>
 80074fa:	b128      	cbz	r0, 8007508 <_scanf_float+0x40c>
 80074fc:	4808      	ldr	r0, [pc, #32]	@ (8007520 <_scanf_float+0x424>)
 80074fe:	f000 fad9 	bl	8007ab4 <nanf>
 8007502:	ed85 0a00 	vstr	s0, [r5]
 8007506:	e7d1      	b.n	80074ac <_scanf_float+0x3b0>
 8007508:	4630      	mov	r0, r6
 800750a:	4639      	mov	r1, r7
 800750c:	f7f9 fb94 	bl	8000c38 <__aeabi_d2f>
 8007510:	6028      	str	r0, [r5, #0]
 8007512:	e7cb      	b.n	80074ac <_scanf_float+0x3b0>
 8007514:	f04f 0900 	mov.w	r9, #0
 8007518:	e629      	b.n	800716e <_scanf_float+0x72>
 800751a:	bf00      	nop
 800751c:	0800be24 	.word	0x0800be24
 8007520:	0800c1bd 	.word	0x0800c1bd

08007524 <std>:
 8007524:	2300      	movs	r3, #0
 8007526:	b510      	push	{r4, lr}
 8007528:	4604      	mov	r4, r0
 800752a:	e9c0 3300 	strd	r3, r3, [r0]
 800752e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007532:	6083      	str	r3, [r0, #8]
 8007534:	8181      	strh	r1, [r0, #12]
 8007536:	6643      	str	r3, [r0, #100]	@ 0x64
 8007538:	81c2      	strh	r2, [r0, #14]
 800753a:	6183      	str	r3, [r0, #24]
 800753c:	4619      	mov	r1, r3
 800753e:	2208      	movs	r2, #8
 8007540:	305c      	adds	r0, #92	@ 0x5c
 8007542:	f000 fa19 	bl	8007978 <memset>
 8007546:	4b0d      	ldr	r3, [pc, #52]	@ (800757c <std+0x58>)
 8007548:	6263      	str	r3, [r4, #36]	@ 0x24
 800754a:	4b0d      	ldr	r3, [pc, #52]	@ (8007580 <std+0x5c>)
 800754c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800754e:	4b0d      	ldr	r3, [pc, #52]	@ (8007584 <std+0x60>)
 8007550:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007552:	4b0d      	ldr	r3, [pc, #52]	@ (8007588 <std+0x64>)
 8007554:	6323      	str	r3, [r4, #48]	@ 0x30
 8007556:	4b0d      	ldr	r3, [pc, #52]	@ (800758c <std+0x68>)
 8007558:	6224      	str	r4, [r4, #32]
 800755a:	429c      	cmp	r4, r3
 800755c:	d006      	beq.n	800756c <std+0x48>
 800755e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007562:	4294      	cmp	r4, r2
 8007564:	d002      	beq.n	800756c <std+0x48>
 8007566:	33d0      	adds	r3, #208	@ 0xd0
 8007568:	429c      	cmp	r4, r3
 800756a:	d105      	bne.n	8007578 <std+0x54>
 800756c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007574:	f000 ba8c 	b.w	8007a90 <__retarget_lock_init_recursive>
 8007578:	bd10      	pop	{r4, pc}
 800757a:	bf00      	nop
 800757c:	080077c9 	.word	0x080077c9
 8007580:	080077eb 	.word	0x080077eb
 8007584:	08007823 	.word	0x08007823
 8007588:	08007847 	.word	0x08007847
 800758c:	200003d0 	.word	0x200003d0

08007590 <stdio_exit_handler>:
 8007590:	4a02      	ldr	r2, [pc, #8]	@ (800759c <stdio_exit_handler+0xc>)
 8007592:	4903      	ldr	r1, [pc, #12]	@ (80075a0 <stdio_exit_handler+0x10>)
 8007594:	4803      	ldr	r0, [pc, #12]	@ (80075a4 <stdio_exit_handler+0x14>)
 8007596:	f000 b869 	b.w	800766c <_fwalk_sglue>
 800759a:	bf00      	nop
 800759c:	20000014 	.word	0x20000014
 80075a0:	0800a499 	.word	0x0800a499
 80075a4:	20000024 	.word	0x20000024

080075a8 <cleanup_stdio>:
 80075a8:	6841      	ldr	r1, [r0, #4]
 80075aa:	4b0c      	ldr	r3, [pc, #48]	@ (80075dc <cleanup_stdio+0x34>)
 80075ac:	4299      	cmp	r1, r3
 80075ae:	b510      	push	{r4, lr}
 80075b0:	4604      	mov	r4, r0
 80075b2:	d001      	beq.n	80075b8 <cleanup_stdio+0x10>
 80075b4:	f002 ff70 	bl	800a498 <_fflush_r>
 80075b8:	68a1      	ldr	r1, [r4, #8]
 80075ba:	4b09      	ldr	r3, [pc, #36]	@ (80075e0 <cleanup_stdio+0x38>)
 80075bc:	4299      	cmp	r1, r3
 80075be:	d002      	beq.n	80075c6 <cleanup_stdio+0x1e>
 80075c0:	4620      	mov	r0, r4
 80075c2:	f002 ff69 	bl	800a498 <_fflush_r>
 80075c6:	68e1      	ldr	r1, [r4, #12]
 80075c8:	4b06      	ldr	r3, [pc, #24]	@ (80075e4 <cleanup_stdio+0x3c>)
 80075ca:	4299      	cmp	r1, r3
 80075cc:	d004      	beq.n	80075d8 <cleanup_stdio+0x30>
 80075ce:	4620      	mov	r0, r4
 80075d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075d4:	f002 bf60 	b.w	800a498 <_fflush_r>
 80075d8:	bd10      	pop	{r4, pc}
 80075da:	bf00      	nop
 80075dc:	200003d0 	.word	0x200003d0
 80075e0:	20000438 	.word	0x20000438
 80075e4:	200004a0 	.word	0x200004a0

080075e8 <global_stdio_init.part.0>:
 80075e8:	b510      	push	{r4, lr}
 80075ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007618 <global_stdio_init.part.0+0x30>)
 80075ec:	4c0b      	ldr	r4, [pc, #44]	@ (800761c <global_stdio_init.part.0+0x34>)
 80075ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007620 <global_stdio_init.part.0+0x38>)
 80075f0:	601a      	str	r2, [r3, #0]
 80075f2:	4620      	mov	r0, r4
 80075f4:	2200      	movs	r2, #0
 80075f6:	2104      	movs	r1, #4
 80075f8:	f7ff ff94 	bl	8007524 <std>
 80075fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007600:	2201      	movs	r2, #1
 8007602:	2109      	movs	r1, #9
 8007604:	f7ff ff8e 	bl	8007524 <std>
 8007608:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800760c:	2202      	movs	r2, #2
 800760e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007612:	2112      	movs	r1, #18
 8007614:	f7ff bf86 	b.w	8007524 <std>
 8007618:	20000508 	.word	0x20000508
 800761c:	200003d0 	.word	0x200003d0
 8007620:	08007591 	.word	0x08007591

08007624 <__sfp_lock_acquire>:
 8007624:	4801      	ldr	r0, [pc, #4]	@ (800762c <__sfp_lock_acquire+0x8>)
 8007626:	f000 ba34 	b.w	8007a92 <__retarget_lock_acquire_recursive>
 800762a:	bf00      	nop
 800762c:	20000511 	.word	0x20000511

08007630 <__sfp_lock_release>:
 8007630:	4801      	ldr	r0, [pc, #4]	@ (8007638 <__sfp_lock_release+0x8>)
 8007632:	f000 ba2f 	b.w	8007a94 <__retarget_lock_release_recursive>
 8007636:	bf00      	nop
 8007638:	20000511 	.word	0x20000511

0800763c <__sinit>:
 800763c:	b510      	push	{r4, lr}
 800763e:	4604      	mov	r4, r0
 8007640:	f7ff fff0 	bl	8007624 <__sfp_lock_acquire>
 8007644:	6a23      	ldr	r3, [r4, #32]
 8007646:	b11b      	cbz	r3, 8007650 <__sinit+0x14>
 8007648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800764c:	f7ff bff0 	b.w	8007630 <__sfp_lock_release>
 8007650:	4b04      	ldr	r3, [pc, #16]	@ (8007664 <__sinit+0x28>)
 8007652:	6223      	str	r3, [r4, #32]
 8007654:	4b04      	ldr	r3, [pc, #16]	@ (8007668 <__sinit+0x2c>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1f5      	bne.n	8007648 <__sinit+0xc>
 800765c:	f7ff ffc4 	bl	80075e8 <global_stdio_init.part.0>
 8007660:	e7f2      	b.n	8007648 <__sinit+0xc>
 8007662:	bf00      	nop
 8007664:	080075a9 	.word	0x080075a9
 8007668:	20000508 	.word	0x20000508

0800766c <_fwalk_sglue>:
 800766c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007670:	4607      	mov	r7, r0
 8007672:	4688      	mov	r8, r1
 8007674:	4614      	mov	r4, r2
 8007676:	2600      	movs	r6, #0
 8007678:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800767c:	f1b9 0901 	subs.w	r9, r9, #1
 8007680:	d505      	bpl.n	800768e <_fwalk_sglue+0x22>
 8007682:	6824      	ldr	r4, [r4, #0]
 8007684:	2c00      	cmp	r4, #0
 8007686:	d1f7      	bne.n	8007678 <_fwalk_sglue+0xc>
 8007688:	4630      	mov	r0, r6
 800768a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800768e:	89ab      	ldrh	r3, [r5, #12]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d907      	bls.n	80076a4 <_fwalk_sglue+0x38>
 8007694:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007698:	3301      	adds	r3, #1
 800769a:	d003      	beq.n	80076a4 <_fwalk_sglue+0x38>
 800769c:	4629      	mov	r1, r5
 800769e:	4638      	mov	r0, r7
 80076a0:	47c0      	blx	r8
 80076a2:	4306      	orrs	r6, r0
 80076a4:	3568      	adds	r5, #104	@ 0x68
 80076a6:	e7e9      	b.n	800767c <_fwalk_sglue+0x10>

080076a8 <iprintf>:
 80076a8:	b40f      	push	{r0, r1, r2, r3}
 80076aa:	b507      	push	{r0, r1, r2, lr}
 80076ac:	4906      	ldr	r1, [pc, #24]	@ (80076c8 <iprintf+0x20>)
 80076ae:	ab04      	add	r3, sp, #16
 80076b0:	6808      	ldr	r0, [r1, #0]
 80076b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b6:	6881      	ldr	r1, [r0, #8]
 80076b8:	9301      	str	r3, [sp, #4]
 80076ba:	f002 fd51 	bl	800a160 <_vfiprintf_r>
 80076be:	b003      	add	sp, #12
 80076c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076c4:	b004      	add	sp, #16
 80076c6:	4770      	bx	lr
 80076c8:	20000020 	.word	0x20000020

080076cc <_puts_r>:
 80076cc:	6a03      	ldr	r3, [r0, #32]
 80076ce:	b570      	push	{r4, r5, r6, lr}
 80076d0:	6884      	ldr	r4, [r0, #8]
 80076d2:	4605      	mov	r5, r0
 80076d4:	460e      	mov	r6, r1
 80076d6:	b90b      	cbnz	r3, 80076dc <_puts_r+0x10>
 80076d8:	f7ff ffb0 	bl	800763c <__sinit>
 80076dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076de:	07db      	lsls	r3, r3, #31
 80076e0:	d405      	bmi.n	80076ee <_puts_r+0x22>
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	0598      	lsls	r0, r3, #22
 80076e6:	d402      	bmi.n	80076ee <_puts_r+0x22>
 80076e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076ea:	f000 f9d2 	bl	8007a92 <__retarget_lock_acquire_recursive>
 80076ee:	89a3      	ldrh	r3, [r4, #12]
 80076f0:	0719      	lsls	r1, r3, #28
 80076f2:	d502      	bpl.n	80076fa <_puts_r+0x2e>
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d135      	bne.n	8007766 <_puts_r+0x9a>
 80076fa:	4621      	mov	r1, r4
 80076fc:	4628      	mov	r0, r5
 80076fe:	f000 f8e5 	bl	80078cc <__swsetup_r>
 8007702:	b380      	cbz	r0, 8007766 <_puts_r+0x9a>
 8007704:	f04f 35ff 	mov.w	r5, #4294967295
 8007708:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800770a:	07da      	lsls	r2, r3, #31
 800770c:	d405      	bmi.n	800771a <_puts_r+0x4e>
 800770e:	89a3      	ldrh	r3, [r4, #12]
 8007710:	059b      	lsls	r3, r3, #22
 8007712:	d402      	bmi.n	800771a <_puts_r+0x4e>
 8007714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007716:	f000 f9bd 	bl	8007a94 <__retarget_lock_release_recursive>
 800771a:	4628      	mov	r0, r5
 800771c:	bd70      	pop	{r4, r5, r6, pc}
 800771e:	2b00      	cmp	r3, #0
 8007720:	da04      	bge.n	800772c <_puts_r+0x60>
 8007722:	69a2      	ldr	r2, [r4, #24]
 8007724:	429a      	cmp	r2, r3
 8007726:	dc17      	bgt.n	8007758 <_puts_r+0x8c>
 8007728:	290a      	cmp	r1, #10
 800772a:	d015      	beq.n	8007758 <_puts_r+0x8c>
 800772c:	6823      	ldr	r3, [r4, #0]
 800772e:	1c5a      	adds	r2, r3, #1
 8007730:	6022      	str	r2, [r4, #0]
 8007732:	7019      	strb	r1, [r3, #0]
 8007734:	68a3      	ldr	r3, [r4, #8]
 8007736:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800773a:	3b01      	subs	r3, #1
 800773c:	60a3      	str	r3, [r4, #8]
 800773e:	2900      	cmp	r1, #0
 8007740:	d1ed      	bne.n	800771e <_puts_r+0x52>
 8007742:	2b00      	cmp	r3, #0
 8007744:	da11      	bge.n	800776a <_puts_r+0x9e>
 8007746:	4622      	mov	r2, r4
 8007748:	210a      	movs	r1, #10
 800774a:	4628      	mov	r0, r5
 800774c:	f000 f87f 	bl	800784e <__swbuf_r>
 8007750:	3001      	adds	r0, #1
 8007752:	d0d7      	beq.n	8007704 <_puts_r+0x38>
 8007754:	250a      	movs	r5, #10
 8007756:	e7d7      	b.n	8007708 <_puts_r+0x3c>
 8007758:	4622      	mov	r2, r4
 800775a:	4628      	mov	r0, r5
 800775c:	f000 f877 	bl	800784e <__swbuf_r>
 8007760:	3001      	adds	r0, #1
 8007762:	d1e7      	bne.n	8007734 <_puts_r+0x68>
 8007764:	e7ce      	b.n	8007704 <_puts_r+0x38>
 8007766:	3e01      	subs	r6, #1
 8007768:	e7e4      	b.n	8007734 <_puts_r+0x68>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	1c5a      	adds	r2, r3, #1
 800776e:	6022      	str	r2, [r4, #0]
 8007770:	220a      	movs	r2, #10
 8007772:	701a      	strb	r2, [r3, #0]
 8007774:	e7ee      	b.n	8007754 <_puts_r+0x88>
	...

08007778 <puts>:
 8007778:	4b02      	ldr	r3, [pc, #8]	@ (8007784 <puts+0xc>)
 800777a:	4601      	mov	r1, r0
 800777c:	6818      	ldr	r0, [r3, #0]
 800777e:	f7ff bfa5 	b.w	80076cc <_puts_r>
 8007782:	bf00      	nop
 8007784:	20000020 	.word	0x20000020

08007788 <siprintf>:
 8007788:	b40e      	push	{r1, r2, r3}
 800778a:	b500      	push	{lr}
 800778c:	b09c      	sub	sp, #112	@ 0x70
 800778e:	ab1d      	add	r3, sp, #116	@ 0x74
 8007790:	9002      	str	r0, [sp, #8]
 8007792:	9006      	str	r0, [sp, #24]
 8007794:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007798:	4809      	ldr	r0, [pc, #36]	@ (80077c0 <siprintf+0x38>)
 800779a:	9107      	str	r1, [sp, #28]
 800779c:	9104      	str	r1, [sp, #16]
 800779e:	4909      	ldr	r1, [pc, #36]	@ (80077c4 <siprintf+0x3c>)
 80077a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077a4:	9105      	str	r1, [sp, #20]
 80077a6:	6800      	ldr	r0, [r0, #0]
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	a902      	add	r1, sp, #8
 80077ac:	f002 fbb2 	bl	8009f14 <_svfiprintf_r>
 80077b0:	9b02      	ldr	r3, [sp, #8]
 80077b2:	2200      	movs	r2, #0
 80077b4:	701a      	strb	r2, [r3, #0]
 80077b6:	b01c      	add	sp, #112	@ 0x70
 80077b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80077bc:	b003      	add	sp, #12
 80077be:	4770      	bx	lr
 80077c0:	20000020 	.word	0x20000020
 80077c4:	ffff0208 	.word	0xffff0208

080077c8 <__sread>:
 80077c8:	b510      	push	{r4, lr}
 80077ca:	460c      	mov	r4, r1
 80077cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077d0:	f000 f900 	bl	80079d4 <_read_r>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	bfab      	itete	ge
 80077d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077da:	89a3      	ldrhlt	r3, [r4, #12]
 80077dc:	181b      	addge	r3, r3, r0
 80077de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80077e2:	bfac      	ite	ge
 80077e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80077e6:	81a3      	strhlt	r3, [r4, #12]
 80077e8:	bd10      	pop	{r4, pc}

080077ea <__swrite>:
 80077ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ee:	461f      	mov	r7, r3
 80077f0:	898b      	ldrh	r3, [r1, #12]
 80077f2:	05db      	lsls	r3, r3, #23
 80077f4:	4605      	mov	r5, r0
 80077f6:	460c      	mov	r4, r1
 80077f8:	4616      	mov	r6, r2
 80077fa:	d505      	bpl.n	8007808 <__swrite+0x1e>
 80077fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007800:	2302      	movs	r3, #2
 8007802:	2200      	movs	r2, #0
 8007804:	f000 f8d4 	bl	80079b0 <_lseek_r>
 8007808:	89a3      	ldrh	r3, [r4, #12]
 800780a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800780e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007812:	81a3      	strh	r3, [r4, #12]
 8007814:	4632      	mov	r2, r6
 8007816:	463b      	mov	r3, r7
 8007818:	4628      	mov	r0, r5
 800781a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800781e:	f000 b8fb 	b.w	8007a18 <_write_r>

08007822 <__sseek>:
 8007822:	b510      	push	{r4, lr}
 8007824:	460c      	mov	r4, r1
 8007826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800782a:	f000 f8c1 	bl	80079b0 <_lseek_r>
 800782e:	1c43      	adds	r3, r0, #1
 8007830:	89a3      	ldrh	r3, [r4, #12]
 8007832:	bf15      	itete	ne
 8007834:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007836:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800783a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800783e:	81a3      	strheq	r3, [r4, #12]
 8007840:	bf18      	it	ne
 8007842:	81a3      	strhne	r3, [r4, #12]
 8007844:	bd10      	pop	{r4, pc}

08007846 <__sclose>:
 8007846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784a:	f000 b8a1 	b.w	8007990 <_close_r>

0800784e <__swbuf_r>:
 800784e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007850:	460e      	mov	r6, r1
 8007852:	4614      	mov	r4, r2
 8007854:	4605      	mov	r5, r0
 8007856:	b118      	cbz	r0, 8007860 <__swbuf_r+0x12>
 8007858:	6a03      	ldr	r3, [r0, #32]
 800785a:	b90b      	cbnz	r3, 8007860 <__swbuf_r+0x12>
 800785c:	f7ff feee 	bl	800763c <__sinit>
 8007860:	69a3      	ldr	r3, [r4, #24]
 8007862:	60a3      	str	r3, [r4, #8]
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	071a      	lsls	r2, r3, #28
 8007868:	d501      	bpl.n	800786e <__swbuf_r+0x20>
 800786a:	6923      	ldr	r3, [r4, #16]
 800786c:	b943      	cbnz	r3, 8007880 <__swbuf_r+0x32>
 800786e:	4621      	mov	r1, r4
 8007870:	4628      	mov	r0, r5
 8007872:	f000 f82b 	bl	80078cc <__swsetup_r>
 8007876:	b118      	cbz	r0, 8007880 <__swbuf_r+0x32>
 8007878:	f04f 37ff 	mov.w	r7, #4294967295
 800787c:	4638      	mov	r0, r7
 800787e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	6922      	ldr	r2, [r4, #16]
 8007884:	1a98      	subs	r0, r3, r2
 8007886:	6963      	ldr	r3, [r4, #20]
 8007888:	b2f6      	uxtb	r6, r6
 800788a:	4283      	cmp	r3, r0
 800788c:	4637      	mov	r7, r6
 800788e:	dc05      	bgt.n	800789c <__swbuf_r+0x4e>
 8007890:	4621      	mov	r1, r4
 8007892:	4628      	mov	r0, r5
 8007894:	f002 fe00 	bl	800a498 <_fflush_r>
 8007898:	2800      	cmp	r0, #0
 800789a:	d1ed      	bne.n	8007878 <__swbuf_r+0x2a>
 800789c:	68a3      	ldr	r3, [r4, #8]
 800789e:	3b01      	subs	r3, #1
 80078a0:	60a3      	str	r3, [r4, #8]
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	1c5a      	adds	r2, r3, #1
 80078a6:	6022      	str	r2, [r4, #0]
 80078a8:	701e      	strb	r6, [r3, #0]
 80078aa:	6962      	ldr	r2, [r4, #20]
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d004      	beq.n	80078bc <__swbuf_r+0x6e>
 80078b2:	89a3      	ldrh	r3, [r4, #12]
 80078b4:	07db      	lsls	r3, r3, #31
 80078b6:	d5e1      	bpl.n	800787c <__swbuf_r+0x2e>
 80078b8:	2e0a      	cmp	r6, #10
 80078ba:	d1df      	bne.n	800787c <__swbuf_r+0x2e>
 80078bc:	4621      	mov	r1, r4
 80078be:	4628      	mov	r0, r5
 80078c0:	f002 fdea 	bl	800a498 <_fflush_r>
 80078c4:	2800      	cmp	r0, #0
 80078c6:	d0d9      	beq.n	800787c <__swbuf_r+0x2e>
 80078c8:	e7d6      	b.n	8007878 <__swbuf_r+0x2a>
	...

080078cc <__swsetup_r>:
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	4b29      	ldr	r3, [pc, #164]	@ (8007974 <__swsetup_r+0xa8>)
 80078d0:	4605      	mov	r5, r0
 80078d2:	6818      	ldr	r0, [r3, #0]
 80078d4:	460c      	mov	r4, r1
 80078d6:	b118      	cbz	r0, 80078e0 <__swsetup_r+0x14>
 80078d8:	6a03      	ldr	r3, [r0, #32]
 80078da:	b90b      	cbnz	r3, 80078e0 <__swsetup_r+0x14>
 80078dc:	f7ff feae 	bl	800763c <__sinit>
 80078e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078e4:	0719      	lsls	r1, r3, #28
 80078e6:	d422      	bmi.n	800792e <__swsetup_r+0x62>
 80078e8:	06da      	lsls	r2, r3, #27
 80078ea:	d407      	bmi.n	80078fc <__swsetup_r+0x30>
 80078ec:	2209      	movs	r2, #9
 80078ee:	602a      	str	r2, [r5, #0]
 80078f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078f4:	81a3      	strh	r3, [r4, #12]
 80078f6:	f04f 30ff 	mov.w	r0, #4294967295
 80078fa:	e033      	b.n	8007964 <__swsetup_r+0x98>
 80078fc:	0758      	lsls	r0, r3, #29
 80078fe:	d512      	bpl.n	8007926 <__swsetup_r+0x5a>
 8007900:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007902:	b141      	cbz	r1, 8007916 <__swsetup_r+0x4a>
 8007904:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007908:	4299      	cmp	r1, r3
 800790a:	d002      	beq.n	8007912 <__swsetup_r+0x46>
 800790c:	4628      	mov	r0, r5
 800790e:	f000 ff23 	bl	8008758 <_free_r>
 8007912:	2300      	movs	r3, #0
 8007914:	6363      	str	r3, [r4, #52]	@ 0x34
 8007916:	89a3      	ldrh	r3, [r4, #12]
 8007918:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800791c:	81a3      	strh	r3, [r4, #12]
 800791e:	2300      	movs	r3, #0
 8007920:	6063      	str	r3, [r4, #4]
 8007922:	6923      	ldr	r3, [r4, #16]
 8007924:	6023      	str	r3, [r4, #0]
 8007926:	89a3      	ldrh	r3, [r4, #12]
 8007928:	f043 0308 	orr.w	r3, r3, #8
 800792c:	81a3      	strh	r3, [r4, #12]
 800792e:	6923      	ldr	r3, [r4, #16]
 8007930:	b94b      	cbnz	r3, 8007946 <__swsetup_r+0x7a>
 8007932:	89a3      	ldrh	r3, [r4, #12]
 8007934:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800793c:	d003      	beq.n	8007946 <__swsetup_r+0x7a>
 800793e:	4621      	mov	r1, r4
 8007940:	4628      	mov	r0, r5
 8007942:	f002 fdf7 	bl	800a534 <__smakebuf_r>
 8007946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800794a:	f013 0201 	ands.w	r2, r3, #1
 800794e:	d00a      	beq.n	8007966 <__swsetup_r+0x9a>
 8007950:	2200      	movs	r2, #0
 8007952:	60a2      	str	r2, [r4, #8]
 8007954:	6962      	ldr	r2, [r4, #20]
 8007956:	4252      	negs	r2, r2
 8007958:	61a2      	str	r2, [r4, #24]
 800795a:	6922      	ldr	r2, [r4, #16]
 800795c:	b942      	cbnz	r2, 8007970 <__swsetup_r+0xa4>
 800795e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007962:	d1c5      	bne.n	80078f0 <__swsetup_r+0x24>
 8007964:	bd38      	pop	{r3, r4, r5, pc}
 8007966:	0799      	lsls	r1, r3, #30
 8007968:	bf58      	it	pl
 800796a:	6962      	ldrpl	r2, [r4, #20]
 800796c:	60a2      	str	r2, [r4, #8]
 800796e:	e7f4      	b.n	800795a <__swsetup_r+0x8e>
 8007970:	2000      	movs	r0, #0
 8007972:	e7f7      	b.n	8007964 <__swsetup_r+0x98>
 8007974:	20000020 	.word	0x20000020

08007978 <memset>:
 8007978:	4402      	add	r2, r0
 800797a:	4603      	mov	r3, r0
 800797c:	4293      	cmp	r3, r2
 800797e:	d100      	bne.n	8007982 <memset+0xa>
 8007980:	4770      	bx	lr
 8007982:	f803 1b01 	strb.w	r1, [r3], #1
 8007986:	e7f9      	b.n	800797c <memset+0x4>

08007988 <_localeconv_r>:
 8007988:	4800      	ldr	r0, [pc, #0]	@ (800798c <_localeconv_r+0x4>)
 800798a:	4770      	bx	lr
 800798c:	20000160 	.word	0x20000160

08007990 <_close_r>:
 8007990:	b538      	push	{r3, r4, r5, lr}
 8007992:	4d06      	ldr	r5, [pc, #24]	@ (80079ac <_close_r+0x1c>)
 8007994:	2300      	movs	r3, #0
 8007996:	4604      	mov	r4, r0
 8007998:	4608      	mov	r0, r1
 800799a:	602b      	str	r3, [r5, #0]
 800799c:	f7f9 ff78 	bl	8001890 <_close>
 80079a0:	1c43      	adds	r3, r0, #1
 80079a2:	d102      	bne.n	80079aa <_close_r+0x1a>
 80079a4:	682b      	ldr	r3, [r5, #0]
 80079a6:	b103      	cbz	r3, 80079aa <_close_r+0x1a>
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	bd38      	pop	{r3, r4, r5, pc}
 80079ac:	2000050c 	.word	0x2000050c

080079b0 <_lseek_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	4d07      	ldr	r5, [pc, #28]	@ (80079d0 <_lseek_r+0x20>)
 80079b4:	4604      	mov	r4, r0
 80079b6:	4608      	mov	r0, r1
 80079b8:	4611      	mov	r1, r2
 80079ba:	2200      	movs	r2, #0
 80079bc:	602a      	str	r2, [r5, #0]
 80079be:	461a      	mov	r2, r3
 80079c0:	f7f9 ff8d 	bl	80018de <_lseek>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_lseek_r+0x1e>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_lseek_r+0x1e>
 80079cc:	6023      	str	r3, [r4, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	2000050c 	.word	0x2000050c

080079d4 <_read_r>:
 80079d4:	b538      	push	{r3, r4, r5, lr}
 80079d6:	4d07      	ldr	r5, [pc, #28]	@ (80079f4 <_read_r+0x20>)
 80079d8:	4604      	mov	r4, r0
 80079da:	4608      	mov	r0, r1
 80079dc:	4611      	mov	r1, r2
 80079de:	2200      	movs	r2, #0
 80079e0:	602a      	str	r2, [r5, #0]
 80079e2:	461a      	mov	r2, r3
 80079e4:	f7f9 ff1b 	bl	800181e <_read>
 80079e8:	1c43      	adds	r3, r0, #1
 80079ea:	d102      	bne.n	80079f2 <_read_r+0x1e>
 80079ec:	682b      	ldr	r3, [r5, #0]
 80079ee:	b103      	cbz	r3, 80079f2 <_read_r+0x1e>
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	bd38      	pop	{r3, r4, r5, pc}
 80079f4:	2000050c 	.word	0x2000050c

080079f8 <_sbrk_r>:
 80079f8:	b538      	push	{r3, r4, r5, lr}
 80079fa:	4d06      	ldr	r5, [pc, #24]	@ (8007a14 <_sbrk_r+0x1c>)
 80079fc:	2300      	movs	r3, #0
 80079fe:	4604      	mov	r4, r0
 8007a00:	4608      	mov	r0, r1
 8007a02:	602b      	str	r3, [r5, #0]
 8007a04:	f7f9 ff78 	bl	80018f8 <_sbrk>
 8007a08:	1c43      	adds	r3, r0, #1
 8007a0a:	d102      	bne.n	8007a12 <_sbrk_r+0x1a>
 8007a0c:	682b      	ldr	r3, [r5, #0]
 8007a0e:	b103      	cbz	r3, 8007a12 <_sbrk_r+0x1a>
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	bd38      	pop	{r3, r4, r5, pc}
 8007a14:	2000050c 	.word	0x2000050c

08007a18 <_write_r>:
 8007a18:	b538      	push	{r3, r4, r5, lr}
 8007a1a:	4d07      	ldr	r5, [pc, #28]	@ (8007a38 <_write_r+0x20>)
 8007a1c:	4604      	mov	r4, r0
 8007a1e:	4608      	mov	r0, r1
 8007a20:	4611      	mov	r1, r2
 8007a22:	2200      	movs	r2, #0
 8007a24:	602a      	str	r2, [r5, #0]
 8007a26:	461a      	mov	r2, r3
 8007a28:	f7f9 ff16 	bl	8001858 <_write>
 8007a2c:	1c43      	adds	r3, r0, #1
 8007a2e:	d102      	bne.n	8007a36 <_write_r+0x1e>
 8007a30:	682b      	ldr	r3, [r5, #0]
 8007a32:	b103      	cbz	r3, 8007a36 <_write_r+0x1e>
 8007a34:	6023      	str	r3, [r4, #0]
 8007a36:	bd38      	pop	{r3, r4, r5, pc}
 8007a38:	2000050c 	.word	0x2000050c

08007a3c <__errno>:
 8007a3c:	4b01      	ldr	r3, [pc, #4]	@ (8007a44 <__errno+0x8>)
 8007a3e:	6818      	ldr	r0, [r3, #0]
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	20000020 	.word	0x20000020

08007a48 <__libc_init_array>:
 8007a48:	b570      	push	{r4, r5, r6, lr}
 8007a4a:	4d0d      	ldr	r5, [pc, #52]	@ (8007a80 <__libc_init_array+0x38>)
 8007a4c:	4c0d      	ldr	r4, [pc, #52]	@ (8007a84 <__libc_init_array+0x3c>)
 8007a4e:	1b64      	subs	r4, r4, r5
 8007a50:	10a4      	asrs	r4, r4, #2
 8007a52:	2600      	movs	r6, #0
 8007a54:	42a6      	cmp	r6, r4
 8007a56:	d109      	bne.n	8007a6c <__libc_init_array+0x24>
 8007a58:	4d0b      	ldr	r5, [pc, #44]	@ (8007a88 <__libc_init_array+0x40>)
 8007a5a:	4c0c      	ldr	r4, [pc, #48]	@ (8007a8c <__libc_init_array+0x44>)
 8007a5c:	f003 fa1a 	bl	800ae94 <_init>
 8007a60:	1b64      	subs	r4, r4, r5
 8007a62:	10a4      	asrs	r4, r4, #2
 8007a64:	2600      	movs	r6, #0
 8007a66:	42a6      	cmp	r6, r4
 8007a68:	d105      	bne.n	8007a76 <__libc_init_array+0x2e>
 8007a6a:	bd70      	pop	{r4, r5, r6, pc}
 8007a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a70:	4798      	blx	r3
 8007a72:	3601      	adds	r6, #1
 8007a74:	e7ee      	b.n	8007a54 <__libc_init_array+0xc>
 8007a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a7a:	4798      	blx	r3
 8007a7c:	3601      	adds	r6, #1
 8007a7e:	e7f2      	b.n	8007a66 <__libc_init_array+0x1e>
 8007a80:	0800c228 	.word	0x0800c228
 8007a84:	0800c228 	.word	0x0800c228
 8007a88:	0800c228 	.word	0x0800c228
 8007a8c:	0800c22c 	.word	0x0800c22c

08007a90 <__retarget_lock_init_recursive>:
 8007a90:	4770      	bx	lr

08007a92 <__retarget_lock_acquire_recursive>:
 8007a92:	4770      	bx	lr

08007a94 <__retarget_lock_release_recursive>:
 8007a94:	4770      	bx	lr

08007a96 <memcpy>:
 8007a96:	440a      	add	r2, r1
 8007a98:	4291      	cmp	r1, r2
 8007a9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a9e:	d100      	bne.n	8007aa2 <memcpy+0xc>
 8007aa0:	4770      	bx	lr
 8007aa2:	b510      	push	{r4, lr}
 8007aa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007aa8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007aac:	4291      	cmp	r1, r2
 8007aae:	d1f9      	bne.n	8007aa4 <memcpy+0xe>
 8007ab0:	bd10      	pop	{r4, pc}
	...

08007ab4 <nanf>:
 8007ab4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007abc <nanf+0x8>
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	7fc00000 	.word	0x7fc00000

08007ac0 <quorem>:
 8007ac0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac4:	6903      	ldr	r3, [r0, #16]
 8007ac6:	690c      	ldr	r4, [r1, #16]
 8007ac8:	42a3      	cmp	r3, r4
 8007aca:	4607      	mov	r7, r0
 8007acc:	db7e      	blt.n	8007bcc <quorem+0x10c>
 8007ace:	3c01      	subs	r4, #1
 8007ad0:	f101 0814 	add.w	r8, r1, #20
 8007ad4:	00a3      	lsls	r3, r4, #2
 8007ad6:	f100 0514 	add.w	r5, r0, #20
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ae0:	9301      	str	r3, [sp, #4]
 8007ae2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ae6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aea:	3301      	adds	r3, #1
 8007aec:	429a      	cmp	r2, r3
 8007aee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007af2:	fbb2 f6f3 	udiv	r6, r2, r3
 8007af6:	d32e      	bcc.n	8007b56 <quorem+0x96>
 8007af8:	f04f 0a00 	mov.w	sl, #0
 8007afc:	46c4      	mov	ip, r8
 8007afe:	46ae      	mov	lr, r5
 8007b00:	46d3      	mov	fp, sl
 8007b02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b06:	b298      	uxth	r0, r3
 8007b08:	fb06 a000 	mla	r0, r6, r0, sl
 8007b0c:	0c02      	lsrs	r2, r0, #16
 8007b0e:	0c1b      	lsrs	r3, r3, #16
 8007b10:	fb06 2303 	mla	r3, r6, r3, r2
 8007b14:	f8de 2000 	ldr.w	r2, [lr]
 8007b18:	b280      	uxth	r0, r0
 8007b1a:	b292      	uxth	r2, r2
 8007b1c:	1a12      	subs	r2, r2, r0
 8007b1e:	445a      	add	r2, fp
 8007b20:	f8de 0000 	ldr.w	r0, [lr]
 8007b24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007b2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007b32:	b292      	uxth	r2, r2
 8007b34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007b38:	45e1      	cmp	r9, ip
 8007b3a:	f84e 2b04 	str.w	r2, [lr], #4
 8007b3e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007b42:	d2de      	bcs.n	8007b02 <quorem+0x42>
 8007b44:	9b00      	ldr	r3, [sp, #0]
 8007b46:	58eb      	ldr	r3, [r5, r3]
 8007b48:	b92b      	cbnz	r3, 8007b56 <quorem+0x96>
 8007b4a:	9b01      	ldr	r3, [sp, #4]
 8007b4c:	3b04      	subs	r3, #4
 8007b4e:	429d      	cmp	r5, r3
 8007b50:	461a      	mov	r2, r3
 8007b52:	d32f      	bcc.n	8007bb4 <quorem+0xf4>
 8007b54:	613c      	str	r4, [r7, #16]
 8007b56:	4638      	mov	r0, r7
 8007b58:	f001 f90c 	bl	8008d74 <__mcmp>
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	db25      	blt.n	8007bac <quorem+0xec>
 8007b60:	4629      	mov	r1, r5
 8007b62:	2000      	movs	r0, #0
 8007b64:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b68:	f8d1 c000 	ldr.w	ip, [r1]
 8007b6c:	fa1f fe82 	uxth.w	lr, r2
 8007b70:	fa1f f38c 	uxth.w	r3, ip
 8007b74:	eba3 030e 	sub.w	r3, r3, lr
 8007b78:	4403      	add	r3, r0
 8007b7a:	0c12      	lsrs	r2, r2, #16
 8007b7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007b80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b8a:	45c1      	cmp	r9, r8
 8007b8c:	f841 3b04 	str.w	r3, [r1], #4
 8007b90:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007b94:	d2e6      	bcs.n	8007b64 <quorem+0xa4>
 8007b96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b9e:	b922      	cbnz	r2, 8007baa <quorem+0xea>
 8007ba0:	3b04      	subs	r3, #4
 8007ba2:	429d      	cmp	r5, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	d30b      	bcc.n	8007bc0 <quorem+0x100>
 8007ba8:	613c      	str	r4, [r7, #16]
 8007baa:	3601      	adds	r6, #1
 8007bac:	4630      	mov	r0, r6
 8007bae:	b003      	add	sp, #12
 8007bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb4:	6812      	ldr	r2, [r2, #0]
 8007bb6:	3b04      	subs	r3, #4
 8007bb8:	2a00      	cmp	r2, #0
 8007bba:	d1cb      	bne.n	8007b54 <quorem+0x94>
 8007bbc:	3c01      	subs	r4, #1
 8007bbe:	e7c6      	b.n	8007b4e <quorem+0x8e>
 8007bc0:	6812      	ldr	r2, [r2, #0]
 8007bc2:	3b04      	subs	r3, #4
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	d1ef      	bne.n	8007ba8 <quorem+0xe8>
 8007bc8:	3c01      	subs	r4, #1
 8007bca:	e7ea      	b.n	8007ba2 <quorem+0xe2>
 8007bcc:	2000      	movs	r0, #0
 8007bce:	e7ee      	b.n	8007bae <quorem+0xee>

08007bd0 <_dtoa_r>:
 8007bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd4:	69c7      	ldr	r7, [r0, #28]
 8007bd6:	b099      	sub	sp, #100	@ 0x64
 8007bd8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007bdc:	ec55 4b10 	vmov	r4, r5, d0
 8007be0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007be2:	9109      	str	r1, [sp, #36]	@ 0x24
 8007be4:	4683      	mov	fp, r0
 8007be6:	920e      	str	r2, [sp, #56]	@ 0x38
 8007be8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007bea:	b97f      	cbnz	r7, 8007c0c <_dtoa_r+0x3c>
 8007bec:	2010      	movs	r0, #16
 8007bee:	f7fe fd77 	bl	80066e0 <malloc>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	f8cb 001c 	str.w	r0, [fp, #28]
 8007bf8:	b920      	cbnz	r0, 8007c04 <_dtoa_r+0x34>
 8007bfa:	4ba7      	ldr	r3, [pc, #668]	@ (8007e98 <_dtoa_r+0x2c8>)
 8007bfc:	21ef      	movs	r1, #239	@ 0xef
 8007bfe:	48a7      	ldr	r0, [pc, #668]	@ (8007e9c <_dtoa_r+0x2cc>)
 8007c00:	f002 fd2a 	bl	800a658 <__assert_func>
 8007c04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c08:	6007      	str	r7, [r0, #0]
 8007c0a:	60c7      	str	r7, [r0, #12]
 8007c0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c10:	6819      	ldr	r1, [r3, #0]
 8007c12:	b159      	cbz	r1, 8007c2c <_dtoa_r+0x5c>
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	604a      	str	r2, [r1, #4]
 8007c18:	2301      	movs	r3, #1
 8007c1a:	4093      	lsls	r3, r2
 8007c1c:	608b      	str	r3, [r1, #8]
 8007c1e:	4658      	mov	r0, fp
 8007c20:	f000 fe24 	bl	800886c <_Bfree>
 8007c24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	601a      	str	r2, [r3, #0]
 8007c2c:	1e2b      	subs	r3, r5, #0
 8007c2e:	bfb9      	ittee	lt
 8007c30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007c34:	9303      	strlt	r3, [sp, #12]
 8007c36:	2300      	movge	r3, #0
 8007c38:	6033      	strge	r3, [r6, #0]
 8007c3a:	9f03      	ldr	r7, [sp, #12]
 8007c3c:	4b98      	ldr	r3, [pc, #608]	@ (8007ea0 <_dtoa_r+0x2d0>)
 8007c3e:	bfbc      	itt	lt
 8007c40:	2201      	movlt	r2, #1
 8007c42:	6032      	strlt	r2, [r6, #0]
 8007c44:	43bb      	bics	r3, r7
 8007c46:	d112      	bne.n	8007c6e <_dtoa_r+0x9e>
 8007c48:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007c4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007c4e:	6013      	str	r3, [r2, #0]
 8007c50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c54:	4323      	orrs	r3, r4
 8007c56:	f000 854d 	beq.w	80086f4 <_dtoa_r+0xb24>
 8007c5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007c5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007eb4 <_dtoa_r+0x2e4>
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f000 854f 	beq.w	8008704 <_dtoa_r+0xb34>
 8007c66:	f10a 0303 	add.w	r3, sl, #3
 8007c6a:	f000 bd49 	b.w	8008700 <_dtoa_r+0xb30>
 8007c6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c72:	2200      	movs	r2, #0
 8007c74:	ec51 0b17 	vmov	r0, r1, d7
 8007c78:	2300      	movs	r3, #0
 8007c7a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007c7e:	f7f8 ff4b 	bl	8000b18 <__aeabi_dcmpeq>
 8007c82:	4680      	mov	r8, r0
 8007c84:	b158      	cbz	r0, 8007c9e <_dtoa_r+0xce>
 8007c86:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007c88:	2301      	movs	r3, #1
 8007c8a:	6013      	str	r3, [r2, #0]
 8007c8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007c8e:	b113      	cbz	r3, 8007c96 <_dtoa_r+0xc6>
 8007c90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007c92:	4b84      	ldr	r3, [pc, #528]	@ (8007ea4 <_dtoa_r+0x2d4>)
 8007c94:	6013      	str	r3, [r2, #0]
 8007c96:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007eb8 <_dtoa_r+0x2e8>
 8007c9a:	f000 bd33 	b.w	8008704 <_dtoa_r+0xb34>
 8007c9e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007ca2:	aa16      	add	r2, sp, #88	@ 0x58
 8007ca4:	a917      	add	r1, sp, #92	@ 0x5c
 8007ca6:	4658      	mov	r0, fp
 8007ca8:	f001 f984 	bl	8008fb4 <__d2b>
 8007cac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007cb0:	4681      	mov	r9, r0
 8007cb2:	2e00      	cmp	r6, #0
 8007cb4:	d077      	beq.n	8007da6 <_dtoa_r+0x1d6>
 8007cb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cb8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007cbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007cc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ccc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4b74      	ldr	r3, [pc, #464]	@ (8007ea8 <_dtoa_r+0x2d8>)
 8007cd6:	f7f8 faff 	bl	80002d8 <__aeabi_dsub>
 8007cda:	a369      	add	r3, pc, #420	@ (adr r3, 8007e80 <_dtoa_r+0x2b0>)
 8007cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce0:	f7f8 fcb2 	bl	8000648 <__aeabi_dmul>
 8007ce4:	a368      	add	r3, pc, #416	@ (adr r3, 8007e88 <_dtoa_r+0x2b8>)
 8007ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cea:	f7f8 faf7 	bl	80002dc <__adddf3>
 8007cee:	4604      	mov	r4, r0
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	460d      	mov	r5, r1
 8007cf4:	f7f8 fc3e 	bl	8000574 <__aeabi_i2d>
 8007cf8:	a365      	add	r3, pc, #404	@ (adr r3, 8007e90 <_dtoa_r+0x2c0>)
 8007cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfe:	f7f8 fca3 	bl	8000648 <__aeabi_dmul>
 8007d02:	4602      	mov	r2, r0
 8007d04:	460b      	mov	r3, r1
 8007d06:	4620      	mov	r0, r4
 8007d08:	4629      	mov	r1, r5
 8007d0a:	f7f8 fae7 	bl	80002dc <__adddf3>
 8007d0e:	4604      	mov	r4, r0
 8007d10:	460d      	mov	r5, r1
 8007d12:	f7f8 ff49 	bl	8000ba8 <__aeabi_d2iz>
 8007d16:	2200      	movs	r2, #0
 8007d18:	4607      	mov	r7, r0
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	4629      	mov	r1, r5
 8007d20:	f7f8 ff04 	bl	8000b2c <__aeabi_dcmplt>
 8007d24:	b140      	cbz	r0, 8007d38 <_dtoa_r+0x168>
 8007d26:	4638      	mov	r0, r7
 8007d28:	f7f8 fc24 	bl	8000574 <__aeabi_i2d>
 8007d2c:	4622      	mov	r2, r4
 8007d2e:	462b      	mov	r3, r5
 8007d30:	f7f8 fef2 	bl	8000b18 <__aeabi_dcmpeq>
 8007d34:	b900      	cbnz	r0, 8007d38 <_dtoa_r+0x168>
 8007d36:	3f01      	subs	r7, #1
 8007d38:	2f16      	cmp	r7, #22
 8007d3a:	d851      	bhi.n	8007de0 <_dtoa_r+0x210>
 8007d3c:	4b5b      	ldr	r3, [pc, #364]	@ (8007eac <_dtoa_r+0x2dc>)
 8007d3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d4a:	f7f8 feef 	bl	8000b2c <__aeabi_dcmplt>
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	d048      	beq.n	8007de4 <_dtoa_r+0x214>
 8007d52:	3f01      	subs	r7, #1
 8007d54:	2300      	movs	r3, #0
 8007d56:	9312      	str	r3, [sp, #72]	@ 0x48
 8007d58:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d5a:	1b9b      	subs	r3, r3, r6
 8007d5c:	1e5a      	subs	r2, r3, #1
 8007d5e:	bf44      	itt	mi
 8007d60:	f1c3 0801 	rsbmi	r8, r3, #1
 8007d64:	2300      	movmi	r3, #0
 8007d66:	9208      	str	r2, [sp, #32]
 8007d68:	bf54      	ite	pl
 8007d6a:	f04f 0800 	movpl.w	r8, #0
 8007d6e:	9308      	strmi	r3, [sp, #32]
 8007d70:	2f00      	cmp	r7, #0
 8007d72:	db39      	blt.n	8007de8 <_dtoa_r+0x218>
 8007d74:	9b08      	ldr	r3, [sp, #32]
 8007d76:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007d78:	443b      	add	r3, r7
 8007d7a:	9308      	str	r3, [sp, #32]
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d82:	2b09      	cmp	r3, #9
 8007d84:	d864      	bhi.n	8007e50 <_dtoa_r+0x280>
 8007d86:	2b05      	cmp	r3, #5
 8007d88:	bfc4      	itt	gt
 8007d8a:	3b04      	subgt	r3, #4
 8007d8c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d90:	f1a3 0302 	sub.w	r3, r3, #2
 8007d94:	bfcc      	ite	gt
 8007d96:	2400      	movgt	r4, #0
 8007d98:	2401      	movle	r4, #1
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	d863      	bhi.n	8007e66 <_dtoa_r+0x296>
 8007d9e:	e8df f003 	tbb	[pc, r3]
 8007da2:	372a      	.short	0x372a
 8007da4:	5535      	.short	0x5535
 8007da6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007daa:	441e      	add	r6, r3
 8007dac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007db0:	2b20      	cmp	r3, #32
 8007db2:	bfc1      	itttt	gt
 8007db4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007db8:	409f      	lslgt	r7, r3
 8007dba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007dbe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007dc2:	bfd6      	itet	le
 8007dc4:	f1c3 0320 	rsble	r3, r3, #32
 8007dc8:	ea47 0003 	orrgt.w	r0, r7, r3
 8007dcc:	fa04 f003 	lslle.w	r0, r4, r3
 8007dd0:	f7f8 fbc0 	bl	8000554 <__aeabi_ui2d>
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007dda:	3e01      	subs	r6, #1
 8007ddc:	9214      	str	r2, [sp, #80]	@ 0x50
 8007dde:	e777      	b.n	8007cd0 <_dtoa_r+0x100>
 8007de0:	2301      	movs	r3, #1
 8007de2:	e7b8      	b.n	8007d56 <_dtoa_r+0x186>
 8007de4:	9012      	str	r0, [sp, #72]	@ 0x48
 8007de6:	e7b7      	b.n	8007d58 <_dtoa_r+0x188>
 8007de8:	427b      	negs	r3, r7
 8007dea:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dec:	2300      	movs	r3, #0
 8007dee:	eba8 0807 	sub.w	r8, r8, r7
 8007df2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007df4:	e7c4      	b.n	8007d80 <_dtoa_r+0x1b0>
 8007df6:	2300      	movs	r3, #0
 8007df8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	dc35      	bgt.n	8007e6c <_dtoa_r+0x29c>
 8007e00:	2301      	movs	r3, #1
 8007e02:	9300      	str	r3, [sp, #0]
 8007e04:	9307      	str	r3, [sp, #28]
 8007e06:	461a      	mov	r2, r3
 8007e08:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e0a:	e00b      	b.n	8007e24 <_dtoa_r+0x254>
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e7f3      	b.n	8007df8 <_dtoa_r+0x228>
 8007e10:	2300      	movs	r3, #0
 8007e12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e16:	18fb      	adds	r3, r7, r3
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	9307      	str	r3, [sp, #28]
 8007e20:	bfb8      	it	lt
 8007e22:	2301      	movlt	r3, #1
 8007e24:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007e28:	2100      	movs	r1, #0
 8007e2a:	2204      	movs	r2, #4
 8007e2c:	f102 0514 	add.w	r5, r2, #20
 8007e30:	429d      	cmp	r5, r3
 8007e32:	d91f      	bls.n	8007e74 <_dtoa_r+0x2a4>
 8007e34:	6041      	str	r1, [r0, #4]
 8007e36:	4658      	mov	r0, fp
 8007e38:	f000 fcd8 	bl	80087ec <_Balloc>
 8007e3c:	4682      	mov	sl, r0
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	d13c      	bne.n	8007ebc <_dtoa_r+0x2ec>
 8007e42:	4b1b      	ldr	r3, [pc, #108]	@ (8007eb0 <_dtoa_r+0x2e0>)
 8007e44:	4602      	mov	r2, r0
 8007e46:	f240 11af 	movw	r1, #431	@ 0x1af
 8007e4a:	e6d8      	b.n	8007bfe <_dtoa_r+0x2e>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e7e0      	b.n	8007e12 <_dtoa_r+0x242>
 8007e50:	2401      	movs	r4, #1
 8007e52:	2300      	movs	r3, #0
 8007e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e56:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007e58:	f04f 33ff 	mov.w	r3, #4294967295
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	9307      	str	r3, [sp, #28]
 8007e60:	2200      	movs	r2, #0
 8007e62:	2312      	movs	r3, #18
 8007e64:	e7d0      	b.n	8007e08 <_dtoa_r+0x238>
 8007e66:	2301      	movs	r3, #1
 8007e68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e6a:	e7f5      	b.n	8007e58 <_dtoa_r+0x288>
 8007e6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	9307      	str	r3, [sp, #28]
 8007e72:	e7d7      	b.n	8007e24 <_dtoa_r+0x254>
 8007e74:	3101      	adds	r1, #1
 8007e76:	0052      	lsls	r2, r2, #1
 8007e78:	e7d8      	b.n	8007e2c <_dtoa_r+0x25c>
 8007e7a:	bf00      	nop
 8007e7c:	f3af 8000 	nop.w
 8007e80:	636f4361 	.word	0x636f4361
 8007e84:	3fd287a7 	.word	0x3fd287a7
 8007e88:	8b60c8b3 	.word	0x8b60c8b3
 8007e8c:	3fc68a28 	.word	0x3fc68a28
 8007e90:	509f79fb 	.word	0x509f79fb
 8007e94:	3fd34413 	.word	0x3fd34413
 8007e98:	0800be36 	.word	0x0800be36
 8007e9c:	0800be4d 	.word	0x0800be4d
 8007ea0:	7ff00000 	.word	0x7ff00000
 8007ea4:	0800be01 	.word	0x0800be01
 8007ea8:	3ff80000 	.word	0x3ff80000
 8007eac:	0800bf48 	.word	0x0800bf48
 8007eb0:	0800bea5 	.word	0x0800bea5
 8007eb4:	0800be32 	.word	0x0800be32
 8007eb8:	0800be00 	.word	0x0800be00
 8007ebc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ec0:	6018      	str	r0, [r3, #0]
 8007ec2:	9b07      	ldr	r3, [sp, #28]
 8007ec4:	2b0e      	cmp	r3, #14
 8007ec6:	f200 80a4 	bhi.w	8008012 <_dtoa_r+0x442>
 8007eca:	2c00      	cmp	r4, #0
 8007ecc:	f000 80a1 	beq.w	8008012 <_dtoa_r+0x442>
 8007ed0:	2f00      	cmp	r7, #0
 8007ed2:	dd33      	ble.n	8007f3c <_dtoa_r+0x36c>
 8007ed4:	4bad      	ldr	r3, [pc, #692]	@ (800818c <_dtoa_r+0x5bc>)
 8007ed6:	f007 020f 	and.w	r2, r7, #15
 8007eda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ede:	ed93 7b00 	vldr	d7, [r3]
 8007ee2:	05f8      	lsls	r0, r7, #23
 8007ee4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007ee8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007eec:	d516      	bpl.n	8007f1c <_dtoa_r+0x34c>
 8007eee:	4ba8      	ldr	r3, [pc, #672]	@ (8008190 <_dtoa_r+0x5c0>)
 8007ef0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ef4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ef8:	f7f8 fcd0 	bl	800089c <__aeabi_ddiv>
 8007efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f00:	f004 040f 	and.w	r4, r4, #15
 8007f04:	2603      	movs	r6, #3
 8007f06:	4da2      	ldr	r5, [pc, #648]	@ (8008190 <_dtoa_r+0x5c0>)
 8007f08:	b954      	cbnz	r4, 8007f20 <_dtoa_r+0x350>
 8007f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f12:	f7f8 fcc3 	bl	800089c <__aeabi_ddiv>
 8007f16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f1a:	e028      	b.n	8007f6e <_dtoa_r+0x39e>
 8007f1c:	2602      	movs	r6, #2
 8007f1e:	e7f2      	b.n	8007f06 <_dtoa_r+0x336>
 8007f20:	07e1      	lsls	r1, r4, #31
 8007f22:	d508      	bpl.n	8007f36 <_dtoa_r+0x366>
 8007f24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f2c:	f7f8 fb8c 	bl	8000648 <__aeabi_dmul>
 8007f30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f34:	3601      	adds	r6, #1
 8007f36:	1064      	asrs	r4, r4, #1
 8007f38:	3508      	adds	r5, #8
 8007f3a:	e7e5      	b.n	8007f08 <_dtoa_r+0x338>
 8007f3c:	f000 80d2 	beq.w	80080e4 <_dtoa_r+0x514>
 8007f40:	427c      	negs	r4, r7
 8007f42:	4b92      	ldr	r3, [pc, #584]	@ (800818c <_dtoa_r+0x5bc>)
 8007f44:	4d92      	ldr	r5, [pc, #584]	@ (8008190 <_dtoa_r+0x5c0>)
 8007f46:	f004 020f 	and.w	r2, r4, #15
 8007f4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f56:	f7f8 fb77 	bl	8000648 <__aeabi_dmul>
 8007f5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f5e:	1124      	asrs	r4, r4, #4
 8007f60:	2300      	movs	r3, #0
 8007f62:	2602      	movs	r6, #2
 8007f64:	2c00      	cmp	r4, #0
 8007f66:	f040 80b2 	bne.w	80080ce <_dtoa_r+0x4fe>
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1d3      	bne.n	8007f16 <_dtoa_r+0x346>
 8007f6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f70:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f000 80b7 	beq.w	80080e8 <_dtoa_r+0x518>
 8007f7a:	4b86      	ldr	r3, [pc, #536]	@ (8008194 <_dtoa_r+0x5c4>)
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	4620      	mov	r0, r4
 8007f80:	4629      	mov	r1, r5
 8007f82:	f7f8 fdd3 	bl	8000b2c <__aeabi_dcmplt>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	f000 80ae 	beq.w	80080e8 <_dtoa_r+0x518>
 8007f8c:	9b07      	ldr	r3, [sp, #28]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	f000 80aa 	beq.w	80080e8 <_dtoa_r+0x518>
 8007f94:	9b00      	ldr	r3, [sp, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	dd37      	ble.n	800800a <_dtoa_r+0x43a>
 8007f9a:	1e7b      	subs	r3, r7, #1
 8007f9c:	9304      	str	r3, [sp, #16]
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	4b7d      	ldr	r3, [pc, #500]	@ (8008198 <_dtoa_r+0x5c8>)
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	4629      	mov	r1, r5
 8007fa6:	f7f8 fb4f 	bl	8000648 <__aeabi_dmul>
 8007faa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fae:	9c00      	ldr	r4, [sp, #0]
 8007fb0:	3601      	adds	r6, #1
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	f7f8 fade 	bl	8000574 <__aeabi_i2d>
 8007fb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fbc:	f7f8 fb44 	bl	8000648 <__aeabi_dmul>
 8007fc0:	4b76      	ldr	r3, [pc, #472]	@ (800819c <_dtoa_r+0x5cc>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f7f8 f98a 	bl	80002dc <__adddf3>
 8007fc8:	4605      	mov	r5, r0
 8007fca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007fce:	2c00      	cmp	r4, #0
 8007fd0:	f040 808d 	bne.w	80080ee <_dtoa_r+0x51e>
 8007fd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fd8:	4b71      	ldr	r3, [pc, #452]	@ (80081a0 <_dtoa_r+0x5d0>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f7f8 f97c 	bl	80002d8 <__aeabi_dsub>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007fe8:	462a      	mov	r2, r5
 8007fea:	4633      	mov	r3, r6
 8007fec:	f7f8 fdbc 	bl	8000b68 <__aeabi_dcmpgt>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	f040 828b 	bne.w	800850c <_dtoa_r+0x93c>
 8007ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ffa:	462a      	mov	r2, r5
 8007ffc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008000:	f7f8 fd94 	bl	8000b2c <__aeabi_dcmplt>
 8008004:	2800      	cmp	r0, #0
 8008006:	f040 8128 	bne.w	800825a <_dtoa_r+0x68a>
 800800a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800800e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008012:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008014:	2b00      	cmp	r3, #0
 8008016:	f2c0 815a 	blt.w	80082ce <_dtoa_r+0x6fe>
 800801a:	2f0e      	cmp	r7, #14
 800801c:	f300 8157 	bgt.w	80082ce <_dtoa_r+0x6fe>
 8008020:	4b5a      	ldr	r3, [pc, #360]	@ (800818c <_dtoa_r+0x5bc>)
 8008022:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008026:	ed93 7b00 	vldr	d7, [r3]
 800802a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800802c:	2b00      	cmp	r3, #0
 800802e:	ed8d 7b00 	vstr	d7, [sp]
 8008032:	da03      	bge.n	800803c <_dtoa_r+0x46c>
 8008034:	9b07      	ldr	r3, [sp, #28]
 8008036:	2b00      	cmp	r3, #0
 8008038:	f340 8101 	ble.w	800823e <_dtoa_r+0x66e>
 800803c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008040:	4656      	mov	r6, sl
 8008042:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008046:	4620      	mov	r0, r4
 8008048:	4629      	mov	r1, r5
 800804a:	f7f8 fc27 	bl	800089c <__aeabi_ddiv>
 800804e:	f7f8 fdab 	bl	8000ba8 <__aeabi_d2iz>
 8008052:	4680      	mov	r8, r0
 8008054:	f7f8 fa8e 	bl	8000574 <__aeabi_i2d>
 8008058:	e9dd 2300 	ldrd	r2, r3, [sp]
 800805c:	f7f8 faf4 	bl	8000648 <__aeabi_dmul>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4620      	mov	r0, r4
 8008066:	4629      	mov	r1, r5
 8008068:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800806c:	f7f8 f934 	bl	80002d8 <__aeabi_dsub>
 8008070:	f806 4b01 	strb.w	r4, [r6], #1
 8008074:	9d07      	ldr	r5, [sp, #28]
 8008076:	eba6 040a 	sub.w	r4, r6, sl
 800807a:	42a5      	cmp	r5, r4
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	f040 8117 	bne.w	80082b2 <_dtoa_r+0x6e2>
 8008084:	f7f8 f92a 	bl	80002dc <__adddf3>
 8008088:	e9dd 2300 	ldrd	r2, r3, [sp]
 800808c:	4604      	mov	r4, r0
 800808e:	460d      	mov	r5, r1
 8008090:	f7f8 fd6a 	bl	8000b68 <__aeabi_dcmpgt>
 8008094:	2800      	cmp	r0, #0
 8008096:	f040 80f9 	bne.w	800828c <_dtoa_r+0x6bc>
 800809a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800809e:	4620      	mov	r0, r4
 80080a0:	4629      	mov	r1, r5
 80080a2:	f7f8 fd39 	bl	8000b18 <__aeabi_dcmpeq>
 80080a6:	b118      	cbz	r0, 80080b0 <_dtoa_r+0x4e0>
 80080a8:	f018 0f01 	tst.w	r8, #1
 80080ac:	f040 80ee 	bne.w	800828c <_dtoa_r+0x6bc>
 80080b0:	4649      	mov	r1, r9
 80080b2:	4658      	mov	r0, fp
 80080b4:	f000 fbda 	bl	800886c <_Bfree>
 80080b8:	2300      	movs	r3, #0
 80080ba:	7033      	strb	r3, [r6, #0]
 80080bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80080be:	3701      	adds	r7, #1
 80080c0:	601f      	str	r7, [r3, #0]
 80080c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 831d 	beq.w	8008704 <_dtoa_r+0xb34>
 80080ca:	601e      	str	r6, [r3, #0]
 80080cc:	e31a      	b.n	8008704 <_dtoa_r+0xb34>
 80080ce:	07e2      	lsls	r2, r4, #31
 80080d0:	d505      	bpl.n	80080de <_dtoa_r+0x50e>
 80080d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080d6:	f7f8 fab7 	bl	8000648 <__aeabi_dmul>
 80080da:	3601      	adds	r6, #1
 80080dc:	2301      	movs	r3, #1
 80080de:	1064      	asrs	r4, r4, #1
 80080e0:	3508      	adds	r5, #8
 80080e2:	e73f      	b.n	8007f64 <_dtoa_r+0x394>
 80080e4:	2602      	movs	r6, #2
 80080e6:	e742      	b.n	8007f6e <_dtoa_r+0x39e>
 80080e8:	9c07      	ldr	r4, [sp, #28]
 80080ea:	9704      	str	r7, [sp, #16]
 80080ec:	e761      	b.n	8007fb2 <_dtoa_r+0x3e2>
 80080ee:	4b27      	ldr	r3, [pc, #156]	@ (800818c <_dtoa_r+0x5bc>)
 80080f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80080f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080fa:	4454      	add	r4, sl
 80080fc:	2900      	cmp	r1, #0
 80080fe:	d053      	beq.n	80081a8 <_dtoa_r+0x5d8>
 8008100:	4928      	ldr	r1, [pc, #160]	@ (80081a4 <_dtoa_r+0x5d4>)
 8008102:	2000      	movs	r0, #0
 8008104:	f7f8 fbca 	bl	800089c <__aeabi_ddiv>
 8008108:	4633      	mov	r3, r6
 800810a:	462a      	mov	r2, r5
 800810c:	f7f8 f8e4 	bl	80002d8 <__aeabi_dsub>
 8008110:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008114:	4656      	mov	r6, sl
 8008116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800811a:	f7f8 fd45 	bl	8000ba8 <__aeabi_d2iz>
 800811e:	4605      	mov	r5, r0
 8008120:	f7f8 fa28 	bl	8000574 <__aeabi_i2d>
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800812c:	f7f8 f8d4 	bl	80002d8 <__aeabi_dsub>
 8008130:	3530      	adds	r5, #48	@ 0x30
 8008132:	4602      	mov	r2, r0
 8008134:	460b      	mov	r3, r1
 8008136:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800813a:	f806 5b01 	strb.w	r5, [r6], #1
 800813e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008142:	f7f8 fcf3 	bl	8000b2c <__aeabi_dcmplt>
 8008146:	2800      	cmp	r0, #0
 8008148:	d171      	bne.n	800822e <_dtoa_r+0x65e>
 800814a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800814e:	4911      	ldr	r1, [pc, #68]	@ (8008194 <_dtoa_r+0x5c4>)
 8008150:	2000      	movs	r0, #0
 8008152:	f7f8 f8c1 	bl	80002d8 <__aeabi_dsub>
 8008156:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800815a:	f7f8 fce7 	bl	8000b2c <__aeabi_dcmplt>
 800815e:	2800      	cmp	r0, #0
 8008160:	f040 8095 	bne.w	800828e <_dtoa_r+0x6be>
 8008164:	42a6      	cmp	r6, r4
 8008166:	f43f af50 	beq.w	800800a <_dtoa_r+0x43a>
 800816a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800816e:	4b0a      	ldr	r3, [pc, #40]	@ (8008198 <_dtoa_r+0x5c8>)
 8008170:	2200      	movs	r2, #0
 8008172:	f7f8 fa69 	bl	8000648 <__aeabi_dmul>
 8008176:	4b08      	ldr	r3, [pc, #32]	@ (8008198 <_dtoa_r+0x5c8>)
 8008178:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800817c:	2200      	movs	r2, #0
 800817e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008182:	f7f8 fa61 	bl	8000648 <__aeabi_dmul>
 8008186:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800818a:	e7c4      	b.n	8008116 <_dtoa_r+0x546>
 800818c:	0800bf48 	.word	0x0800bf48
 8008190:	0800bf20 	.word	0x0800bf20
 8008194:	3ff00000 	.word	0x3ff00000
 8008198:	40240000 	.word	0x40240000
 800819c:	401c0000 	.word	0x401c0000
 80081a0:	40140000 	.word	0x40140000
 80081a4:	3fe00000 	.word	0x3fe00000
 80081a8:	4631      	mov	r1, r6
 80081aa:	4628      	mov	r0, r5
 80081ac:	f7f8 fa4c 	bl	8000648 <__aeabi_dmul>
 80081b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081b4:	9415      	str	r4, [sp, #84]	@ 0x54
 80081b6:	4656      	mov	r6, sl
 80081b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081bc:	f7f8 fcf4 	bl	8000ba8 <__aeabi_d2iz>
 80081c0:	4605      	mov	r5, r0
 80081c2:	f7f8 f9d7 	bl	8000574 <__aeabi_i2d>
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081ce:	f7f8 f883 	bl	80002d8 <__aeabi_dsub>
 80081d2:	3530      	adds	r5, #48	@ 0x30
 80081d4:	f806 5b01 	strb.w	r5, [r6], #1
 80081d8:	4602      	mov	r2, r0
 80081da:	460b      	mov	r3, r1
 80081dc:	42a6      	cmp	r6, r4
 80081de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081e2:	f04f 0200 	mov.w	r2, #0
 80081e6:	d124      	bne.n	8008232 <_dtoa_r+0x662>
 80081e8:	4bac      	ldr	r3, [pc, #688]	@ (800849c <_dtoa_r+0x8cc>)
 80081ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80081ee:	f7f8 f875 	bl	80002dc <__adddf3>
 80081f2:	4602      	mov	r2, r0
 80081f4:	460b      	mov	r3, r1
 80081f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081fa:	f7f8 fcb5 	bl	8000b68 <__aeabi_dcmpgt>
 80081fe:	2800      	cmp	r0, #0
 8008200:	d145      	bne.n	800828e <_dtoa_r+0x6be>
 8008202:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008206:	49a5      	ldr	r1, [pc, #660]	@ (800849c <_dtoa_r+0x8cc>)
 8008208:	2000      	movs	r0, #0
 800820a:	f7f8 f865 	bl	80002d8 <__aeabi_dsub>
 800820e:	4602      	mov	r2, r0
 8008210:	460b      	mov	r3, r1
 8008212:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008216:	f7f8 fc89 	bl	8000b2c <__aeabi_dcmplt>
 800821a:	2800      	cmp	r0, #0
 800821c:	f43f aef5 	beq.w	800800a <_dtoa_r+0x43a>
 8008220:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008222:	1e73      	subs	r3, r6, #1
 8008224:	9315      	str	r3, [sp, #84]	@ 0x54
 8008226:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800822a:	2b30      	cmp	r3, #48	@ 0x30
 800822c:	d0f8      	beq.n	8008220 <_dtoa_r+0x650>
 800822e:	9f04      	ldr	r7, [sp, #16]
 8008230:	e73e      	b.n	80080b0 <_dtoa_r+0x4e0>
 8008232:	4b9b      	ldr	r3, [pc, #620]	@ (80084a0 <_dtoa_r+0x8d0>)
 8008234:	f7f8 fa08 	bl	8000648 <__aeabi_dmul>
 8008238:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800823c:	e7bc      	b.n	80081b8 <_dtoa_r+0x5e8>
 800823e:	d10c      	bne.n	800825a <_dtoa_r+0x68a>
 8008240:	4b98      	ldr	r3, [pc, #608]	@ (80084a4 <_dtoa_r+0x8d4>)
 8008242:	2200      	movs	r2, #0
 8008244:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008248:	f7f8 f9fe 	bl	8000648 <__aeabi_dmul>
 800824c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008250:	f7f8 fc80 	bl	8000b54 <__aeabi_dcmpge>
 8008254:	2800      	cmp	r0, #0
 8008256:	f000 8157 	beq.w	8008508 <_dtoa_r+0x938>
 800825a:	2400      	movs	r4, #0
 800825c:	4625      	mov	r5, r4
 800825e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008260:	43db      	mvns	r3, r3
 8008262:	9304      	str	r3, [sp, #16]
 8008264:	4656      	mov	r6, sl
 8008266:	2700      	movs	r7, #0
 8008268:	4621      	mov	r1, r4
 800826a:	4658      	mov	r0, fp
 800826c:	f000 fafe 	bl	800886c <_Bfree>
 8008270:	2d00      	cmp	r5, #0
 8008272:	d0dc      	beq.n	800822e <_dtoa_r+0x65e>
 8008274:	b12f      	cbz	r7, 8008282 <_dtoa_r+0x6b2>
 8008276:	42af      	cmp	r7, r5
 8008278:	d003      	beq.n	8008282 <_dtoa_r+0x6b2>
 800827a:	4639      	mov	r1, r7
 800827c:	4658      	mov	r0, fp
 800827e:	f000 faf5 	bl	800886c <_Bfree>
 8008282:	4629      	mov	r1, r5
 8008284:	4658      	mov	r0, fp
 8008286:	f000 faf1 	bl	800886c <_Bfree>
 800828a:	e7d0      	b.n	800822e <_dtoa_r+0x65e>
 800828c:	9704      	str	r7, [sp, #16]
 800828e:	4633      	mov	r3, r6
 8008290:	461e      	mov	r6, r3
 8008292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008296:	2a39      	cmp	r2, #57	@ 0x39
 8008298:	d107      	bne.n	80082aa <_dtoa_r+0x6da>
 800829a:	459a      	cmp	sl, r3
 800829c:	d1f8      	bne.n	8008290 <_dtoa_r+0x6c0>
 800829e:	9a04      	ldr	r2, [sp, #16]
 80082a0:	3201      	adds	r2, #1
 80082a2:	9204      	str	r2, [sp, #16]
 80082a4:	2230      	movs	r2, #48	@ 0x30
 80082a6:	f88a 2000 	strb.w	r2, [sl]
 80082aa:	781a      	ldrb	r2, [r3, #0]
 80082ac:	3201      	adds	r2, #1
 80082ae:	701a      	strb	r2, [r3, #0]
 80082b0:	e7bd      	b.n	800822e <_dtoa_r+0x65e>
 80082b2:	4b7b      	ldr	r3, [pc, #492]	@ (80084a0 <_dtoa_r+0x8d0>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	f7f8 f9c7 	bl	8000648 <__aeabi_dmul>
 80082ba:	2200      	movs	r2, #0
 80082bc:	2300      	movs	r3, #0
 80082be:	4604      	mov	r4, r0
 80082c0:	460d      	mov	r5, r1
 80082c2:	f7f8 fc29 	bl	8000b18 <__aeabi_dcmpeq>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	f43f aebb 	beq.w	8008042 <_dtoa_r+0x472>
 80082cc:	e6f0      	b.n	80080b0 <_dtoa_r+0x4e0>
 80082ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80082d0:	2a00      	cmp	r2, #0
 80082d2:	f000 80db 	beq.w	800848c <_dtoa_r+0x8bc>
 80082d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082d8:	2a01      	cmp	r2, #1
 80082da:	f300 80bf 	bgt.w	800845c <_dtoa_r+0x88c>
 80082de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80082e0:	2a00      	cmp	r2, #0
 80082e2:	f000 80b7 	beq.w	8008454 <_dtoa_r+0x884>
 80082e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80082ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80082ec:	4646      	mov	r6, r8
 80082ee:	9a08      	ldr	r2, [sp, #32]
 80082f0:	2101      	movs	r1, #1
 80082f2:	441a      	add	r2, r3
 80082f4:	4658      	mov	r0, fp
 80082f6:	4498      	add	r8, r3
 80082f8:	9208      	str	r2, [sp, #32]
 80082fa:	f000 fbb5 	bl	8008a68 <__i2b>
 80082fe:	4605      	mov	r5, r0
 8008300:	b15e      	cbz	r6, 800831a <_dtoa_r+0x74a>
 8008302:	9b08      	ldr	r3, [sp, #32]
 8008304:	2b00      	cmp	r3, #0
 8008306:	dd08      	ble.n	800831a <_dtoa_r+0x74a>
 8008308:	42b3      	cmp	r3, r6
 800830a:	9a08      	ldr	r2, [sp, #32]
 800830c:	bfa8      	it	ge
 800830e:	4633      	movge	r3, r6
 8008310:	eba8 0803 	sub.w	r8, r8, r3
 8008314:	1af6      	subs	r6, r6, r3
 8008316:	1ad3      	subs	r3, r2, r3
 8008318:	9308      	str	r3, [sp, #32]
 800831a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800831c:	b1f3      	cbz	r3, 800835c <_dtoa_r+0x78c>
 800831e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008320:	2b00      	cmp	r3, #0
 8008322:	f000 80b7 	beq.w	8008494 <_dtoa_r+0x8c4>
 8008326:	b18c      	cbz	r4, 800834c <_dtoa_r+0x77c>
 8008328:	4629      	mov	r1, r5
 800832a:	4622      	mov	r2, r4
 800832c:	4658      	mov	r0, fp
 800832e:	f000 fc5b 	bl	8008be8 <__pow5mult>
 8008332:	464a      	mov	r2, r9
 8008334:	4601      	mov	r1, r0
 8008336:	4605      	mov	r5, r0
 8008338:	4658      	mov	r0, fp
 800833a:	f000 fbab 	bl	8008a94 <__multiply>
 800833e:	4649      	mov	r1, r9
 8008340:	9004      	str	r0, [sp, #16]
 8008342:	4658      	mov	r0, fp
 8008344:	f000 fa92 	bl	800886c <_Bfree>
 8008348:	9b04      	ldr	r3, [sp, #16]
 800834a:	4699      	mov	r9, r3
 800834c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800834e:	1b1a      	subs	r2, r3, r4
 8008350:	d004      	beq.n	800835c <_dtoa_r+0x78c>
 8008352:	4649      	mov	r1, r9
 8008354:	4658      	mov	r0, fp
 8008356:	f000 fc47 	bl	8008be8 <__pow5mult>
 800835a:	4681      	mov	r9, r0
 800835c:	2101      	movs	r1, #1
 800835e:	4658      	mov	r0, fp
 8008360:	f000 fb82 	bl	8008a68 <__i2b>
 8008364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008366:	4604      	mov	r4, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 81cf 	beq.w	800870c <_dtoa_r+0xb3c>
 800836e:	461a      	mov	r2, r3
 8008370:	4601      	mov	r1, r0
 8008372:	4658      	mov	r0, fp
 8008374:	f000 fc38 	bl	8008be8 <__pow5mult>
 8008378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800837a:	2b01      	cmp	r3, #1
 800837c:	4604      	mov	r4, r0
 800837e:	f300 8095 	bgt.w	80084ac <_dtoa_r+0x8dc>
 8008382:	9b02      	ldr	r3, [sp, #8]
 8008384:	2b00      	cmp	r3, #0
 8008386:	f040 8087 	bne.w	8008498 <_dtoa_r+0x8c8>
 800838a:	9b03      	ldr	r3, [sp, #12]
 800838c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008390:	2b00      	cmp	r3, #0
 8008392:	f040 8089 	bne.w	80084a8 <_dtoa_r+0x8d8>
 8008396:	9b03      	ldr	r3, [sp, #12]
 8008398:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800839c:	0d1b      	lsrs	r3, r3, #20
 800839e:	051b      	lsls	r3, r3, #20
 80083a0:	b12b      	cbz	r3, 80083ae <_dtoa_r+0x7de>
 80083a2:	9b08      	ldr	r3, [sp, #32]
 80083a4:	3301      	adds	r3, #1
 80083a6:	9308      	str	r3, [sp, #32]
 80083a8:	f108 0801 	add.w	r8, r8, #1
 80083ac:	2301      	movs	r3, #1
 80083ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80083b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f000 81b0 	beq.w	8008718 <_dtoa_r+0xb48>
 80083b8:	6923      	ldr	r3, [r4, #16]
 80083ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083be:	6918      	ldr	r0, [r3, #16]
 80083c0:	f000 fb06 	bl	80089d0 <__hi0bits>
 80083c4:	f1c0 0020 	rsb	r0, r0, #32
 80083c8:	9b08      	ldr	r3, [sp, #32]
 80083ca:	4418      	add	r0, r3
 80083cc:	f010 001f 	ands.w	r0, r0, #31
 80083d0:	d077      	beq.n	80084c2 <_dtoa_r+0x8f2>
 80083d2:	f1c0 0320 	rsb	r3, r0, #32
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	dd6b      	ble.n	80084b2 <_dtoa_r+0x8e2>
 80083da:	9b08      	ldr	r3, [sp, #32]
 80083dc:	f1c0 001c 	rsb	r0, r0, #28
 80083e0:	4403      	add	r3, r0
 80083e2:	4480      	add	r8, r0
 80083e4:	4406      	add	r6, r0
 80083e6:	9308      	str	r3, [sp, #32]
 80083e8:	f1b8 0f00 	cmp.w	r8, #0
 80083ec:	dd05      	ble.n	80083fa <_dtoa_r+0x82a>
 80083ee:	4649      	mov	r1, r9
 80083f0:	4642      	mov	r2, r8
 80083f2:	4658      	mov	r0, fp
 80083f4:	f000 fc52 	bl	8008c9c <__lshift>
 80083f8:	4681      	mov	r9, r0
 80083fa:	9b08      	ldr	r3, [sp, #32]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	dd05      	ble.n	800840c <_dtoa_r+0x83c>
 8008400:	4621      	mov	r1, r4
 8008402:	461a      	mov	r2, r3
 8008404:	4658      	mov	r0, fp
 8008406:	f000 fc49 	bl	8008c9c <__lshift>
 800840a:	4604      	mov	r4, r0
 800840c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800840e:	2b00      	cmp	r3, #0
 8008410:	d059      	beq.n	80084c6 <_dtoa_r+0x8f6>
 8008412:	4621      	mov	r1, r4
 8008414:	4648      	mov	r0, r9
 8008416:	f000 fcad 	bl	8008d74 <__mcmp>
 800841a:	2800      	cmp	r0, #0
 800841c:	da53      	bge.n	80084c6 <_dtoa_r+0x8f6>
 800841e:	1e7b      	subs	r3, r7, #1
 8008420:	9304      	str	r3, [sp, #16]
 8008422:	4649      	mov	r1, r9
 8008424:	2300      	movs	r3, #0
 8008426:	220a      	movs	r2, #10
 8008428:	4658      	mov	r0, fp
 800842a:	f000 fa41 	bl	80088b0 <__multadd>
 800842e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008430:	4681      	mov	r9, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 8172 	beq.w	800871c <_dtoa_r+0xb4c>
 8008438:	2300      	movs	r3, #0
 800843a:	4629      	mov	r1, r5
 800843c:	220a      	movs	r2, #10
 800843e:	4658      	mov	r0, fp
 8008440:	f000 fa36 	bl	80088b0 <__multadd>
 8008444:	9b00      	ldr	r3, [sp, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	4605      	mov	r5, r0
 800844a:	dc67      	bgt.n	800851c <_dtoa_r+0x94c>
 800844c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800844e:	2b02      	cmp	r3, #2
 8008450:	dc41      	bgt.n	80084d6 <_dtoa_r+0x906>
 8008452:	e063      	b.n	800851c <_dtoa_r+0x94c>
 8008454:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008456:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800845a:	e746      	b.n	80082ea <_dtoa_r+0x71a>
 800845c:	9b07      	ldr	r3, [sp, #28]
 800845e:	1e5c      	subs	r4, r3, #1
 8008460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008462:	42a3      	cmp	r3, r4
 8008464:	bfbf      	itttt	lt
 8008466:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008468:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800846a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800846c:	1ae3      	sublt	r3, r4, r3
 800846e:	bfb4      	ite	lt
 8008470:	18d2      	addlt	r2, r2, r3
 8008472:	1b1c      	subge	r4, r3, r4
 8008474:	9b07      	ldr	r3, [sp, #28]
 8008476:	bfbc      	itt	lt
 8008478:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800847a:	2400      	movlt	r4, #0
 800847c:	2b00      	cmp	r3, #0
 800847e:	bfb5      	itete	lt
 8008480:	eba8 0603 	sublt.w	r6, r8, r3
 8008484:	9b07      	ldrge	r3, [sp, #28]
 8008486:	2300      	movlt	r3, #0
 8008488:	4646      	movge	r6, r8
 800848a:	e730      	b.n	80082ee <_dtoa_r+0x71e>
 800848c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800848e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008490:	4646      	mov	r6, r8
 8008492:	e735      	b.n	8008300 <_dtoa_r+0x730>
 8008494:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008496:	e75c      	b.n	8008352 <_dtoa_r+0x782>
 8008498:	2300      	movs	r3, #0
 800849a:	e788      	b.n	80083ae <_dtoa_r+0x7de>
 800849c:	3fe00000 	.word	0x3fe00000
 80084a0:	40240000 	.word	0x40240000
 80084a4:	40140000 	.word	0x40140000
 80084a8:	9b02      	ldr	r3, [sp, #8]
 80084aa:	e780      	b.n	80083ae <_dtoa_r+0x7de>
 80084ac:	2300      	movs	r3, #0
 80084ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80084b0:	e782      	b.n	80083b8 <_dtoa_r+0x7e8>
 80084b2:	d099      	beq.n	80083e8 <_dtoa_r+0x818>
 80084b4:	9a08      	ldr	r2, [sp, #32]
 80084b6:	331c      	adds	r3, #28
 80084b8:	441a      	add	r2, r3
 80084ba:	4498      	add	r8, r3
 80084bc:	441e      	add	r6, r3
 80084be:	9208      	str	r2, [sp, #32]
 80084c0:	e792      	b.n	80083e8 <_dtoa_r+0x818>
 80084c2:	4603      	mov	r3, r0
 80084c4:	e7f6      	b.n	80084b4 <_dtoa_r+0x8e4>
 80084c6:	9b07      	ldr	r3, [sp, #28]
 80084c8:	9704      	str	r7, [sp, #16]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	dc20      	bgt.n	8008510 <_dtoa_r+0x940>
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	dd1e      	ble.n	8008514 <_dtoa_r+0x944>
 80084d6:	9b00      	ldr	r3, [sp, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f47f aec0 	bne.w	800825e <_dtoa_r+0x68e>
 80084de:	4621      	mov	r1, r4
 80084e0:	2205      	movs	r2, #5
 80084e2:	4658      	mov	r0, fp
 80084e4:	f000 f9e4 	bl	80088b0 <__multadd>
 80084e8:	4601      	mov	r1, r0
 80084ea:	4604      	mov	r4, r0
 80084ec:	4648      	mov	r0, r9
 80084ee:	f000 fc41 	bl	8008d74 <__mcmp>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	f77f aeb3 	ble.w	800825e <_dtoa_r+0x68e>
 80084f8:	4656      	mov	r6, sl
 80084fa:	2331      	movs	r3, #49	@ 0x31
 80084fc:	f806 3b01 	strb.w	r3, [r6], #1
 8008500:	9b04      	ldr	r3, [sp, #16]
 8008502:	3301      	adds	r3, #1
 8008504:	9304      	str	r3, [sp, #16]
 8008506:	e6ae      	b.n	8008266 <_dtoa_r+0x696>
 8008508:	9c07      	ldr	r4, [sp, #28]
 800850a:	9704      	str	r7, [sp, #16]
 800850c:	4625      	mov	r5, r4
 800850e:	e7f3      	b.n	80084f8 <_dtoa_r+0x928>
 8008510:	9b07      	ldr	r3, [sp, #28]
 8008512:	9300      	str	r3, [sp, #0]
 8008514:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 8104 	beq.w	8008724 <_dtoa_r+0xb54>
 800851c:	2e00      	cmp	r6, #0
 800851e:	dd05      	ble.n	800852c <_dtoa_r+0x95c>
 8008520:	4629      	mov	r1, r5
 8008522:	4632      	mov	r2, r6
 8008524:	4658      	mov	r0, fp
 8008526:	f000 fbb9 	bl	8008c9c <__lshift>
 800852a:	4605      	mov	r5, r0
 800852c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800852e:	2b00      	cmp	r3, #0
 8008530:	d05a      	beq.n	80085e8 <_dtoa_r+0xa18>
 8008532:	6869      	ldr	r1, [r5, #4]
 8008534:	4658      	mov	r0, fp
 8008536:	f000 f959 	bl	80087ec <_Balloc>
 800853a:	4606      	mov	r6, r0
 800853c:	b928      	cbnz	r0, 800854a <_dtoa_r+0x97a>
 800853e:	4b84      	ldr	r3, [pc, #528]	@ (8008750 <_dtoa_r+0xb80>)
 8008540:	4602      	mov	r2, r0
 8008542:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008546:	f7ff bb5a 	b.w	8007bfe <_dtoa_r+0x2e>
 800854a:	692a      	ldr	r2, [r5, #16]
 800854c:	3202      	adds	r2, #2
 800854e:	0092      	lsls	r2, r2, #2
 8008550:	f105 010c 	add.w	r1, r5, #12
 8008554:	300c      	adds	r0, #12
 8008556:	f7ff fa9e 	bl	8007a96 <memcpy>
 800855a:	2201      	movs	r2, #1
 800855c:	4631      	mov	r1, r6
 800855e:	4658      	mov	r0, fp
 8008560:	f000 fb9c 	bl	8008c9c <__lshift>
 8008564:	f10a 0301 	add.w	r3, sl, #1
 8008568:	9307      	str	r3, [sp, #28]
 800856a:	9b00      	ldr	r3, [sp, #0]
 800856c:	4453      	add	r3, sl
 800856e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008570:	9b02      	ldr	r3, [sp, #8]
 8008572:	f003 0301 	and.w	r3, r3, #1
 8008576:	462f      	mov	r7, r5
 8008578:	930a      	str	r3, [sp, #40]	@ 0x28
 800857a:	4605      	mov	r5, r0
 800857c:	9b07      	ldr	r3, [sp, #28]
 800857e:	4621      	mov	r1, r4
 8008580:	3b01      	subs	r3, #1
 8008582:	4648      	mov	r0, r9
 8008584:	9300      	str	r3, [sp, #0]
 8008586:	f7ff fa9b 	bl	8007ac0 <quorem>
 800858a:	4639      	mov	r1, r7
 800858c:	9002      	str	r0, [sp, #8]
 800858e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008592:	4648      	mov	r0, r9
 8008594:	f000 fbee 	bl	8008d74 <__mcmp>
 8008598:	462a      	mov	r2, r5
 800859a:	9008      	str	r0, [sp, #32]
 800859c:	4621      	mov	r1, r4
 800859e:	4658      	mov	r0, fp
 80085a0:	f000 fc04 	bl	8008dac <__mdiff>
 80085a4:	68c2      	ldr	r2, [r0, #12]
 80085a6:	4606      	mov	r6, r0
 80085a8:	bb02      	cbnz	r2, 80085ec <_dtoa_r+0xa1c>
 80085aa:	4601      	mov	r1, r0
 80085ac:	4648      	mov	r0, r9
 80085ae:	f000 fbe1 	bl	8008d74 <__mcmp>
 80085b2:	4602      	mov	r2, r0
 80085b4:	4631      	mov	r1, r6
 80085b6:	4658      	mov	r0, fp
 80085b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80085ba:	f000 f957 	bl	800886c <_Bfree>
 80085be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80085c2:	9e07      	ldr	r6, [sp, #28]
 80085c4:	ea43 0102 	orr.w	r1, r3, r2
 80085c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085ca:	4319      	orrs	r1, r3
 80085cc:	d110      	bne.n	80085f0 <_dtoa_r+0xa20>
 80085ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80085d2:	d029      	beq.n	8008628 <_dtoa_r+0xa58>
 80085d4:	9b08      	ldr	r3, [sp, #32]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	dd02      	ble.n	80085e0 <_dtoa_r+0xa10>
 80085da:	9b02      	ldr	r3, [sp, #8]
 80085dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80085e0:	9b00      	ldr	r3, [sp, #0]
 80085e2:	f883 8000 	strb.w	r8, [r3]
 80085e6:	e63f      	b.n	8008268 <_dtoa_r+0x698>
 80085e8:	4628      	mov	r0, r5
 80085ea:	e7bb      	b.n	8008564 <_dtoa_r+0x994>
 80085ec:	2201      	movs	r2, #1
 80085ee:	e7e1      	b.n	80085b4 <_dtoa_r+0x9e4>
 80085f0:	9b08      	ldr	r3, [sp, #32]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	db04      	blt.n	8008600 <_dtoa_r+0xa30>
 80085f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085f8:	430b      	orrs	r3, r1
 80085fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085fc:	430b      	orrs	r3, r1
 80085fe:	d120      	bne.n	8008642 <_dtoa_r+0xa72>
 8008600:	2a00      	cmp	r2, #0
 8008602:	dded      	ble.n	80085e0 <_dtoa_r+0xa10>
 8008604:	4649      	mov	r1, r9
 8008606:	2201      	movs	r2, #1
 8008608:	4658      	mov	r0, fp
 800860a:	f000 fb47 	bl	8008c9c <__lshift>
 800860e:	4621      	mov	r1, r4
 8008610:	4681      	mov	r9, r0
 8008612:	f000 fbaf 	bl	8008d74 <__mcmp>
 8008616:	2800      	cmp	r0, #0
 8008618:	dc03      	bgt.n	8008622 <_dtoa_r+0xa52>
 800861a:	d1e1      	bne.n	80085e0 <_dtoa_r+0xa10>
 800861c:	f018 0f01 	tst.w	r8, #1
 8008620:	d0de      	beq.n	80085e0 <_dtoa_r+0xa10>
 8008622:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008626:	d1d8      	bne.n	80085da <_dtoa_r+0xa0a>
 8008628:	9a00      	ldr	r2, [sp, #0]
 800862a:	2339      	movs	r3, #57	@ 0x39
 800862c:	7013      	strb	r3, [r2, #0]
 800862e:	4633      	mov	r3, r6
 8008630:	461e      	mov	r6, r3
 8008632:	3b01      	subs	r3, #1
 8008634:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008638:	2a39      	cmp	r2, #57	@ 0x39
 800863a:	d052      	beq.n	80086e2 <_dtoa_r+0xb12>
 800863c:	3201      	adds	r2, #1
 800863e:	701a      	strb	r2, [r3, #0]
 8008640:	e612      	b.n	8008268 <_dtoa_r+0x698>
 8008642:	2a00      	cmp	r2, #0
 8008644:	dd07      	ble.n	8008656 <_dtoa_r+0xa86>
 8008646:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800864a:	d0ed      	beq.n	8008628 <_dtoa_r+0xa58>
 800864c:	9a00      	ldr	r2, [sp, #0]
 800864e:	f108 0301 	add.w	r3, r8, #1
 8008652:	7013      	strb	r3, [r2, #0]
 8008654:	e608      	b.n	8008268 <_dtoa_r+0x698>
 8008656:	9b07      	ldr	r3, [sp, #28]
 8008658:	9a07      	ldr	r2, [sp, #28]
 800865a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800865e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008660:	4293      	cmp	r3, r2
 8008662:	d028      	beq.n	80086b6 <_dtoa_r+0xae6>
 8008664:	4649      	mov	r1, r9
 8008666:	2300      	movs	r3, #0
 8008668:	220a      	movs	r2, #10
 800866a:	4658      	mov	r0, fp
 800866c:	f000 f920 	bl	80088b0 <__multadd>
 8008670:	42af      	cmp	r7, r5
 8008672:	4681      	mov	r9, r0
 8008674:	f04f 0300 	mov.w	r3, #0
 8008678:	f04f 020a 	mov.w	r2, #10
 800867c:	4639      	mov	r1, r7
 800867e:	4658      	mov	r0, fp
 8008680:	d107      	bne.n	8008692 <_dtoa_r+0xac2>
 8008682:	f000 f915 	bl	80088b0 <__multadd>
 8008686:	4607      	mov	r7, r0
 8008688:	4605      	mov	r5, r0
 800868a:	9b07      	ldr	r3, [sp, #28]
 800868c:	3301      	adds	r3, #1
 800868e:	9307      	str	r3, [sp, #28]
 8008690:	e774      	b.n	800857c <_dtoa_r+0x9ac>
 8008692:	f000 f90d 	bl	80088b0 <__multadd>
 8008696:	4629      	mov	r1, r5
 8008698:	4607      	mov	r7, r0
 800869a:	2300      	movs	r3, #0
 800869c:	220a      	movs	r2, #10
 800869e:	4658      	mov	r0, fp
 80086a0:	f000 f906 	bl	80088b0 <__multadd>
 80086a4:	4605      	mov	r5, r0
 80086a6:	e7f0      	b.n	800868a <_dtoa_r+0xaba>
 80086a8:	9b00      	ldr	r3, [sp, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	bfcc      	ite	gt
 80086ae:	461e      	movgt	r6, r3
 80086b0:	2601      	movle	r6, #1
 80086b2:	4456      	add	r6, sl
 80086b4:	2700      	movs	r7, #0
 80086b6:	4649      	mov	r1, r9
 80086b8:	2201      	movs	r2, #1
 80086ba:	4658      	mov	r0, fp
 80086bc:	f000 faee 	bl	8008c9c <__lshift>
 80086c0:	4621      	mov	r1, r4
 80086c2:	4681      	mov	r9, r0
 80086c4:	f000 fb56 	bl	8008d74 <__mcmp>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	dcb0      	bgt.n	800862e <_dtoa_r+0xa5e>
 80086cc:	d102      	bne.n	80086d4 <_dtoa_r+0xb04>
 80086ce:	f018 0f01 	tst.w	r8, #1
 80086d2:	d1ac      	bne.n	800862e <_dtoa_r+0xa5e>
 80086d4:	4633      	mov	r3, r6
 80086d6:	461e      	mov	r6, r3
 80086d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086dc:	2a30      	cmp	r2, #48	@ 0x30
 80086de:	d0fa      	beq.n	80086d6 <_dtoa_r+0xb06>
 80086e0:	e5c2      	b.n	8008268 <_dtoa_r+0x698>
 80086e2:	459a      	cmp	sl, r3
 80086e4:	d1a4      	bne.n	8008630 <_dtoa_r+0xa60>
 80086e6:	9b04      	ldr	r3, [sp, #16]
 80086e8:	3301      	adds	r3, #1
 80086ea:	9304      	str	r3, [sp, #16]
 80086ec:	2331      	movs	r3, #49	@ 0x31
 80086ee:	f88a 3000 	strb.w	r3, [sl]
 80086f2:	e5b9      	b.n	8008268 <_dtoa_r+0x698>
 80086f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80086f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008754 <_dtoa_r+0xb84>
 80086fa:	b11b      	cbz	r3, 8008704 <_dtoa_r+0xb34>
 80086fc:	f10a 0308 	add.w	r3, sl, #8
 8008700:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008702:	6013      	str	r3, [r2, #0]
 8008704:	4650      	mov	r0, sl
 8008706:	b019      	add	sp, #100	@ 0x64
 8008708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800870c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800870e:	2b01      	cmp	r3, #1
 8008710:	f77f ae37 	ble.w	8008382 <_dtoa_r+0x7b2>
 8008714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008716:	930a      	str	r3, [sp, #40]	@ 0x28
 8008718:	2001      	movs	r0, #1
 800871a:	e655      	b.n	80083c8 <_dtoa_r+0x7f8>
 800871c:	9b00      	ldr	r3, [sp, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	f77f aed6 	ble.w	80084d0 <_dtoa_r+0x900>
 8008724:	4656      	mov	r6, sl
 8008726:	4621      	mov	r1, r4
 8008728:	4648      	mov	r0, r9
 800872a:	f7ff f9c9 	bl	8007ac0 <quorem>
 800872e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008732:	f806 8b01 	strb.w	r8, [r6], #1
 8008736:	9b00      	ldr	r3, [sp, #0]
 8008738:	eba6 020a 	sub.w	r2, r6, sl
 800873c:	4293      	cmp	r3, r2
 800873e:	ddb3      	ble.n	80086a8 <_dtoa_r+0xad8>
 8008740:	4649      	mov	r1, r9
 8008742:	2300      	movs	r3, #0
 8008744:	220a      	movs	r2, #10
 8008746:	4658      	mov	r0, fp
 8008748:	f000 f8b2 	bl	80088b0 <__multadd>
 800874c:	4681      	mov	r9, r0
 800874e:	e7ea      	b.n	8008726 <_dtoa_r+0xb56>
 8008750:	0800bea5 	.word	0x0800bea5
 8008754:	0800be29 	.word	0x0800be29

08008758 <_free_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4605      	mov	r5, r0
 800875c:	2900      	cmp	r1, #0
 800875e:	d041      	beq.n	80087e4 <_free_r+0x8c>
 8008760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008764:	1f0c      	subs	r4, r1, #4
 8008766:	2b00      	cmp	r3, #0
 8008768:	bfb8      	it	lt
 800876a:	18e4      	addlt	r4, r4, r3
 800876c:	f7fe f862 	bl	8006834 <__malloc_lock>
 8008770:	4a1d      	ldr	r2, [pc, #116]	@ (80087e8 <_free_r+0x90>)
 8008772:	6813      	ldr	r3, [r2, #0]
 8008774:	b933      	cbnz	r3, 8008784 <_free_r+0x2c>
 8008776:	6063      	str	r3, [r4, #4]
 8008778:	6014      	str	r4, [r2, #0]
 800877a:	4628      	mov	r0, r5
 800877c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008780:	f7fe b85e 	b.w	8006840 <__malloc_unlock>
 8008784:	42a3      	cmp	r3, r4
 8008786:	d908      	bls.n	800879a <_free_r+0x42>
 8008788:	6820      	ldr	r0, [r4, #0]
 800878a:	1821      	adds	r1, r4, r0
 800878c:	428b      	cmp	r3, r1
 800878e:	bf01      	itttt	eq
 8008790:	6819      	ldreq	r1, [r3, #0]
 8008792:	685b      	ldreq	r3, [r3, #4]
 8008794:	1809      	addeq	r1, r1, r0
 8008796:	6021      	streq	r1, [r4, #0]
 8008798:	e7ed      	b.n	8008776 <_free_r+0x1e>
 800879a:	461a      	mov	r2, r3
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	b10b      	cbz	r3, 80087a4 <_free_r+0x4c>
 80087a0:	42a3      	cmp	r3, r4
 80087a2:	d9fa      	bls.n	800879a <_free_r+0x42>
 80087a4:	6811      	ldr	r1, [r2, #0]
 80087a6:	1850      	adds	r0, r2, r1
 80087a8:	42a0      	cmp	r0, r4
 80087aa:	d10b      	bne.n	80087c4 <_free_r+0x6c>
 80087ac:	6820      	ldr	r0, [r4, #0]
 80087ae:	4401      	add	r1, r0
 80087b0:	1850      	adds	r0, r2, r1
 80087b2:	4283      	cmp	r3, r0
 80087b4:	6011      	str	r1, [r2, #0]
 80087b6:	d1e0      	bne.n	800877a <_free_r+0x22>
 80087b8:	6818      	ldr	r0, [r3, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	6053      	str	r3, [r2, #4]
 80087be:	4408      	add	r0, r1
 80087c0:	6010      	str	r0, [r2, #0]
 80087c2:	e7da      	b.n	800877a <_free_r+0x22>
 80087c4:	d902      	bls.n	80087cc <_free_r+0x74>
 80087c6:	230c      	movs	r3, #12
 80087c8:	602b      	str	r3, [r5, #0]
 80087ca:	e7d6      	b.n	800877a <_free_r+0x22>
 80087cc:	6820      	ldr	r0, [r4, #0]
 80087ce:	1821      	adds	r1, r4, r0
 80087d0:	428b      	cmp	r3, r1
 80087d2:	bf04      	itt	eq
 80087d4:	6819      	ldreq	r1, [r3, #0]
 80087d6:	685b      	ldreq	r3, [r3, #4]
 80087d8:	6063      	str	r3, [r4, #4]
 80087da:	bf04      	itt	eq
 80087dc:	1809      	addeq	r1, r1, r0
 80087de:	6021      	streq	r1, [r4, #0]
 80087e0:	6054      	str	r4, [r2, #4]
 80087e2:	e7ca      	b.n	800877a <_free_r+0x22>
 80087e4:	bd38      	pop	{r3, r4, r5, pc}
 80087e6:	bf00      	nop
 80087e8:	200003cc 	.word	0x200003cc

080087ec <_Balloc>:
 80087ec:	b570      	push	{r4, r5, r6, lr}
 80087ee:	69c6      	ldr	r6, [r0, #28]
 80087f0:	4604      	mov	r4, r0
 80087f2:	460d      	mov	r5, r1
 80087f4:	b976      	cbnz	r6, 8008814 <_Balloc+0x28>
 80087f6:	2010      	movs	r0, #16
 80087f8:	f7fd ff72 	bl	80066e0 <malloc>
 80087fc:	4602      	mov	r2, r0
 80087fe:	61e0      	str	r0, [r4, #28]
 8008800:	b920      	cbnz	r0, 800880c <_Balloc+0x20>
 8008802:	4b18      	ldr	r3, [pc, #96]	@ (8008864 <_Balloc+0x78>)
 8008804:	4818      	ldr	r0, [pc, #96]	@ (8008868 <_Balloc+0x7c>)
 8008806:	216b      	movs	r1, #107	@ 0x6b
 8008808:	f001 ff26 	bl	800a658 <__assert_func>
 800880c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008810:	6006      	str	r6, [r0, #0]
 8008812:	60c6      	str	r6, [r0, #12]
 8008814:	69e6      	ldr	r6, [r4, #28]
 8008816:	68f3      	ldr	r3, [r6, #12]
 8008818:	b183      	cbz	r3, 800883c <_Balloc+0x50>
 800881a:	69e3      	ldr	r3, [r4, #28]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008822:	b9b8      	cbnz	r0, 8008854 <_Balloc+0x68>
 8008824:	2101      	movs	r1, #1
 8008826:	fa01 f605 	lsl.w	r6, r1, r5
 800882a:	1d72      	adds	r2, r6, #5
 800882c:	0092      	lsls	r2, r2, #2
 800882e:	4620      	mov	r0, r4
 8008830:	f001 ff30 	bl	800a694 <_calloc_r>
 8008834:	b160      	cbz	r0, 8008850 <_Balloc+0x64>
 8008836:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800883a:	e00e      	b.n	800885a <_Balloc+0x6e>
 800883c:	2221      	movs	r2, #33	@ 0x21
 800883e:	2104      	movs	r1, #4
 8008840:	4620      	mov	r0, r4
 8008842:	f001 ff27 	bl	800a694 <_calloc_r>
 8008846:	69e3      	ldr	r3, [r4, #28]
 8008848:	60f0      	str	r0, [r6, #12]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1e4      	bne.n	800881a <_Balloc+0x2e>
 8008850:	2000      	movs	r0, #0
 8008852:	bd70      	pop	{r4, r5, r6, pc}
 8008854:	6802      	ldr	r2, [r0, #0]
 8008856:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800885a:	2300      	movs	r3, #0
 800885c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008860:	e7f7      	b.n	8008852 <_Balloc+0x66>
 8008862:	bf00      	nop
 8008864:	0800be36 	.word	0x0800be36
 8008868:	0800beb6 	.word	0x0800beb6

0800886c <_Bfree>:
 800886c:	b570      	push	{r4, r5, r6, lr}
 800886e:	69c6      	ldr	r6, [r0, #28]
 8008870:	4605      	mov	r5, r0
 8008872:	460c      	mov	r4, r1
 8008874:	b976      	cbnz	r6, 8008894 <_Bfree+0x28>
 8008876:	2010      	movs	r0, #16
 8008878:	f7fd ff32 	bl	80066e0 <malloc>
 800887c:	4602      	mov	r2, r0
 800887e:	61e8      	str	r0, [r5, #28]
 8008880:	b920      	cbnz	r0, 800888c <_Bfree+0x20>
 8008882:	4b09      	ldr	r3, [pc, #36]	@ (80088a8 <_Bfree+0x3c>)
 8008884:	4809      	ldr	r0, [pc, #36]	@ (80088ac <_Bfree+0x40>)
 8008886:	218f      	movs	r1, #143	@ 0x8f
 8008888:	f001 fee6 	bl	800a658 <__assert_func>
 800888c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008890:	6006      	str	r6, [r0, #0]
 8008892:	60c6      	str	r6, [r0, #12]
 8008894:	b13c      	cbz	r4, 80088a6 <_Bfree+0x3a>
 8008896:	69eb      	ldr	r3, [r5, #28]
 8008898:	6862      	ldr	r2, [r4, #4]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088a0:	6021      	str	r1, [r4, #0]
 80088a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088a6:	bd70      	pop	{r4, r5, r6, pc}
 80088a8:	0800be36 	.word	0x0800be36
 80088ac:	0800beb6 	.word	0x0800beb6

080088b0 <__multadd>:
 80088b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b4:	690d      	ldr	r5, [r1, #16]
 80088b6:	4607      	mov	r7, r0
 80088b8:	460c      	mov	r4, r1
 80088ba:	461e      	mov	r6, r3
 80088bc:	f101 0c14 	add.w	ip, r1, #20
 80088c0:	2000      	movs	r0, #0
 80088c2:	f8dc 3000 	ldr.w	r3, [ip]
 80088c6:	b299      	uxth	r1, r3
 80088c8:	fb02 6101 	mla	r1, r2, r1, r6
 80088cc:	0c1e      	lsrs	r6, r3, #16
 80088ce:	0c0b      	lsrs	r3, r1, #16
 80088d0:	fb02 3306 	mla	r3, r2, r6, r3
 80088d4:	b289      	uxth	r1, r1
 80088d6:	3001      	adds	r0, #1
 80088d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80088dc:	4285      	cmp	r5, r0
 80088de:	f84c 1b04 	str.w	r1, [ip], #4
 80088e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80088e6:	dcec      	bgt.n	80088c2 <__multadd+0x12>
 80088e8:	b30e      	cbz	r6, 800892e <__multadd+0x7e>
 80088ea:	68a3      	ldr	r3, [r4, #8]
 80088ec:	42ab      	cmp	r3, r5
 80088ee:	dc19      	bgt.n	8008924 <__multadd+0x74>
 80088f0:	6861      	ldr	r1, [r4, #4]
 80088f2:	4638      	mov	r0, r7
 80088f4:	3101      	adds	r1, #1
 80088f6:	f7ff ff79 	bl	80087ec <_Balloc>
 80088fa:	4680      	mov	r8, r0
 80088fc:	b928      	cbnz	r0, 800890a <__multadd+0x5a>
 80088fe:	4602      	mov	r2, r0
 8008900:	4b0c      	ldr	r3, [pc, #48]	@ (8008934 <__multadd+0x84>)
 8008902:	480d      	ldr	r0, [pc, #52]	@ (8008938 <__multadd+0x88>)
 8008904:	21ba      	movs	r1, #186	@ 0xba
 8008906:	f001 fea7 	bl	800a658 <__assert_func>
 800890a:	6922      	ldr	r2, [r4, #16]
 800890c:	3202      	adds	r2, #2
 800890e:	f104 010c 	add.w	r1, r4, #12
 8008912:	0092      	lsls	r2, r2, #2
 8008914:	300c      	adds	r0, #12
 8008916:	f7ff f8be 	bl	8007a96 <memcpy>
 800891a:	4621      	mov	r1, r4
 800891c:	4638      	mov	r0, r7
 800891e:	f7ff ffa5 	bl	800886c <_Bfree>
 8008922:	4644      	mov	r4, r8
 8008924:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008928:	3501      	adds	r5, #1
 800892a:	615e      	str	r6, [r3, #20]
 800892c:	6125      	str	r5, [r4, #16]
 800892e:	4620      	mov	r0, r4
 8008930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008934:	0800bea5 	.word	0x0800bea5
 8008938:	0800beb6 	.word	0x0800beb6

0800893c <__s2b>:
 800893c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008940:	460c      	mov	r4, r1
 8008942:	4615      	mov	r5, r2
 8008944:	461f      	mov	r7, r3
 8008946:	2209      	movs	r2, #9
 8008948:	3308      	adds	r3, #8
 800894a:	4606      	mov	r6, r0
 800894c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008950:	2100      	movs	r1, #0
 8008952:	2201      	movs	r2, #1
 8008954:	429a      	cmp	r2, r3
 8008956:	db09      	blt.n	800896c <__s2b+0x30>
 8008958:	4630      	mov	r0, r6
 800895a:	f7ff ff47 	bl	80087ec <_Balloc>
 800895e:	b940      	cbnz	r0, 8008972 <__s2b+0x36>
 8008960:	4602      	mov	r2, r0
 8008962:	4b19      	ldr	r3, [pc, #100]	@ (80089c8 <__s2b+0x8c>)
 8008964:	4819      	ldr	r0, [pc, #100]	@ (80089cc <__s2b+0x90>)
 8008966:	21d3      	movs	r1, #211	@ 0xd3
 8008968:	f001 fe76 	bl	800a658 <__assert_func>
 800896c:	0052      	lsls	r2, r2, #1
 800896e:	3101      	adds	r1, #1
 8008970:	e7f0      	b.n	8008954 <__s2b+0x18>
 8008972:	9b08      	ldr	r3, [sp, #32]
 8008974:	6143      	str	r3, [r0, #20]
 8008976:	2d09      	cmp	r5, #9
 8008978:	f04f 0301 	mov.w	r3, #1
 800897c:	6103      	str	r3, [r0, #16]
 800897e:	dd16      	ble.n	80089ae <__s2b+0x72>
 8008980:	f104 0909 	add.w	r9, r4, #9
 8008984:	46c8      	mov	r8, r9
 8008986:	442c      	add	r4, r5
 8008988:	f818 3b01 	ldrb.w	r3, [r8], #1
 800898c:	4601      	mov	r1, r0
 800898e:	3b30      	subs	r3, #48	@ 0x30
 8008990:	220a      	movs	r2, #10
 8008992:	4630      	mov	r0, r6
 8008994:	f7ff ff8c 	bl	80088b0 <__multadd>
 8008998:	45a0      	cmp	r8, r4
 800899a:	d1f5      	bne.n	8008988 <__s2b+0x4c>
 800899c:	f1a5 0408 	sub.w	r4, r5, #8
 80089a0:	444c      	add	r4, r9
 80089a2:	1b2d      	subs	r5, r5, r4
 80089a4:	1963      	adds	r3, r4, r5
 80089a6:	42bb      	cmp	r3, r7
 80089a8:	db04      	blt.n	80089b4 <__s2b+0x78>
 80089aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ae:	340a      	adds	r4, #10
 80089b0:	2509      	movs	r5, #9
 80089b2:	e7f6      	b.n	80089a2 <__s2b+0x66>
 80089b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80089b8:	4601      	mov	r1, r0
 80089ba:	3b30      	subs	r3, #48	@ 0x30
 80089bc:	220a      	movs	r2, #10
 80089be:	4630      	mov	r0, r6
 80089c0:	f7ff ff76 	bl	80088b0 <__multadd>
 80089c4:	e7ee      	b.n	80089a4 <__s2b+0x68>
 80089c6:	bf00      	nop
 80089c8:	0800bea5 	.word	0x0800bea5
 80089cc:	0800beb6 	.word	0x0800beb6

080089d0 <__hi0bits>:
 80089d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089d4:	4603      	mov	r3, r0
 80089d6:	bf36      	itet	cc
 80089d8:	0403      	lslcc	r3, r0, #16
 80089da:	2000      	movcs	r0, #0
 80089dc:	2010      	movcc	r0, #16
 80089de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089e2:	bf3c      	itt	cc
 80089e4:	021b      	lslcc	r3, r3, #8
 80089e6:	3008      	addcc	r0, #8
 80089e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089ec:	bf3c      	itt	cc
 80089ee:	011b      	lslcc	r3, r3, #4
 80089f0:	3004      	addcc	r0, #4
 80089f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089f6:	bf3c      	itt	cc
 80089f8:	009b      	lslcc	r3, r3, #2
 80089fa:	3002      	addcc	r0, #2
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	db05      	blt.n	8008a0c <__hi0bits+0x3c>
 8008a00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a04:	f100 0001 	add.w	r0, r0, #1
 8008a08:	bf08      	it	eq
 8008a0a:	2020      	moveq	r0, #32
 8008a0c:	4770      	bx	lr

08008a0e <__lo0bits>:
 8008a0e:	6803      	ldr	r3, [r0, #0]
 8008a10:	4602      	mov	r2, r0
 8008a12:	f013 0007 	ands.w	r0, r3, #7
 8008a16:	d00b      	beq.n	8008a30 <__lo0bits+0x22>
 8008a18:	07d9      	lsls	r1, r3, #31
 8008a1a:	d421      	bmi.n	8008a60 <__lo0bits+0x52>
 8008a1c:	0798      	lsls	r0, r3, #30
 8008a1e:	bf49      	itett	mi
 8008a20:	085b      	lsrmi	r3, r3, #1
 8008a22:	089b      	lsrpl	r3, r3, #2
 8008a24:	2001      	movmi	r0, #1
 8008a26:	6013      	strmi	r3, [r2, #0]
 8008a28:	bf5c      	itt	pl
 8008a2a:	6013      	strpl	r3, [r2, #0]
 8008a2c:	2002      	movpl	r0, #2
 8008a2e:	4770      	bx	lr
 8008a30:	b299      	uxth	r1, r3
 8008a32:	b909      	cbnz	r1, 8008a38 <__lo0bits+0x2a>
 8008a34:	0c1b      	lsrs	r3, r3, #16
 8008a36:	2010      	movs	r0, #16
 8008a38:	b2d9      	uxtb	r1, r3
 8008a3a:	b909      	cbnz	r1, 8008a40 <__lo0bits+0x32>
 8008a3c:	3008      	adds	r0, #8
 8008a3e:	0a1b      	lsrs	r3, r3, #8
 8008a40:	0719      	lsls	r1, r3, #28
 8008a42:	bf04      	itt	eq
 8008a44:	091b      	lsreq	r3, r3, #4
 8008a46:	3004      	addeq	r0, #4
 8008a48:	0799      	lsls	r1, r3, #30
 8008a4a:	bf04      	itt	eq
 8008a4c:	089b      	lsreq	r3, r3, #2
 8008a4e:	3002      	addeq	r0, #2
 8008a50:	07d9      	lsls	r1, r3, #31
 8008a52:	d403      	bmi.n	8008a5c <__lo0bits+0x4e>
 8008a54:	085b      	lsrs	r3, r3, #1
 8008a56:	f100 0001 	add.w	r0, r0, #1
 8008a5a:	d003      	beq.n	8008a64 <__lo0bits+0x56>
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	4770      	bx	lr
 8008a60:	2000      	movs	r0, #0
 8008a62:	4770      	bx	lr
 8008a64:	2020      	movs	r0, #32
 8008a66:	4770      	bx	lr

08008a68 <__i2b>:
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	460c      	mov	r4, r1
 8008a6c:	2101      	movs	r1, #1
 8008a6e:	f7ff febd 	bl	80087ec <_Balloc>
 8008a72:	4602      	mov	r2, r0
 8008a74:	b928      	cbnz	r0, 8008a82 <__i2b+0x1a>
 8008a76:	4b05      	ldr	r3, [pc, #20]	@ (8008a8c <__i2b+0x24>)
 8008a78:	4805      	ldr	r0, [pc, #20]	@ (8008a90 <__i2b+0x28>)
 8008a7a:	f240 1145 	movw	r1, #325	@ 0x145
 8008a7e:	f001 fdeb 	bl	800a658 <__assert_func>
 8008a82:	2301      	movs	r3, #1
 8008a84:	6144      	str	r4, [r0, #20]
 8008a86:	6103      	str	r3, [r0, #16]
 8008a88:	bd10      	pop	{r4, pc}
 8008a8a:	bf00      	nop
 8008a8c:	0800bea5 	.word	0x0800bea5
 8008a90:	0800beb6 	.word	0x0800beb6

08008a94 <__multiply>:
 8008a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a98:	4614      	mov	r4, r2
 8008a9a:	690a      	ldr	r2, [r1, #16]
 8008a9c:	6923      	ldr	r3, [r4, #16]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	bfa8      	it	ge
 8008aa2:	4623      	movge	r3, r4
 8008aa4:	460f      	mov	r7, r1
 8008aa6:	bfa4      	itt	ge
 8008aa8:	460c      	movge	r4, r1
 8008aaa:	461f      	movge	r7, r3
 8008aac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008ab0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008ab4:	68a3      	ldr	r3, [r4, #8]
 8008ab6:	6861      	ldr	r1, [r4, #4]
 8008ab8:	eb0a 0609 	add.w	r6, sl, r9
 8008abc:	42b3      	cmp	r3, r6
 8008abe:	b085      	sub	sp, #20
 8008ac0:	bfb8      	it	lt
 8008ac2:	3101      	addlt	r1, #1
 8008ac4:	f7ff fe92 	bl	80087ec <_Balloc>
 8008ac8:	b930      	cbnz	r0, 8008ad8 <__multiply+0x44>
 8008aca:	4602      	mov	r2, r0
 8008acc:	4b44      	ldr	r3, [pc, #272]	@ (8008be0 <__multiply+0x14c>)
 8008ace:	4845      	ldr	r0, [pc, #276]	@ (8008be4 <__multiply+0x150>)
 8008ad0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ad4:	f001 fdc0 	bl	800a658 <__assert_func>
 8008ad8:	f100 0514 	add.w	r5, r0, #20
 8008adc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ae0:	462b      	mov	r3, r5
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	4543      	cmp	r3, r8
 8008ae6:	d321      	bcc.n	8008b2c <__multiply+0x98>
 8008ae8:	f107 0114 	add.w	r1, r7, #20
 8008aec:	f104 0214 	add.w	r2, r4, #20
 8008af0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008af4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008af8:	9302      	str	r3, [sp, #8]
 8008afa:	1b13      	subs	r3, r2, r4
 8008afc:	3b15      	subs	r3, #21
 8008afe:	f023 0303 	bic.w	r3, r3, #3
 8008b02:	3304      	adds	r3, #4
 8008b04:	f104 0715 	add.w	r7, r4, #21
 8008b08:	42ba      	cmp	r2, r7
 8008b0a:	bf38      	it	cc
 8008b0c:	2304      	movcc	r3, #4
 8008b0e:	9301      	str	r3, [sp, #4]
 8008b10:	9b02      	ldr	r3, [sp, #8]
 8008b12:	9103      	str	r1, [sp, #12]
 8008b14:	428b      	cmp	r3, r1
 8008b16:	d80c      	bhi.n	8008b32 <__multiply+0x9e>
 8008b18:	2e00      	cmp	r6, #0
 8008b1a:	dd03      	ble.n	8008b24 <__multiply+0x90>
 8008b1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d05b      	beq.n	8008bdc <__multiply+0x148>
 8008b24:	6106      	str	r6, [r0, #16]
 8008b26:	b005      	add	sp, #20
 8008b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2c:	f843 2b04 	str.w	r2, [r3], #4
 8008b30:	e7d8      	b.n	8008ae4 <__multiply+0x50>
 8008b32:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b36:	f1ba 0f00 	cmp.w	sl, #0
 8008b3a:	d024      	beq.n	8008b86 <__multiply+0xf2>
 8008b3c:	f104 0e14 	add.w	lr, r4, #20
 8008b40:	46a9      	mov	r9, r5
 8008b42:	f04f 0c00 	mov.w	ip, #0
 8008b46:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b4a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b4e:	fa1f fb87 	uxth.w	fp, r7
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b58:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008b5c:	f8d9 7000 	ldr.w	r7, [r9]
 8008b60:	4463      	add	r3, ip
 8008b62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b66:	fb0a c70b 	mla	r7, sl, fp, ip
 8008b6a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b74:	4572      	cmp	r2, lr
 8008b76:	f849 3b04 	str.w	r3, [r9], #4
 8008b7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b7e:	d8e2      	bhi.n	8008b46 <__multiply+0xb2>
 8008b80:	9b01      	ldr	r3, [sp, #4]
 8008b82:	f845 c003 	str.w	ip, [r5, r3]
 8008b86:	9b03      	ldr	r3, [sp, #12]
 8008b88:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b8c:	3104      	adds	r1, #4
 8008b8e:	f1b9 0f00 	cmp.w	r9, #0
 8008b92:	d021      	beq.n	8008bd8 <__multiply+0x144>
 8008b94:	682b      	ldr	r3, [r5, #0]
 8008b96:	f104 0c14 	add.w	ip, r4, #20
 8008b9a:	46ae      	mov	lr, r5
 8008b9c:	f04f 0a00 	mov.w	sl, #0
 8008ba0:	f8bc b000 	ldrh.w	fp, [ip]
 8008ba4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008ba8:	fb09 770b 	mla	r7, r9, fp, r7
 8008bac:	4457      	add	r7, sl
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008bb4:	f84e 3b04 	str.w	r3, [lr], #4
 8008bb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008bbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bc0:	f8be 3000 	ldrh.w	r3, [lr]
 8008bc4:	fb09 330a 	mla	r3, r9, sl, r3
 8008bc8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008bcc:	4562      	cmp	r2, ip
 8008bce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bd2:	d8e5      	bhi.n	8008ba0 <__multiply+0x10c>
 8008bd4:	9f01      	ldr	r7, [sp, #4]
 8008bd6:	51eb      	str	r3, [r5, r7]
 8008bd8:	3504      	adds	r5, #4
 8008bda:	e799      	b.n	8008b10 <__multiply+0x7c>
 8008bdc:	3e01      	subs	r6, #1
 8008bde:	e79b      	b.n	8008b18 <__multiply+0x84>
 8008be0:	0800bea5 	.word	0x0800bea5
 8008be4:	0800beb6 	.word	0x0800beb6

08008be8 <__pow5mult>:
 8008be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bec:	4615      	mov	r5, r2
 8008bee:	f012 0203 	ands.w	r2, r2, #3
 8008bf2:	4607      	mov	r7, r0
 8008bf4:	460e      	mov	r6, r1
 8008bf6:	d007      	beq.n	8008c08 <__pow5mult+0x20>
 8008bf8:	4c25      	ldr	r4, [pc, #148]	@ (8008c90 <__pow5mult+0xa8>)
 8008bfa:	3a01      	subs	r2, #1
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c02:	f7ff fe55 	bl	80088b0 <__multadd>
 8008c06:	4606      	mov	r6, r0
 8008c08:	10ad      	asrs	r5, r5, #2
 8008c0a:	d03d      	beq.n	8008c88 <__pow5mult+0xa0>
 8008c0c:	69fc      	ldr	r4, [r7, #28]
 8008c0e:	b97c      	cbnz	r4, 8008c30 <__pow5mult+0x48>
 8008c10:	2010      	movs	r0, #16
 8008c12:	f7fd fd65 	bl	80066e0 <malloc>
 8008c16:	4602      	mov	r2, r0
 8008c18:	61f8      	str	r0, [r7, #28]
 8008c1a:	b928      	cbnz	r0, 8008c28 <__pow5mult+0x40>
 8008c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8008c94 <__pow5mult+0xac>)
 8008c1e:	481e      	ldr	r0, [pc, #120]	@ (8008c98 <__pow5mult+0xb0>)
 8008c20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c24:	f001 fd18 	bl	800a658 <__assert_func>
 8008c28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c2c:	6004      	str	r4, [r0, #0]
 8008c2e:	60c4      	str	r4, [r0, #12]
 8008c30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c38:	b94c      	cbnz	r4, 8008c4e <__pow5mult+0x66>
 8008c3a:	f240 2171 	movw	r1, #625	@ 0x271
 8008c3e:	4638      	mov	r0, r7
 8008c40:	f7ff ff12 	bl	8008a68 <__i2b>
 8008c44:	2300      	movs	r3, #0
 8008c46:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c4a:	4604      	mov	r4, r0
 8008c4c:	6003      	str	r3, [r0, #0]
 8008c4e:	f04f 0900 	mov.w	r9, #0
 8008c52:	07eb      	lsls	r3, r5, #31
 8008c54:	d50a      	bpl.n	8008c6c <__pow5mult+0x84>
 8008c56:	4631      	mov	r1, r6
 8008c58:	4622      	mov	r2, r4
 8008c5a:	4638      	mov	r0, r7
 8008c5c:	f7ff ff1a 	bl	8008a94 <__multiply>
 8008c60:	4631      	mov	r1, r6
 8008c62:	4680      	mov	r8, r0
 8008c64:	4638      	mov	r0, r7
 8008c66:	f7ff fe01 	bl	800886c <_Bfree>
 8008c6a:	4646      	mov	r6, r8
 8008c6c:	106d      	asrs	r5, r5, #1
 8008c6e:	d00b      	beq.n	8008c88 <__pow5mult+0xa0>
 8008c70:	6820      	ldr	r0, [r4, #0]
 8008c72:	b938      	cbnz	r0, 8008c84 <__pow5mult+0x9c>
 8008c74:	4622      	mov	r2, r4
 8008c76:	4621      	mov	r1, r4
 8008c78:	4638      	mov	r0, r7
 8008c7a:	f7ff ff0b 	bl	8008a94 <__multiply>
 8008c7e:	6020      	str	r0, [r4, #0]
 8008c80:	f8c0 9000 	str.w	r9, [r0]
 8008c84:	4604      	mov	r4, r0
 8008c86:	e7e4      	b.n	8008c52 <__pow5mult+0x6a>
 8008c88:	4630      	mov	r0, r6
 8008c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c8e:	bf00      	nop
 8008c90:	0800bf10 	.word	0x0800bf10
 8008c94:	0800be36 	.word	0x0800be36
 8008c98:	0800beb6 	.word	0x0800beb6

08008c9c <__lshift>:
 8008c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ca0:	460c      	mov	r4, r1
 8008ca2:	6849      	ldr	r1, [r1, #4]
 8008ca4:	6923      	ldr	r3, [r4, #16]
 8008ca6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008caa:	68a3      	ldr	r3, [r4, #8]
 8008cac:	4607      	mov	r7, r0
 8008cae:	4691      	mov	r9, r2
 8008cb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cb4:	f108 0601 	add.w	r6, r8, #1
 8008cb8:	42b3      	cmp	r3, r6
 8008cba:	db0b      	blt.n	8008cd4 <__lshift+0x38>
 8008cbc:	4638      	mov	r0, r7
 8008cbe:	f7ff fd95 	bl	80087ec <_Balloc>
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	b948      	cbnz	r0, 8008cda <__lshift+0x3e>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	4b28      	ldr	r3, [pc, #160]	@ (8008d6c <__lshift+0xd0>)
 8008cca:	4829      	ldr	r0, [pc, #164]	@ (8008d70 <__lshift+0xd4>)
 8008ccc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cd0:	f001 fcc2 	bl	800a658 <__assert_func>
 8008cd4:	3101      	adds	r1, #1
 8008cd6:	005b      	lsls	r3, r3, #1
 8008cd8:	e7ee      	b.n	8008cb8 <__lshift+0x1c>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	f100 0114 	add.w	r1, r0, #20
 8008ce0:	f100 0210 	add.w	r2, r0, #16
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	4553      	cmp	r3, sl
 8008ce8:	db33      	blt.n	8008d52 <__lshift+0xb6>
 8008cea:	6920      	ldr	r0, [r4, #16]
 8008cec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008cf0:	f104 0314 	add.w	r3, r4, #20
 8008cf4:	f019 091f 	ands.w	r9, r9, #31
 8008cf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d00:	d02b      	beq.n	8008d5a <__lshift+0xbe>
 8008d02:	f1c9 0e20 	rsb	lr, r9, #32
 8008d06:	468a      	mov	sl, r1
 8008d08:	2200      	movs	r2, #0
 8008d0a:	6818      	ldr	r0, [r3, #0]
 8008d0c:	fa00 f009 	lsl.w	r0, r0, r9
 8008d10:	4310      	orrs	r0, r2
 8008d12:	f84a 0b04 	str.w	r0, [sl], #4
 8008d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d1a:	459c      	cmp	ip, r3
 8008d1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d20:	d8f3      	bhi.n	8008d0a <__lshift+0x6e>
 8008d22:	ebac 0304 	sub.w	r3, ip, r4
 8008d26:	3b15      	subs	r3, #21
 8008d28:	f023 0303 	bic.w	r3, r3, #3
 8008d2c:	3304      	adds	r3, #4
 8008d2e:	f104 0015 	add.w	r0, r4, #21
 8008d32:	4584      	cmp	ip, r0
 8008d34:	bf38      	it	cc
 8008d36:	2304      	movcc	r3, #4
 8008d38:	50ca      	str	r2, [r1, r3]
 8008d3a:	b10a      	cbz	r2, 8008d40 <__lshift+0xa4>
 8008d3c:	f108 0602 	add.w	r6, r8, #2
 8008d40:	3e01      	subs	r6, #1
 8008d42:	4638      	mov	r0, r7
 8008d44:	612e      	str	r6, [r5, #16]
 8008d46:	4621      	mov	r1, r4
 8008d48:	f7ff fd90 	bl	800886c <_Bfree>
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d52:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d56:	3301      	adds	r3, #1
 8008d58:	e7c5      	b.n	8008ce6 <__lshift+0x4a>
 8008d5a:	3904      	subs	r1, #4
 8008d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d60:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d64:	459c      	cmp	ip, r3
 8008d66:	d8f9      	bhi.n	8008d5c <__lshift+0xc0>
 8008d68:	e7ea      	b.n	8008d40 <__lshift+0xa4>
 8008d6a:	bf00      	nop
 8008d6c:	0800bea5 	.word	0x0800bea5
 8008d70:	0800beb6 	.word	0x0800beb6

08008d74 <__mcmp>:
 8008d74:	690a      	ldr	r2, [r1, #16]
 8008d76:	4603      	mov	r3, r0
 8008d78:	6900      	ldr	r0, [r0, #16]
 8008d7a:	1a80      	subs	r0, r0, r2
 8008d7c:	b530      	push	{r4, r5, lr}
 8008d7e:	d10e      	bne.n	8008d9e <__mcmp+0x2a>
 8008d80:	3314      	adds	r3, #20
 8008d82:	3114      	adds	r1, #20
 8008d84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d94:	4295      	cmp	r5, r2
 8008d96:	d003      	beq.n	8008da0 <__mcmp+0x2c>
 8008d98:	d205      	bcs.n	8008da6 <__mcmp+0x32>
 8008d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9e:	bd30      	pop	{r4, r5, pc}
 8008da0:	42a3      	cmp	r3, r4
 8008da2:	d3f3      	bcc.n	8008d8c <__mcmp+0x18>
 8008da4:	e7fb      	b.n	8008d9e <__mcmp+0x2a>
 8008da6:	2001      	movs	r0, #1
 8008da8:	e7f9      	b.n	8008d9e <__mcmp+0x2a>
	...

08008dac <__mdiff>:
 8008dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db0:	4689      	mov	r9, r1
 8008db2:	4606      	mov	r6, r0
 8008db4:	4611      	mov	r1, r2
 8008db6:	4648      	mov	r0, r9
 8008db8:	4614      	mov	r4, r2
 8008dba:	f7ff ffdb 	bl	8008d74 <__mcmp>
 8008dbe:	1e05      	subs	r5, r0, #0
 8008dc0:	d112      	bne.n	8008de8 <__mdiff+0x3c>
 8008dc2:	4629      	mov	r1, r5
 8008dc4:	4630      	mov	r0, r6
 8008dc6:	f7ff fd11 	bl	80087ec <_Balloc>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	b928      	cbnz	r0, 8008dda <__mdiff+0x2e>
 8008dce:	4b3f      	ldr	r3, [pc, #252]	@ (8008ecc <__mdiff+0x120>)
 8008dd0:	f240 2137 	movw	r1, #567	@ 0x237
 8008dd4:	483e      	ldr	r0, [pc, #248]	@ (8008ed0 <__mdiff+0x124>)
 8008dd6:	f001 fc3f 	bl	800a658 <__assert_func>
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008de0:	4610      	mov	r0, r2
 8008de2:	b003      	add	sp, #12
 8008de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de8:	bfbc      	itt	lt
 8008dea:	464b      	movlt	r3, r9
 8008dec:	46a1      	movlt	r9, r4
 8008dee:	4630      	mov	r0, r6
 8008df0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008df4:	bfba      	itte	lt
 8008df6:	461c      	movlt	r4, r3
 8008df8:	2501      	movlt	r5, #1
 8008dfa:	2500      	movge	r5, #0
 8008dfc:	f7ff fcf6 	bl	80087ec <_Balloc>
 8008e00:	4602      	mov	r2, r0
 8008e02:	b918      	cbnz	r0, 8008e0c <__mdiff+0x60>
 8008e04:	4b31      	ldr	r3, [pc, #196]	@ (8008ecc <__mdiff+0x120>)
 8008e06:	f240 2145 	movw	r1, #581	@ 0x245
 8008e0a:	e7e3      	b.n	8008dd4 <__mdiff+0x28>
 8008e0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e10:	6926      	ldr	r6, [r4, #16]
 8008e12:	60c5      	str	r5, [r0, #12]
 8008e14:	f109 0310 	add.w	r3, r9, #16
 8008e18:	f109 0514 	add.w	r5, r9, #20
 8008e1c:	f104 0e14 	add.w	lr, r4, #20
 8008e20:	f100 0b14 	add.w	fp, r0, #20
 8008e24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e2c:	9301      	str	r3, [sp, #4]
 8008e2e:	46d9      	mov	r9, fp
 8008e30:	f04f 0c00 	mov.w	ip, #0
 8008e34:	9b01      	ldr	r3, [sp, #4]
 8008e36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e3e:	9301      	str	r3, [sp, #4]
 8008e40:	fa1f f38a 	uxth.w	r3, sl
 8008e44:	4619      	mov	r1, r3
 8008e46:	b283      	uxth	r3, r0
 8008e48:	1acb      	subs	r3, r1, r3
 8008e4a:	0c00      	lsrs	r0, r0, #16
 8008e4c:	4463      	add	r3, ip
 8008e4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e5c:	4576      	cmp	r6, lr
 8008e5e:	f849 3b04 	str.w	r3, [r9], #4
 8008e62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e66:	d8e5      	bhi.n	8008e34 <__mdiff+0x88>
 8008e68:	1b33      	subs	r3, r6, r4
 8008e6a:	3b15      	subs	r3, #21
 8008e6c:	f023 0303 	bic.w	r3, r3, #3
 8008e70:	3415      	adds	r4, #21
 8008e72:	3304      	adds	r3, #4
 8008e74:	42a6      	cmp	r6, r4
 8008e76:	bf38      	it	cc
 8008e78:	2304      	movcc	r3, #4
 8008e7a:	441d      	add	r5, r3
 8008e7c:	445b      	add	r3, fp
 8008e7e:	461e      	mov	r6, r3
 8008e80:	462c      	mov	r4, r5
 8008e82:	4544      	cmp	r4, r8
 8008e84:	d30e      	bcc.n	8008ea4 <__mdiff+0xf8>
 8008e86:	f108 0103 	add.w	r1, r8, #3
 8008e8a:	1b49      	subs	r1, r1, r5
 8008e8c:	f021 0103 	bic.w	r1, r1, #3
 8008e90:	3d03      	subs	r5, #3
 8008e92:	45a8      	cmp	r8, r5
 8008e94:	bf38      	it	cc
 8008e96:	2100      	movcc	r1, #0
 8008e98:	440b      	add	r3, r1
 8008e9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e9e:	b191      	cbz	r1, 8008ec6 <__mdiff+0x11a>
 8008ea0:	6117      	str	r7, [r2, #16]
 8008ea2:	e79d      	b.n	8008de0 <__mdiff+0x34>
 8008ea4:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ea8:	46e6      	mov	lr, ip
 8008eaa:	0c08      	lsrs	r0, r1, #16
 8008eac:	fa1c fc81 	uxtah	ip, ip, r1
 8008eb0:	4471      	add	r1, lr
 8008eb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008eb6:	b289      	uxth	r1, r1
 8008eb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ebc:	f846 1b04 	str.w	r1, [r6], #4
 8008ec0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ec4:	e7dd      	b.n	8008e82 <__mdiff+0xd6>
 8008ec6:	3f01      	subs	r7, #1
 8008ec8:	e7e7      	b.n	8008e9a <__mdiff+0xee>
 8008eca:	bf00      	nop
 8008ecc:	0800bea5 	.word	0x0800bea5
 8008ed0:	0800beb6 	.word	0x0800beb6

08008ed4 <__ulp>:
 8008ed4:	b082      	sub	sp, #8
 8008ed6:	ed8d 0b00 	vstr	d0, [sp]
 8008eda:	9a01      	ldr	r2, [sp, #4]
 8008edc:	4b0f      	ldr	r3, [pc, #60]	@ (8008f1c <__ulp+0x48>)
 8008ede:	4013      	ands	r3, r2
 8008ee0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	dc08      	bgt.n	8008efa <__ulp+0x26>
 8008ee8:	425b      	negs	r3, r3
 8008eea:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008eee:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008ef2:	da04      	bge.n	8008efe <__ulp+0x2a>
 8008ef4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008ef8:	4113      	asrs	r3, r2
 8008efa:	2200      	movs	r2, #0
 8008efc:	e008      	b.n	8008f10 <__ulp+0x3c>
 8008efe:	f1a2 0314 	sub.w	r3, r2, #20
 8008f02:	2b1e      	cmp	r3, #30
 8008f04:	bfda      	itte	le
 8008f06:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008f0a:	40da      	lsrle	r2, r3
 8008f0c:	2201      	movgt	r2, #1
 8008f0e:	2300      	movs	r3, #0
 8008f10:	4619      	mov	r1, r3
 8008f12:	4610      	mov	r0, r2
 8008f14:	ec41 0b10 	vmov	d0, r0, r1
 8008f18:	b002      	add	sp, #8
 8008f1a:	4770      	bx	lr
 8008f1c:	7ff00000 	.word	0x7ff00000

08008f20 <__b2d>:
 8008f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f24:	6906      	ldr	r6, [r0, #16]
 8008f26:	f100 0814 	add.w	r8, r0, #20
 8008f2a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008f2e:	1f37      	subs	r7, r6, #4
 8008f30:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008f34:	4610      	mov	r0, r2
 8008f36:	f7ff fd4b 	bl	80089d0 <__hi0bits>
 8008f3a:	f1c0 0320 	rsb	r3, r0, #32
 8008f3e:	280a      	cmp	r0, #10
 8008f40:	600b      	str	r3, [r1, #0]
 8008f42:	491b      	ldr	r1, [pc, #108]	@ (8008fb0 <__b2d+0x90>)
 8008f44:	dc15      	bgt.n	8008f72 <__b2d+0x52>
 8008f46:	f1c0 0c0b 	rsb	ip, r0, #11
 8008f4a:	fa22 f30c 	lsr.w	r3, r2, ip
 8008f4e:	45b8      	cmp	r8, r7
 8008f50:	ea43 0501 	orr.w	r5, r3, r1
 8008f54:	bf34      	ite	cc
 8008f56:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f5a:	2300      	movcs	r3, #0
 8008f5c:	3015      	adds	r0, #21
 8008f5e:	fa02 f000 	lsl.w	r0, r2, r0
 8008f62:	fa23 f30c 	lsr.w	r3, r3, ip
 8008f66:	4303      	orrs	r3, r0
 8008f68:	461c      	mov	r4, r3
 8008f6a:	ec45 4b10 	vmov	d0, r4, r5
 8008f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f72:	45b8      	cmp	r8, r7
 8008f74:	bf3a      	itte	cc
 8008f76:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f7a:	f1a6 0708 	subcc.w	r7, r6, #8
 8008f7e:	2300      	movcs	r3, #0
 8008f80:	380b      	subs	r0, #11
 8008f82:	d012      	beq.n	8008faa <__b2d+0x8a>
 8008f84:	f1c0 0120 	rsb	r1, r0, #32
 8008f88:	fa23 f401 	lsr.w	r4, r3, r1
 8008f8c:	4082      	lsls	r2, r0
 8008f8e:	4322      	orrs	r2, r4
 8008f90:	4547      	cmp	r7, r8
 8008f92:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008f96:	bf8c      	ite	hi
 8008f98:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008f9c:	2200      	movls	r2, #0
 8008f9e:	4083      	lsls	r3, r0
 8008fa0:	40ca      	lsrs	r2, r1
 8008fa2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	e7de      	b.n	8008f68 <__b2d+0x48>
 8008faa:	ea42 0501 	orr.w	r5, r2, r1
 8008fae:	e7db      	b.n	8008f68 <__b2d+0x48>
 8008fb0:	3ff00000 	.word	0x3ff00000

08008fb4 <__d2b>:
 8008fb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fb8:	460f      	mov	r7, r1
 8008fba:	2101      	movs	r1, #1
 8008fbc:	ec59 8b10 	vmov	r8, r9, d0
 8008fc0:	4616      	mov	r6, r2
 8008fc2:	f7ff fc13 	bl	80087ec <_Balloc>
 8008fc6:	4604      	mov	r4, r0
 8008fc8:	b930      	cbnz	r0, 8008fd8 <__d2b+0x24>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	4b23      	ldr	r3, [pc, #140]	@ (800905c <__d2b+0xa8>)
 8008fce:	4824      	ldr	r0, [pc, #144]	@ (8009060 <__d2b+0xac>)
 8008fd0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008fd4:	f001 fb40 	bl	800a658 <__assert_func>
 8008fd8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008fdc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fe0:	b10d      	cbz	r5, 8008fe6 <__d2b+0x32>
 8008fe2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fe6:	9301      	str	r3, [sp, #4]
 8008fe8:	f1b8 0300 	subs.w	r3, r8, #0
 8008fec:	d023      	beq.n	8009036 <__d2b+0x82>
 8008fee:	4668      	mov	r0, sp
 8008ff0:	9300      	str	r3, [sp, #0]
 8008ff2:	f7ff fd0c 	bl	8008a0e <__lo0bits>
 8008ff6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ffa:	b1d0      	cbz	r0, 8009032 <__d2b+0x7e>
 8008ffc:	f1c0 0320 	rsb	r3, r0, #32
 8009000:	fa02 f303 	lsl.w	r3, r2, r3
 8009004:	430b      	orrs	r3, r1
 8009006:	40c2      	lsrs	r2, r0
 8009008:	6163      	str	r3, [r4, #20]
 800900a:	9201      	str	r2, [sp, #4]
 800900c:	9b01      	ldr	r3, [sp, #4]
 800900e:	61a3      	str	r3, [r4, #24]
 8009010:	2b00      	cmp	r3, #0
 8009012:	bf0c      	ite	eq
 8009014:	2201      	moveq	r2, #1
 8009016:	2202      	movne	r2, #2
 8009018:	6122      	str	r2, [r4, #16]
 800901a:	b1a5      	cbz	r5, 8009046 <__d2b+0x92>
 800901c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009020:	4405      	add	r5, r0
 8009022:	603d      	str	r5, [r7, #0]
 8009024:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009028:	6030      	str	r0, [r6, #0]
 800902a:	4620      	mov	r0, r4
 800902c:	b003      	add	sp, #12
 800902e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009032:	6161      	str	r1, [r4, #20]
 8009034:	e7ea      	b.n	800900c <__d2b+0x58>
 8009036:	a801      	add	r0, sp, #4
 8009038:	f7ff fce9 	bl	8008a0e <__lo0bits>
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	6163      	str	r3, [r4, #20]
 8009040:	3020      	adds	r0, #32
 8009042:	2201      	movs	r2, #1
 8009044:	e7e8      	b.n	8009018 <__d2b+0x64>
 8009046:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800904a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800904e:	6038      	str	r0, [r7, #0]
 8009050:	6918      	ldr	r0, [r3, #16]
 8009052:	f7ff fcbd 	bl	80089d0 <__hi0bits>
 8009056:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800905a:	e7e5      	b.n	8009028 <__d2b+0x74>
 800905c:	0800bea5 	.word	0x0800bea5
 8009060:	0800beb6 	.word	0x0800beb6

08009064 <__ratio>:
 8009064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009068:	b085      	sub	sp, #20
 800906a:	e9cd 1000 	strd	r1, r0, [sp]
 800906e:	a902      	add	r1, sp, #8
 8009070:	f7ff ff56 	bl	8008f20 <__b2d>
 8009074:	9800      	ldr	r0, [sp, #0]
 8009076:	a903      	add	r1, sp, #12
 8009078:	ec55 4b10 	vmov	r4, r5, d0
 800907c:	f7ff ff50 	bl	8008f20 <__b2d>
 8009080:	9b01      	ldr	r3, [sp, #4]
 8009082:	6919      	ldr	r1, [r3, #16]
 8009084:	9b00      	ldr	r3, [sp, #0]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	1ac9      	subs	r1, r1, r3
 800908a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800908e:	1a9b      	subs	r3, r3, r2
 8009090:	ec5b ab10 	vmov	sl, fp, d0
 8009094:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009098:	2b00      	cmp	r3, #0
 800909a:	bfce      	itee	gt
 800909c:	462a      	movgt	r2, r5
 800909e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80090a2:	465a      	movle	r2, fp
 80090a4:	462f      	mov	r7, r5
 80090a6:	46d9      	mov	r9, fp
 80090a8:	bfcc      	ite	gt
 80090aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80090ae:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80090b2:	464b      	mov	r3, r9
 80090b4:	4652      	mov	r2, sl
 80090b6:	4620      	mov	r0, r4
 80090b8:	4639      	mov	r1, r7
 80090ba:	f7f7 fbef 	bl	800089c <__aeabi_ddiv>
 80090be:	ec41 0b10 	vmov	d0, r0, r1
 80090c2:	b005      	add	sp, #20
 80090c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090c8 <__copybits>:
 80090c8:	3901      	subs	r1, #1
 80090ca:	b570      	push	{r4, r5, r6, lr}
 80090cc:	1149      	asrs	r1, r1, #5
 80090ce:	6914      	ldr	r4, [r2, #16]
 80090d0:	3101      	adds	r1, #1
 80090d2:	f102 0314 	add.w	r3, r2, #20
 80090d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80090da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80090de:	1f05      	subs	r5, r0, #4
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	d30c      	bcc.n	80090fe <__copybits+0x36>
 80090e4:	1aa3      	subs	r3, r4, r2
 80090e6:	3b11      	subs	r3, #17
 80090e8:	f023 0303 	bic.w	r3, r3, #3
 80090ec:	3211      	adds	r2, #17
 80090ee:	42a2      	cmp	r2, r4
 80090f0:	bf88      	it	hi
 80090f2:	2300      	movhi	r3, #0
 80090f4:	4418      	add	r0, r3
 80090f6:	2300      	movs	r3, #0
 80090f8:	4288      	cmp	r0, r1
 80090fa:	d305      	bcc.n	8009108 <__copybits+0x40>
 80090fc:	bd70      	pop	{r4, r5, r6, pc}
 80090fe:	f853 6b04 	ldr.w	r6, [r3], #4
 8009102:	f845 6f04 	str.w	r6, [r5, #4]!
 8009106:	e7eb      	b.n	80090e0 <__copybits+0x18>
 8009108:	f840 3b04 	str.w	r3, [r0], #4
 800910c:	e7f4      	b.n	80090f8 <__copybits+0x30>

0800910e <__any_on>:
 800910e:	f100 0214 	add.w	r2, r0, #20
 8009112:	6900      	ldr	r0, [r0, #16]
 8009114:	114b      	asrs	r3, r1, #5
 8009116:	4298      	cmp	r0, r3
 8009118:	b510      	push	{r4, lr}
 800911a:	db11      	blt.n	8009140 <__any_on+0x32>
 800911c:	dd0a      	ble.n	8009134 <__any_on+0x26>
 800911e:	f011 011f 	ands.w	r1, r1, #31
 8009122:	d007      	beq.n	8009134 <__any_on+0x26>
 8009124:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009128:	fa24 f001 	lsr.w	r0, r4, r1
 800912c:	fa00 f101 	lsl.w	r1, r0, r1
 8009130:	428c      	cmp	r4, r1
 8009132:	d10b      	bne.n	800914c <__any_on+0x3e>
 8009134:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009138:	4293      	cmp	r3, r2
 800913a:	d803      	bhi.n	8009144 <__any_on+0x36>
 800913c:	2000      	movs	r0, #0
 800913e:	bd10      	pop	{r4, pc}
 8009140:	4603      	mov	r3, r0
 8009142:	e7f7      	b.n	8009134 <__any_on+0x26>
 8009144:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009148:	2900      	cmp	r1, #0
 800914a:	d0f5      	beq.n	8009138 <__any_on+0x2a>
 800914c:	2001      	movs	r0, #1
 800914e:	e7f6      	b.n	800913e <__any_on+0x30>

08009150 <sulp>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	4604      	mov	r4, r0
 8009154:	460d      	mov	r5, r1
 8009156:	ec45 4b10 	vmov	d0, r4, r5
 800915a:	4616      	mov	r6, r2
 800915c:	f7ff feba 	bl	8008ed4 <__ulp>
 8009160:	ec51 0b10 	vmov	r0, r1, d0
 8009164:	b17e      	cbz	r6, 8009186 <sulp+0x36>
 8009166:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800916a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800916e:	2b00      	cmp	r3, #0
 8009170:	dd09      	ble.n	8009186 <sulp+0x36>
 8009172:	051b      	lsls	r3, r3, #20
 8009174:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009178:	2400      	movs	r4, #0
 800917a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800917e:	4622      	mov	r2, r4
 8009180:	462b      	mov	r3, r5
 8009182:	f7f7 fa61 	bl	8000648 <__aeabi_dmul>
 8009186:	ec41 0b10 	vmov	d0, r0, r1
 800918a:	bd70      	pop	{r4, r5, r6, pc}
 800918c:	0000      	movs	r0, r0
	...

08009190 <_strtod_l>:
 8009190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009194:	b09f      	sub	sp, #124	@ 0x7c
 8009196:	460c      	mov	r4, r1
 8009198:	9217      	str	r2, [sp, #92]	@ 0x5c
 800919a:	2200      	movs	r2, #0
 800919c:	921a      	str	r2, [sp, #104]	@ 0x68
 800919e:	9005      	str	r0, [sp, #20]
 80091a0:	f04f 0a00 	mov.w	sl, #0
 80091a4:	f04f 0b00 	mov.w	fp, #0
 80091a8:	460a      	mov	r2, r1
 80091aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80091ac:	7811      	ldrb	r1, [r2, #0]
 80091ae:	292b      	cmp	r1, #43	@ 0x2b
 80091b0:	d04a      	beq.n	8009248 <_strtod_l+0xb8>
 80091b2:	d838      	bhi.n	8009226 <_strtod_l+0x96>
 80091b4:	290d      	cmp	r1, #13
 80091b6:	d832      	bhi.n	800921e <_strtod_l+0x8e>
 80091b8:	2908      	cmp	r1, #8
 80091ba:	d832      	bhi.n	8009222 <_strtod_l+0x92>
 80091bc:	2900      	cmp	r1, #0
 80091be:	d03b      	beq.n	8009238 <_strtod_l+0xa8>
 80091c0:	2200      	movs	r2, #0
 80091c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80091c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80091c6:	782a      	ldrb	r2, [r5, #0]
 80091c8:	2a30      	cmp	r2, #48	@ 0x30
 80091ca:	f040 80b3 	bne.w	8009334 <_strtod_l+0x1a4>
 80091ce:	786a      	ldrb	r2, [r5, #1]
 80091d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80091d4:	2a58      	cmp	r2, #88	@ 0x58
 80091d6:	d16e      	bne.n	80092b6 <_strtod_l+0x126>
 80091d8:	9302      	str	r3, [sp, #8]
 80091da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	ab1a      	add	r3, sp, #104	@ 0x68
 80091e0:	9300      	str	r3, [sp, #0]
 80091e2:	4a8e      	ldr	r2, [pc, #568]	@ (800941c <_strtod_l+0x28c>)
 80091e4:	9805      	ldr	r0, [sp, #20]
 80091e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80091e8:	a919      	add	r1, sp, #100	@ 0x64
 80091ea:	f001 facf 	bl	800a78c <__gethex>
 80091ee:	f010 060f 	ands.w	r6, r0, #15
 80091f2:	4604      	mov	r4, r0
 80091f4:	d005      	beq.n	8009202 <_strtod_l+0x72>
 80091f6:	2e06      	cmp	r6, #6
 80091f8:	d128      	bne.n	800924c <_strtod_l+0xbc>
 80091fa:	3501      	adds	r5, #1
 80091fc:	2300      	movs	r3, #0
 80091fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8009200:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009202:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009204:	2b00      	cmp	r3, #0
 8009206:	f040 858e 	bne.w	8009d26 <_strtod_l+0xb96>
 800920a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800920c:	b1cb      	cbz	r3, 8009242 <_strtod_l+0xb2>
 800920e:	4652      	mov	r2, sl
 8009210:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009214:	ec43 2b10 	vmov	d0, r2, r3
 8009218:	b01f      	add	sp, #124	@ 0x7c
 800921a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800921e:	2920      	cmp	r1, #32
 8009220:	d1ce      	bne.n	80091c0 <_strtod_l+0x30>
 8009222:	3201      	adds	r2, #1
 8009224:	e7c1      	b.n	80091aa <_strtod_l+0x1a>
 8009226:	292d      	cmp	r1, #45	@ 0x2d
 8009228:	d1ca      	bne.n	80091c0 <_strtod_l+0x30>
 800922a:	2101      	movs	r1, #1
 800922c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800922e:	1c51      	adds	r1, r2, #1
 8009230:	9119      	str	r1, [sp, #100]	@ 0x64
 8009232:	7852      	ldrb	r2, [r2, #1]
 8009234:	2a00      	cmp	r2, #0
 8009236:	d1c5      	bne.n	80091c4 <_strtod_l+0x34>
 8009238:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800923a:	9419      	str	r4, [sp, #100]	@ 0x64
 800923c:	2b00      	cmp	r3, #0
 800923e:	f040 8570 	bne.w	8009d22 <_strtod_l+0xb92>
 8009242:	4652      	mov	r2, sl
 8009244:	465b      	mov	r3, fp
 8009246:	e7e5      	b.n	8009214 <_strtod_l+0x84>
 8009248:	2100      	movs	r1, #0
 800924a:	e7ef      	b.n	800922c <_strtod_l+0x9c>
 800924c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800924e:	b13a      	cbz	r2, 8009260 <_strtod_l+0xd0>
 8009250:	2135      	movs	r1, #53	@ 0x35
 8009252:	a81c      	add	r0, sp, #112	@ 0x70
 8009254:	f7ff ff38 	bl	80090c8 <__copybits>
 8009258:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800925a:	9805      	ldr	r0, [sp, #20]
 800925c:	f7ff fb06 	bl	800886c <_Bfree>
 8009260:	3e01      	subs	r6, #1
 8009262:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009264:	2e04      	cmp	r6, #4
 8009266:	d806      	bhi.n	8009276 <_strtod_l+0xe6>
 8009268:	e8df f006 	tbb	[pc, r6]
 800926c:	201d0314 	.word	0x201d0314
 8009270:	14          	.byte	0x14
 8009271:	00          	.byte	0x00
 8009272:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009276:	05e1      	lsls	r1, r4, #23
 8009278:	bf48      	it	mi
 800927a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800927e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009282:	0d1b      	lsrs	r3, r3, #20
 8009284:	051b      	lsls	r3, r3, #20
 8009286:	2b00      	cmp	r3, #0
 8009288:	d1bb      	bne.n	8009202 <_strtod_l+0x72>
 800928a:	f7fe fbd7 	bl	8007a3c <__errno>
 800928e:	2322      	movs	r3, #34	@ 0x22
 8009290:	6003      	str	r3, [r0, #0]
 8009292:	e7b6      	b.n	8009202 <_strtod_l+0x72>
 8009294:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009298:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800929c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80092a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80092a4:	e7e7      	b.n	8009276 <_strtod_l+0xe6>
 80092a6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009424 <_strtod_l+0x294>
 80092aa:	e7e4      	b.n	8009276 <_strtod_l+0xe6>
 80092ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80092b0:	f04f 3aff 	mov.w	sl, #4294967295
 80092b4:	e7df      	b.n	8009276 <_strtod_l+0xe6>
 80092b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092b8:	1c5a      	adds	r2, r3, #1
 80092ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80092bc:	785b      	ldrb	r3, [r3, #1]
 80092be:	2b30      	cmp	r3, #48	@ 0x30
 80092c0:	d0f9      	beq.n	80092b6 <_strtod_l+0x126>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d09d      	beq.n	8009202 <_strtod_l+0x72>
 80092c6:	2301      	movs	r3, #1
 80092c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80092ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80092ce:	2300      	movs	r3, #0
 80092d0:	9308      	str	r3, [sp, #32]
 80092d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80092d4:	461f      	mov	r7, r3
 80092d6:	220a      	movs	r2, #10
 80092d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80092da:	7805      	ldrb	r5, [r0, #0]
 80092dc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80092e0:	b2d9      	uxtb	r1, r3
 80092e2:	2909      	cmp	r1, #9
 80092e4:	d928      	bls.n	8009338 <_strtod_l+0x1a8>
 80092e6:	494e      	ldr	r1, [pc, #312]	@ (8009420 <_strtod_l+0x290>)
 80092e8:	2201      	movs	r2, #1
 80092ea:	f001 f979 	bl	800a5e0 <strncmp>
 80092ee:	2800      	cmp	r0, #0
 80092f0:	d032      	beq.n	8009358 <_strtod_l+0x1c8>
 80092f2:	2000      	movs	r0, #0
 80092f4:	462a      	mov	r2, r5
 80092f6:	4681      	mov	r9, r0
 80092f8:	463d      	mov	r5, r7
 80092fa:	4603      	mov	r3, r0
 80092fc:	2a65      	cmp	r2, #101	@ 0x65
 80092fe:	d001      	beq.n	8009304 <_strtod_l+0x174>
 8009300:	2a45      	cmp	r2, #69	@ 0x45
 8009302:	d114      	bne.n	800932e <_strtod_l+0x19e>
 8009304:	b91d      	cbnz	r5, 800930e <_strtod_l+0x17e>
 8009306:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009308:	4302      	orrs	r2, r0
 800930a:	d095      	beq.n	8009238 <_strtod_l+0xa8>
 800930c:	2500      	movs	r5, #0
 800930e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009310:	1c62      	adds	r2, r4, #1
 8009312:	9219      	str	r2, [sp, #100]	@ 0x64
 8009314:	7862      	ldrb	r2, [r4, #1]
 8009316:	2a2b      	cmp	r2, #43	@ 0x2b
 8009318:	d077      	beq.n	800940a <_strtod_l+0x27a>
 800931a:	2a2d      	cmp	r2, #45	@ 0x2d
 800931c:	d07b      	beq.n	8009416 <_strtod_l+0x286>
 800931e:	f04f 0c00 	mov.w	ip, #0
 8009322:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009326:	2909      	cmp	r1, #9
 8009328:	f240 8082 	bls.w	8009430 <_strtod_l+0x2a0>
 800932c:	9419      	str	r4, [sp, #100]	@ 0x64
 800932e:	f04f 0800 	mov.w	r8, #0
 8009332:	e0a2      	b.n	800947a <_strtod_l+0x2ea>
 8009334:	2300      	movs	r3, #0
 8009336:	e7c7      	b.n	80092c8 <_strtod_l+0x138>
 8009338:	2f08      	cmp	r7, #8
 800933a:	bfd5      	itete	le
 800933c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800933e:	9908      	ldrgt	r1, [sp, #32]
 8009340:	fb02 3301 	mlale	r3, r2, r1, r3
 8009344:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009348:	f100 0001 	add.w	r0, r0, #1
 800934c:	bfd4      	ite	le
 800934e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009350:	9308      	strgt	r3, [sp, #32]
 8009352:	3701      	adds	r7, #1
 8009354:	9019      	str	r0, [sp, #100]	@ 0x64
 8009356:	e7bf      	b.n	80092d8 <_strtod_l+0x148>
 8009358:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800935a:	1c5a      	adds	r2, r3, #1
 800935c:	9219      	str	r2, [sp, #100]	@ 0x64
 800935e:	785a      	ldrb	r2, [r3, #1]
 8009360:	b37f      	cbz	r7, 80093c2 <_strtod_l+0x232>
 8009362:	4681      	mov	r9, r0
 8009364:	463d      	mov	r5, r7
 8009366:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800936a:	2b09      	cmp	r3, #9
 800936c:	d912      	bls.n	8009394 <_strtod_l+0x204>
 800936e:	2301      	movs	r3, #1
 8009370:	e7c4      	b.n	80092fc <_strtod_l+0x16c>
 8009372:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009374:	1c5a      	adds	r2, r3, #1
 8009376:	9219      	str	r2, [sp, #100]	@ 0x64
 8009378:	785a      	ldrb	r2, [r3, #1]
 800937a:	3001      	adds	r0, #1
 800937c:	2a30      	cmp	r2, #48	@ 0x30
 800937e:	d0f8      	beq.n	8009372 <_strtod_l+0x1e2>
 8009380:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009384:	2b08      	cmp	r3, #8
 8009386:	f200 84d3 	bhi.w	8009d30 <_strtod_l+0xba0>
 800938a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800938c:	930c      	str	r3, [sp, #48]	@ 0x30
 800938e:	4681      	mov	r9, r0
 8009390:	2000      	movs	r0, #0
 8009392:	4605      	mov	r5, r0
 8009394:	3a30      	subs	r2, #48	@ 0x30
 8009396:	f100 0301 	add.w	r3, r0, #1
 800939a:	d02a      	beq.n	80093f2 <_strtod_l+0x262>
 800939c:	4499      	add	r9, r3
 800939e:	eb00 0c05 	add.w	ip, r0, r5
 80093a2:	462b      	mov	r3, r5
 80093a4:	210a      	movs	r1, #10
 80093a6:	4563      	cmp	r3, ip
 80093a8:	d10d      	bne.n	80093c6 <_strtod_l+0x236>
 80093aa:	1c69      	adds	r1, r5, #1
 80093ac:	4401      	add	r1, r0
 80093ae:	4428      	add	r0, r5
 80093b0:	2808      	cmp	r0, #8
 80093b2:	dc16      	bgt.n	80093e2 <_strtod_l+0x252>
 80093b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80093b6:	230a      	movs	r3, #10
 80093b8:	fb03 2300 	mla	r3, r3, r0, r2
 80093bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80093be:	2300      	movs	r3, #0
 80093c0:	e018      	b.n	80093f4 <_strtod_l+0x264>
 80093c2:	4638      	mov	r0, r7
 80093c4:	e7da      	b.n	800937c <_strtod_l+0x1ec>
 80093c6:	2b08      	cmp	r3, #8
 80093c8:	f103 0301 	add.w	r3, r3, #1
 80093cc:	dc03      	bgt.n	80093d6 <_strtod_l+0x246>
 80093ce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80093d0:	434e      	muls	r6, r1
 80093d2:	960a      	str	r6, [sp, #40]	@ 0x28
 80093d4:	e7e7      	b.n	80093a6 <_strtod_l+0x216>
 80093d6:	2b10      	cmp	r3, #16
 80093d8:	bfde      	ittt	le
 80093da:	9e08      	ldrle	r6, [sp, #32]
 80093dc:	434e      	mulle	r6, r1
 80093de:	9608      	strle	r6, [sp, #32]
 80093e0:	e7e1      	b.n	80093a6 <_strtod_l+0x216>
 80093e2:	280f      	cmp	r0, #15
 80093e4:	dceb      	bgt.n	80093be <_strtod_l+0x22e>
 80093e6:	9808      	ldr	r0, [sp, #32]
 80093e8:	230a      	movs	r3, #10
 80093ea:	fb03 2300 	mla	r3, r3, r0, r2
 80093ee:	9308      	str	r3, [sp, #32]
 80093f0:	e7e5      	b.n	80093be <_strtod_l+0x22e>
 80093f2:	4629      	mov	r1, r5
 80093f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80093f6:	1c50      	adds	r0, r2, #1
 80093f8:	9019      	str	r0, [sp, #100]	@ 0x64
 80093fa:	7852      	ldrb	r2, [r2, #1]
 80093fc:	4618      	mov	r0, r3
 80093fe:	460d      	mov	r5, r1
 8009400:	e7b1      	b.n	8009366 <_strtod_l+0x1d6>
 8009402:	f04f 0900 	mov.w	r9, #0
 8009406:	2301      	movs	r3, #1
 8009408:	e77d      	b.n	8009306 <_strtod_l+0x176>
 800940a:	f04f 0c00 	mov.w	ip, #0
 800940e:	1ca2      	adds	r2, r4, #2
 8009410:	9219      	str	r2, [sp, #100]	@ 0x64
 8009412:	78a2      	ldrb	r2, [r4, #2]
 8009414:	e785      	b.n	8009322 <_strtod_l+0x192>
 8009416:	f04f 0c01 	mov.w	ip, #1
 800941a:	e7f8      	b.n	800940e <_strtod_l+0x27e>
 800941c:	0800c028 	.word	0x0800c028
 8009420:	0800c010 	.word	0x0800c010
 8009424:	7ff00000 	.word	0x7ff00000
 8009428:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800942a:	1c51      	adds	r1, r2, #1
 800942c:	9119      	str	r1, [sp, #100]	@ 0x64
 800942e:	7852      	ldrb	r2, [r2, #1]
 8009430:	2a30      	cmp	r2, #48	@ 0x30
 8009432:	d0f9      	beq.n	8009428 <_strtod_l+0x298>
 8009434:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009438:	2908      	cmp	r1, #8
 800943a:	f63f af78 	bhi.w	800932e <_strtod_l+0x19e>
 800943e:	3a30      	subs	r2, #48	@ 0x30
 8009440:	920e      	str	r2, [sp, #56]	@ 0x38
 8009442:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009444:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009446:	f04f 080a 	mov.w	r8, #10
 800944a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800944c:	1c56      	adds	r6, r2, #1
 800944e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009450:	7852      	ldrb	r2, [r2, #1]
 8009452:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009456:	f1be 0f09 	cmp.w	lr, #9
 800945a:	d939      	bls.n	80094d0 <_strtod_l+0x340>
 800945c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800945e:	1a76      	subs	r6, r6, r1
 8009460:	2e08      	cmp	r6, #8
 8009462:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009466:	dc03      	bgt.n	8009470 <_strtod_l+0x2e0>
 8009468:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800946a:	4588      	cmp	r8, r1
 800946c:	bfa8      	it	ge
 800946e:	4688      	movge	r8, r1
 8009470:	f1bc 0f00 	cmp.w	ip, #0
 8009474:	d001      	beq.n	800947a <_strtod_l+0x2ea>
 8009476:	f1c8 0800 	rsb	r8, r8, #0
 800947a:	2d00      	cmp	r5, #0
 800947c:	d14e      	bne.n	800951c <_strtod_l+0x38c>
 800947e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009480:	4308      	orrs	r0, r1
 8009482:	f47f aebe 	bne.w	8009202 <_strtod_l+0x72>
 8009486:	2b00      	cmp	r3, #0
 8009488:	f47f aed6 	bne.w	8009238 <_strtod_l+0xa8>
 800948c:	2a69      	cmp	r2, #105	@ 0x69
 800948e:	d028      	beq.n	80094e2 <_strtod_l+0x352>
 8009490:	dc25      	bgt.n	80094de <_strtod_l+0x34e>
 8009492:	2a49      	cmp	r2, #73	@ 0x49
 8009494:	d025      	beq.n	80094e2 <_strtod_l+0x352>
 8009496:	2a4e      	cmp	r2, #78	@ 0x4e
 8009498:	f47f aece 	bne.w	8009238 <_strtod_l+0xa8>
 800949c:	499b      	ldr	r1, [pc, #620]	@ (800970c <_strtod_l+0x57c>)
 800949e:	a819      	add	r0, sp, #100	@ 0x64
 80094a0:	f001 fb96 	bl	800abd0 <__match>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	f43f aec7 	beq.w	8009238 <_strtod_l+0xa8>
 80094aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	2b28      	cmp	r3, #40	@ 0x28
 80094b0:	d12e      	bne.n	8009510 <_strtod_l+0x380>
 80094b2:	4997      	ldr	r1, [pc, #604]	@ (8009710 <_strtod_l+0x580>)
 80094b4:	aa1c      	add	r2, sp, #112	@ 0x70
 80094b6:	a819      	add	r0, sp, #100	@ 0x64
 80094b8:	f001 fb9e 	bl	800abf8 <__hexnan>
 80094bc:	2805      	cmp	r0, #5
 80094be:	d127      	bne.n	8009510 <_strtod_l+0x380>
 80094c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80094c2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80094c6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80094ca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80094ce:	e698      	b.n	8009202 <_strtod_l+0x72>
 80094d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80094d2:	fb08 2101 	mla	r1, r8, r1, r2
 80094d6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80094da:	920e      	str	r2, [sp, #56]	@ 0x38
 80094dc:	e7b5      	b.n	800944a <_strtod_l+0x2ba>
 80094de:	2a6e      	cmp	r2, #110	@ 0x6e
 80094e0:	e7da      	b.n	8009498 <_strtod_l+0x308>
 80094e2:	498c      	ldr	r1, [pc, #560]	@ (8009714 <_strtod_l+0x584>)
 80094e4:	a819      	add	r0, sp, #100	@ 0x64
 80094e6:	f001 fb73 	bl	800abd0 <__match>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	f43f aea4 	beq.w	8009238 <_strtod_l+0xa8>
 80094f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094f2:	4989      	ldr	r1, [pc, #548]	@ (8009718 <_strtod_l+0x588>)
 80094f4:	3b01      	subs	r3, #1
 80094f6:	a819      	add	r0, sp, #100	@ 0x64
 80094f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80094fa:	f001 fb69 	bl	800abd0 <__match>
 80094fe:	b910      	cbnz	r0, 8009506 <_strtod_l+0x376>
 8009500:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009502:	3301      	adds	r3, #1
 8009504:	9319      	str	r3, [sp, #100]	@ 0x64
 8009506:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009728 <_strtod_l+0x598>
 800950a:	f04f 0a00 	mov.w	sl, #0
 800950e:	e678      	b.n	8009202 <_strtod_l+0x72>
 8009510:	4882      	ldr	r0, [pc, #520]	@ (800971c <_strtod_l+0x58c>)
 8009512:	f001 f899 	bl	800a648 <nan>
 8009516:	ec5b ab10 	vmov	sl, fp, d0
 800951a:	e672      	b.n	8009202 <_strtod_l+0x72>
 800951c:	eba8 0309 	sub.w	r3, r8, r9
 8009520:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009522:	9309      	str	r3, [sp, #36]	@ 0x24
 8009524:	2f00      	cmp	r7, #0
 8009526:	bf08      	it	eq
 8009528:	462f      	moveq	r7, r5
 800952a:	2d10      	cmp	r5, #16
 800952c:	462c      	mov	r4, r5
 800952e:	bfa8      	it	ge
 8009530:	2410      	movge	r4, #16
 8009532:	f7f7 f80f 	bl	8000554 <__aeabi_ui2d>
 8009536:	2d09      	cmp	r5, #9
 8009538:	4682      	mov	sl, r0
 800953a:	468b      	mov	fp, r1
 800953c:	dc13      	bgt.n	8009566 <_strtod_l+0x3d6>
 800953e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009540:	2b00      	cmp	r3, #0
 8009542:	f43f ae5e 	beq.w	8009202 <_strtod_l+0x72>
 8009546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009548:	dd78      	ble.n	800963c <_strtod_l+0x4ac>
 800954a:	2b16      	cmp	r3, #22
 800954c:	dc5f      	bgt.n	800960e <_strtod_l+0x47e>
 800954e:	4974      	ldr	r1, [pc, #464]	@ (8009720 <_strtod_l+0x590>)
 8009550:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009558:	4652      	mov	r2, sl
 800955a:	465b      	mov	r3, fp
 800955c:	f7f7 f874 	bl	8000648 <__aeabi_dmul>
 8009560:	4682      	mov	sl, r0
 8009562:	468b      	mov	fp, r1
 8009564:	e64d      	b.n	8009202 <_strtod_l+0x72>
 8009566:	4b6e      	ldr	r3, [pc, #440]	@ (8009720 <_strtod_l+0x590>)
 8009568:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800956c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009570:	f7f7 f86a 	bl	8000648 <__aeabi_dmul>
 8009574:	4682      	mov	sl, r0
 8009576:	9808      	ldr	r0, [sp, #32]
 8009578:	468b      	mov	fp, r1
 800957a:	f7f6 ffeb 	bl	8000554 <__aeabi_ui2d>
 800957e:	4602      	mov	r2, r0
 8009580:	460b      	mov	r3, r1
 8009582:	4650      	mov	r0, sl
 8009584:	4659      	mov	r1, fp
 8009586:	f7f6 fea9 	bl	80002dc <__adddf3>
 800958a:	2d0f      	cmp	r5, #15
 800958c:	4682      	mov	sl, r0
 800958e:	468b      	mov	fp, r1
 8009590:	ddd5      	ble.n	800953e <_strtod_l+0x3ae>
 8009592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009594:	1b2c      	subs	r4, r5, r4
 8009596:	441c      	add	r4, r3
 8009598:	2c00      	cmp	r4, #0
 800959a:	f340 8096 	ble.w	80096ca <_strtod_l+0x53a>
 800959e:	f014 030f 	ands.w	r3, r4, #15
 80095a2:	d00a      	beq.n	80095ba <_strtod_l+0x42a>
 80095a4:	495e      	ldr	r1, [pc, #376]	@ (8009720 <_strtod_l+0x590>)
 80095a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80095aa:	4652      	mov	r2, sl
 80095ac:	465b      	mov	r3, fp
 80095ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095b2:	f7f7 f849 	bl	8000648 <__aeabi_dmul>
 80095b6:	4682      	mov	sl, r0
 80095b8:	468b      	mov	fp, r1
 80095ba:	f034 040f 	bics.w	r4, r4, #15
 80095be:	d073      	beq.n	80096a8 <_strtod_l+0x518>
 80095c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80095c4:	dd48      	ble.n	8009658 <_strtod_l+0x4c8>
 80095c6:	2400      	movs	r4, #0
 80095c8:	46a0      	mov	r8, r4
 80095ca:	940a      	str	r4, [sp, #40]	@ 0x28
 80095cc:	46a1      	mov	r9, r4
 80095ce:	9a05      	ldr	r2, [sp, #20]
 80095d0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009728 <_strtod_l+0x598>
 80095d4:	2322      	movs	r3, #34	@ 0x22
 80095d6:	6013      	str	r3, [r2, #0]
 80095d8:	f04f 0a00 	mov.w	sl, #0
 80095dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f43f ae0f 	beq.w	8009202 <_strtod_l+0x72>
 80095e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095e6:	9805      	ldr	r0, [sp, #20]
 80095e8:	f7ff f940 	bl	800886c <_Bfree>
 80095ec:	9805      	ldr	r0, [sp, #20]
 80095ee:	4649      	mov	r1, r9
 80095f0:	f7ff f93c 	bl	800886c <_Bfree>
 80095f4:	9805      	ldr	r0, [sp, #20]
 80095f6:	4641      	mov	r1, r8
 80095f8:	f7ff f938 	bl	800886c <_Bfree>
 80095fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80095fe:	9805      	ldr	r0, [sp, #20]
 8009600:	f7ff f934 	bl	800886c <_Bfree>
 8009604:	9805      	ldr	r0, [sp, #20]
 8009606:	4621      	mov	r1, r4
 8009608:	f7ff f930 	bl	800886c <_Bfree>
 800960c:	e5f9      	b.n	8009202 <_strtod_l+0x72>
 800960e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009610:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009614:	4293      	cmp	r3, r2
 8009616:	dbbc      	blt.n	8009592 <_strtod_l+0x402>
 8009618:	4c41      	ldr	r4, [pc, #260]	@ (8009720 <_strtod_l+0x590>)
 800961a:	f1c5 050f 	rsb	r5, r5, #15
 800961e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009622:	4652      	mov	r2, sl
 8009624:	465b      	mov	r3, fp
 8009626:	e9d1 0100 	ldrd	r0, r1, [r1]
 800962a:	f7f7 f80d 	bl	8000648 <__aeabi_dmul>
 800962e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009630:	1b5d      	subs	r5, r3, r5
 8009632:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009636:	e9d4 2300 	ldrd	r2, r3, [r4]
 800963a:	e78f      	b.n	800955c <_strtod_l+0x3cc>
 800963c:	3316      	adds	r3, #22
 800963e:	dba8      	blt.n	8009592 <_strtod_l+0x402>
 8009640:	4b37      	ldr	r3, [pc, #220]	@ (8009720 <_strtod_l+0x590>)
 8009642:	eba9 0808 	sub.w	r8, r9, r8
 8009646:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800964a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800964e:	4650      	mov	r0, sl
 8009650:	4659      	mov	r1, fp
 8009652:	f7f7 f923 	bl	800089c <__aeabi_ddiv>
 8009656:	e783      	b.n	8009560 <_strtod_l+0x3d0>
 8009658:	4b32      	ldr	r3, [pc, #200]	@ (8009724 <_strtod_l+0x594>)
 800965a:	9308      	str	r3, [sp, #32]
 800965c:	2300      	movs	r3, #0
 800965e:	1124      	asrs	r4, r4, #4
 8009660:	4650      	mov	r0, sl
 8009662:	4659      	mov	r1, fp
 8009664:	461e      	mov	r6, r3
 8009666:	2c01      	cmp	r4, #1
 8009668:	dc21      	bgt.n	80096ae <_strtod_l+0x51e>
 800966a:	b10b      	cbz	r3, 8009670 <_strtod_l+0x4e0>
 800966c:	4682      	mov	sl, r0
 800966e:	468b      	mov	fp, r1
 8009670:	492c      	ldr	r1, [pc, #176]	@ (8009724 <_strtod_l+0x594>)
 8009672:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009676:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800967a:	4652      	mov	r2, sl
 800967c:	465b      	mov	r3, fp
 800967e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009682:	f7f6 ffe1 	bl	8000648 <__aeabi_dmul>
 8009686:	4b28      	ldr	r3, [pc, #160]	@ (8009728 <_strtod_l+0x598>)
 8009688:	460a      	mov	r2, r1
 800968a:	400b      	ands	r3, r1
 800968c:	4927      	ldr	r1, [pc, #156]	@ (800972c <_strtod_l+0x59c>)
 800968e:	428b      	cmp	r3, r1
 8009690:	4682      	mov	sl, r0
 8009692:	d898      	bhi.n	80095c6 <_strtod_l+0x436>
 8009694:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009698:	428b      	cmp	r3, r1
 800969a:	bf86      	itte	hi
 800969c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009730 <_strtod_l+0x5a0>
 80096a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80096a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80096a8:	2300      	movs	r3, #0
 80096aa:	9308      	str	r3, [sp, #32]
 80096ac:	e07a      	b.n	80097a4 <_strtod_l+0x614>
 80096ae:	07e2      	lsls	r2, r4, #31
 80096b0:	d505      	bpl.n	80096be <_strtod_l+0x52e>
 80096b2:	9b08      	ldr	r3, [sp, #32]
 80096b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b8:	f7f6 ffc6 	bl	8000648 <__aeabi_dmul>
 80096bc:	2301      	movs	r3, #1
 80096be:	9a08      	ldr	r2, [sp, #32]
 80096c0:	3208      	adds	r2, #8
 80096c2:	3601      	adds	r6, #1
 80096c4:	1064      	asrs	r4, r4, #1
 80096c6:	9208      	str	r2, [sp, #32]
 80096c8:	e7cd      	b.n	8009666 <_strtod_l+0x4d6>
 80096ca:	d0ed      	beq.n	80096a8 <_strtod_l+0x518>
 80096cc:	4264      	negs	r4, r4
 80096ce:	f014 020f 	ands.w	r2, r4, #15
 80096d2:	d00a      	beq.n	80096ea <_strtod_l+0x55a>
 80096d4:	4b12      	ldr	r3, [pc, #72]	@ (8009720 <_strtod_l+0x590>)
 80096d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096da:	4650      	mov	r0, sl
 80096dc:	4659      	mov	r1, fp
 80096de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e2:	f7f7 f8db 	bl	800089c <__aeabi_ddiv>
 80096e6:	4682      	mov	sl, r0
 80096e8:	468b      	mov	fp, r1
 80096ea:	1124      	asrs	r4, r4, #4
 80096ec:	d0dc      	beq.n	80096a8 <_strtod_l+0x518>
 80096ee:	2c1f      	cmp	r4, #31
 80096f0:	dd20      	ble.n	8009734 <_strtod_l+0x5a4>
 80096f2:	2400      	movs	r4, #0
 80096f4:	46a0      	mov	r8, r4
 80096f6:	940a      	str	r4, [sp, #40]	@ 0x28
 80096f8:	46a1      	mov	r9, r4
 80096fa:	9a05      	ldr	r2, [sp, #20]
 80096fc:	2322      	movs	r3, #34	@ 0x22
 80096fe:	f04f 0a00 	mov.w	sl, #0
 8009702:	f04f 0b00 	mov.w	fp, #0
 8009706:	6013      	str	r3, [r2, #0]
 8009708:	e768      	b.n	80095dc <_strtod_l+0x44c>
 800970a:	bf00      	nop
 800970c:	0800bdfd 	.word	0x0800bdfd
 8009710:	0800c014 	.word	0x0800c014
 8009714:	0800bdf5 	.word	0x0800bdf5
 8009718:	0800be2c 	.word	0x0800be2c
 800971c:	0800c1bd 	.word	0x0800c1bd
 8009720:	0800bf48 	.word	0x0800bf48
 8009724:	0800bf20 	.word	0x0800bf20
 8009728:	7ff00000 	.word	0x7ff00000
 800972c:	7ca00000 	.word	0x7ca00000
 8009730:	7fefffff 	.word	0x7fefffff
 8009734:	f014 0310 	ands.w	r3, r4, #16
 8009738:	bf18      	it	ne
 800973a:	236a      	movne	r3, #106	@ 0x6a
 800973c:	4ea9      	ldr	r6, [pc, #676]	@ (80099e4 <_strtod_l+0x854>)
 800973e:	9308      	str	r3, [sp, #32]
 8009740:	4650      	mov	r0, sl
 8009742:	4659      	mov	r1, fp
 8009744:	2300      	movs	r3, #0
 8009746:	07e2      	lsls	r2, r4, #31
 8009748:	d504      	bpl.n	8009754 <_strtod_l+0x5c4>
 800974a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800974e:	f7f6 ff7b 	bl	8000648 <__aeabi_dmul>
 8009752:	2301      	movs	r3, #1
 8009754:	1064      	asrs	r4, r4, #1
 8009756:	f106 0608 	add.w	r6, r6, #8
 800975a:	d1f4      	bne.n	8009746 <_strtod_l+0x5b6>
 800975c:	b10b      	cbz	r3, 8009762 <_strtod_l+0x5d2>
 800975e:	4682      	mov	sl, r0
 8009760:	468b      	mov	fp, r1
 8009762:	9b08      	ldr	r3, [sp, #32]
 8009764:	b1b3      	cbz	r3, 8009794 <_strtod_l+0x604>
 8009766:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800976a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800976e:	2b00      	cmp	r3, #0
 8009770:	4659      	mov	r1, fp
 8009772:	dd0f      	ble.n	8009794 <_strtod_l+0x604>
 8009774:	2b1f      	cmp	r3, #31
 8009776:	dd55      	ble.n	8009824 <_strtod_l+0x694>
 8009778:	2b34      	cmp	r3, #52	@ 0x34
 800977a:	bfde      	ittt	le
 800977c:	f04f 33ff 	movle.w	r3, #4294967295
 8009780:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009784:	4093      	lslle	r3, r2
 8009786:	f04f 0a00 	mov.w	sl, #0
 800978a:	bfcc      	ite	gt
 800978c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009790:	ea03 0b01 	andle.w	fp, r3, r1
 8009794:	2200      	movs	r2, #0
 8009796:	2300      	movs	r3, #0
 8009798:	4650      	mov	r0, sl
 800979a:	4659      	mov	r1, fp
 800979c:	f7f7 f9bc 	bl	8000b18 <__aeabi_dcmpeq>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	d1a6      	bne.n	80096f2 <_strtod_l+0x562>
 80097a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80097aa:	9805      	ldr	r0, [sp, #20]
 80097ac:	462b      	mov	r3, r5
 80097ae:	463a      	mov	r2, r7
 80097b0:	f7ff f8c4 	bl	800893c <__s2b>
 80097b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80097b6:	2800      	cmp	r0, #0
 80097b8:	f43f af05 	beq.w	80095c6 <_strtod_l+0x436>
 80097bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097be:	2a00      	cmp	r2, #0
 80097c0:	eba9 0308 	sub.w	r3, r9, r8
 80097c4:	bfa8      	it	ge
 80097c6:	2300      	movge	r3, #0
 80097c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80097ca:	2400      	movs	r4, #0
 80097cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80097d0:	9316      	str	r3, [sp, #88]	@ 0x58
 80097d2:	46a0      	mov	r8, r4
 80097d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097d6:	9805      	ldr	r0, [sp, #20]
 80097d8:	6859      	ldr	r1, [r3, #4]
 80097da:	f7ff f807 	bl	80087ec <_Balloc>
 80097de:	4681      	mov	r9, r0
 80097e0:	2800      	cmp	r0, #0
 80097e2:	f43f aef4 	beq.w	80095ce <_strtod_l+0x43e>
 80097e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097e8:	691a      	ldr	r2, [r3, #16]
 80097ea:	3202      	adds	r2, #2
 80097ec:	f103 010c 	add.w	r1, r3, #12
 80097f0:	0092      	lsls	r2, r2, #2
 80097f2:	300c      	adds	r0, #12
 80097f4:	f7fe f94f 	bl	8007a96 <memcpy>
 80097f8:	ec4b ab10 	vmov	d0, sl, fp
 80097fc:	9805      	ldr	r0, [sp, #20]
 80097fe:	aa1c      	add	r2, sp, #112	@ 0x70
 8009800:	a91b      	add	r1, sp, #108	@ 0x6c
 8009802:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009806:	f7ff fbd5 	bl	8008fb4 <__d2b>
 800980a:	901a      	str	r0, [sp, #104]	@ 0x68
 800980c:	2800      	cmp	r0, #0
 800980e:	f43f aede 	beq.w	80095ce <_strtod_l+0x43e>
 8009812:	9805      	ldr	r0, [sp, #20]
 8009814:	2101      	movs	r1, #1
 8009816:	f7ff f927 	bl	8008a68 <__i2b>
 800981a:	4680      	mov	r8, r0
 800981c:	b948      	cbnz	r0, 8009832 <_strtod_l+0x6a2>
 800981e:	f04f 0800 	mov.w	r8, #0
 8009822:	e6d4      	b.n	80095ce <_strtod_l+0x43e>
 8009824:	f04f 32ff 	mov.w	r2, #4294967295
 8009828:	fa02 f303 	lsl.w	r3, r2, r3
 800982c:	ea03 0a0a 	and.w	sl, r3, sl
 8009830:	e7b0      	b.n	8009794 <_strtod_l+0x604>
 8009832:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009834:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009836:	2d00      	cmp	r5, #0
 8009838:	bfab      	itete	ge
 800983a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800983c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800983e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009840:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009842:	bfac      	ite	ge
 8009844:	18ef      	addge	r7, r5, r3
 8009846:	1b5e      	sublt	r6, r3, r5
 8009848:	9b08      	ldr	r3, [sp, #32]
 800984a:	1aed      	subs	r5, r5, r3
 800984c:	4415      	add	r5, r2
 800984e:	4b66      	ldr	r3, [pc, #408]	@ (80099e8 <_strtod_l+0x858>)
 8009850:	3d01      	subs	r5, #1
 8009852:	429d      	cmp	r5, r3
 8009854:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009858:	da50      	bge.n	80098fc <_strtod_l+0x76c>
 800985a:	1b5b      	subs	r3, r3, r5
 800985c:	2b1f      	cmp	r3, #31
 800985e:	eba2 0203 	sub.w	r2, r2, r3
 8009862:	f04f 0101 	mov.w	r1, #1
 8009866:	dc3d      	bgt.n	80098e4 <_strtod_l+0x754>
 8009868:	fa01 f303 	lsl.w	r3, r1, r3
 800986c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800986e:	2300      	movs	r3, #0
 8009870:	9310      	str	r3, [sp, #64]	@ 0x40
 8009872:	18bd      	adds	r5, r7, r2
 8009874:	9b08      	ldr	r3, [sp, #32]
 8009876:	42af      	cmp	r7, r5
 8009878:	4416      	add	r6, r2
 800987a:	441e      	add	r6, r3
 800987c:	463b      	mov	r3, r7
 800987e:	bfa8      	it	ge
 8009880:	462b      	movge	r3, r5
 8009882:	42b3      	cmp	r3, r6
 8009884:	bfa8      	it	ge
 8009886:	4633      	movge	r3, r6
 8009888:	2b00      	cmp	r3, #0
 800988a:	bfc2      	ittt	gt
 800988c:	1aed      	subgt	r5, r5, r3
 800988e:	1af6      	subgt	r6, r6, r3
 8009890:	1aff      	subgt	r7, r7, r3
 8009892:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009894:	2b00      	cmp	r3, #0
 8009896:	dd16      	ble.n	80098c6 <_strtod_l+0x736>
 8009898:	4641      	mov	r1, r8
 800989a:	9805      	ldr	r0, [sp, #20]
 800989c:	461a      	mov	r2, r3
 800989e:	f7ff f9a3 	bl	8008be8 <__pow5mult>
 80098a2:	4680      	mov	r8, r0
 80098a4:	2800      	cmp	r0, #0
 80098a6:	d0ba      	beq.n	800981e <_strtod_l+0x68e>
 80098a8:	4601      	mov	r1, r0
 80098aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098ac:	9805      	ldr	r0, [sp, #20]
 80098ae:	f7ff f8f1 	bl	8008a94 <__multiply>
 80098b2:	900e      	str	r0, [sp, #56]	@ 0x38
 80098b4:	2800      	cmp	r0, #0
 80098b6:	f43f ae8a 	beq.w	80095ce <_strtod_l+0x43e>
 80098ba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098bc:	9805      	ldr	r0, [sp, #20]
 80098be:	f7fe ffd5 	bl	800886c <_Bfree>
 80098c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80098c6:	2d00      	cmp	r5, #0
 80098c8:	dc1d      	bgt.n	8009906 <_strtod_l+0x776>
 80098ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	dd23      	ble.n	8009918 <_strtod_l+0x788>
 80098d0:	4649      	mov	r1, r9
 80098d2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80098d4:	9805      	ldr	r0, [sp, #20]
 80098d6:	f7ff f987 	bl	8008be8 <__pow5mult>
 80098da:	4681      	mov	r9, r0
 80098dc:	b9e0      	cbnz	r0, 8009918 <_strtod_l+0x788>
 80098de:	f04f 0900 	mov.w	r9, #0
 80098e2:	e674      	b.n	80095ce <_strtod_l+0x43e>
 80098e4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80098e8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80098ec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80098f0:	35e2      	adds	r5, #226	@ 0xe2
 80098f2:	fa01 f305 	lsl.w	r3, r1, r5
 80098f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80098f8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80098fa:	e7ba      	b.n	8009872 <_strtod_l+0x6e2>
 80098fc:	2300      	movs	r3, #0
 80098fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8009900:	2301      	movs	r3, #1
 8009902:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009904:	e7b5      	b.n	8009872 <_strtod_l+0x6e2>
 8009906:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009908:	9805      	ldr	r0, [sp, #20]
 800990a:	462a      	mov	r2, r5
 800990c:	f7ff f9c6 	bl	8008c9c <__lshift>
 8009910:	901a      	str	r0, [sp, #104]	@ 0x68
 8009912:	2800      	cmp	r0, #0
 8009914:	d1d9      	bne.n	80098ca <_strtod_l+0x73a>
 8009916:	e65a      	b.n	80095ce <_strtod_l+0x43e>
 8009918:	2e00      	cmp	r6, #0
 800991a:	dd07      	ble.n	800992c <_strtod_l+0x79c>
 800991c:	4649      	mov	r1, r9
 800991e:	9805      	ldr	r0, [sp, #20]
 8009920:	4632      	mov	r2, r6
 8009922:	f7ff f9bb 	bl	8008c9c <__lshift>
 8009926:	4681      	mov	r9, r0
 8009928:	2800      	cmp	r0, #0
 800992a:	d0d8      	beq.n	80098de <_strtod_l+0x74e>
 800992c:	2f00      	cmp	r7, #0
 800992e:	dd08      	ble.n	8009942 <_strtod_l+0x7b2>
 8009930:	4641      	mov	r1, r8
 8009932:	9805      	ldr	r0, [sp, #20]
 8009934:	463a      	mov	r2, r7
 8009936:	f7ff f9b1 	bl	8008c9c <__lshift>
 800993a:	4680      	mov	r8, r0
 800993c:	2800      	cmp	r0, #0
 800993e:	f43f ae46 	beq.w	80095ce <_strtod_l+0x43e>
 8009942:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009944:	9805      	ldr	r0, [sp, #20]
 8009946:	464a      	mov	r2, r9
 8009948:	f7ff fa30 	bl	8008dac <__mdiff>
 800994c:	4604      	mov	r4, r0
 800994e:	2800      	cmp	r0, #0
 8009950:	f43f ae3d 	beq.w	80095ce <_strtod_l+0x43e>
 8009954:	68c3      	ldr	r3, [r0, #12]
 8009956:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009958:	2300      	movs	r3, #0
 800995a:	60c3      	str	r3, [r0, #12]
 800995c:	4641      	mov	r1, r8
 800995e:	f7ff fa09 	bl	8008d74 <__mcmp>
 8009962:	2800      	cmp	r0, #0
 8009964:	da46      	bge.n	80099f4 <_strtod_l+0x864>
 8009966:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009968:	ea53 030a 	orrs.w	r3, r3, sl
 800996c:	d16c      	bne.n	8009a48 <_strtod_l+0x8b8>
 800996e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009972:	2b00      	cmp	r3, #0
 8009974:	d168      	bne.n	8009a48 <_strtod_l+0x8b8>
 8009976:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800997a:	0d1b      	lsrs	r3, r3, #20
 800997c:	051b      	lsls	r3, r3, #20
 800997e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009982:	d961      	bls.n	8009a48 <_strtod_l+0x8b8>
 8009984:	6963      	ldr	r3, [r4, #20]
 8009986:	b913      	cbnz	r3, 800998e <_strtod_l+0x7fe>
 8009988:	6923      	ldr	r3, [r4, #16]
 800998a:	2b01      	cmp	r3, #1
 800998c:	dd5c      	ble.n	8009a48 <_strtod_l+0x8b8>
 800998e:	4621      	mov	r1, r4
 8009990:	2201      	movs	r2, #1
 8009992:	9805      	ldr	r0, [sp, #20]
 8009994:	f7ff f982 	bl	8008c9c <__lshift>
 8009998:	4641      	mov	r1, r8
 800999a:	4604      	mov	r4, r0
 800999c:	f7ff f9ea 	bl	8008d74 <__mcmp>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	dd51      	ble.n	8009a48 <_strtod_l+0x8b8>
 80099a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099a8:	9a08      	ldr	r2, [sp, #32]
 80099aa:	0d1b      	lsrs	r3, r3, #20
 80099ac:	051b      	lsls	r3, r3, #20
 80099ae:	2a00      	cmp	r2, #0
 80099b0:	d06b      	beq.n	8009a8a <_strtod_l+0x8fa>
 80099b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80099b6:	d868      	bhi.n	8009a8a <_strtod_l+0x8fa>
 80099b8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80099bc:	f67f ae9d 	bls.w	80096fa <_strtod_l+0x56a>
 80099c0:	4b0a      	ldr	r3, [pc, #40]	@ (80099ec <_strtod_l+0x85c>)
 80099c2:	4650      	mov	r0, sl
 80099c4:	4659      	mov	r1, fp
 80099c6:	2200      	movs	r2, #0
 80099c8:	f7f6 fe3e 	bl	8000648 <__aeabi_dmul>
 80099cc:	4b08      	ldr	r3, [pc, #32]	@ (80099f0 <_strtod_l+0x860>)
 80099ce:	400b      	ands	r3, r1
 80099d0:	4682      	mov	sl, r0
 80099d2:	468b      	mov	fp, r1
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f47f ae05 	bne.w	80095e4 <_strtod_l+0x454>
 80099da:	9a05      	ldr	r2, [sp, #20]
 80099dc:	2322      	movs	r3, #34	@ 0x22
 80099de:	6013      	str	r3, [r2, #0]
 80099e0:	e600      	b.n	80095e4 <_strtod_l+0x454>
 80099e2:	bf00      	nop
 80099e4:	0800c040 	.word	0x0800c040
 80099e8:	fffffc02 	.word	0xfffffc02
 80099ec:	39500000 	.word	0x39500000
 80099f0:	7ff00000 	.word	0x7ff00000
 80099f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80099f8:	d165      	bne.n	8009ac6 <_strtod_l+0x936>
 80099fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80099fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a00:	b35a      	cbz	r2, 8009a5a <_strtod_l+0x8ca>
 8009a02:	4a9f      	ldr	r2, [pc, #636]	@ (8009c80 <_strtod_l+0xaf0>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d12b      	bne.n	8009a60 <_strtod_l+0x8d0>
 8009a08:	9b08      	ldr	r3, [sp, #32]
 8009a0a:	4651      	mov	r1, sl
 8009a0c:	b303      	cbz	r3, 8009a50 <_strtod_l+0x8c0>
 8009a0e:	4b9d      	ldr	r3, [pc, #628]	@ (8009c84 <_strtod_l+0xaf4>)
 8009a10:	465a      	mov	r2, fp
 8009a12:	4013      	ands	r3, r2
 8009a14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009a18:	f04f 32ff 	mov.w	r2, #4294967295
 8009a1c:	d81b      	bhi.n	8009a56 <_strtod_l+0x8c6>
 8009a1e:	0d1b      	lsrs	r3, r3, #20
 8009a20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009a24:	fa02 f303 	lsl.w	r3, r2, r3
 8009a28:	4299      	cmp	r1, r3
 8009a2a:	d119      	bne.n	8009a60 <_strtod_l+0x8d0>
 8009a2c:	4b96      	ldr	r3, [pc, #600]	@ (8009c88 <_strtod_l+0xaf8>)
 8009a2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d102      	bne.n	8009a3a <_strtod_l+0x8aa>
 8009a34:	3101      	adds	r1, #1
 8009a36:	f43f adca 	beq.w	80095ce <_strtod_l+0x43e>
 8009a3a:	4b92      	ldr	r3, [pc, #584]	@ (8009c84 <_strtod_l+0xaf4>)
 8009a3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a3e:	401a      	ands	r2, r3
 8009a40:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009a44:	f04f 0a00 	mov.w	sl, #0
 8009a48:	9b08      	ldr	r3, [sp, #32]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d1b8      	bne.n	80099c0 <_strtod_l+0x830>
 8009a4e:	e5c9      	b.n	80095e4 <_strtod_l+0x454>
 8009a50:	f04f 33ff 	mov.w	r3, #4294967295
 8009a54:	e7e8      	b.n	8009a28 <_strtod_l+0x898>
 8009a56:	4613      	mov	r3, r2
 8009a58:	e7e6      	b.n	8009a28 <_strtod_l+0x898>
 8009a5a:	ea53 030a 	orrs.w	r3, r3, sl
 8009a5e:	d0a1      	beq.n	80099a4 <_strtod_l+0x814>
 8009a60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a62:	b1db      	cbz	r3, 8009a9c <_strtod_l+0x90c>
 8009a64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a66:	4213      	tst	r3, r2
 8009a68:	d0ee      	beq.n	8009a48 <_strtod_l+0x8b8>
 8009a6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a6c:	9a08      	ldr	r2, [sp, #32]
 8009a6e:	4650      	mov	r0, sl
 8009a70:	4659      	mov	r1, fp
 8009a72:	b1bb      	cbz	r3, 8009aa4 <_strtod_l+0x914>
 8009a74:	f7ff fb6c 	bl	8009150 <sulp>
 8009a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a7c:	ec53 2b10 	vmov	r2, r3, d0
 8009a80:	f7f6 fc2c 	bl	80002dc <__adddf3>
 8009a84:	4682      	mov	sl, r0
 8009a86:	468b      	mov	fp, r1
 8009a88:	e7de      	b.n	8009a48 <_strtod_l+0x8b8>
 8009a8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009a8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009a92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009a96:	f04f 3aff 	mov.w	sl, #4294967295
 8009a9a:	e7d5      	b.n	8009a48 <_strtod_l+0x8b8>
 8009a9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009a9e:	ea13 0f0a 	tst.w	r3, sl
 8009aa2:	e7e1      	b.n	8009a68 <_strtod_l+0x8d8>
 8009aa4:	f7ff fb54 	bl	8009150 <sulp>
 8009aa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009aac:	ec53 2b10 	vmov	r2, r3, d0
 8009ab0:	f7f6 fc12 	bl	80002d8 <__aeabi_dsub>
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	4682      	mov	sl, r0
 8009aba:	468b      	mov	fp, r1
 8009abc:	f7f7 f82c 	bl	8000b18 <__aeabi_dcmpeq>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	d0c1      	beq.n	8009a48 <_strtod_l+0x8b8>
 8009ac4:	e619      	b.n	80096fa <_strtod_l+0x56a>
 8009ac6:	4641      	mov	r1, r8
 8009ac8:	4620      	mov	r0, r4
 8009aca:	f7ff facb 	bl	8009064 <__ratio>
 8009ace:	ec57 6b10 	vmov	r6, r7, d0
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009ad8:	4630      	mov	r0, r6
 8009ada:	4639      	mov	r1, r7
 8009adc:	f7f7 f830 	bl	8000b40 <__aeabi_dcmple>
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	d06f      	beq.n	8009bc4 <_strtod_l+0xa34>
 8009ae4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d17a      	bne.n	8009be0 <_strtod_l+0xa50>
 8009aea:	f1ba 0f00 	cmp.w	sl, #0
 8009aee:	d158      	bne.n	8009ba2 <_strtod_l+0xa12>
 8009af0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009af2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d15a      	bne.n	8009bb0 <_strtod_l+0xa20>
 8009afa:	4b64      	ldr	r3, [pc, #400]	@ (8009c8c <_strtod_l+0xafc>)
 8009afc:	2200      	movs	r2, #0
 8009afe:	4630      	mov	r0, r6
 8009b00:	4639      	mov	r1, r7
 8009b02:	f7f7 f813 	bl	8000b2c <__aeabi_dcmplt>
 8009b06:	2800      	cmp	r0, #0
 8009b08:	d159      	bne.n	8009bbe <_strtod_l+0xa2e>
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	4639      	mov	r1, r7
 8009b0e:	4b60      	ldr	r3, [pc, #384]	@ (8009c90 <_strtod_l+0xb00>)
 8009b10:	2200      	movs	r2, #0
 8009b12:	f7f6 fd99 	bl	8000648 <__aeabi_dmul>
 8009b16:	4606      	mov	r6, r0
 8009b18:	460f      	mov	r7, r1
 8009b1a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009b1e:	9606      	str	r6, [sp, #24]
 8009b20:	9307      	str	r3, [sp, #28]
 8009b22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b26:	4d57      	ldr	r5, [pc, #348]	@ (8009c84 <_strtod_l+0xaf4>)
 8009b28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b2e:	401d      	ands	r5, r3
 8009b30:	4b58      	ldr	r3, [pc, #352]	@ (8009c94 <_strtod_l+0xb04>)
 8009b32:	429d      	cmp	r5, r3
 8009b34:	f040 80b2 	bne.w	8009c9c <_strtod_l+0xb0c>
 8009b38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b3a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009b3e:	ec4b ab10 	vmov	d0, sl, fp
 8009b42:	f7ff f9c7 	bl	8008ed4 <__ulp>
 8009b46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b4a:	ec51 0b10 	vmov	r0, r1, d0
 8009b4e:	f7f6 fd7b 	bl	8000648 <__aeabi_dmul>
 8009b52:	4652      	mov	r2, sl
 8009b54:	465b      	mov	r3, fp
 8009b56:	f7f6 fbc1 	bl	80002dc <__adddf3>
 8009b5a:	460b      	mov	r3, r1
 8009b5c:	4949      	ldr	r1, [pc, #292]	@ (8009c84 <_strtod_l+0xaf4>)
 8009b5e:	4a4e      	ldr	r2, [pc, #312]	@ (8009c98 <_strtod_l+0xb08>)
 8009b60:	4019      	ands	r1, r3
 8009b62:	4291      	cmp	r1, r2
 8009b64:	4682      	mov	sl, r0
 8009b66:	d942      	bls.n	8009bee <_strtod_l+0xa5e>
 8009b68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b6a:	4b47      	ldr	r3, [pc, #284]	@ (8009c88 <_strtod_l+0xaf8>)
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d103      	bne.n	8009b78 <_strtod_l+0x9e8>
 8009b70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b72:	3301      	adds	r3, #1
 8009b74:	f43f ad2b 	beq.w	80095ce <_strtod_l+0x43e>
 8009b78:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009c88 <_strtod_l+0xaf8>
 8009b7c:	f04f 3aff 	mov.w	sl, #4294967295
 8009b80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b82:	9805      	ldr	r0, [sp, #20]
 8009b84:	f7fe fe72 	bl	800886c <_Bfree>
 8009b88:	9805      	ldr	r0, [sp, #20]
 8009b8a:	4649      	mov	r1, r9
 8009b8c:	f7fe fe6e 	bl	800886c <_Bfree>
 8009b90:	9805      	ldr	r0, [sp, #20]
 8009b92:	4641      	mov	r1, r8
 8009b94:	f7fe fe6a 	bl	800886c <_Bfree>
 8009b98:	9805      	ldr	r0, [sp, #20]
 8009b9a:	4621      	mov	r1, r4
 8009b9c:	f7fe fe66 	bl	800886c <_Bfree>
 8009ba0:	e618      	b.n	80097d4 <_strtod_l+0x644>
 8009ba2:	f1ba 0f01 	cmp.w	sl, #1
 8009ba6:	d103      	bne.n	8009bb0 <_strtod_l+0xa20>
 8009ba8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f43f ada5 	beq.w	80096fa <_strtod_l+0x56a>
 8009bb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009c60 <_strtod_l+0xad0>
 8009bb4:	4f35      	ldr	r7, [pc, #212]	@ (8009c8c <_strtod_l+0xafc>)
 8009bb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009bba:	2600      	movs	r6, #0
 8009bbc:	e7b1      	b.n	8009b22 <_strtod_l+0x992>
 8009bbe:	4f34      	ldr	r7, [pc, #208]	@ (8009c90 <_strtod_l+0xb00>)
 8009bc0:	2600      	movs	r6, #0
 8009bc2:	e7aa      	b.n	8009b1a <_strtod_l+0x98a>
 8009bc4:	4b32      	ldr	r3, [pc, #200]	@ (8009c90 <_strtod_l+0xb00>)
 8009bc6:	4630      	mov	r0, r6
 8009bc8:	4639      	mov	r1, r7
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f7f6 fd3c 	bl	8000648 <__aeabi_dmul>
 8009bd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bd2:	4606      	mov	r6, r0
 8009bd4:	460f      	mov	r7, r1
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d09f      	beq.n	8009b1a <_strtod_l+0x98a>
 8009bda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009bde:	e7a0      	b.n	8009b22 <_strtod_l+0x992>
 8009be0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009c68 <_strtod_l+0xad8>
 8009be4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009be8:	ec57 6b17 	vmov	r6, r7, d7
 8009bec:	e799      	b.n	8009b22 <_strtod_l+0x992>
 8009bee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009bf2:	9b08      	ldr	r3, [sp, #32]
 8009bf4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d1c1      	bne.n	8009b80 <_strtod_l+0x9f0>
 8009bfc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c00:	0d1b      	lsrs	r3, r3, #20
 8009c02:	051b      	lsls	r3, r3, #20
 8009c04:	429d      	cmp	r5, r3
 8009c06:	d1bb      	bne.n	8009b80 <_strtod_l+0x9f0>
 8009c08:	4630      	mov	r0, r6
 8009c0a:	4639      	mov	r1, r7
 8009c0c:	f7f7 f87c 	bl	8000d08 <__aeabi_d2lz>
 8009c10:	f7f6 fcec 	bl	80005ec <__aeabi_l2d>
 8009c14:	4602      	mov	r2, r0
 8009c16:	460b      	mov	r3, r1
 8009c18:	4630      	mov	r0, r6
 8009c1a:	4639      	mov	r1, r7
 8009c1c:	f7f6 fb5c 	bl	80002d8 <__aeabi_dsub>
 8009c20:	460b      	mov	r3, r1
 8009c22:	4602      	mov	r2, r0
 8009c24:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009c28:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c2e:	ea46 060a 	orr.w	r6, r6, sl
 8009c32:	431e      	orrs	r6, r3
 8009c34:	d06f      	beq.n	8009d16 <_strtod_l+0xb86>
 8009c36:	a30e      	add	r3, pc, #56	@ (adr r3, 8009c70 <_strtod_l+0xae0>)
 8009c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3c:	f7f6 ff76 	bl	8000b2c <__aeabi_dcmplt>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	f47f accf 	bne.w	80095e4 <_strtod_l+0x454>
 8009c46:	a30c      	add	r3, pc, #48	@ (adr r3, 8009c78 <_strtod_l+0xae8>)
 8009c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c50:	f7f6 ff8a 	bl	8000b68 <__aeabi_dcmpgt>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d093      	beq.n	8009b80 <_strtod_l+0x9f0>
 8009c58:	e4c4      	b.n	80095e4 <_strtod_l+0x454>
 8009c5a:	bf00      	nop
 8009c5c:	f3af 8000 	nop.w
 8009c60:	00000000 	.word	0x00000000
 8009c64:	bff00000 	.word	0xbff00000
 8009c68:	00000000 	.word	0x00000000
 8009c6c:	3ff00000 	.word	0x3ff00000
 8009c70:	94a03595 	.word	0x94a03595
 8009c74:	3fdfffff 	.word	0x3fdfffff
 8009c78:	35afe535 	.word	0x35afe535
 8009c7c:	3fe00000 	.word	0x3fe00000
 8009c80:	000fffff 	.word	0x000fffff
 8009c84:	7ff00000 	.word	0x7ff00000
 8009c88:	7fefffff 	.word	0x7fefffff
 8009c8c:	3ff00000 	.word	0x3ff00000
 8009c90:	3fe00000 	.word	0x3fe00000
 8009c94:	7fe00000 	.word	0x7fe00000
 8009c98:	7c9fffff 	.word	0x7c9fffff
 8009c9c:	9b08      	ldr	r3, [sp, #32]
 8009c9e:	b323      	cbz	r3, 8009cea <_strtod_l+0xb5a>
 8009ca0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009ca4:	d821      	bhi.n	8009cea <_strtod_l+0xb5a>
 8009ca6:	a328      	add	r3, pc, #160	@ (adr r3, 8009d48 <_strtod_l+0xbb8>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	4630      	mov	r0, r6
 8009cae:	4639      	mov	r1, r7
 8009cb0:	f7f6 ff46 	bl	8000b40 <__aeabi_dcmple>
 8009cb4:	b1a0      	cbz	r0, 8009ce0 <_strtod_l+0xb50>
 8009cb6:	4639      	mov	r1, r7
 8009cb8:	4630      	mov	r0, r6
 8009cba:	f7f6 ff9d 	bl	8000bf8 <__aeabi_d2uiz>
 8009cbe:	2801      	cmp	r0, #1
 8009cc0:	bf38      	it	cc
 8009cc2:	2001      	movcc	r0, #1
 8009cc4:	f7f6 fc46 	bl	8000554 <__aeabi_ui2d>
 8009cc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cca:	4606      	mov	r6, r0
 8009ccc:	460f      	mov	r7, r1
 8009cce:	b9fb      	cbnz	r3, 8009d10 <_strtod_l+0xb80>
 8009cd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009cd4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009cd6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009cd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009cdc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ce0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ce2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ce6:	1b5b      	subs	r3, r3, r5
 8009ce8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009cea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009cee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009cf2:	f7ff f8ef 	bl	8008ed4 <__ulp>
 8009cf6:	4650      	mov	r0, sl
 8009cf8:	ec53 2b10 	vmov	r2, r3, d0
 8009cfc:	4659      	mov	r1, fp
 8009cfe:	f7f6 fca3 	bl	8000648 <__aeabi_dmul>
 8009d02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009d06:	f7f6 fae9 	bl	80002dc <__adddf3>
 8009d0a:	4682      	mov	sl, r0
 8009d0c:	468b      	mov	fp, r1
 8009d0e:	e770      	b.n	8009bf2 <_strtod_l+0xa62>
 8009d10:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009d14:	e7e0      	b.n	8009cd8 <_strtod_l+0xb48>
 8009d16:	a30e      	add	r3, pc, #56	@ (adr r3, 8009d50 <_strtod_l+0xbc0>)
 8009d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1c:	f7f6 ff06 	bl	8000b2c <__aeabi_dcmplt>
 8009d20:	e798      	b.n	8009c54 <_strtod_l+0xac4>
 8009d22:	2300      	movs	r3, #0
 8009d24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d26:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009d28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d2a:	6013      	str	r3, [r2, #0]
 8009d2c:	f7ff ba6d 	b.w	800920a <_strtod_l+0x7a>
 8009d30:	2a65      	cmp	r2, #101	@ 0x65
 8009d32:	f43f ab66 	beq.w	8009402 <_strtod_l+0x272>
 8009d36:	2a45      	cmp	r2, #69	@ 0x45
 8009d38:	f43f ab63 	beq.w	8009402 <_strtod_l+0x272>
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	f7ff bb9e 	b.w	800947e <_strtod_l+0x2ee>
 8009d42:	bf00      	nop
 8009d44:	f3af 8000 	nop.w
 8009d48:	ffc00000 	.word	0xffc00000
 8009d4c:	41dfffff 	.word	0x41dfffff
 8009d50:	94a03595 	.word	0x94a03595
 8009d54:	3fcfffff 	.word	0x3fcfffff

08009d58 <_strtod_r>:
 8009d58:	4b01      	ldr	r3, [pc, #4]	@ (8009d60 <_strtod_r+0x8>)
 8009d5a:	f7ff ba19 	b.w	8009190 <_strtod_l>
 8009d5e:	bf00      	nop
 8009d60:	20000070 	.word	0x20000070

08009d64 <_strtol_l.constprop.0>:
 8009d64:	2b24      	cmp	r3, #36	@ 0x24
 8009d66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d6a:	4686      	mov	lr, r0
 8009d6c:	4690      	mov	r8, r2
 8009d6e:	d801      	bhi.n	8009d74 <_strtol_l.constprop.0+0x10>
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d106      	bne.n	8009d82 <_strtol_l.constprop.0+0x1e>
 8009d74:	f7fd fe62 	bl	8007a3c <__errno>
 8009d78:	2316      	movs	r3, #22
 8009d7a:	6003      	str	r3, [r0, #0]
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d82:	4834      	ldr	r0, [pc, #208]	@ (8009e54 <_strtol_l.constprop.0+0xf0>)
 8009d84:	460d      	mov	r5, r1
 8009d86:	462a      	mov	r2, r5
 8009d88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d8c:	5d06      	ldrb	r6, [r0, r4]
 8009d8e:	f016 0608 	ands.w	r6, r6, #8
 8009d92:	d1f8      	bne.n	8009d86 <_strtol_l.constprop.0+0x22>
 8009d94:	2c2d      	cmp	r4, #45	@ 0x2d
 8009d96:	d12d      	bne.n	8009df4 <_strtol_l.constprop.0+0x90>
 8009d98:	782c      	ldrb	r4, [r5, #0]
 8009d9a:	2601      	movs	r6, #1
 8009d9c:	1c95      	adds	r5, r2, #2
 8009d9e:	f033 0210 	bics.w	r2, r3, #16
 8009da2:	d109      	bne.n	8009db8 <_strtol_l.constprop.0+0x54>
 8009da4:	2c30      	cmp	r4, #48	@ 0x30
 8009da6:	d12a      	bne.n	8009dfe <_strtol_l.constprop.0+0x9a>
 8009da8:	782a      	ldrb	r2, [r5, #0]
 8009daa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009dae:	2a58      	cmp	r2, #88	@ 0x58
 8009db0:	d125      	bne.n	8009dfe <_strtol_l.constprop.0+0x9a>
 8009db2:	786c      	ldrb	r4, [r5, #1]
 8009db4:	2310      	movs	r3, #16
 8009db6:	3502      	adds	r5, #2
 8009db8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009dbc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	fbbc f9f3 	udiv	r9, ip, r3
 8009dc6:	4610      	mov	r0, r2
 8009dc8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009dcc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009dd0:	2f09      	cmp	r7, #9
 8009dd2:	d81b      	bhi.n	8009e0c <_strtol_l.constprop.0+0xa8>
 8009dd4:	463c      	mov	r4, r7
 8009dd6:	42a3      	cmp	r3, r4
 8009dd8:	dd27      	ble.n	8009e2a <_strtol_l.constprop.0+0xc6>
 8009dda:	1c57      	adds	r7, r2, #1
 8009ddc:	d007      	beq.n	8009dee <_strtol_l.constprop.0+0x8a>
 8009dde:	4581      	cmp	r9, r0
 8009de0:	d320      	bcc.n	8009e24 <_strtol_l.constprop.0+0xc0>
 8009de2:	d101      	bne.n	8009de8 <_strtol_l.constprop.0+0x84>
 8009de4:	45a2      	cmp	sl, r4
 8009de6:	db1d      	blt.n	8009e24 <_strtol_l.constprop.0+0xc0>
 8009de8:	fb00 4003 	mla	r0, r0, r3, r4
 8009dec:	2201      	movs	r2, #1
 8009dee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009df2:	e7eb      	b.n	8009dcc <_strtol_l.constprop.0+0x68>
 8009df4:	2c2b      	cmp	r4, #43	@ 0x2b
 8009df6:	bf04      	itt	eq
 8009df8:	782c      	ldrbeq	r4, [r5, #0]
 8009dfa:	1c95      	addeq	r5, r2, #2
 8009dfc:	e7cf      	b.n	8009d9e <_strtol_l.constprop.0+0x3a>
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1da      	bne.n	8009db8 <_strtol_l.constprop.0+0x54>
 8009e02:	2c30      	cmp	r4, #48	@ 0x30
 8009e04:	bf0c      	ite	eq
 8009e06:	2308      	moveq	r3, #8
 8009e08:	230a      	movne	r3, #10
 8009e0a:	e7d5      	b.n	8009db8 <_strtol_l.constprop.0+0x54>
 8009e0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009e10:	2f19      	cmp	r7, #25
 8009e12:	d801      	bhi.n	8009e18 <_strtol_l.constprop.0+0xb4>
 8009e14:	3c37      	subs	r4, #55	@ 0x37
 8009e16:	e7de      	b.n	8009dd6 <_strtol_l.constprop.0+0x72>
 8009e18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009e1c:	2f19      	cmp	r7, #25
 8009e1e:	d804      	bhi.n	8009e2a <_strtol_l.constprop.0+0xc6>
 8009e20:	3c57      	subs	r4, #87	@ 0x57
 8009e22:	e7d8      	b.n	8009dd6 <_strtol_l.constprop.0+0x72>
 8009e24:	f04f 32ff 	mov.w	r2, #4294967295
 8009e28:	e7e1      	b.n	8009dee <_strtol_l.constprop.0+0x8a>
 8009e2a:	1c53      	adds	r3, r2, #1
 8009e2c:	d108      	bne.n	8009e40 <_strtol_l.constprop.0+0xdc>
 8009e2e:	2322      	movs	r3, #34	@ 0x22
 8009e30:	f8ce 3000 	str.w	r3, [lr]
 8009e34:	4660      	mov	r0, ip
 8009e36:	f1b8 0f00 	cmp.w	r8, #0
 8009e3a:	d0a0      	beq.n	8009d7e <_strtol_l.constprop.0+0x1a>
 8009e3c:	1e69      	subs	r1, r5, #1
 8009e3e:	e006      	b.n	8009e4e <_strtol_l.constprop.0+0xea>
 8009e40:	b106      	cbz	r6, 8009e44 <_strtol_l.constprop.0+0xe0>
 8009e42:	4240      	negs	r0, r0
 8009e44:	f1b8 0f00 	cmp.w	r8, #0
 8009e48:	d099      	beq.n	8009d7e <_strtol_l.constprop.0+0x1a>
 8009e4a:	2a00      	cmp	r2, #0
 8009e4c:	d1f6      	bne.n	8009e3c <_strtol_l.constprop.0+0xd8>
 8009e4e:	f8c8 1000 	str.w	r1, [r8]
 8009e52:	e794      	b.n	8009d7e <_strtol_l.constprop.0+0x1a>
 8009e54:	0800c069 	.word	0x0800c069

08009e58 <_strtol_r>:
 8009e58:	f7ff bf84 	b.w	8009d64 <_strtol_l.constprop.0>

08009e5c <__ssputs_r>:
 8009e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e60:	688e      	ldr	r6, [r1, #8]
 8009e62:	461f      	mov	r7, r3
 8009e64:	42be      	cmp	r6, r7
 8009e66:	680b      	ldr	r3, [r1, #0]
 8009e68:	4682      	mov	sl, r0
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	4690      	mov	r8, r2
 8009e6e:	d82d      	bhi.n	8009ecc <__ssputs_r+0x70>
 8009e70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e78:	d026      	beq.n	8009ec8 <__ssputs_r+0x6c>
 8009e7a:	6965      	ldr	r5, [r4, #20]
 8009e7c:	6909      	ldr	r1, [r1, #16]
 8009e7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e82:	eba3 0901 	sub.w	r9, r3, r1
 8009e86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e8a:	1c7b      	adds	r3, r7, #1
 8009e8c:	444b      	add	r3, r9
 8009e8e:	106d      	asrs	r5, r5, #1
 8009e90:	429d      	cmp	r5, r3
 8009e92:	bf38      	it	cc
 8009e94:	461d      	movcc	r5, r3
 8009e96:	0553      	lsls	r3, r2, #21
 8009e98:	d527      	bpl.n	8009eea <__ssputs_r+0x8e>
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	f7fc fc4a 	bl	8006734 <_malloc_r>
 8009ea0:	4606      	mov	r6, r0
 8009ea2:	b360      	cbz	r0, 8009efe <__ssputs_r+0xa2>
 8009ea4:	6921      	ldr	r1, [r4, #16]
 8009ea6:	464a      	mov	r2, r9
 8009ea8:	f7fd fdf5 	bl	8007a96 <memcpy>
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009eb6:	81a3      	strh	r3, [r4, #12]
 8009eb8:	6126      	str	r6, [r4, #16]
 8009eba:	6165      	str	r5, [r4, #20]
 8009ebc:	444e      	add	r6, r9
 8009ebe:	eba5 0509 	sub.w	r5, r5, r9
 8009ec2:	6026      	str	r6, [r4, #0]
 8009ec4:	60a5      	str	r5, [r4, #8]
 8009ec6:	463e      	mov	r6, r7
 8009ec8:	42be      	cmp	r6, r7
 8009eca:	d900      	bls.n	8009ece <__ssputs_r+0x72>
 8009ecc:	463e      	mov	r6, r7
 8009ece:	6820      	ldr	r0, [r4, #0]
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	4641      	mov	r1, r8
 8009ed4:	f000 fb6a 	bl	800a5ac <memmove>
 8009ed8:	68a3      	ldr	r3, [r4, #8]
 8009eda:	1b9b      	subs	r3, r3, r6
 8009edc:	60a3      	str	r3, [r4, #8]
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	4433      	add	r3, r6
 8009ee2:	6023      	str	r3, [r4, #0]
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eea:	462a      	mov	r2, r5
 8009eec:	f000 ff31 	bl	800ad52 <_realloc_r>
 8009ef0:	4606      	mov	r6, r0
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	d1e0      	bne.n	8009eb8 <__ssputs_r+0x5c>
 8009ef6:	6921      	ldr	r1, [r4, #16]
 8009ef8:	4650      	mov	r0, sl
 8009efa:	f7fe fc2d 	bl	8008758 <_free_r>
 8009efe:	230c      	movs	r3, #12
 8009f00:	f8ca 3000 	str.w	r3, [sl]
 8009f04:	89a3      	ldrh	r3, [r4, #12]
 8009f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f0a:	81a3      	strh	r3, [r4, #12]
 8009f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f10:	e7e9      	b.n	8009ee6 <__ssputs_r+0x8a>
	...

08009f14 <_svfiprintf_r>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	4698      	mov	r8, r3
 8009f1a:	898b      	ldrh	r3, [r1, #12]
 8009f1c:	061b      	lsls	r3, r3, #24
 8009f1e:	b09d      	sub	sp, #116	@ 0x74
 8009f20:	4607      	mov	r7, r0
 8009f22:	460d      	mov	r5, r1
 8009f24:	4614      	mov	r4, r2
 8009f26:	d510      	bpl.n	8009f4a <_svfiprintf_r+0x36>
 8009f28:	690b      	ldr	r3, [r1, #16]
 8009f2a:	b973      	cbnz	r3, 8009f4a <_svfiprintf_r+0x36>
 8009f2c:	2140      	movs	r1, #64	@ 0x40
 8009f2e:	f7fc fc01 	bl	8006734 <_malloc_r>
 8009f32:	6028      	str	r0, [r5, #0]
 8009f34:	6128      	str	r0, [r5, #16]
 8009f36:	b930      	cbnz	r0, 8009f46 <_svfiprintf_r+0x32>
 8009f38:	230c      	movs	r3, #12
 8009f3a:	603b      	str	r3, [r7, #0]
 8009f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f40:	b01d      	add	sp, #116	@ 0x74
 8009f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f46:	2340      	movs	r3, #64	@ 0x40
 8009f48:	616b      	str	r3, [r5, #20]
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f4e:	2320      	movs	r3, #32
 8009f50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f54:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f58:	2330      	movs	r3, #48	@ 0x30
 8009f5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a0f8 <_svfiprintf_r+0x1e4>
 8009f5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f62:	f04f 0901 	mov.w	r9, #1
 8009f66:	4623      	mov	r3, r4
 8009f68:	469a      	mov	sl, r3
 8009f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f6e:	b10a      	cbz	r2, 8009f74 <_svfiprintf_r+0x60>
 8009f70:	2a25      	cmp	r2, #37	@ 0x25
 8009f72:	d1f9      	bne.n	8009f68 <_svfiprintf_r+0x54>
 8009f74:	ebba 0b04 	subs.w	fp, sl, r4
 8009f78:	d00b      	beq.n	8009f92 <_svfiprintf_r+0x7e>
 8009f7a:	465b      	mov	r3, fp
 8009f7c:	4622      	mov	r2, r4
 8009f7e:	4629      	mov	r1, r5
 8009f80:	4638      	mov	r0, r7
 8009f82:	f7ff ff6b 	bl	8009e5c <__ssputs_r>
 8009f86:	3001      	adds	r0, #1
 8009f88:	f000 80a7 	beq.w	800a0da <_svfiprintf_r+0x1c6>
 8009f8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f8e:	445a      	add	r2, fp
 8009f90:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f92:	f89a 3000 	ldrb.w	r3, [sl]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	f000 809f 	beq.w	800a0da <_svfiprintf_r+0x1c6>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009fa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fa6:	f10a 0a01 	add.w	sl, sl, #1
 8009faa:	9304      	str	r3, [sp, #16]
 8009fac:	9307      	str	r3, [sp, #28]
 8009fae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fb4:	4654      	mov	r4, sl
 8009fb6:	2205      	movs	r2, #5
 8009fb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fbc:	484e      	ldr	r0, [pc, #312]	@ (800a0f8 <_svfiprintf_r+0x1e4>)
 8009fbe:	f7f6 f92f 	bl	8000220 <memchr>
 8009fc2:	9a04      	ldr	r2, [sp, #16]
 8009fc4:	b9d8      	cbnz	r0, 8009ffe <_svfiprintf_r+0xea>
 8009fc6:	06d0      	lsls	r0, r2, #27
 8009fc8:	bf44      	itt	mi
 8009fca:	2320      	movmi	r3, #32
 8009fcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fd0:	0711      	lsls	r1, r2, #28
 8009fd2:	bf44      	itt	mi
 8009fd4:	232b      	movmi	r3, #43	@ 0x2b
 8009fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fda:	f89a 3000 	ldrb.w	r3, [sl]
 8009fde:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fe0:	d015      	beq.n	800a00e <_svfiprintf_r+0xfa>
 8009fe2:	9a07      	ldr	r2, [sp, #28]
 8009fe4:	4654      	mov	r4, sl
 8009fe6:	2000      	movs	r0, #0
 8009fe8:	f04f 0c0a 	mov.w	ip, #10
 8009fec:	4621      	mov	r1, r4
 8009fee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ff2:	3b30      	subs	r3, #48	@ 0x30
 8009ff4:	2b09      	cmp	r3, #9
 8009ff6:	d94b      	bls.n	800a090 <_svfiprintf_r+0x17c>
 8009ff8:	b1b0      	cbz	r0, 800a028 <_svfiprintf_r+0x114>
 8009ffa:	9207      	str	r2, [sp, #28]
 8009ffc:	e014      	b.n	800a028 <_svfiprintf_r+0x114>
 8009ffe:	eba0 0308 	sub.w	r3, r0, r8
 800a002:	fa09 f303 	lsl.w	r3, r9, r3
 800a006:	4313      	orrs	r3, r2
 800a008:	9304      	str	r3, [sp, #16]
 800a00a:	46a2      	mov	sl, r4
 800a00c:	e7d2      	b.n	8009fb4 <_svfiprintf_r+0xa0>
 800a00e:	9b03      	ldr	r3, [sp, #12]
 800a010:	1d19      	adds	r1, r3, #4
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	9103      	str	r1, [sp, #12]
 800a016:	2b00      	cmp	r3, #0
 800a018:	bfbb      	ittet	lt
 800a01a:	425b      	neglt	r3, r3
 800a01c:	f042 0202 	orrlt.w	r2, r2, #2
 800a020:	9307      	strge	r3, [sp, #28]
 800a022:	9307      	strlt	r3, [sp, #28]
 800a024:	bfb8      	it	lt
 800a026:	9204      	strlt	r2, [sp, #16]
 800a028:	7823      	ldrb	r3, [r4, #0]
 800a02a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a02c:	d10a      	bne.n	800a044 <_svfiprintf_r+0x130>
 800a02e:	7863      	ldrb	r3, [r4, #1]
 800a030:	2b2a      	cmp	r3, #42	@ 0x2a
 800a032:	d132      	bne.n	800a09a <_svfiprintf_r+0x186>
 800a034:	9b03      	ldr	r3, [sp, #12]
 800a036:	1d1a      	adds	r2, r3, #4
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	9203      	str	r2, [sp, #12]
 800a03c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a040:	3402      	adds	r4, #2
 800a042:	9305      	str	r3, [sp, #20]
 800a044:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a108 <_svfiprintf_r+0x1f4>
 800a048:	7821      	ldrb	r1, [r4, #0]
 800a04a:	2203      	movs	r2, #3
 800a04c:	4650      	mov	r0, sl
 800a04e:	f7f6 f8e7 	bl	8000220 <memchr>
 800a052:	b138      	cbz	r0, 800a064 <_svfiprintf_r+0x150>
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	eba0 000a 	sub.w	r0, r0, sl
 800a05a:	2240      	movs	r2, #64	@ 0x40
 800a05c:	4082      	lsls	r2, r0
 800a05e:	4313      	orrs	r3, r2
 800a060:	3401      	adds	r4, #1
 800a062:	9304      	str	r3, [sp, #16]
 800a064:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a068:	4824      	ldr	r0, [pc, #144]	@ (800a0fc <_svfiprintf_r+0x1e8>)
 800a06a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a06e:	2206      	movs	r2, #6
 800a070:	f7f6 f8d6 	bl	8000220 <memchr>
 800a074:	2800      	cmp	r0, #0
 800a076:	d036      	beq.n	800a0e6 <_svfiprintf_r+0x1d2>
 800a078:	4b21      	ldr	r3, [pc, #132]	@ (800a100 <_svfiprintf_r+0x1ec>)
 800a07a:	bb1b      	cbnz	r3, 800a0c4 <_svfiprintf_r+0x1b0>
 800a07c:	9b03      	ldr	r3, [sp, #12]
 800a07e:	3307      	adds	r3, #7
 800a080:	f023 0307 	bic.w	r3, r3, #7
 800a084:	3308      	adds	r3, #8
 800a086:	9303      	str	r3, [sp, #12]
 800a088:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a08a:	4433      	add	r3, r6
 800a08c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a08e:	e76a      	b.n	8009f66 <_svfiprintf_r+0x52>
 800a090:	fb0c 3202 	mla	r2, ip, r2, r3
 800a094:	460c      	mov	r4, r1
 800a096:	2001      	movs	r0, #1
 800a098:	e7a8      	b.n	8009fec <_svfiprintf_r+0xd8>
 800a09a:	2300      	movs	r3, #0
 800a09c:	3401      	adds	r4, #1
 800a09e:	9305      	str	r3, [sp, #20]
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	f04f 0c0a 	mov.w	ip, #10
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0ac:	3a30      	subs	r2, #48	@ 0x30
 800a0ae:	2a09      	cmp	r2, #9
 800a0b0:	d903      	bls.n	800a0ba <_svfiprintf_r+0x1a6>
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d0c6      	beq.n	800a044 <_svfiprintf_r+0x130>
 800a0b6:	9105      	str	r1, [sp, #20]
 800a0b8:	e7c4      	b.n	800a044 <_svfiprintf_r+0x130>
 800a0ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0be:	4604      	mov	r4, r0
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e7f0      	b.n	800a0a6 <_svfiprintf_r+0x192>
 800a0c4:	ab03      	add	r3, sp, #12
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	462a      	mov	r2, r5
 800a0ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a104 <_svfiprintf_r+0x1f0>)
 800a0cc:	a904      	add	r1, sp, #16
 800a0ce:	4638      	mov	r0, r7
 800a0d0:	f7fc fc5c 	bl	800698c <_printf_float>
 800a0d4:	1c42      	adds	r2, r0, #1
 800a0d6:	4606      	mov	r6, r0
 800a0d8:	d1d6      	bne.n	800a088 <_svfiprintf_r+0x174>
 800a0da:	89ab      	ldrh	r3, [r5, #12]
 800a0dc:	065b      	lsls	r3, r3, #25
 800a0de:	f53f af2d 	bmi.w	8009f3c <_svfiprintf_r+0x28>
 800a0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e4:	e72c      	b.n	8009f40 <_svfiprintf_r+0x2c>
 800a0e6:	ab03      	add	r3, sp, #12
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	462a      	mov	r2, r5
 800a0ec:	4b05      	ldr	r3, [pc, #20]	@ (800a104 <_svfiprintf_r+0x1f0>)
 800a0ee:	a904      	add	r1, sp, #16
 800a0f0:	4638      	mov	r0, r7
 800a0f2:	f7fc fee3 	bl	8006ebc <_printf_i>
 800a0f6:	e7ed      	b.n	800a0d4 <_svfiprintf_r+0x1c0>
 800a0f8:	0800c169 	.word	0x0800c169
 800a0fc:	0800c173 	.word	0x0800c173
 800a100:	0800698d 	.word	0x0800698d
 800a104:	08009e5d 	.word	0x08009e5d
 800a108:	0800c16f 	.word	0x0800c16f

0800a10c <__sfputc_r>:
 800a10c:	6893      	ldr	r3, [r2, #8]
 800a10e:	3b01      	subs	r3, #1
 800a110:	2b00      	cmp	r3, #0
 800a112:	b410      	push	{r4}
 800a114:	6093      	str	r3, [r2, #8]
 800a116:	da08      	bge.n	800a12a <__sfputc_r+0x1e>
 800a118:	6994      	ldr	r4, [r2, #24]
 800a11a:	42a3      	cmp	r3, r4
 800a11c:	db01      	blt.n	800a122 <__sfputc_r+0x16>
 800a11e:	290a      	cmp	r1, #10
 800a120:	d103      	bne.n	800a12a <__sfputc_r+0x1e>
 800a122:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a126:	f7fd bb92 	b.w	800784e <__swbuf_r>
 800a12a:	6813      	ldr	r3, [r2, #0]
 800a12c:	1c58      	adds	r0, r3, #1
 800a12e:	6010      	str	r0, [r2, #0]
 800a130:	7019      	strb	r1, [r3, #0]
 800a132:	4608      	mov	r0, r1
 800a134:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a138:	4770      	bx	lr

0800a13a <__sfputs_r>:
 800a13a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a13c:	4606      	mov	r6, r0
 800a13e:	460f      	mov	r7, r1
 800a140:	4614      	mov	r4, r2
 800a142:	18d5      	adds	r5, r2, r3
 800a144:	42ac      	cmp	r4, r5
 800a146:	d101      	bne.n	800a14c <__sfputs_r+0x12>
 800a148:	2000      	movs	r0, #0
 800a14a:	e007      	b.n	800a15c <__sfputs_r+0x22>
 800a14c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a150:	463a      	mov	r2, r7
 800a152:	4630      	mov	r0, r6
 800a154:	f7ff ffda 	bl	800a10c <__sfputc_r>
 800a158:	1c43      	adds	r3, r0, #1
 800a15a:	d1f3      	bne.n	800a144 <__sfputs_r+0xa>
 800a15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a160 <_vfiprintf_r>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	460d      	mov	r5, r1
 800a166:	b09d      	sub	sp, #116	@ 0x74
 800a168:	4614      	mov	r4, r2
 800a16a:	4698      	mov	r8, r3
 800a16c:	4606      	mov	r6, r0
 800a16e:	b118      	cbz	r0, 800a178 <_vfiprintf_r+0x18>
 800a170:	6a03      	ldr	r3, [r0, #32]
 800a172:	b90b      	cbnz	r3, 800a178 <_vfiprintf_r+0x18>
 800a174:	f7fd fa62 	bl	800763c <__sinit>
 800a178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a17a:	07d9      	lsls	r1, r3, #31
 800a17c:	d405      	bmi.n	800a18a <_vfiprintf_r+0x2a>
 800a17e:	89ab      	ldrh	r3, [r5, #12]
 800a180:	059a      	lsls	r2, r3, #22
 800a182:	d402      	bmi.n	800a18a <_vfiprintf_r+0x2a>
 800a184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a186:	f7fd fc84 	bl	8007a92 <__retarget_lock_acquire_recursive>
 800a18a:	89ab      	ldrh	r3, [r5, #12]
 800a18c:	071b      	lsls	r3, r3, #28
 800a18e:	d501      	bpl.n	800a194 <_vfiprintf_r+0x34>
 800a190:	692b      	ldr	r3, [r5, #16]
 800a192:	b99b      	cbnz	r3, 800a1bc <_vfiprintf_r+0x5c>
 800a194:	4629      	mov	r1, r5
 800a196:	4630      	mov	r0, r6
 800a198:	f7fd fb98 	bl	80078cc <__swsetup_r>
 800a19c:	b170      	cbz	r0, 800a1bc <_vfiprintf_r+0x5c>
 800a19e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1a0:	07dc      	lsls	r4, r3, #31
 800a1a2:	d504      	bpl.n	800a1ae <_vfiprintf_r+0x4e>
 800a1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a8:	b01d      	add	sp, #116	@ 0x74
 800a1aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ae:	89ab      	ldrh	r3, [r5, #12]
 800a1b0:	0598      	lsls	r0, r3, #22
 800a1b2:	d4f7      	bmi.n	800a1a4 <_vfiprintf_r+0x44>
 800a1b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1b6:	f7fd fc6d 	bl	8007a94 <__retarget_lock_release_recursive>
 800a1ba:	e7f3      	b.n	800a1a4 <_vfiprintf_r+0x44>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1c0:	2320      	movs	r3, #32
 800a1c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1ca:	2330      	movs	r3, #48	@ 0x30
 800a1cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a37c <_vfiprintf_r+0x21c>
 800a1d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1d4:	f04f 0901 	mov.w	r9, #1
 800a1d8:	4623      	mov	r3, r4
 800a1da:	469a      	mov	sl, r3
 800a1dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1e0:	b10a      	cbz	r2, 800a1e6 <_vfiprintf_r+0x86>
 800a1e2:	2a25      	cmp	r2, #37	@ 0x25
 800a1e4:	d1f9      	bne.n	800a1da <_vfiprintf_r+0x7a>
 800a1e6:	ebba 0b04 	subs.w	fp, sl, r4
 800a1ea:	d00b      	beq.n	800a204 <_vfiprintf_r+0xa4>
 800a1ec:	465b      	mov	r3, fp
 800a1ee:	4622      	mov	r2, r4
 800a1f0:	4629      	mov	r1, r5
 800a1f2:	4630      	mov	r0, r6
 800a1f4:	f7ff ffa1 	bl	800a13a <__sfputs_r>
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	f000 80a7 	beq.w	800a34c <_vfiprintf_r+0x1ec>
 800a1fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a200:	445a      	add	r2, fp
 800a202:	9209      	str	r2, [sp, #36]	@ 0x24
 800a204:	f89a 3000 	ldrb.w	r3, [sl]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f000 809f 	beq.w	800a34c <_vfiprintf_r+0x1ec>
 800a20e:	2300      	movs	r3, #0
 800a210:	f04f 32ff 	mov.w	r2, #4294967295
 800a214:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a218:	f10a 0a01 	add.w	sl, sl, #1
 800a21c:	9304      	str	r3, [sp, #16]
 800a21e:	9307      	str	r3, [sp, #28]
 800a220:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a224:	931a      	str	r3, [sp, #104]	@ 0x68
 800a226:	4654      	mov	r4, sl
 800a228:	2205      	movs	r2, #5
 800a22a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a22e:	4853      	ldr	r0, [pc, #332]	@ (800a37c <_vfiprintf_r+0x21c>)
 800a230:	f7f5 fff6 	bl	8000220 <memchr>
 800a234:	9a04      	ldr	r2, [sp, #16]
 800a236:	b9d8      	cbnz	r0, 800a270 <_vfiprintf_r+0x110>
 800a238:	06d1      	lsls	r1, r2, #27
 800a23a:	bf44      	itt	mi
 800a23c:	2320      	movmi	r3, #32
 800a23e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a242:	0713      	lsls	r3, r2, #28
 800a244:	bf44      	itt	mi
 800a246:	232b      	movmi	r3, #43	@ 0x2b
 800a248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a24c:	f89a 3000 	ldrb.w	r3, [sl]
 800a250:	2b2a      	cmp	r3, #42	@ 0x2a
 800a252:	d015      	beq.n	800a280 <_vfiprintf_r+0x120>
 800a254:	9a07      	ldr	r2, [sp, #28]
 800a256:	4654      	mov	r4, sl
 800a258:	2000      	movs	r0, #0
 800a25a:	f04f 0c0a 	mov.w	ip, #10
 800a25e:	4621      	mov	r1, r4
 800a260:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a264:	3b30      	subs	r3, #48	@ 0x30
 800a266:	2b09      	cmp	r3, #9
 800a268:	d94b      	bls.n	800a302 <_vfiprintf_r+0x1a2>
 800a26a:	b1b0      	cbz	r0, 800a29a <_vfiprintf_r+0x13a>
 800a26c:	9207      	str	r2, [sp, #28]
 800a26e:	e014      	b.n	800a29a <_vfiprintf_r+0x13a>
 800a270:	eba0 0308 	sub.w	r3, r0, r8
 800a274:	fa09 f303 	lsl.w	r3, r9, r3
 800a278:	4313      	orrs	r3, r2
 800a27a:	9304      	str	r3, [sp, #16]
 800a27c:	46a2      	mov	sl, r4
 800a27e:	e7d2      	b.n	800a226 <_vfiprintf_r+0xc6>
 800a280:	9b03      	ldr	r3, [sp, #12]
 800a282:	1d19      	adds	r1, r3, #4
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	9103      	str	r1, [sp, #12]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	bfbb      	ittet	lt
 800a28c:	425b      	neglt	r3, r3
 800a28e:	f042 0202 	orrlt.w	r2, r2, #2
 800a292:	9307      	strge	r3, [sp, #28]
 800a294:	9307      	strlt	r3, [sp, #28]
 800a296:	bfb8      	it	lt
 800a298:	9204      	strlt	r2, [sp, #16]
 800a29a:	7823      	ldrb	r3, [r4, #0]
 800a29c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a29e:	d10a      	bne.n	800a2b6 <_vfiprintf_r+0x156>
 800a2a0:	7863      	ldrb	r3, [r4, #1]
 800a2a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2a4:	d132      	bne.n	800a30c <_vfiprintf_r+0x1ac>
 800a2a6:	9b03      	ldr	r3, [sp, #12]
 800a2a8:	1d1a      	adds	r2, r3, #4
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	9203      	str	r2, [sp, #12]
 800a2ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2b2:	3402      	adds	r4, #2
 800a2b4:	9305      	str	r3, [sp, #20]
 800a2b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a38c <_vfiprintf_r+0x22c>
 800a2ba:	7821      	ldrb	r1, [r4, #0]
 800a2bc:	2203      	movs	r2, #3
 800a2be:	4650      	mov	r0, sl
 800a2c0:	f7f5 ffae 	bl	8000220 <memchr>
 800a2c4:	b138      	cbz	r0, 800a2d6 <_vfiprintf_r+0x176>
 800a2c6:	9b04      	ldr	r3, [sp, #16]
 800a2c8:	eba0 000a 	sub.w	r0, r0, sl
 800a2cc:	2240      	movs	r2, #64	@ 0x40
 800a2ce:	4082      	lsls	r2, r0
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	3401      	adds	r4, #1
 800a2d4:	9304      	str	r3, [sp, #16]
 800a2d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2da:	4829      	ldr	r0, [pc, #164]	@ (800a380 <_vfiprintf_r+0x220>)
 800a2dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2e0:	2206      	movs	r2, #6
 800a2e2:	f7f5 ff9d 	bl	8000220 <memchr>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d03f      	beq.n	800a36a <_vfiprintf_r+0x20a>
 800a2ea:	4b26      	ldr	r3, [pc, #152]	@ (800a384 <_vfiprintf_r+0x224>)
 800a2ec:	bb1b      	cbnz	r3, 800a336 <_vfiprintf_r+0x1d6>
 800a2ee:	9b03      	ldr	r3, [sp, #12]
 800a2f0:	3307      	adds	r3, #7
 800a2f2:	f023 0307 	bic.w	r3, r3, #7
 800a2f6:	3308      	adds	r3, #8
 800a2f8:	9303      	str	r3, [sp, #12]
 800a2fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2fc:	443b      	add	r3, r7
 800a2fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a300:	e76a      	b.n	800a1d8 <_vfiprintf_r+0x78>
 800a302:	fb0c 3202 	mla	r2, ip, r2, r3
 800a306:	460c      	mov	r4, r1
 800a308:	2001      	movs	r0, #1
 800a30a:	e7a8      	b.n	800a25e <_vfiprintf_r+0xfe>
 800a30c:	2300      	movs	r3, #0
 800a30e:	3401      	adds	r4, #1
 800a310:	9305      	str	r3, [sp, #20]
 800a312:	4619      	mov	r1, r3
 800a314:	f04f 0c0a 	mov.w	ip, #10
 800a318:	4620      	mov	r0, r4
 800a31a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a31e:	3a30      	subs	r2, #48	@ 0x30
 800a320:	2a09      	cmp	r2, #9
 800a322:	d903      	bls.n	800a32c <_vfiprintf_r+0x1cc>
 800a324:	2b00      	cmp	r3, #0
 800a326:	d0c6      	beq.n	800a2b6 <_vfiprintf_r+0x156>
 800a328:	9105      	str	r1, [sp, #20]
 800a32a:	e7c4      	b.n	800a2b6 <_vfiprintf_r+0x156>
 800a32c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a330:	4604      	mov	r4, r0
 800a332:	2301      	movs	r3, #1
 800a334:	e7f0      	b.n	800a318 <_vfiprintf_r+0x1b8>
 800a336:	ab03      	add	r3, sp, #12
 800a338:	9300      	str	r3, [sp, #0]
 800a33a:	462a      	mov	r2, r5
 800a33c:	4b12      	ldr	r3, [pc, #72]	@ (800a388 <_vfiprintf_r+0x228>)
 800a33e:	a904      	add	r1, sp, #16
 800a340:	4630      	mov	r0, r6
 800a342:	f7fc fb23 	bl	800698c <_printf_float>
 800a346:	4607      	mov	r7, r0
 800a348:	1c78      	adds	r0, r7, #1
 800a34a:	d1d6      	bne.n	800a2fa <_vfiprintf_r+0x19a>
 800a34c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a34e:	07d9      	lsls	r1, r3, #31
 800a350:	d405      	bmi.n	800a35e <_vfiprintf_r+0x1fe>
 800a352:	89ab      	ldrh	r3, [r5, #12]
 800a354:	059a      	lsls	r2, r3, #22
 800a356:	d402      	bmi.n	800a35e <_vfiprintf_r+0x1fe>
 800a358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a35a:	f7fd fb9b 	bl	8007a94 <__retarget_lock_release_recursive>
 800a35e:	89ab      	ldrh	r3, [r5, #12]
 800a360:	065b      	lsls	r3, r3, #25
 800a362:	f53f af1f 	bmi.w	800a1a4 <_vfiprintf_r+0x44>
 800a366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a368:	e71e      	b.n	800a1a8 <_vfiprintf_r+0x48>
 800a36a:	ab03      	add	r3, sp, #12
 800a36c:	9300      	str	r3, [sp, #0]
 800a36e:	462a      	mov	r2, r5
 800a370:	4b05      	ldr	r3, [pc, #20]	@ (800a388 <_vfiprintf_r+0x228>)
 800a372:	a904      	add	r1, sp, #16
 800a374:	4630      	mov	r0, r6
 800a376:	f7fc fda1 	bl	8006ebc <_printf_i>
 800a37a:	e7e4      	b.n	800a346 <_vfiprintf_r+0x1e6>
 800a37c:	0800c169 	.word	0x0800c169
 800a380:	0800c173 	.word	0x0800c173
 800a384:	0800698d 	.word	0x0800698d
 800a388:	0800a13b 	.word	0x0800a13b
 800a38c:	0800c16f 	.word	0x0800c16f

0800a390 <__sflush_r>:
 800a390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a398:	0716      	lsls	r6, r2, #28
 800a39a:	4605      	mov	r5, r0
 800a39c:	460c      	mov	r4, r1
 800a39e:	d454      	bmi.n	800a44a <__sflush_r+0xba>
 800a3a0:	684b      	ldr	r3, [r1, #4]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	dc02      	bgt.n	800a3ac <__sflush_r+0x1c>
 800a3a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	dd48      	ble.n	800a43e <__sflush_r+0xae>
 800a3ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3ae:	2e00      	cmp	r6, #0
 800a3b0:	d045      	beq.n	800a43e <__sflush_r+0xae>
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a3b8:	682f      	ldr	r7, [r5, #0]
 800a3ba:	6a21      	ldr	r1, [r4, #32]
 800a3bc:	602b      	str	r3, [r5, #0]
 800a3be:	d030      	beq.n	800a422 <__sflush_r+0x92>
 800a3c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	0759      	lsls	r1, r3, #29
 800a3c6:	d505      	bpl.n	800a3d4 <__sflush_r+0x44>
 800a3c8:	6863      	ldr	r3, [r4, #4]
 800a3ca:	1ad2      	subs	r2, r2, r3
 800a3cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a3ce:	b10b      	cbz	r3, 800a3d4 <__sflush_r+0x44>
 800a3d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a3d2:	1ad2      	subs	r2, r2, r3
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3d8:	6a21      	ldr	r1, [r4, #32]
 800a3da:	4628      	mov	r0, r5
 800a3dc:	47b0      	blx	r6
 800a3de:	1c43      	adds	r3, r0, #1
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	d106      	bne.n	800a3f2 <__sflush_r+0x62>
 800a3e4:	6829      	ldr	r1, [r5, #0]
 800a3e6:	291d      	cmp	r1, #29
 800a3e8:	d82b      	bhi.n	800a442 <__sflush_r+0xb2>
 800a3ea:	4a2a      	ldr	r2, [pc, #168]	@ (800a494 <__sflush_r+0x104>)
 800a3ec:	410a      	asrs	r2, r1
 800a3ee:	07d6      	lsls	r6, r2, #31
 800a3f0:	d427      	bmi.n	800a442 <__sflush_r+0xb2>
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	6062      	str	r2, [r4, #4]
 800a3f6:	04d9      	lsls	r1, r3, #19
 800a3f8:	6922      	ldr	r2, [r4, #16]
 800a3fa:	6022      	str	r2, [r4, #0]
 800a3fc:	d504      	bpl.n	800a408 <__sflush_r+0x78>
 800a3fe:	1c42      	adds	r2, r0, #1
 800a400:	d101      	bne.n	800a406 <__sflush_r+0x76>
 800a402:	682b      	ldr	r3, [r5, #0]
 800a404:	b903      	cbnz	r3, 800a408 <__sflush_r+0x78>
 800a406:	6560      	str	r0, [r4, #84]	@ 0x54
 800a408:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a40a:	602f      	str	r7, [r5, #0]
 800a40c:	b1b9      	cbz	r1, 800a43e <__sflush_r+0xae>
 800a40e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a412:	4299      	cmp	r1, r3
 800a414:	d002      	beq.n	800a41c <__sflush_r+0x8c>
 800a416:	4628      	mov	r0, r5
 800a418:	f7fe f99e 	bl	8008758 <_free_r>
 800a41c:	2300      	movs	r3, #0
 800a41e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a420:	e00d      	b.n	800a43e <__sflush_r+0xae>
 800a422:	2301      	movs	r3, #1
 800a424:	4628      	mov	r0, r5
 800a426:	47b0      	blx	r6
 800a428:	4602      	mov	r2, r0
 800a42a:	1c50      	adds	r0, r2, #1
 800a42c:	d1c9      	bne.n	800a3c2 <__sflush_r+0x32>
 800a42e:	682b      	ldr	r3, [r5, #0]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d0c6      	beq.n	800a3c2 <__sflush_r+0x32>
 800a434:	2b1d      	cmp	r3, #29
 800a436:	d001      	beq.n	800a43c <__sflush_r+0xac>
 800a438:	2b16      	cmp	r3, #22
 800a43a:	d11e      	bne.n	800a47a <__sflush_r+0xea>
 800a43c:	602f      	str	r7, [r5, #0]
 800a43e:	2000      	movs	r0, #0
 800a440:	e022      	b.n	800a488 <__sflush_r+0xf8>
 800a442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a446:	b21b      	sxth	r3, r3
 800a448:	e01b      	b.n	800a482 <__sflush_r+0xf2>
 800a44a:	690f      	ldr	r7, [r1, #16]
 800a44c:	2f00      	cmp	r7, #0
 800a44e:	d0f6      	beq.n	800a43e <__sflush_r+0xae>
 800a450:	0793      	lsls	r3, r2, #30
 800a452:	680e      	ldr	r6, [r1, #0]
 800a454:	bf08      	it	eq
 800a456:	694b      	ldreq	r3, [r1, #20]
 800a458:	600f      	str	r7, [r1, #0]
 800a45a:	bf18      	it	ne
 800a45c:	2300      	movne	r3, #0
 800a45e:	eba6 0807 	sub.w	r8, r6, r7
 800a462:	608b      	str	r3, [r1, #8]
 800a464:	f1b8 0f00 	cmp.w	r8, #0
 800a468:	dde9      	ble.n	800a43e <__sflush_r+0xae>
 800a46a:	6a21      	ldr	r1, [r4, #32]
 800a46c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a46e:	4643      	mov	r3, r8
 800a470:	463a      	mov	r2, r7
 800a472:	4628      	mov	r0, r5
 800a474:	47b0      	blx	r6
 800a476:	2800      	cmp	r0, #0
 800a478:	dc08      	bgt.n	800a48c <__sflush_r+0xfc>
 800a47a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a47e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a482:	81a3      	strh	r3, [r4, #12]
 800a484:	f04f 30ff 	mov.w	r0, #4294967295
 800a488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a48c:	4407      	add	r7, r0
 800a48e:	eba8 0800 	sub.w	r8, r8, r0
 800a492:	e7e7      	b.n	800a464 <__sflush_r+0xd4>
 800a494:	dfbffffe 	.word	0xdfbffffe

0800a498 <_fflush_r>:
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	690b      	ldr	r3, [r1, #16]
 800a49c:	4605      	mov	r5, r0
 800a49e:	460c      	mov	r4, r1
 800a4a0:	b913      	cbnz	r3, 800a4a8 <_fflush_r+0x10>
 800a4a2:	2500      	movs	r5, #0
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	bd38      	pop	{r3, r4, r5, pc}
 800a4a8:	b118      	cbz	r0, 800a4b2 <_fflush_r+0x1a>
 800a4aa:	6a03      	ldr	r3, [r0, #32]
 800a4ac:	b90b      	cbnz	r3, 800a4b2 <_fflush_r+0x1a>
 800a4ae:	f7fd f8c5 	bl	800763c <__sinit>
 800a4b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d0f3      	beq.n	800a4a2 <_fflush_r+0xa>
 800a4ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a4bc:	07d0      	lsls	r0, r2, #31
 800a4be:	d404      	bmi.n	800a4ca <_fflush_r+0x32>
 800a4c0:	0599      	lsls	r1, r3, #22
 800a4c2:	d402      	bmi.n	800a4ca <_fflush_r+0x32>
 800a4c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4c6:	f7fd fae4 	bl	8007a92 <__retarget_lock_acquire_recursive>
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	4621      	mov	r1, r4
 800a4ce:	f7ff ff5f 	bl	800a390 <__sflush_r>
 800a4d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4d4:	07da      	lsls	r2, r3, #31
 800a4d6:	4605      	mov	r5, r0
 800a4d8:	d4e4      	bmi.n	800a4a4 <_fflush_r+0xc>
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	059b      	lsls	r3, r3, #22
 800a4de:	d4e1      	bmi.n	800a4a4 <_fflush_r+0xc>
 800a4e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4e2:	f7fd fad7 	bl	8007a94 <__retarget_lock_release_recursive>
 800a4e6:	e7dd      	b.n	800a4a4 <_fflush_r+0xc>

0800a4e8 <__swhatbuf_r>:
 800a4e8:	b570      	push	{r4, r5, r6, lr}
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f0:	2900      	cmp	r1, #0
 800a4f2:	b096      	sub	sp, #88	@ 0x58
 800a4f4:	4615      	mov	r5, r2
 800a4f6:	461e      	mov	r6, r3
 800a4f8:	da0d      	bge.n	800a516 <__swhatbuf_r+0x2e>
 800a4fa:	89a3      	ldrh	r3, [r4, #12]
 800a4fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a500:	f04f 0100 	mov.w	r1, #0
 800a504:	bf14      	ite	ne
 800a506:	2340      	movne	r3, #64	@ 0x40
 800a508:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a50c:	2000      	movs	r0, #0
 800a50e:	6031      	str	r1, [r6, #0]
 800a510:	602b      	str	r3, [r5, #0]
 800a512:	b016      	add	sp, #88	@ 0x58
 800a514:	bd70      	pop	{r4, r5, r6, pc}
 800a516:	466a      	mov	r2, sp
 800a518:	f000 f874 	bl	800a604 <_fstat_r>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	dbec      	blt.n	800a4fa <__swhatbuf_r+0x12>
 800a520:	9901      	ldr	r1, [sp, #4]
 800a522:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a526:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a52a:	4259      	negs	r1, r3
 800a52c:	4159      	adcs	r1, r3
 800a52e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a532:	e7eb      	b.n	800a50c <__swhatbuf_r+0x24>

0800a534 <__smakebuf_r>:
 800a534:	898b      	ldrh	r3, [r1, #12]
 800a536:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a538:	079d      	lsls	r5, r3, #30
 800a53a:	4606      	mov	r6, r0
 800a53c:	460c      	mov	r4, r1
 800a53e:	d507      	bpl.n	800a550 <__smakebuf_r+0x1c>
 800a540:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	6123      	str	r3, [r4, #16]
 800a548:	2301      	movs	r3, #1
 800a54a:	6163      	str	r3, [r4, #20]
 800a54c:	b003      	add	sp, #12
 800a54e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a550:	ab01      	add	r3, sp, #4
 800a552:	466a      	mov	r2, sp
 800a554:	f7ff ffc8 	bl	800a4e8 <__swhatbuf_r>
 800a558:	9f00      	ldr	r7, [sp, #0]
 800a55a:	4605      	mov	r5, r0
 800a55c:	4639      	mov	r1, r7
 800a55e:	4630      	mov	r0, r6
 800a560:	f7fc f8e8 	bl	8006734 <_malloc_r>
 800a564:	b948      	cbnz	r0, 800a57a <__smakebuf_r+0x46>
 800a566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a56a:	059a      	lsls	r2, r3, #22
 800a56c:	d4ee      	bmi.n	800a54c <__smakebuf_r+0x18>
 800a56e:	f023 0303 	bic.w	r3, r3, #3
 800a572:	f043 0302 	orr.w	r3, r3, #2
 800a576:	81a3      	strh	r3, [r4, #12]
 800a578:	e7e2      	b.n	800a540 <__smakebuf_r+0xc>
 800a57a:	89a3      	ldrh	r3, [r4, #12]
 800a57c:	6020      	str	r0, [r4, #0]
 800a57e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a582:	81a3      	strh	r3, [r4, #12]
 800a584:	9b01      	ldr	r3, [sp, #4]
 800a586:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a58a:	b15b      	cbz	r3, 800a5a4 <__smakebuf_r+0x70>
 800a58c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a590:	4630      	mov	r0, r6
 800a592:	f000 f849 	bl	800a628 <_isatty_r>
 800a596:	b128      	cbz	r0, 800a5a4 <__smakebuf_r+0x70>
 800a598:	89a3      	ldrh	r3, [r4, #12]
 800a59a:	f023 0303 	bic.w	r3, r3, #3
 800a59e:	f043 0301 	orr.w	r3, r3, #1
 800a5a2:	81a3      	strh	r3, [r4, #12]
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	431d      	orrs	r5, r3
 800a5a8:	81a5      	strh	r5, [r4, #12]
 800a5aa:	e7cf      	b.n	800a54c <__smakebuf_r+0x18>

0800a5ac <memmove>:
 800a5ac:	4288      	cmp	r0, r1
 800a5ae:	b510      	push	{r4, lr}
 800a5b0:	eb01 0402 	add.w	r4, r1, r2
 800a5b4:	d902      	bls.n	800a5bc <memmove+0x10>
 800a5b6:	4284      	cmp	r4, r0
 800a5b8:	4623      	mov	r3, r4
 800a5ba:	d807      	bhi.n	800a5cc <memmove+0x20>
 800a5bc:	1e43      	subs	r3, r0, #1
 800a5be:	42a1      	cmp	r1, r4
 800a5c0:	d008      	beq.n	800a5d4 <memmove+0x28>
 800a5c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ca:	e7f8      	b.n	800a5be <memmove+0x12>
 800a5cc:	4402      	add	r2, r0
 800a5ce:	4601      	mov	r1, r0
 800a5d0:	428a      	cmp	r2, r1
 800a5d2:	d100      	bne.n	800a5d6 <memmove+0x2a>
 800a5d4:	bd10      	pop	{r4, pc}
 800a5d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5de:	e7f7      	b.n	800a5d0 <memmove+0x24>

0800a5e0 <strncmp>:
 800a5e0:	b510      	push	{r4, lr}
 800a5e2:	b16a      	cbz	r2, 800a600 <strncmp+0x20>
 800a5e4:	3901      	subs	r1, #1
 800a5e6:	1884      	adds	r4, r0, r2
 800a5e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5ec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d103      	bne.n	800a5fc <strncmp+0x1c>
 800a5f4:	42a0      	cmp	r0, r4
 800a5f6:	d001      	beq.n	800a5fc <strncmp+0x1c>
 800a5f8:	2a00      	cmp	r2, #0
 800a5fa:	d1f5      	bne.n	800a5e8 <strncmp+0x8>
 800a5fc:	1ad0      	subs	r0, r2, r3
 800a5fe:	bd10      	pop	{r4, pc}
 800a600:	4610      	mov	r0, r2
 800a602:	e7fc      	b.n	800a5fe <strncmp+0x1e>

0800a604 <_fstat_r>:
 800a604:	b538      	push	{r3, r4, r5, lr}
 800a606:	4d07      	ldr	r5, [pc, #28]	@ (800a624 <_fstat_r+0x20>)
 800a608:	2300      	movs	r3, #0
 800a60a:	4604      	mov	r4, r0
 800a60c:	4608      	mov	r0, r1
 800a60e:	4611      	mov	r1, r2
 800a610:	602b      	str	r3, [r5, #0]
 800a612:	f7f7 f949 	bl	80018a8 <_fstat>
 800a616:	1c43      	adds	r3, r0, #1
 800a618:	d102      	bne.n	800a620 <_fstat_r+0x1c>
 800a61a:	682b      	ldr	r3, [r5, #0]
 800a61c:	b103      	cbz	r3, 800a620 <_fstat_r+0x1c>
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	bd38      	pop	{r3, r4, r5, pc}
 800a622:	bf00      	nop
 800a624:	2000050c 	.word	0x2000050c

0800a628 <_isatty_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4d06      	ldr	r5, [pc, #24]	@ (800a644 <_isatty_r+0x1c>)
 800a62c:	2300      	movs	r3, #0
 800a62e:	4604      	mov	r4, r0
 800a630:	4608      	mov	r0, r1
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	f7f7 f948 	bl	80018c8 <_isatty>
 800a638:	1c43      	adds	r3, r0, #1
 800a63a:	d102      	bne.n	800a642 <_isatty_r+0x1a>
 800a63c:	682b      	ldr	r3, [r5, #0]
 800a63e:	b103      	cbz	r3, 800a642 <_isatty_r+0x1a>
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	bd38      	pop	{r3, r4, r5, pc}
 800a644:	2000050c 	.word	0x2000050c

0800a648 <nan>:
 800a648:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a650 <nan+0x8>
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	00000000 	.word	0x00000000
 800a654:	7ff80000 	.word	0x7ff80000

0800a658 <__assert_func>:
 800a658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a65a:	4614      	mov	r4, r2
 800a65c:	461a      	mov	r2, r3
 800a65e:	4b09      	ldr	r3, [pc, #36]	@ (800a684 <__assert_func+0x2c>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	4605      	mov	r5, r0
 800a664:	68d8      	ldr	r0, [r3, #12]
 800a666:	b954      	cbnz	r4, 800a67e <__assert_func+0x26>
 800a668:	4b07      	ldr	r3, [pc, #28]	@ (800a688 <__assert_func+0x30>)
 800a66a:	461c      	mov	r4, r3
 800a66c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a670:	9100      	str	r1, [sp, #0]
 800a672:	462b      	mov	r3, r5
 800a674:	4905      	ldr	r1, [pc, #20]	@ (800a68c <__assert_func+0x34>)
 800a676:	f000 fba7 	bl	800adc8 <fiprintf>
 800a67a:	f000 fbb7 	bl	800adec <abort>
 800a67e:	4b04      	ldr	r3, [pc, #16]	@ (800a690 <__assert_func+0x38>)
 800a680:	e7f4      	b.n	800a66c <__assert_func+0x14>
 800a682:	bf00      	nop
 800a684:	20000020 	.word	0x20000020
 800a688:	0800c1bd 	.word	0x0800c1bd
 800a68c:	0800c18f 	.word	0x0800c18f
 800a690:	0800c182 	.word	0x0800c182

0800a694 <_calloc_r>:
 800a694:	b570      	push	{r4, r5, r6, lr}
 800a696:	fba1 5402 	umull	r5, r4, r1, r2
 800a69a:	b93c      	cbnz	r4, 800a6ac <_calloc_r+0x18>
 800a69c:	4629      	mov	r1, r5
 800a69e:	f7fc f849 	bl	8006734 <_malloc_r>
 800a6a2:	4606      	mov	r6, r0
 800a6a4:	b928      	cbnz	r0, 800a6b2 <_calloc_r+0x1e>
 800a6a6:	2600      	movs	r6, #0
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	bd70      	pop	{r4, r5, r6, pc}
 800a6ac:	220c      	movs	r2, #12
 800a6ae:	6002      	str	r2, [r0, #0]
 800a6b0:	e7f9      	b.n	800a6a6 <_calloc_r+0x12>
 800a6b2:	462a      	mov	r2, r5
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	f7fd f95f 	bl	8007978 <memset>
 800a6ba:	e7f5      	b.n	800a6a8 <_calloc_r+0x14>

0800a6bc <rshift>:
 800a6bc:	6903      	ldr	r3, [r0, #16]
 800a6be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a6c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a6ca:	f100 0414 	add.w	r4, r0, #20
 800a6ce:	dd45      	ble.n	800a75c <rshift+0xa0>
 800a6d0:	f011 011f 	ands.w	r1, r1, #31
 800a6d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a6d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a6dc:	d10c      	bne.n	800a6f8 <rshift+0x3c>
 800a6de:	f100 0710 	add.w	r7, r0, #16
 800a6e2:	4629      	mov	r1, r5
 800a6e4:	42b1      	cmp	r1, r6
 800a6e6:	d334      	bcc.n	800a752 <rshift+0x96>
 800a6e8:	1a9b      	subs	r3, r3, r2
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	1eea      	subs	r2, r5, #3
 800a6ee:	4296      	cmp	r6, r2
 800a6f0:	bf38      	it	cc
 800a6f2:	2300      	movcc	r3, #0
 800a6f4:	4423      	add	r3, r4
 800a6f6:	e015      	b.n	800a724 <rshift+0x68>
 800a6f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a6fc:	f1c1 0820 	rsb	r8, r1, #32
 800a700:	40cf      	lsrs	r7, r1
 800a702:	f105 0e04 	add.w	lr, r5, #4
 800a706:	46a1      	mov	r9, r4
 800a708:	4576      	cmp	r6, lr
 800a70a:	46f4      	mov	ip, lr
 800a70c:	d815      	bhi.n	800a73a <rshift+0x7e>
 800a70e:	1a9a      	subs	r2, r3, r2
 800a710:	0092      	lsls	r2, r2, #2
 800a712:	3a04      	subs	r2, #4
 800a714:	3501      	adds	r5, #1
 800a716:	42ae      	cmp	r6, r5
 800a718:	bf38      	it	cc
 800a71a:	2200      	movcc	r2, #0
 800a71c:	18a3      	adds	r3, r4, r2
 800a71e:	50a7      	str	r7, [r4, r2]
 800a720:	b107      	cbz	r7, 800a724 <rshift+0x68>
 800a722:	3304      	adds	r3, #4
 800a724:	1b1a      	subs	r2, r3, r4
 800a726:	42a3      	cmp	r3, r4
 800a728:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a72c:	bf08      	it	eq
 800a72e:	2300      	moveq	r3, #0
 800a730:	6102      	str	r2, [r0, #16]
 800a732:	bf08      	it	eq
 800a734:	6143      	streq	r3, [r0, #20]
 800a736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a73a:	f8dc c000 	ldr.w	ip, [ip]
 800a73e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a742:	ea4c 0707 	orr.w	r7, ip, r7
 800a746:	f849 7b04 	str.w	r7, [r9], #4
 800a74a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a74e:	40cf      	lsrs	r7, r1
 800a750:	e7da      	b.n	800a708 <rshift+0x4c>
 800a752:	f851 cb04 	ldr.w	ip, [r1], #4
 800a756:	f847 cf04 	str.w	ip, [r7, #4]!
 800a75a:	e7c3      	b.n	800a6e4 <rshift+0x28>
 800a75c:	4623      	mov	r3, r4
 800a75e:	e7e1      	b.n	800a724 <rshift+0x68>

0800a760 <__hexdig_fun>:
 800a760:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a764:	2b09      	cmp	r3, #9
 800a766:	d802      	bhi.n	800a76e <__hexdig_fun+0xe>
 800a768:	3820      	subs	r0, #32
 800a76a:	b2c0      	uxtb	r0, r0
 800a76c:	4770      	bx	lr
 800a76e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a772:	2b05      	cmp	r3, #5
 800a774:	d801      	bhi.n	800a77a <__hexdig_fun+0x1a>
 800a776:	3847      	subs	r0, #71	@ 0x47
 800a778:	e7f7      	b.n	800a76a <__hexdig_fun+0xa>
 800a77a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a77e:	2b05      	cmp	r3, #5
 800a780:	d801      	bhi.n	800a786 <__hexdig_fun+0x26>
 800a782:	3827      	subs	r0, #39	@ 0x27
 800a784:	e7f1      	b.n	800a76a <__hexdig_fun+0xa>
 800a786:	2000      	movs	r0, #0
 800a788:	4770      	bx	lr
	...

0800a78c <__gethex>:
 800a78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a790:	b085      	sub	sp, #20
 800a792:	468a      	mov	sl, r1
 800a794:	9302      	str	r3, [sp, #8]
 800a796:	680b      	ldr	r3, [r1, #0]
 800a798:	9001      	str	r0, [sp, #4]
 800a79a:	4690      	mov	r8, r2
 800a79c:	1c9c      	adds	r4, r3, #2
 800a79e:	46a1      	mov	r9, r4
 800a7a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a7a4:	2830      	cmp	r0, #48	@ 0x30
 800a7a6:	d0fa      	beq.n	800a79e <__gethex+0x12>
 800a7a8:	eba9 0303 	sub.w	r3, r9, r3
 800a7ac:	f1a3 0b02 	sub.w	fp, r3, #2
 800a7b0:	f7ff ffd6 	bl	800a760 <__hexdig_fun>
 800a7b4:	4605      	mov	r5, r0
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d168      	bne.n	800a88c <__gethex+0x100>
 800a7ba:	49a0      	ldr	r1, [pc, #640]	@ (800aa3c <__gethex+0x2b0>)
 800a7bc:	2201      	movs	r2, #1
 800a7be:	4648      	mov	r0, r9
 800a7c0:	f7ff ff0e 	bl	800a5e0 <strncmp>
 800a7c4:	4607      	mov	r7, r0
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d167      	bne.n	800a89a <__gethex+0x10e>
 800a7ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a7ce:	4626      	mov	r6, r4
 800a7d0:	f7ff ffc6 	bl	800a760 <__hexdig_fun>
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	d062      	beq.n	800a89e <__gethex+0x112>
 800a7d8:	4623      	mov	r3, r4
 800a7da:	7818      	ldrb	r0, [r3, #0]
 800a7dc:	2830      	cmp	r0, #48	@ 0x30
 800a7de:	4699      	mov	r9, r3
 800a7e0:	f103 0301 	add.w	r3, r3, #1
 800a7e4:	d0f9      	beq.n	800a7da <__gethex+0x4e>
 800a7e6:	f7ff ffbb 	bl	800a760 <__hexdig_fun>
 800a7ea:	fab0 f580 	clz	r5, r0
 800a7ee:	096d      	lsrs	r5, r5, #5
 800a7f0:	f04f 0b01 	mov.w	fp, #1
 800a7f4:	464a      	mov	r2, r9
 800a7f6:	4616      	mov	r6, r2
 800a7f8:	3201      	adds	r2, #1
 800a7fa:	7830      	ldrb	r0, [r6, #0]
 800a7fc:	f7ff ffb0 	bl	800a760 <__hexdig_fun>
 800a800:	2800      	cmp	r0, #0
 800a802:	d1f8      	bne.n	800a7f6 <__gethex+0x6a>
 800a804:	498d      	ldr	r1, [pc, #564]	@ (800aa3c <__gethex+0x2b0>)
 800a806:	2201      	movs	r2, #1
 800a808:	4630      	mov	r0, r6
 800a80a:	f7ff fee9 	bl	800a5e0 <strncmp>
 800a80e:	2800      	cmp	r0, #0
 800a810:	d13f      	bne.n	800a892 <__gethex+0x106>
 800a812:	b944      	cbnz	r4, 800a826 <__gethex+0x9a>
 800a814:	1c74      	adds	r4, r6, #1
 800a816:	4622      	mov	r2, r4
 800a818:	4616      	mov	r6, r2
 800a81a:	3201      	adds	r2, #1
 800a81c:	7830      	ldrb	r0, [r6, #0]
 800a81e:	f7ff ff9f 	bl	800a760 <__hexdig_fun>
 800a822:	2800      	cmp	r0, #0
 800a824:	d1f8      	bne.n	800a818 <__gethex+0x8c>
 800a826:	1ba4      	subs	r4, r4, r6
 800a828:	00a7      	lsls	r7, r4, #2
 800a82a:	7833      	ldrb	r3, [r6, #0]
 800a82c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a830:	2b50      	cmp	r3, #80	@ 0x50
 800a832:	d13e      	bne.n	800a8b2 <__gethex+0x126>
 800a834:	7873      	ldrb	r3, [r6, #1]
 800a836:	2b2b      	cmp	r3, #43	@ 0x2b
 800a838:	d033      	beq.n	800a8a2 <__gethex+0x116>
 800a83a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a83c:	d034      	beq.n	800a8a8 <__gethex+0x11c>
 800a83e:	1c71      	adds	r1, r6, #1
 800a840:	2400      	movs	r4, #0
 800a842:	7808      	ldrb	r0, [r1, #0]
 800a844:	f7ff ff8c 	bl	800a760 <__hexdig_fun>
 800a848:	1e43      	subs	r3, r0, #1
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	2b18      	cmp	r3, #24
 800a84e:	d830      	bhi.n	800a8b2 <__gethex+0x126>
 800a850:	f1a0 0210 	sub.w	r2, r0, #16
 800a854:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a858:	f7ff ff82 	bl	800a760 <__hexdig_fun>
 800a85c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a860:	fa5f fc8c 	uxtb.w	ip, ip
 800a864:	f1bc 0f18 	cmp.w	ip, #24
 800a868:	f04f 030a 	mov.w	r3, #10
 800a86c:	d91e      	bls.n	800a8ac <__gethex+0x120>
 800a86e:	b104      	cbz	r4, 800a872 <__gethex+0xe6>
 800a870:	4252      	negs	r2, r2
 800a872:	4417      	add	r7, r2
 800a874:	f8ca 1000 	str.w	r1, [sl]
 800a878:	b1ed      	cbz	r5, 800a8b6 <__gethex+0x12a>
 800a87a:	f1bb 0f00 	cmp.w	fp, #0
 800a87e:	bf0c      	ite	eq
 800a880:	2506      	moveq	r5, #6
 800a882:	2500      	movne	r5, #0
 800a884:	4628      	mov	r0, r5
 800a886:	b005      	add	sp, #20
 800a888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a88c:	2500      	movs	r5, #0
 800a88e:	462c      	mov	r4, r5
 800a890:	e7b0      	b.n	800a7f4 <__gethex+0x68>
 800a892:	2c00      	cmp	r4, #0
 800a894:	d1c7      	bne.n	800a826 <__gethex+0x9a>
 800a896:	4627      	mov	r7, r4
 800a898:	e7c7      	b.n	800a82a <__gethex+0x9e>
 800a89a:	464e      	mov	r6, r9
 800a89c:	462f      	mov	r7, r5
 800a89e:	2501      	movs	r5, #1
 800a8a0:	e7c3      	b.n	800a82a <__gethex+0x9e>
 800a8a2:	2400      	movs	r4, #0
 800a8a4:	1cb1      	adds	r1, r6, #2
 800a8a6:	e7cc      	b.n	800a842 <__gethex+0xb6>
 800a8a8:	2401      	movs	r4, #1
 800a8aa:	e7fb      	b.n	800a8a4 <__gethex+0x118>
 800a8ac:	fb03 0002 	mla	r0, r3, r2, r0
 800a8b0:	e7ce      	b.n	800a850 <__gethex+0xc4>
 800a8b2:	4631      	mov	r1, r6
 800a8b4:	e7de      	b.n	800a874 <__gethex+0xe8>
 800a8b6:	eba6 0309 	sub.w	r3, r6, r9
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	4629      	mov	r1, r5
 800a8be:	2b07      	cmp	r3, #7
 800a8c0:	dc0a      	bgt.n	800a8d8 <__gethex+0x14c>
 800a8c2:	9801      	ldr	r0, [sp, #4]
 800a8c4:	f7fd ff92 	bl	80087ec <_Balloc>
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	b940      	cbnz	r0, 800a8de <__gethex+0x152>
 800a8cc:	4b5c      	ldr	r3, [pc, #368]	@ (800aa40 <__gethex+0x2b4>)
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	21e4      	movs	r1, #228	@ 0xe4
 800a8d2:	485c      	ldr	r0, [pc, #368]	@ (800aa44 <__gethex+0x2b8>)
 800a8d4:	f7ff fec0 	bl	800a658 <__assert_func>
 800a8d8:	3101      	adds	r1, #1
 800a8da:	105b      	asrs	r3, r3, #1
 800a8dc:	e7ef      	b.n	800a8be <__gethex+0x132>
 800a8de:	f100 0a14 	add.w	sl, r0, #20
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	4655      	mov	r5, sl
 800a8e6:	469b      	mov	fp, r3
 800a8e8:	45b1      	cmp	r9, r6
 800a8ea:	d337      	bcc.n	800a95c <__gethex+0x1d0>
 800a8ec:	f845 bb04 	str.w	fp, [r5], #4
 800a8f0:	eba5 050a 	sub.w	r5, r5, sl
 800a8f4:	10ad      	asrs	r5, r5, #2
 800a8f6:	6125      	str	r5, [r4, #16]
 800a8f8:	4658      	mov	r0, fp
 800a8fa:	f7fe f869 	bl	80089d0 <__hi0bits>
 800a8fe:	016d      	lsls	r5, r5, #5
 800a900:	f8d8 6000 	ldr.w	r6, [r8]
 800a904:	1a2d      	subs	r5, r5, r0
 800a906:	42b5      	cmp	r5, r6
 800a908:	dd54      	ble.n	800a9b4 <__gethex+0x228>
 800a90a:	1bad      	subs	r5, r5, r6
 800a90c:	4629      	mov	r1, r5
 800a90e:	4620      	mov	r0, r4
 800a910:	f7fe fbfd 	bl	800910e <__any_on>
 800a914:	4681      	mov	r9, r0
 800a916:	b178      	cbz	r0, 800a938 <__gethex+0x1ac>
 800a918:	1e6b      	subs	r3, r5, #1
 800a91a:	1159      	asrs	r1, r3, #5
 800a91c:	f003 021f 	and.w	r2, r3, #31
 800a920:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a924:	f04f 0901 	mov.w	r9, #1
 800a928:	fa09 f202 	lsl.w	r2, r9, r2
 800a92c:	420a      	tst	r2, r1
 800a92e:	d003      	beq.n	800a938 <__gethex+0x1ac>
 800a930:	454b      	cmp	r3, r9
 800a932:	dc36      	bgt.n	800a9a2 <__gethex+0x216>
 800a934:	f04f 0902 	mov.w	r9, #2
 800a938:	4629      	mov	r1, r5
 800a93a:	4620      	mov	r0, r4
 800a93c:	f7ff febe 	bl	800a6bc <rshift>
 800a940:	442f      	add	r7, r5
 800a942:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a946:	42bb      	cmp	r3, r7
 800a948:	da42      	bge.n	800a9d0 <__gethex+0x244>
 800a94a:	9801      	ldr	r0, [sp, #4]
 800a94c:	4621      	mov	r1, r4
 800a94e:	f7fd ff8d 	bl	800886c <_Bfree>
 800a952:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a954:	2300      	movs	r3, #0
 800a956:	6013      	str	r3, [r2, #0]
 800a958:	25a3      	movs	r5, #163	@ 0xa3
 800a95a:	e793      	b.n	800a884 <__gethex+0xf8>
 800a95c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a960:	2a2e      	cmp	r2, #46	@ 0x2e
 800a962:	d012      	beq.n	800a98a <__gethex+0x1fe>
 800a964:	2b20      	cmp	r3, #32
 800a966:	d104      	bne.n	800a972 <__gethex+0x1e6>
 800a968:	f845 bb04 	str.w	fp, [r5], #4
 800a96c:	f04f 0b00 	mov.w	fp, #0
 800a970:	465b      	mov	r3, fp
 800a972:	7830      	ldrb	r0, [r6, #0]
 800a974:	9303      	str	r3, [sp, #12]
 800a976:	f7ff fef3 	bl	800a760 <__hexdig_fun>
 800a97a:	9b03      	ldr	r3, [sp, #12]
 800a97c:	f000 000f 	and.w	r0, r0, #15
 800a980:	4098      	lsls	r0, r3
 800a982:	ea4b 0b00 	orr.w	fp, fp, r0
 800a986:	3304      	adds	r3, #4
 800a988:	e7ae      	b.n	800a8e8 <__gethex+0x15c>
 800a98a:	45b1      	cmp	r9, r6
 800a98c:	d8ea      	bhi.n	800a964 <__gethex+0x1d8>
 800a98e:	492b      	ldr	r1, [pc, #172]	@ (800aa3c <__gethex+0x2b0>)
 800a990:	9303      	str	r3, [sp, #12]
 800a992:	2201      	movs	r2, #1
 800a994:	4630      	mov	r0, r6
 800a996:	f7ff fe23 	bl	800a5e0 <strncmp>
 800a99a:	9b03      	ldr	r3, [sp, #12]
 800a99c:	2800      	cmp	r0, #0
 800a99e:	d1e1      	bne.n	800a964 <__gethex+0x1d8>
 800a9a0:	e7a2      	b.n	800a8e8 <__gethex+0x15c>
 800a9a2:	1ea9      	subs	r1, r5, #2
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	f7fe fbb2 	bl	800910e <__any_on>
 800a9aa:	2800      	cmp	r0, #0
 800a9ac:	d0c2      	beq.n	800a934 <__gethex+0x1a8>
 800a9ae:	f04f 0903 	mov.w	r9, #3
 800a9b2:	e7c1      	b.n	800a938 <__gethex+0x1ac>
 800a9b4:	da09      	bge.n	800a9ca <__gethex+0x23e>
 800a9b6:	1b75      	subs	r5, r6, r5
 800a9b8:	4621      	mov	r1, r4
 800a9ba:	9801      	ldr	r0, [sp, #4]
 800a9bc:	462a      	mov	r2, r5
 800a9be:	f7fe f96d 	bl	8008c9c <__lshift>
 800a9c2:	1b7f      	subs	r7, r7, r5
 800a9c4:	4604      	mov	r4, r0
 800a9c6:	f100 0a14 	add.w	sl, r0, #20
 800a9ca:	f04f 0900 	mov.w	r9, #0
 800a9ce:	e7b8      	b.n	800a942 <__gethex+0x1b6>
 800a9d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a9d4:	42bd      	cmp	r5, r7
 800a9d6:	dd6f      	ble.n	800aab8 <__gethex+0x32c>
 800a9d8:	1bed      	subs	r5, r5, r7
 800a9da:	42ae      	cmp	r6, r5
 800a9dc:	dc34      	bgt.n	800aa48 <__gethex+0x2bc>
 800a9de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a9e2:	2b02      	cmp	r3, #2
 800a9e4:	d022      	beq.n	800aa2c <__gethex+0x2a0>
 800a9e6:	2b03      	cmp	r3, #3
 800a9e8:	d024      	beq.n	800aa34 <__gethex+0x2a8>
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d115      	bne.n	800aa1a <__gethex+0x28e>
 800a9ee:	42ae      	cmp	r6, r5
 800a9f0:	d113      	bne.n	800aa1a <__gethex+0x28e>
 800a9f2:	2e01      	cmp	r6, #1
 800a9f4:	d10b      	bne.n	800aa0e <__gethex+0x282>
 800a9f6:	9a02      	ldr	r2, [sp, #8]
 800a9f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a9fc:	6013      	str	r3, [r2, #0]
 800a9fe:	2301      	movs	r3, #1
 800aa00:	6123      	str	r3, [r4, #16]
 800aa02:	f8ca 3000 	str.w	r3, [sl]
 800aa06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa08:	2562      	movs	r5, #98	@ 0x62
 800aa0a:	601c      	str	r4, [r3, #0]
 800aa0c:	e73a      	b.n	800a884 <__gethex+0xf8>
 800aa0e:	1e71      	subs	r1, r6, #1
 800aa10:	4620      	mov	r0, r4
 800aa12:	f7fe fb7c 	bl	800910e <__any_on>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d1ed      	bne.n	800a9f6 <__gethex+0x26a>
 800aa1a:	9801      	ldr	r0, [sp, #4]
 800aa1c:	4621      	mov	r1, r4
 800aa1e:	f7fd ff25 	bl	800886c <_Bfree>
 800aa22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa24:	2300      	movs	r3, #0
 800aa26:	6013      	str	r3, [r2, #0]
 800aa28:	2550      	movs	r5, #80	@ 0x50
 800aa2a:	e72b      	b.n	800a884 <__gethex+0xf8>
 800aa2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1f3      	bne.n	800aa1a <__gethex+0x28e>
 800aa32:	e7e0      	b.n	800a9f6 <__gethex+0x26a>
 800aa34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d1dd      	bne.n	800a9f6 <__gethex+0x26a>
 800aa3a:	e7ee      	b.n	800aa1a <__gethex+0x28e>
 800aa3c:	0800c010 	.word	0x0800c010
 800aa40:	0800bea5 	.word	0x0800bea5
 800aa44:	0800c1be 	.word	0x0800c1be
 800aa48:	1e6f      	subs	r7, r5, #1
 800aa4a:	f1b9 0f00 	cmp.w	r9, #0
 800aa4e:	d130      	bne.n	800aab2 <__gethex+0x326>
 800aa50:	b127      	cbz	r7, 800aa5c <__gethex+0x2d0>
 800aa52:	4639      	mov	r1, r7
 800aa54:	4620      	mov	r0, r4
 800aa56:	f7fe fb5a 	bl	800910e <__any_on>
 800aa5a:	4681      	mov	r9, r0
 800aa5c:	117a      	asrs	r2, r7, #5
 800aa5e:	2301      	movs	r3, #1
 800aa60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa64:	f007 071f 	and.w	r7, r7, #31
 800aa68:	40bb      	lsls	r3, r7
 800aa6a:	4213      	tst	r3, r2
 800aa6c:	4629      	mov	r1, r5
 800aa6e:	4620      	mov	r0, r4
 800aa70:	bf18      	it	ne
 800aa72:	f049 0902 	orrne.w	r9, r9, #2
 800aa76:	f7ff fe21 	bl	800a6bc <rshift>
 800aa7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aa7e:	1b76      	subs	r6, r6, r5
 800aa80:	2502      	movs	r5, #2
 800aa82:	f1b9 0f00 	cmp.w	r9, #0
 800aa86:	d047      	beq.n	800ab18 <__gethex+0x38c>
 800aa88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa8c:	2b02      	cmp	r3, #2
 800aa8e:	d015      	beq.n	800aabc <__gethex+0x330>
 800aa90:	2b03      	cmp	r3, #3
 800aa92:	d017      	beq.n	800aac4 <__gethex+0x338>
 800aa94:	2b01      	cmp	r3, #1
 800aa96:	d109      	bne.n	800aaac <__gethex+0x320>
 800aa98:	f019 0f02 	tst.w	r9, #2
 800aa9c:	d006      	beq.n	800aaac <__gethex+0x320>
 800aa9e:	f8da 3000 	ldr.w	r3, [sl]
 800aaa2:	ea49 0903 	orr.w	r9, r9, r3
 800aaa6:	f019 0f01 	tst.w	r9, #1
 800aaaa:	d10e      	bne.n	800aaca <__gethex+0x33e>
 800aaac:	f045 0510 	orr.w	r5, r5, #16
 800aab0:	e032      	b.n	800ab18 <__gethex+0x38c>
 800aab2:	f04f 0901 	mov.w	r9, #1
 800aab6:	e7d1      	b.n	800aa5c <__gethex+0x2d0>
 800aab8:	2501      	movs	r5, #1
 800aaba:	e7e2      	b.n	800aa82 <__gethex+0x2f6>
 800aabc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aabe:	f1c3 0301 	rsb	r3, r3, #1
 800aac2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d0f0      	beq.n	800aaac <__gethex+0x320>
 800aaca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aace:	f104 0314 	add.w	r3, r4, #20
 800aad2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aad6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aada:	f04f 0c00 	mov.w	ip, #0
 800aade:	4618      	mov	r0, r3
 800aae0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aae4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aae8:	d01b      	beq.n	800ab22 <__gethex+0x396>
 800aaea:	3201      	adds	r2, #1
 800aaec:	6002      	str	r2, [r0, #0]
 800aaee:	2d02      	cmp	r5, #2
 800aaf0:	f104 0314 	add.w	r3, r4, #20
 800aaf4:	d13c      	bne.n	800ab70 <__gethex+0x3e4>
 800aaf6:	f8d8 2000 	ldr.w	r2, [r8]
 800aafa:	3a01      	subs	r2, #1
 800aafc:	42b2      	cmp	r2, r6
 800aafe:	d109      	bne.n	800ab14 <__gethex+0x388>
 800ab00:	1171      	asrs	r1, r6, #5
 800ab02:	2201      	movs	r2, #1
 800ab04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab08:	f006 061f 	and.w	r6, r6, #31
 800ab0c:	fa02 f606 	lsl.w	r6, r2, r6
 800ab10:	421e      	tst	r6, r3
 800ab12:	d13a      	bne.n	800ab8a <__gethex+0x3fe>
 800ab14:	f045 0520 	orr.w	r5, r5, #32
 800ab18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab1a:	601c      	str	r4, [r3, #0]
 800ab1c:	9b02      	ldr	r3, [sp, #8]
 800ab1e:	601f      	str	r7, [r3, #0]
 800ab20:	e6b0      	b.n	800a884 <__gethex+0xf8>
 800ab22:	4299      	cmp	r1, r3
 800ab24:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab28:	d8d9      	bhi.n	800aade <__gethex+0x352>
 800ab2a:	68a3      	ldr	r3, [r4, #8]
 800ab2c:	459b      	cmp	fp, r3
 800ab2e:	db17      	blt.n	800ab60 <__gethex+0x3d4>
 800ab30:	6861      	ldr	r1, [r4, #4]
 800ab32:	9801      	ldr	r0, [sp, #4]
 800ab34:	3101      	adds	r1, #1
 800ab36:	f7fd fe59 	bl	80087ec <_Balloc>
 800ab3a:	4681      	mov	r9, r0
 800ab3c:	b918      	cbnz	r0, 800ab46 <__gethex+0x3ba>
 800ab3e:	4b1a      	ldr	r3, [pc, #104]	@ (800aba8 <__gethex+0x41c>)
 800ab40:	4602      	mov	r2, r0
 800ab42:	2184      	movs	r1, #132	@ 0x84
 800ab44:	e6c5      	b.n	800a8d2 <__gethex+0x146>
 800ab46:	6922      	ldr	r2, [r4, #16]
 800ab48:	3202      	adds	r2, #2
 800ab4a:	f104 010c 	add.w	r1, r4, #12
 800ab4e:	0092      	lsls	r2, r2, #2
 800ab50:	300c      	adds	r0, #12
 800ab52:	f7fc ffa0 	bl	8007a96 <memcpy>
 800ab56:	4621      	mov	r1, r4
 800ab58:	9801      	ldr	r0, [sp, #4]
 800ab5a:	f7fd fe87 	bl	800886c <_Bfree>
 800ab5e:	464c      	mov	r4, r9
 800ab60:	6923      	ldr	r3, [r4, #16]
 800ab62:	1c5a      	adds	r2, r3, #1
 800ab64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab68:	6122      	str	r2, [r4, #16]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	615a      	str	r2, [r3, #20]
 800ab6e:	e7be      	b.n	800aaee <__gethex+0x362>
 800ab70:	6922      	ldr	r2, [r4, #16]
 800ab72:	455a      	cmp	r2, fp
 800ab74:	dd0b      	ble.n	800ab8e <__gethex+0x402>
 800ab76:	2101      	movs	r1, #1
 800ab78:	4620      	mov	r0, r4
 800ab7a:	f7ff fd9f 	bl	800a6bc <rshift>
 800ab7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab82:	3701      	adds	r7, #1
 800ab84:	42bb      	cmp	r3, r7
 800ab86:	f6ff aee0 	blt.w	800a94a <__gethex+0x1be>
 800ab8a:	2501      	movs	r5, #1
 800ab8c:	e7c2      	b.n	800ab14 <__gethex+0x388>
 800ab8e:	f016 061f 	ands.w	r6, r6, #31
 800ab92:	d0fa      	beq.n	800ab8a <__gethex+0x3fe>
 800ab94:	4453      	add	r3, sl
 800ab96:	f1c6 0620 	rsb	r6, r6, #32
 800ab9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ab9e:	f7fd ff17 	bl	80089d0 <__hi0bits>
 800aba2:	42b0      	cmp	r0, r6
 800aba4:	dbe7      	blt.n	800ab76 <__gethex+0x3ea>
 800aba6:	e7f0      	b.n	800ab8a <__gethex+0x3fe>
 800aba8:	0800bea5 	.word	0x0800bea5

0800abac <L_shift>:
 800abac:	f1c2 0208 	rsb	r2, r2, #8
 800abb0:	0092      	lsls	r2, r2, #2
 800abb2:	b570      	push	{r4, r5, r6, lr}
 800abb4:	f1c2 0620 	rsb	r6, r2, #32
 800abb8:	6843      	ldr	r3, [r0, #4]
 800abba:	6804      	ldr	r4, [r0, #0]
 800abbc:	fa03 f506 	lsl.w	r5, r3, r6
 800abc0:	432c      	orrs	r4, r5
 800abc2:	40d3      	lsrs	r3, r2
 800abc4:	6004      	str	r4, [r0, #0]
 800abc6:	f840 3f04 	str.w	r3, [r0, #4]!
 800abca:	4288      	cmp	r0, r1
 800abcc:	d3f4      	bcc.n	800abb8 <L_shift+0xc>
 800abce:	bd70      	pop	{r4, r5, r6, pc}

0800abd0 <__match>:
 800abd0:	b530      	push	{r4, r5, lr}
 800abd2:	6803      	ldr	r3, [r0, #0]
 800abd4:	3301      	adds	r3, #1
 800abd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abda:	b914      	cbnz	r4, 800abe2 <__match+0x12>
 800abdc:	6003      	str	r3, [r0, #0]
 800abde:	2001      	movs	r0, #1
 800abe0:	bd30      	pop	{r4, r5, pc}
 800abe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abe6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800abea:	2d19      	cmp	r5, #25
 800abec:	bf98      	it	ls
 800abee:	3220      	addls	r2, #32
 800abf0:	42a2      	cmp	r2, r4
 800abf2:	d0f0      	beq.n	800abd6 <__match+0x6>
 800abf4:	2000      	movs	r0, #0
 800abf6:	e7f3      	b.n	800abe0 <__match+0x10>

0800abf8 <__hexnan>:
 800abf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abfc:	680b      	ldr	r3, [r1, #0]
 800abfe:	6801      	ldr	r1, [r0, #0]
 800ac00:	115e      	asrs	r6, r3, #5
 800ac02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ac06:	f013 031f 	ands.w	r3, r3, #31
 800ac0a:	b087      	sub	sp, #28
 800ac0c:	bf18      	it	ne
 800ac0e:	3604      	addne	r6, #4
 800ac10:	2500      	movs	r5, #0
 800ac12:	1f37      	subs	r7, r6, #4
 800ac14:	4682      	mov	sl, r0
 800ac16:	4690      	mov	r8, r2
 800ac18:	9301      	str	r3, [sp, #4]
 800ac1a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac1e:	46b9      	mov	r9, r7
 800ac20:	463c      	mov	r4, r7
 800ac22:	9502      	str	r5, [sp, #8]
 800ac24:	46ab      	mov	fp, r5
 800ac26:	784a      	ldrb	r2, [r1, #1]
 800ac28:	1c4b      	adds	r3, r1, #1
 800ac2a:	9303      	str	r3, [sp, #12]
 800ac2c:	b342      	cbz	r2, 800ac80 <__hexnan+0x88>
 800ac2e:	4610      	mov	r0, r2
 800ac30:	9105      	str	r1, [sp, #20]
 800ac32:	9204      	str	r2, [sp, #16]
 800ac34:	f7ff fd94 	bl	800a760 <__hexdig_fun>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d151      	bne.n	800ace0 <__hexnan+0xe8>
 800ac3c:	9a04      	ldr	r2, [sp, #16]
 800ac3e:	9905      	ldr	r1, [sp, #20]
 800ac40:	2a20      	cmp	r2, #32
 800ac42:	d818      	bhi.n	800ac76 <__hexnan+0x7e>
 800ac44:	9b02      	ldr	r3, [sp, #8]
 800ac46:	459b      	cmp	fp, r3
 800ac48:	dd13      	ble.n	800ac72 <__hexnan+0x7a>
 800ac4a:	454c      	cmp	r4, r9
 800ac4c:	d206      	bcs.n	800ac5c <__hexnan+0x64>
 800ac4e:	2d07      	cmp	r5, #7
 800ac50:	dc04      	bgt.n	800ac5c <__hexnan+0x64>
 800ac52:	462a      	mov	r2, r5
 800ac54:	4649      	mov	r1, r9
 800ac56:	4620      	mov	r0, r4
 800ac58:	f7ff ffa8 	bl	800abac <L_shift>
 800ac5c:	4544      	cmp	r4, r8
 800ac5e:	d952      	bls.n	800ad06 <__hexnan+0x10e>
 800ac60:	2300      	movs	r3, #0
 800ac62:	f1a4 0904 	sub.w	r9, r4, #4
 800ac66:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac6a:	f8cd b008 	str.w	fp, [sp, #8]
 800ac6e:	464c      	mov	r4, r9
 800ac70:	461d      	mov	r5, r3
 800ac72:	9903      	ldr	r1, [sp, #12]
 800ac74:	e7d7      	b.n	800ac26 <__hexnan+0x2e>
 800ac76:	2a29      	cmp	r2, #41	@ 0x29
 800ac78:	d157      	bne.n	800ad2a <__hexnan+0x132>
 800ac7a:	3102      	adds	r1, #2
 800ac7c:	f8ca 1000 	str.w	r1, [sl]
 800ac80:	f1bb 0f00 	cmp.w	fp, #0
 800ac84:	d051      	beq.n	800ad2a <__hexnan+0x132>
 800ac86:	454c      	cmp	r4, r9
 800ac88:	d206      	bcs.n	800ac98 <__hexnan+0xa0>
 800ac8a:	2d07      	cmp	r5, #7
 800ac8c:	dc04      	bgt.n	800ac98 <__hexnan+0xa0>
 800ac8e:	462a      	mov	r2, r5
 800ac90:	4649      	mov	r1, r9
 800ac92:	4620      	mov	r0, r4
 800ac94:	f7ff ff8a 	bl	800abac <L_shift>
 800ac98:	4544      	cmp	r4, r8
 800ac9a:	d936      	bls.n	800ad0a <__hexnan+0x112>
 800ac9c:	f1a8 0204 	sub.w	r2, r8, #4
 800aca0:	4623      	mov	r3, r4
 800aca2:	f853 1b04 	ldr.w	r1, [r3], #4
 800aca6:	f842 1f04 	str.w	r1, [r2, #4]!
 800acaa:	429f      	cmp	r7, r3
 800acac:	d2f9      	bcs.n	800aca2 <__hexnan+0xaa>
 800acae:	1b3b      	subs	r3, r7, r4
 800acb0:	f023 0303 	bic.w	r3, r3, #3
 800acb4:	3304      	adds	r3, #4
 800acb6:	3401      	adds	r4, #1
 800acb8:	3e03      	subs	r6, #3
 800acba:	42b4      	cmp	r4, r6
 800acbc:	bf88      	it	hi
 800acbe:	2304      	movhi	r3, #4
 800acc0:	4443      	add	r3, r8
 800acc2:	2200      	movs	r2, #0
 800acc4:	f843 2b04 	str.w	r2, [r3], #4
 800acc8:	429f      	cmp	r7, r3
 800acca:	d2fb      	bcs.n	800acc4 <__hexnan+0xcc>
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	b91b      	cbnz	r3, 800acd8 <__hexnan+0xe0>
 800acd0:	4547      	cmp	r7, r8
 800acd2:	d128      	bne.n	800ad26 <__hexnan+0x12e>
 800acd4:	2301      	movs	r3, #1
 800acd6:	603b      	str	r3, [r7, #0]
 800acd8:	2005      	movs	r0, #5
 800acda:	b007      	add	sp, #28
 800acdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace0:	3501      	adds	r5, #1
 800ace2:	2d08      	cmp	r5, #8
 800ace4:	f10b 0b01 	add.w	fp, fp, #1
 800ace8:	dd06      	ble.n	800acf8 <__hexnan+0x100>
 800acea:	4544      	cmp	r4, r8
 800acec:	d9c1      	bls.n	800ac72 <__hexnan+0x7a>
 800acee:	2300      	movs	r3, #0
 800acf0:	f844 3c04 	str.w	r3, [r4, #-4]
 800acf4:	2501      	movs	r5, #1
 800acf6:	3c04      	subs	r4, #4
 800acf8:	6822      	ldr	r2, [r4, #0]
 800acfa:	f000 000f 	and.w	r0, r0, #15
 800acfe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ad02:	6020      	str	r0, [r4, #0]
 800ad04:	e7b5      	b.n	800ac72 <__hexnan+0x7a>
 800ad06:	2508      	movs	r5, #8
 800ad08:	e7b3      	b.n	800ac72 <__hexnan+0x7a>
 800ad0a:	9b01      	ldr	r3, [sp, #4]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d0dd      	beq.n	800accc <__hexnan+0xd4>
 800ad10:	f1c3 0320 	rsb	r3, r3, #32
 800ad14:	f04f 32ff 	mov.w	r2, #4294967295
 800ad18:	40da      	lsrs	r2, r3
 800ad1a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad1e:	4013      	ands	r3, r2
 800ad20:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad24:	e7d2      	b.n	800accc <__hexnan+0xd4>
 800ad26:	3f04      	subs	r7, #4
 800ad28:	e7d0      	b.n	800accc <__hexnan+0xd4>
 800ad2a:	2004      	movs	r0, #4
 800ad2c:	e7d5      	b.n	800acda <__hexnan+0xe2>

0800ad2e <__ascii_mbtowc>:
 800ad2e:	b082      	sub	sp, #8
 800ad30:	b901      	cbnz	r1, 800ad34 <__ascii_mbtowc+0x6>
 800ad32:	a901      	add	r1, sp, #4
 800ad34:	b142      	cbz	r2, 800ad48 <__ascii_mbtowc+0x1a>
 800ad36:	b14b      	cbz	r3, 800ad4c <__ascii_mbtowc+0x1e>
 800ad38:	7813      	ldrb	r3, [r2, #0]
 800ad3a:	600b      	str	r3, [r1, #0]
 800ad3c:	7812      	ldrb	r2, [r2, #0]
 800ad3e:	1e10      	subs	r0, r2, #0
 800ad40:	bf18      	it	ne
 800ad42:	2001      	movne	r0, #1
 800ad44:	b002      	add	sp, #8
 800ad46:	4770      	bx	lr
 800ad48:	4610      	mov	r0, r2
 800ad4a:	e7fb      	b.n	800ad44 <__ascii_mbtowc+0x16>
 800ad4c:	f06f 0001 	mvn.w	r0, #1
 800ad50:	e7f8      	b.n	800ad44 <__ascii_mbtowc+0x16>

0800ad52 <_realloc_r>:
 800ad52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad56:	4680      	mov	r8, r0
 800ad58:	4615      	mov	r5, r2
 800ad5a:	460c      	mov	r4, r1
 800ad5c:	b921      	cbnz	r1, 800ad68 <_realloc_r+0x16>
 800ad5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad62:	4611      	mov	r1, r2
 800ad64:	f7fb bce6 	b.w	8006734 <_malloc_r>
 800ad68:	b92a      	cbnz	r2, 800ad76 <_realloc_r+0x24>
 800ad6a:	f7fd fcf5 	bl	8008758 <_free_r>
 800ad6e:	2400      	movs	r4, #0
 800ad70:	4620      	mov	r0, r4
 800ad72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad76:	f000 f840 	bl	800adfa <_malloc_usable_size_r>
 800ad7a:	4285      	cmp	r5, r0
 800ad7c:	4606      	mov	r6, r0
 800ad7e:	d802      	bhi.n	800ad86 <_realloc_r+0x34>
 800ad80:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ad84:	d8f4      	bhi.n	800ad70 <_realloc_r+0x1e>
 800ad86:	4629      	mov	r1, r5
 800ad88:	4640      	mov	r0, r8
 800ad8a:	f7fb fcd3 	bl	8006734 <_malloc_r>
 800ad8e:	4607      	mov	r7, r0
 800ad90:	2800      	cmp	r0, #0
 800ad92:	d0ec      	beq.n	800ad6e <_realloc_r+0x1c>
 800ad94:	42b5      	cmp	r5, r6
 800ad96:	462a      	mov	r2, r5
 800ad98:	4621      	mov	r1, r4
 800ad9a:	bf28      	it	cs
 800ad9c:	4632      	movcs	r2, r6
 800ad9e:	f7fc fe7a 	bl	8007a96 <memcpy>
 800ada2:	4621      	mov	r1, r4
 800ada4:	4640      	mov	r0, r8
 800ada6:	f7fd fcd7 	bl	8008758 <_free_r>
 800adaa:	463c      	mov	r4, r7
 800adac:	e7e0      	b.n	800ad70 <_realloc_r+0x1e>

0800adae <__ascii_wctomb>:
 800adae:	4603      	mov	r3, r0
 800adb0:	4608      	mov	r0, r1
 800adb2:	b141      	cbz	r1, 800adc6 <__ascii_wctomb+0x18>
 800adb4:	2aff      	cmp	r2, #255	@ 0xff
 800adb6:	d904      	bls.n	800adc2 <__ascii_wctomb+0x14>
 800adb8:	228a      	movs	r2, #138	@ 0x8a
 800adba:	601a      	str	r2, [r3, #0]
 800adbc:	f04f 30ff 	mov.w	r0, #4294967295
 800adc0:	4770      	bx	lr
 800adc2:	700a      	strb	r2, [r1, #0]
 800adc4:	2001      	movs	r0, #1
 800adc6:	4770      	bx	lr

0800adc8 <fiprintf>:
 800adc8:	b40e      	push	{r1, r2, r3}
 800adca:	b503      	push	{r0, r1, lr}
 800adcc:	4601      	mov	r1, r0
 800adce:	ab03      	add	r3, sp, #12
 800add0:	4805      	ldr	r0, [pc, #20]	@ (800ade8 <fiprintf+0x20>)
 800add2:	f853 2b04 	ldr.w	r2, [r3], #4
 800add6:	6800      	ldr	r0, [r0, #0]
 800add8:	9301      	str	r3, [sp, #4]
 800adda:	f7ff f9c1 	bl	800a160 <_vfiprintf_r>
 800adde:	b002      	add	sp, #8
 800ade0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ade4:	b003      	add	sp, #12
 800ade6:	4770      	bx	lr
 800ade8:	20000020 	.word	0x20000020

0800adec <abort>:
 800adec:	b508      	push	{r3, lr}
 800adee:	2006      	movs	r0, #6
 800adf0:	f000 f834 	bl	800ae5c <raise>
 800adf4:	2001      	movs	r0, #1
 800adf6:	f7f6 fd07 	bl	8001808 <_exit>

0800adfa <_malloc_usable_size_r>:
 800adfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adfe:	1f18      	subs	r0, r3, #4
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	bfbc      	itt	lt
 800ae04:	580b      	ldrlt	r3, [r1, r0]
 800ae06:	18c0      	addlt	r0, r0, r3
 800ae08:	4770      	bx	lr

0800ae0a <_raise_r>:
 800ae0a:	291f      	cmp	r1, #31
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4605      	mov	r5, r0
 800ae10:	460c      	mov	r4, r1
 800ae12:	d904      	bls.n	800ae1e <_raise_r+0x14>
 800ae14:	2316      	movs	r3, #22
 800ae16:	6003      	str	r3, [r0, #0]
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	bd38      	pop	{r3, r4, r5, pc}
 800ae1e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ae20:	b112      	cbz	r2, 800ae28 <_raise_r+0x1e>
 800ae22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae26:	b94b      	cbnz	r3, 800ae3c <_raise_r+0x32>
 800ae28:	4628      	mov	r0, r5
 800ae2a:	f000 f831 	bl	800ae90 <_getpid_r>
 800ae2e:	4622      	mov	r2, r4
 800ae30:	4601      	mov	r1, r0
 800ae32:	4628      	mov	r0, r5
 800ae34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae38:	f000 b818 	b.w	800ae6c <_kill_r>
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d00a      	beq.n	800ae56 <_raise_r+0x4c>
 800ae40:	1c59      	adds	r1, r3, #1
 800ae42:	d103      	bne.n	800ae4c <_raise_r+0x42>
 800ae44:	2316      	movs	r3, #22
 800ae46:	6003      	str	r3, [r0, #0]
 800ae48:	2001      	movs	r0, #1
 800ae4a:	e7e7      	b.n	800ae1c <_raise_r+0x12>
 800ae4c:	2100      	movs	r1, #0
 800ae4e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ae52:	4620      	mov	r0, r4
 800ae54:	4798      	blx	r3
 800ae56:	2000      	movs	r0, #0
 800ae58:	e7e0      	b.n	800ae1c <_raise_r+0x12>
	...

0800ae5c <raise>:
 800ae5c:	4b02      	ldr	r3, [pc, #8]	@ (800ae68 <raise+0xc>)
 800ae5e:	4601      	mov	r1, r0
 800ae60:	6818      	ldr	r0, [r3, #0]
 800ae62:	f7ff bfd2 	b.w	800ae0a <_raise_r>
 800ae66:	bf00      	nop
 800ae68:	20000020 	.word	0x20000020

0800ae6c <_kill_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	4d07      	ldr	r5, [pc, #28]	@ (800ae8c <_kill_r+0x20>)
 800ae70:	2300      	movs	r3, #0
 800ae72:	4604      	mov	r4, r0
 800ae74:	4608      	mov	r0, r1
 800ae76:	4611      	mov	r1, r2
 800ae78:	602b      	str	r3, [r5, #0]
 800ae7a:	f7f6 fcb5 	bl	80017e8 <_kill>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	d102      	bne.n	800ae88 <_kill_r+0x1c>
 800ae82:	682b      	ldr	r3, [r5, #0]
 800ae84:	b103      	cbz	r3, 800ae88 <_kill_r+0x1c>
 800ae86:	6023      	str	r3, [r4, #0]
 800ae88:	bd38      	pop	{r3, r4, r5, pc}
 800ae8a:	bf00      	nop
 800ae8c:	2000050c 	.word	0x2000050c

0800ae90 <_getpid_r>:
 800ae90:	f7f6 bca2 	b.w	80017d8 <_getpid>

0800ae94 <_init>:
 800ae94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae96:	bf00      	nop
 800ae98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae9a:	bc08      	pop	{r3}
 800ae9c:	469e      	mov	lr, r3
 800ae9e:	4770      	bx	lr

0800aea0 <_fini>:
 800aea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea2:	bf00      	nop
 800aea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aea6:	bc08      	pop	{r3}
 800aea8:	469e      	mov	lr, r3
 800aeaa:	4770      	bx	lr
