# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../delineariser.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../delineariser.gen/sources_1/bd/system/ipshared/5765/hdl" --include "../../../../delineariser.gen/sources_1/bd/system/ipshared/4e49" --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../../../projects/delineariser/delineariser.v" \
"../../../../../../projects/delineariser/delineariser_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
