# Code Samples of Intel DPC++ compiler

| Code sample name                          | Supported Intel(r) Architecture(s) | Description
|:---                                       |:---                                |:---
| DPC++Compiler/Vector-add                  | FPGA, GPU, CPU                     | Simple vector-add program
| DPC++Compiler/RTMStencil                  | GPU, CPU                     | Stencil computation program using 3D range
| DPC++Compiler/sepia-filter                | GPU, CPU                     | Color image conversion using 1D range
| DPC++Compiler/bootstrapping                | GPU, CPU                     | a simple data transfer program using DPC++
| DPC++Compiler/complex_mult                | GPU, CPU                     | Complex number Multiplication
| DPC++Compiler/Poly_Integral                | GPU, CPU                     | Polynomial Integral
| DPC++Compiler/Projectile_motion                | GPU, CPU                     | Projectile Motion
| DPC++Compiler/simple-vector-inc                | GPU, CPU                     | Simple vector increment
| FPGATutorials/BestPractices/double_buffering| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/BestPractices/local_memory_cache| FPGA, CPU               | See details under FPGATutorials
| FPGATutorials/BestPractices/n_way_buffering| FPGA, CPU                  | See details under FPGATutorials
| FPGATutorials/BestPractices/triangular_loop| FPGA, CPU                  | See details under FPGATutorials
| FPGATutorials/Compilation/compile_flow| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/Compilation/device_link| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/Compilation/use_library| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/LoopAttributes/loop_ivdep| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/LoopAttributes/loop_unroll| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/LoopAttributes/max_concurrency| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/Other/fpga_register| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/Other/no_accessor_aliasing| FPGA, CPU                 | See details under FPGA Tutorials
| FPGATutorials/FPGAExtensions/Other/system_profiling| FPGA, CPU                 | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/MemoryAttributes/memory_attributes_overview| FPGA, CPU               | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/Pipes/pipe_array| FPGA                           | See details under FPGATutorials
| FPGATutorials/FPGAExtensions/Pipes/pipes| FPGA                           | See details under FPGATutorials
| FPGAExampleDesigns/crr| FPGA, CPU                        | See details under FPGAExampleDesigns
| FPGAExampleDesigns/gzip| FPGA                       | See details under FPGAExampleDesigns
| FPGAExampleDesigns/grd| FPGA, CPU                        | See details under FPGAExampleDesigns

## License  
The code samples are licensed under MIT license
