// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _load_HH_
#define _load_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reset_mem.h"
#include "load_mul_16s_4ns_bkb.h"
#include "load_CONTROL_BUS_s_axi.h"
#include "load_data_port_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_PORT_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_PORT_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PORT_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PORT_DATA_WIDTH = 64,
         unsigned int C_M_AXI_DATA_PORT_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PORT_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PORT_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PORT_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct load : public sc_module {
    // Port declarations 95
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data_port_AWVALID;
    sc_in< sc_logic > m_axi_data_port_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_ADDR_WIDTH> > m_axi_data_port_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_ID_WIDTH> > m_axi_data_port_AWID;
    sc_out< sc_lv<8> > m_axi_data_port_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_port_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_port_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_port_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_port_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_port_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_port_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_port_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_AWUSER_WIDTH> > m_axi_data_port_AWUSER;
    sc_out< sc_logic > m_axi_data_port_WVALID;
    sc_in< sc_logic > m_axi_data_port_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_DATA_WIDTH> > m_axi_data_port_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_DATA_WIDTH/8> > m_axi_data_port_WSTRB;
    sc_out< sc_logic > m_axi_data_port_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_ID_WIDTH> > m_axi_data_port_WID;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_WUSER_WIDTH> > m_axi_data_port_WUSER;
    sc_out< sc_logic > m_axi_data_port_ARVALID;
    sc_in< sc_logic > m_axi_data_port_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_ADDR_WIDTH> > m_axi_data_port_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_ID_WIDTH> > m_axi_data_port_ARID;
    sc_out< sc_lv<8> > m_axi_data_port_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_port_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_port_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_port_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_port_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_port_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_port_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_port_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_PORT_ARUSER_WIDTH> > m_axi_data_port_ARUSER;
    sc_in< sc_logic > m_axi_data_port_RVALID;
    sc_out< sc_logic > m_axi_data_port_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_PORT_DATA_WIDTH> > m_axi_data_port_RDATA;
    sc_in< sc_logic > m_axi_data_port_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_PORT_ID_WIDTH> > m_axi_data_port_RID;
    sc_in< sc_uint<C_M_AXI_DATA_PORT_RUSER_WIDTH> > m_axi_data_port_RUSER;
    sc_in< sc_lv<2> > m_axi_data_port_RRESP;
    sc_in< sc_logic > m_axi_data_port_BVALID;
    sc_out< sc_logic > m_axi_data_port_BREADY;
    sc_in< sc_lv<2> > m_axi_data_port_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_PORT_ID_WIDTH> > m_axi_data_port_BID;
    sc_in< sc_uint<C_M_AXI_DATA_PORT_BUSER_WIDTH> > m_axi_data_port_BUSER;
    sc_in< sc_lv<128> > load_queue_V_V_TDATA;
    sc_in< sc_logic > load_queue_V_V_TVALID;
    sc_out< sc_logic > load_queue_V_V_TREADY;
    sc_in< sc_lv<8> > g2l_dep_queue_V_TDATA;
    sc_in< sc_logic > g2l_dep_queue_V_TVALID;
    sc_out< sc_logic > g2l_dep_queue_V_TREADY;
    sc_out< sc_lv<8> > l2g_dep_queue_V_TDATA;
    sc_out< sc_logic > l2g_dep_queue_V_TVALID;
    sc_in< sc_logic > l2g_dep_queue_V_TREADY;
    sc_out< sc_lv<32> > inp_mem_V_Addr_A;
    sc_out< sc_logic > inp_mem_V_EN_A;
    sc_out< sc_lv<16> > inp_mem_V_WEN_A;
    sc_out< sc_lv<128> > inp_mem_V_Din_A;
    sc_in< sc_lv<128> > inp_mem_V_Dout_A;
    sc_out< sc_logic > inp_mem_V_Clk_A;
    sc_out< sc_logic > inp_mem_V_Rst_A;
    sc_out< sc_lv<32> > wgt_mem_0_V_Addr_A;
    sc_out< sc_logic > wgt_mem_0_V_EN_A;
    sc_out< sc_lv<128> > wgt_mem_0_V_WEN_A;
    sc_out< sc_lv<1024> > wgt_mem_0_V_Din_A;
    sc_in< sc_lv<1024> > wgt_mem_0_V_Dout_A;
    sc_out< sc_logic > wgt_mem_0_V_Clk_A;
    sc_out< sc_logic > wgt_mem_0_V_Rst_A;
    sc_out< sc_lv<32> > wgt_mem_1_V_Addr_A;
    sc_out< sc_logic > wgt_mem_1_V_EN_A;
    sc_out< sc_lv<128> > wgt_mem_1_V_WEN_A;
    sc_out< sc_lv<1024> > wgt_mem_1_V_Din_A;
    sc_in< sc_lv<1024> > wgt_mem_1_V_Dout_A;
    sc_out< sc_logic > wgt_mem_1_V_Clk_A;
    sc_out< sc_logic > wgt_mem_1_V_Rst_A;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<8> > ap_var_for_const10;
    sc_signal< sc_lv<128> > ap_var_for_const9;
    sc_signal< sc_lv<64> > ap_var_for_const7;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    load(sc_module_name name);
    SC_HAS_PROCESS(load);

    ~load();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    load_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* load_CONTROL_BUS_s_axi_U;
    load_data_port_m_axi<0,64,32,5,16,16,16,16,C_M_AXI_DATA_PORT_ID_WIDTH,C_M_AXI_DATA_PORT_ADDR_WIDTH,C_M_AXI_DATA_PORT_DATA_WIDTH,C_M_AXI_DATA_PORT_AWUSER_WIDTH,C_M_AXI_DATA_PORT_ARUSER_WIDTH,C_M_AXI_DATA_PORT_WUSER_WIDTH,C_M_AXI_DATA_PORT_RUSER_WIDTH,C_M_AXI_DATA_PORT_BUSER_WIDTH,C_M_AXI_DATA_PORT_USER_VALUE,C_M_AXI_DATA_PORT_PROT_VALUE,C_M_AXI_DATA_PORT_CACHE_VALUE>* load_data_port_m_axi_U;
    reset_mem* grp_reset_mem_fu_418;
    load_mul_16s_4ns_bkb<1,1,16,4,16>* load_mul_16s_4ns_bkb_U3;
    load_mul_16s_4ns_bkb<1,1,16,4,16>* load_mul_16s_4ns_bkb_U4;
    regslice_both<128>* regslice_both_load_queue_V_V_U;
    regslice_both<8>* regslice_both_g2l_dep_queue_V_U;
    regslice_both<8>* regslice_both_l2g_dep_queue_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > inputs_V;
    sc_signal< sc_lv<32> > weights_V;
    sc_signal< sc_logic > data_port_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > data_port_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln67_reg_1415;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln89_reg_1277;
    sc_signal< sc_logic > load_queue_V_V_TDATA_blk_n;
    sc_signal< sc_logic > g2l_dep_queue_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_2_fu_508_p3;
    sc_signal< sc_logic > l2g_dep_queue_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<1> > tmp_7_fu_1155_p3;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<1> > tmp_7_reg_1471;
    sc_signal< sc_logic > data_port_AWREADY;
    sc_signal< sc_logic > data_port_WREADY;
    sc_signal< sc_logic > data_port_ARVALID;
    sc_signal< sc_logic > data_port_ARREADY;
    sc_signal< sc_lv<32> > data_port_ARADDR;
    sc_signal< sc_lv<32> > data_port_ARLEN;
    sc_signal< sc_logic > data_port_RVALID;
    sc_signal< sc_logic > data_port_RREADY;
    sc_signal< sc_lv<64> > data_port_RDATA;
    sc_signal< sc_logic > data_port_RLAST;
    sc_signal< sc_lv<1> > data_port_RID;
    sc_signal< sc_lv<1> > data_port_RUSER;
    sc_signal< sc_lv<2> > data_port_RRESP;
    sc_signal< sc_logic > data_port_BVALID;
    sc_signal< sc_lv<2> > data_port_BRESP;
    sc_signal< sc_lv<1> > data_port_BID;
    sc_signal< sc_lv<1> > data_port_BUSER;
    sc_signal< sc_lv<21> > phi_ln89_reg_365;
    sc_signal< sc_lv<17> > phi_ln67_reg_407;
    sc_signal< sc_lv<16> > reg_464;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln206_fu_618_p2;
    sc_signal< sc_lv<1> > icmp_ln219_fu_624_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_reset_mem_fu_418_ap_ready;
    sc_signal< sc_logic > grp_reset_mem_fu_418_ap_done;
    sc_signal< sc_lv<16> > reg_476;
    sc_signal< sc_lv<38> > p_cast8_fu_490_p1;
    sc_signal< sc_lv<38> > p_cast8_reg_1162;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<34> > p_cast7_fu_504_p1;
    sc_signal< sc_lv<34> > p_cast7_reg_1167;
    sc_signal< sc_lv<128> > tmp_V_reg_1172;
    sc_signal< sc_lv<128> > lshr_ln200_fu_516_p2;
    sc_signal< sc_lv<4> > trunc_ln200_fu_522_p1;
    sc_signal< sc_lv<4> > trunc_ln200_reg_1191;
    sc_signal< sc_lv<16> > trunc_ln200_1_fu_530_p4;
    sc_signal< sc_lv<16> > trunc_ln200_1_reg_1196;
    sc_signal< sc_lv<4> > trunc_ln200_2_fu_546_p1;
    sc_signal< sc_lv<4> > trunc_ln200_2_reg_1204;
    sc_signal< sc_lv<16> > x_width_V_fu_564_p2;
    sc_signal< sc_lv<16> > x_width_V_reg_1209;
    sc_signal< sc_lv<16> > zext_ln200_1_fu_570_p1;
    sc_signal< sc_lv<16> > zext_ln200_1_reg_1215;
    sc_signal< sc_lv<16> > y_offset_0_V_fu_586_p2;
    sc_signal< sc_lv<16> > y_offset_0_V_reg_1220;
    sc_signal< sc_lv<16> > y_offset_1_V_fu_604_p2;
    sc_signal< sc_lv<16> > y_offset_1_V_reg_1225;
    sc_signal< sc_lv<1> > icmp_ln206_reg_1230;
    sc_signal< sc_lv<1> > icmp_ln219_reg_1234;
    sc_signal< sc_lv<32> > zext_ln700_1_fu_630_p1;
    sc_signal< sc_lv<32> > zext_ln700_1_reg_1238;
    sc_signal< sc_lv<21> > shl_ln1_fu_634_p3;
    sc_signal< sc_lv<21> > shl_ln1_reg_1243;
    sc_signal< sc_lv<32> > zext_ln89_fu_641_p1;
    sc_signal< sc_lv<32> > zext_ln89_reg_1248;
    sc_signal< sc_lv<16> > y_1_fu_651_p2;
    sc_signal< sc_lv<16> > y_1_reg_1256;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<38> > add_ln88_fu_669_p2;
    sc_signal< sc_lv<38> > add_ln88_reg_1261;
    sc_signal< sc_lv<1> > icmp_ln86_fu_645_p2;
    sc_signal< sc_lv<17> > shl_ln89_1_fu_688_p3;
    sc_signal< sc_lv<17> > shl_ln89_1_reg_1272;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln89_fu_696_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<21> > add_ln89_fu_701_p2;
    sc_signal< sc_lv<21> > add_ln89_reg_1281;
    sc_signal< sc_lv<1> > trunc_ln89_2_fu_711_p1;
    sc_signal< sc_lv<1> > trunc_ln89_2_reg_1286;
    sc_signal< sc_lv<1> > trunc_ln89_2_reg_1286_pp0_iter1_reg;
    sc_signal< sc_lv<12> > lshr_ln1_reg_1291;
    sc_signal< sc_lv<4> > tmp_9_reg_1296;
    sc_signal< sc_lv<64> > data_port_addr_1_rea_reg_1301;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<10> > shl_ln89_2_fu_740_p3;
    sc_signal< sc_lv<10> > shl_ln89_2_reg_1306;
    sc_signal< sc_lv<10> > empty_20_fu_747_p2;
    sc_signal< sc_lv<10> > empty_20_reg_1311;
    sc_signal< sc_lv<1> > icmp_ln89_1_fu_753_p2;
    sc_signal< sc_lv<1> > icmp_ln89_1_reg_1316;
    sc_signal< sc_lv<10> > wgt_mem_0_V_addr_reg_1324;
    sc_signal< sc_lv<10> > wgt_mem_1_V_addr_reg_1329;
    sc_signal< sc_lv<1024> > shl_ln89_fu_818_p2;
    sc_signal< sc_lv<1024> > shl_ln89_reg_1334;
    sc_signal< sc_lv<1024> > and_ln89_fu_836_p2;
    sc_signal< sc_lv<1024> > and_ln89_reg_1340;
    sc_signal< sc_lv<16> > add_ln700_2_fu_888_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<32> > add_ln700_3_fu_893_p2;
    sc_signal< sc_lv<16> > grp_reset_mem_fu_418_ap_return;
    sc_signal< sc_lv<16> > zext_ln209_1_fu_898_p1;
    sc_signal< sc_lv<16> > zext_ln209_1_reg_1361;
    sc_signal< sc_lv<32> > zext_ln700_fu_901_p1;
    sc_signal< sc_lv<32> > zext_ln700_reg_1366;
    sc_signal< sc_lv<17> > shl_ln_fu_905_p3;
    sc_signal< sc_lv<17> > shl_ln_reg_1371;
    sc_signal< sc_lv<32> > zext_ln67_fu_912_p1;
    sc_signal< sc_lv<32> > zext_ln67_reg_1376;
    sc_signal< sc_lv<16> > y_fu_922_p2;
    sc_signal< sc_lv<16> > y_reg_1384;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<34> > add_ln66_fu_940_p2;
    sc_signal< sc_lv<34> > add_ln66_reg_1389;
    sc_signal< sc_lv<1> > icmp_ln62_fu_916_p2;
    sc_signal< sc_lv<16> > sram_idx_V_assign_3_reg_1394;
    sc_signal< sc_lv<13> > trunc_ln67_fu_955_p1;
    sc_signal< sc_lv<13> > trunc_ln67_reg_1405;
    sc_signal< sc_lv<14> > shl_ln67_1_fu_959_p3;
    sc_signal< sc_lv<14> > shl_ln67_1_reg_1410;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln67_fu_966_p2;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln67_reg_1415_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln67_reg_1415_pp1_iter2_reg;
    sc_signal< sc_lv<17> > add_ln67_fu_971_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<13> > lshr_ln_reg_1424;
    sc_signal< sc_lv<13> > lshr_ln_reg_1424_pp1_iter1_reg;
    sc_signal< sc_lv<13> > lshr_ln_reg_1424_pp1_iter2_reg;
    sc_signal< sc_lv<1> > trunc_ln67_2_fu_996_p1;
    sc_signal< sc_lv<1> > trunc_ln67_2_reg_1429;
    sc_signal< sc_lv<1> > trunc_ln67_2_reg_1429_pp1_iter1_reg;
    sc_signal< sc_lv<1> > trunc_ln67_2_reg_1429_pp1_iter2_reg;
    sc_signal< sc_lv<64> > data_port_addr_read_reg_1435;
    sc_signal< sc_lv<1> > icmp_ln67_1_fu_1013_p2;
    sc_signal< sc_lv<1> > icmp_ln67_1_reg_1440;
    sc_signal< sc_lv<128> > shl_ln67_fu_1078_p2;
    sc_signal< sc_lv<128> > shl_ln67_reg_1445;
    sc_signal< sc_lv<128> > and_ln67_fu_1096_p2;
    sc_signal< sc_lv<128> > and_ln67_reg_1451;
    sc_signal< sc_lv<16> > add_ln700_fu_1145_p2;
    sc_signal< sc_lv<16> > add_ln700_reg_1456;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > add_ln700_1_fu_1150_p2;
    sc_signal< sc_lv<32> > add_ln700_1_reg_1461;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< bool > ap_block_state32_io;
    sc_signal< bool > ap_block_state32_on_subcall_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > grp_reset_mem_fu_418_ap_start;
    sc_signal< sc_logic > grp_reset_mem_fu_418_ap_idle;
    sc_signal< sc_lv<16> > grp_reset_mem_fu_418_sram_idx_V_read;
    sc_signal< sc_lv<16> > grp_reset_mem_fu_418_range_V;
    sc_signal< sc_lv<32> > grp_reset_mem_fu_418_mem_V_Addr_A;
    sc_signal< sc_logic > grp_reset_mem_fu_418_mem_V_EN_A;
    sc_signal< sc_lv<16> > grp_reset_mem_fu_418_mem_V_WEN_A;
    sc_signal< sc_lv<128> > grp_reset_mem_fu_418_mem_V_Din_A;
    sc_signal< sc_lv<16> > sram_idx_V_assign_1_s_reg_334;
    sc_signal< sc_lv<32> > dram_idx_assign_1_0_reg_344;
    sc_signal< sc_lv<16> > i_op_assign_1_reg_354;
    sc_signal< sc_lv<21> > ap_phi_mux_phi_ln89_phi_fu_369_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > sram_idx_V_assign_0_reg_376;
    sc_signal< sc_lv<32> > dram_idx_assign_0_reg_386;
    sc_signal< sc_lv<16> > i_op_assign_reg_396;
    sc_signal< sc_logic > grp_reset_mem_fu_418_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln89_1_fu_759_p1;
    sc_signal< sc_lv<64> > zext_ln67_1_fu_1102_p1;
    sc_signal< sc_lv<64> > zext_ln88_fu_674_p1;
    sc_signal< sc_lv<64> > zext_ln66_fu_945_p1;
    sc_signal< sc_lv<32> > wgt_mem_1_V_Addr_A_orig;
    sc_signal< sc_lv<1024> > or_ln89_fu_880_p2;
    sc_signal< sc_lv<32> > wgt_mem_0_V_Addr_A_orig;
    sc_signal< sc_lv<32> > inp_mem_V_Addr_A_orig;
    sc_signal< sc_lv<128> > and_ln67_1_fu_1121_p2;
    sc_signal< sc_lv<16> > shl_ln67_4_fu_1138_p2;
    sc_signal< sc_lv<29> > tmp_fu_480_p4;
    sc_signal< sc_lv<29> > tmp_1_fu_494_p4;
    sc_signal< sc_lv<128> > lshr_ln200_1_fu_540_p2;
    sc_signal< sc_lv<5> > zext_ln301_fu_550_p1;
    sc_signal< sc_lv<5> > zext_ln200_fu_526_p1;
    sc_signal< sc_lv<5> > add_ln301_fu_554_p2;
    sc_signal< sc_lv<16> > zext_ln301_1_fu_560_p1;
    sc_signal< sc_lv<4> > trunc_ln1_fu_573_p4;
    sc_signal< sc_lv<4> > y_offset_0_V_fu_586_p1;
    sc_signal< sc_lv<4> > trunc_ln209_1_fu_591_p4;
    sc_signal< sc_lv<4> > y_offset_1_V_fu_604_p1;
    sc_signal< sc_lv<3> > trunc_ln2_fu_609_p4;
    sc_signal< sc_lv<16> > grp_fu_455_p4;
    sc_signal< sc_lv<37> > ret_V_1_fu_657_p3;
    sc_signal< sc_lv<38> > zext_ln1352_1_fu_665_p1;
    sc_signal< sc_lv<12> > trunc_ln89_fu_684_p1;
    sc_signal< sc_lv<17> > trunc_ln89_1_fu_707_p1;
    sc_signal< sc_lv<17> > add_ln89_1_fu_715_p2;
    sc_signal< sc_lv<11> > zext_ln89_2_fu_764_p1;
    sc_signal< sc_lv<11> > zext_ln89_3_fu_767_p1;
    sc_signal< sc_lv<11> > xor_ln89_fu_773_p2;
    sc_signal< sc_lv<11> > select_ln89_1_fu_779_p3;
    sc_signal< sc_lv<11> > select_ln89_3_fu_793_p3;
    sc_signal< sc_lv<11> > select_ln89_2_fu_786_p3;
    sc_signal< sc_lv<11> > xor_ln89_1_fu_800_p2;
    sc_signal< sc_lv<1024> > zext_ln89_4_fu_770_p1;
    sc_signal< sc_lv<1024> > zext_ln89_5_fu_806_p1;
    sc_signal< sc_lv<1024> > zext_ln89_6_fu_810_p1;
    sc_signal< sc_lv<1024> > zext_ln89_7_fu_814_p1;
    sc_signal< sc_lv<1024> > shl_ln89_3_fu_824_p2;
    sc_signal< sc_lv<1024> > lshr_ln89_fu_830_p2;
    sc_signal< sc_lv<1024> > tmp_8_fu_849_p4;
    sc_signal< sc_lv<1024> > select_ln89_fu_842_p3;
    sc_signal< sc_lv<1024> > xor_ln89_2_fu_864_p2;
    sc_signal< sc_lv<1024> > select_ln89_4_fu_858_p3;
    sc_signal< sc_lv<1024> > and_ln89_1_fu_869_p2;
    sc_signal< sc_lv<1024> > and_ln89_2_fu_875_p2;
    sc_signal< sc_lv<33> > ret_V_fu_928_p3;
    sc_signal< sc_lv<34> > zext_ln1352_fu_936_p1;
    sc_signal< sc_lv<14> > trunc_ln67_1_fu_977_p1;
    sc_signal< sc_lv<14> > add_ln67_1_fu_981_p2;
    sc_signal< sc_lv<7> > shl_ln67_2_fu_1000_p3;
    sc_signal< sc_lv<7> > empty_17_fu_1007_p2;
    sc_signal< sc_lv<8> > zext_ln67_2_fu_1019_p1;
    sc_signal< sc_lv<8> > zext_ln67_3_fu_1023_p1;
    sc_signal< sc_lv<8> > xor_ln67_fu_1030_p2;
    sc_signal< sc_lv<8> > select_ln67_fu_1036_p3;
    sc_signal< sc_lv<8> > select_ln67_2_fu_1052_p3;
    sc_signal< sc_lv<8> > select_ln67_1_fu_1044_p3;
    sc_signal< sc_lv<8> > xor_ln67_1_fu_1060_p2;
    sc_signal< sc_lv<128> > zext_ln67_4_fu_1027_p1;
    sc_signal< sc_lv<128> > zext_ln67_5_fu_1066_p1;
    sc_signal< sc_lv<128> > zext_ln67_6_fu_1070_p1;
    sc_signal< sc_lv<128> > zext_ln67_7_fu_1074_p1;
    sc_signal< sc_lv<128> > shl_ln67_3_fu_1084_p2;
    sc_signal< sc_lv<128> > lshr_ln67_fu_1090_p2;
    sc_signal< sc_lv<128> > tmp_3_fu_1106_p4;
    sc_signal< sc_lv<128> > select_ln67_3_fu_1115_p3;
    sc_signal< sc_lv<4> > tmp_5_fu_1127_p3;
    sc_signal< sc_lv<16> > zext_ln67_8_fu_1134_p1;
    sc_signal< sc_logic > regslice_both_l2g_dep_queue_V_U_apdone_blk;
    sc_signal< bool > ap_block_state33_io;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > regslice_both_load_queue_V_V_U_apdone_blk;
    sc_signal< sc_lv<128> > load_queue_V_V_TDATA_int;
    sc_signal< sc_logic > load_queue_V_V_TVALID_int;
    sc_signal< sc_logic > load_queue_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_load_queue_V_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_g2l_dep_queue_V_U_apdone_blk;
    sc_signal< sc_lv<8> > g2l_dep_queue_V_TDATA_int;
    sc_signal< sc_logic > g2l_dep_queue_V_TVALID_int;
    sc_signal< sc_logic > g2l_dep_queue_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_g2l_dep_queue_V_U_ack_in;
    sc_signal< sc_logic > l2g_dep_queue_V_TVALID_int;
    sc_signal< sc_logic > l2g_dep_queue_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_l2g_dep_queue_V_U_vld_out;
    sc_signal< sc_lv<16> > y_offset_0_V_fu_586_p10;
    sc_signal< sc_lv<16> > y_offset_1_V_fu_604_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_state1;
    static const sc_lv<28> ap_ST_fsm_state2;
    static const sc_lv<28> ap_ST_fsm_state3;
    static const sc_lv<28> ap_ST_fsm_state4;
    static const sc_lv<28> ap_ST_fsm_state5;
    static const sc_lv<28> ap_ST_fsm_state6;
    static const sc_lv<28> ap_ST_fsm_state7;
    static const sc_lv<28> ap_ST_fsm_state8;
    static const sc_lv<28> ap_ST_fsm_state9;
    static const sc_lv<28> ap_ST_fsm_state10;
    static const sc_lv<28> ap_ST_fsm_pp0_stage0;
    static const sc_lv<28> ap_ST_fsm_pp0_stage1;
    static const sc_lv<28> ap_ST_fsm_state15;
    static const sc_lv<28> ap_ST_fsm_state16;
    static const sc_lv<28> ap_ST_fsm_state17;
    static const sc_lv<28> ap_ST_fsm_state18;
    static const sc_lv<28> ap_ST_fsm_state19;
    static const sc_lv<28> ap_ST_fsm_state20;
    static const sc_lv<28> ap_ST_fsm_state21;
    static const sc_lv<28> ap_ST_fsm_state22;
    static const sc_lv<28> ap_ST_fsm_state23;
    static const sc_lv<28> ap_ST_fsm_state24;
    static const sc_lv<28> ap_ST_fsm_state25;
    static const sc_lv<28> ap_ST_fsm_pp1_stage0;
    static const sc_lv<28> ap_ST_fsm_state30;
    static const sc_lv<28> ap_ST_fsm_state31;
    static const sc_lv<28> ap_ST_fsm_state32;
    static const sc_lv<28> ap_ST_fsm_state33;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_PORT_USER_VALUE;
    static const int C_M_AXI_DATA_PORT_PROT_VALUE;
    static const int C_M_AXI_DATA_PORT_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<128> ap_const_lv128_lc_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<128> ap_const_lv128_lc_4;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<128> ap_const_lv128_lc_5;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_73;
    static const sc_lv<32> ap_const_lv32_74;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_3F;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<1024> ap_const_lv1024_lc_6;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<16> ap_const_lv16_FF;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_add_ln301_fu_554_p2();
    void thread_add_ln66_fu_940_p2();
    void thread_add_ln67_1_fu_981_p2();
    void thread_add_ln67_fu_971_p2();
    void thread_add_ln700_1_fu_1150_p2();
    void thread_add_ln700_2_fu_888_p2();
    void thread_add_ln700_3_fu_893_p2();
    void thread_add_ln700_fu_1145_p2();
    void thread_add_ln88_fu_669_p2();
    void thread_add_ln89_1_fu_715_p2();
    void thread_add_ln89_fu_701_p2();
    void thread_and_ln67_1_fu_1121_p2();
    void thread_and_ln67_fu_1096_p2();
    void thread_and_ln89_1_fu_869_p2();
    void thread_and_ln89_2_fu_875_p2();
    void thread_and_ln89_fu_836_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state11_pp0_stage0_iter0();
    void thread_ap_block_state12_pp0_stage1_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state26_pp1_stage0_iter0();
    void thread_ap_block_state27_pp1_stage0_iter1();
    void thread_ap_block_state28_pp1_stage0_iter2();
    void thread_ap_block_state29_pp1_stage0_iter3();
    void thread_ap_block_state32_io();
    void thread_ap_block_state32_on_subcall_done();
    void thread_ap_block_state33_io();
    void thread_ap_condition_pp0_exit_iter0_state11();
    void thread_ap_condition_pp1_exit_iter0_state26();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_phi_ln89_phi_fu_369_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_data_port_ARADDR();
    void thread_data_port_ARLEN();
    void thread_data_port_ARVALID();
    void thread_data_port_RREADY();
    void thread_data_port_blk_n_AR();
    void thread_data_port_blk_n_R();
    void thread_empty_17_fu_1007_p2();
    void thread_empty_20_fu_747_p2();
    void thread_g2l_dep_queue_V_TDATA_blk_n();
    void thread_g2l_dep_queue_V_TREADY();
    void thread_g2l_dep_queue_V_TREADY_int();
    void thread_grp_fu_455_p4();
    void thread_grp_reset_mem_fu_418_ap_start();
    void thread_grp_reset_mem_fu_418_range_V();
    void thread_grp_reset_mem_fu_418_sram_idx_V_read();
    void thread_icmp_ln206_fu_618_p2();
    void thread_icmp_ln219_fu_624_p2();
    void thread_icmp_ln62_fu_916_p2();
    void thread_icmp_ln67_1_fu_1013_p2();
    void thread_icmp_ln67_fu_966_p2();
    void thread_icmp_ln86_fu_645_p2();
    void thread_icmp_ln89_1_fu_753_p2();
    void thread_icmp_ln89_fu_696_p2();
    void thread_inp_mem_V_Addr_A();
    void thread_inp_mem_V_Addr_A_orig();
    void thread_inp_mem_V_Clk_A();
    void thread_inp_mem_V_Din_A();
    void thread_inp_mem_V_EN_A();
    void thread_inp_mem_V_Rst_A();
    void thread_inp_mem_V_WEN_A();
    void thread_l2g_dep_queue_V_TDATA_blk_n();
    void thread_l2g_dep_queue_V_TVALID();
    void thread_l2g_dep_queue_V_TVALID_int();
    void thread_load_queue_V_V_TDATA_blk_n();
    void thread_load_queue_V_V_TREADY();
    void thread_load_queue_V_V_TREADY_int();
    void thread_lshr_ln200_1_fu_540_p2();
    void thread_lshr_ln200_fu_516_p2();
    void thread_lshr_ln67_fu_1090_p2();
    void thread_lshr_ln89_fu_830_p2();
    void thread_or_ln89_fu_880_p2();
    void thread_p_cast7_fu_504_p1();
    void thread_p_cast8_fu_490_p1();
    void thread_ret_V_1_fu_657_p3();
    void thread_ret_V_fu_928_p3();
    void thread_select_ln67_1_fu_1044_p3();
    void thread_select_ln67_2_fu_1052_p3();
    void thread_select_ln67_3_fu_1115_p3();
    void thread_select_ln67_fu_1036_p3();
    void thread_select_ln89_1_fu_779_p3();
    void thread_select_ln89_2_fu_786_p3();
    void thread_select_ln89_3_fu_793_p3();
    void thread_select_ln89_4_fu_858_p3();
    void thread_select_ln89_fu_842_p3();
    void thread_shl_ln1_fu_634_p3();
    void thread_shl_ln67_1_fu_959_p3();
    void thread_shl_ln67_2_fu_1000_p3();
    void thread_shl_ln67_3_fu_1084_p2();
    void thread_shl_ln67_4_fu_1138_p2();
    void thread_shl_ln67_fu_1078_p2();
    void thread_shl_ln89_1_fu_688_p3();
    void thread_shl_ln89_2_fu_740_p3();
    void thread_shl_ln89_3_fu_824_p2();
    void thread_shl_ln89_fu_818_p2();
    void thread_shl_ln_fu_905_p3();
    void thread_tmp_1_fu_494_p4();
    void thread_tmp_2_fu_508_p3();
    void thread_tmp_3_fu_1106_p4();
    void thread_tmp_5_fu_1127_p3();
    void thread_tmp_7_fu_1155_p3();
    void thread_tmp_8_fu_849_p4();
    void thread_tmp_fu_480_p4();
    void thread_trunc_ln1_fu_573_p4();
    void thread_trunc_ln200_1_fu_530_p4();
    void thread_trunc_ln200_2_fu_546_p1();
    void thread_trunc_ln200_fu_522_p1();
    void thread_trunc_ln209_1_fu_591_p4();
    void thread_trunc_ln2_fu_609_p4();
    void thread_trunc_ln67_1_fu_977_p1();
    void thread_trunc_ln67_2_fu_996_p1();
    void thread_trunc_ln67_fu_955_p1();
    void thread_trunc_ln89_1_fu_707_p1();
    void thread_trunc_ln89_2_fu_711_p1();
    void thread_trunc_ln89_fu_684_p1();
    void thread_wgt_mem_0_V_Addr_A();
    void thread_wgt_mem_0_V_Addr_A_orig();
    void thread_wgt_mem_0_V_Clk_A();
    void thread_wgt_mem_0_V_Din_A();
    void thread_wgt_mem_0_V_EN_A();
    void thread_wgt_mem_0_V_Rst_A();
    void thread_wgt_mem_0_V_WEN_A();
    void thread_wgt_mem_1_V_Addr_A();
    void thread_wgt_mem_1_V_Addr_A_orig();
    void thread_wgt_mem_1_V_Clk_A();
    void thread_wgt_mem_1_V_Din_A();
    void thread_wgt_mem_1_V_EN_A();
    void thread_wgt_mem_1_V_Rst_A();
    void thread_wgt_mem_1_V_WEN_A();
    void thread_x_width_V_fu_564_p2();
    void thread_xor_ln67_1_fu_1060_p2();
    void thread_xor_ln67_fu_1030_p2();
    void thread_xor_ln89_1_fu_800_p2();
    void thread_xor_ln89_2_fu_864_p2();
    void thread_xor_ln89_fu_773_p2();
    void thread_y_1_fu_651_p2();
    void thread_y_fu_922_p2();
    void thread_y_offset_0_V_fu_586_p1();
    void thread_y_offset_0_V_fu_586_p10();
    void thread_y_offset_1_V_fu_604_p1();
    void thread_y_offset_1_V_fu_604_p10();
    void thread_zext_ln1352_1_fu_665_p1();
    void thread_zext_ln1352_fu_936_p1();
    void thread_zext_ln200_1_fu_570_p1();
    void thread_zext_ln200_fu_526_p1();
    void thread_zext_ln209_1_fu_898_p1();
    void thread_zext_ln301_1_fu_560_p1();
    void thread_zext_ln301_fu_550_p1();
    void thread_zext_ln66_fu_945_p1();
    void thread_zext_ln67_1_fu_1102_p1();
    void thread_zext_ln67_2_fu_1019_p1();
    void thread_zext_ln67_3_fu_1023_p1();
    void thread_zext_ln67_4_fu_1027_p1();
    void thread_zext_ln67_5_fu_1066_p1();
    void thread_zext_ln67_6_fu_1070_p1();
    void thread_zext_ln67_7_fu_1074_p1();
    void thread_zext_ln67_8_fu_1134_p1();
    void thread_zext_ln67_fu_912_p1();
    void thread_zext_ln700_1_fu_630_p1();
    void thread_zext_ln700_fu_901_p1();
    void thread_zext_ln88_fu_674_p1();
    void thread_zext_ln89_1_fu_759_p1();
    void thread_zext_ln89_2_fu_764_p1();
    void thread_zext_ln89_3_fu_767_p1();
    void thread_zext_ln89_4_fu_770_p1();
    void thread_zext_ln89_5_fu_806_p1();
    void thread_zext_ln89_6_fu_810_p1();
    void thread_zext_ln89_7_fu_814_p1();
    void thread_zext_ln89_fu_641_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
