git clone --depth 1 --no-tags https://github.com/EmreAlabayMasterCourses/MEH173.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363677695
git clone --depth 1 --no-tags https://github.com/SilverArrow009/alu-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367907968
git clone --depth 1 --no-tags https://github.com/VSHEV92/CycloneV_StarterKit_Leds7_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363933066
git clone --depth 1 --no-tags https://github.com/ethan12377/Digital_Circuit_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392401167
git clone --depth 1 --no-tags https://github.com/nitinm694/Tensor_Core_RISCV_VP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377960079
git clone --depth 1 --no-tags https://github.com/YosysHQ-Docs/AppNote-120.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362879307
git clone --depth 1 --no-tags https://github.com/siglabsoss/ip-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376649484
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/OpenTitan_with_Access_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381017614
git clone --depth 1 --no-tags https://github.com/Shihhaolin/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390966049
git clone --depth 1 --no-tags https://github.com/tmarpaka/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392383072
git clone --depth 1 --no-tags https://github.com/redchenjs/optical_transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392564876
git clone --depth 1 --no-tags https://github.com/Lampro-Mellon/LEC-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353663669
git clone --depth 1 --no-tags https://github.com/mish3albaiz/cache-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363550754
git clone --depth 1 --no-tags https://github.com/gzyIDE/fputil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355751334
git clone --depth 1 --no-tags https://github.com/dairecant/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355671637
git clone --depth 1 --no-tags https://github.com/yangli900520/Dynamic-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356055891
git clone --depth 1 --no-tags https://github.com/rag1404/APB-slave-UVM-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363763292
git clone --depth 1 --no-tags https://github.com/omer-genc/tek-ritimli-islemci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359451676
git clone --depth 1 --no-tags https://github.com/abdelrahmanadel2/ALU-UVM-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368174625
git clone --depth 1 --no-tags https://github.com/namangr8/VHDL_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367314940
git clone --depth 1 --no-tags https://github.com/cyan333/Ising_testing_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389680730
git clone --depth 1 --no-tags https://github.com/LuisGarcia-S/Procesador-Monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391243664
git clone --depth 1 --no-tags https://github.com/uranusb/SYN_SRAM_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366155097
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Up_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359081152
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377174716
git clone --depth 1 --no-tags https://github.com/minchaej/intro-to-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376795334
git clone --depth 1 --no-tags https://github.com/hughbyrne10/RiscV-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362204025
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE271_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367191512
git clone --depth 1 --no-tags https://github.com/mfkiwl/SpinalHDL-FPGA-IPbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369712682
git clone --depth 1 --no-tags https://github.com/ChaoWao/ustcy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381541434
git clone --depth 1 --no-tags https://github.com/aurthurtang/flashing_leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391084767
git clone --depth 1 --no-tags https://github.com/gordonchen98/DAV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376514452
git clone --depth 1 --no-tags https://github.com/ZhangYifan01/Kirisame-Marisa-s-FPGA-Adventure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373879381
git clone --depth 1 --no-tags https://github.com/jiru1997/NOC-Convolutional-Neural-Network-implementation-5x5-filter-7x7-mapper-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378751680
git clone --depth 1 --no-tags https://github.com/sathyapriyanka/AXI4_UVC_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370429600
git clone --depth 1 --no-tags https://github.com/bmartini/verilog-cdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368029387
git clone --depth 1 --no-tags https://github.com/vinodsake/NetworkSwitch-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377579373
git clone --depth 1 --no-tags https://github.com/erik-fox/AXIProtocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370841008
git clone --depth 1 --no-tags https://github.com/CanAvsar/CS223Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361521114
git clone --depth 1 --no-tags https://github.com/18nygara/QuadCopter_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363216905
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/Router-4x4-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390412915
git clone --depth 1 --no-tags https://github.com/jiru1997/NOC-Convolutional-Neural-Network-implementation-with-one-CONV-layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378754639
git clone --depth 1 --no-tags https://github.com/felipesqra/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359466591
git clone --depth 1 --no-tags https://github.com/KelvinVale/tcc_RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364013339
git clone --depth 1 --no-tags https://github.com/IEEE-SSCS/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358990045
git clone --depth 1 --no-tags https://github.com/Sash-github-account/linked_list_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378015510
git clone --depth 1 --no-tags https://github.com/shariethernet/synthesis2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373922435
git clone --depth 1 --no-tags https://github.com/imamura-slab/PR_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365084893
git clone --depth 1 --no-tags https://github.com/edoardo-monnetti/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383491349
git clone --depth 1 --no-tags https://github.com/villyye97/EE-469-HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393730801
git clone --depth 1 --no-tags https://github.com/HIeart-Vael/KannyMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393618984
git clone --depth 1 --no-tags https://github.com/Shihhaolin/mux-4to1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391587604
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391824038
git clone --depth 1 --no-tags https://github.com/deoregaurav92/Parallel-to-Serial-Interface-using-Asynch-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384817657
git clone --depth 1 --no-tags https://github.com/ensaremirerol/DIR-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380303688
git clone --depth 1 --no-tags https://github.com/bhargavasai222/bhargav12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359684598
git clone --depth 1 --no-tags https://github.com/kat066/cpuOptimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360681712
git clone --depth 1 --no-tags https://github.com/durganila/Verification-of-AMBA-AXI4-Lite-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361974018
git clone --depth 1 --no-tags https://github.com/hao310rui140326/pe_array_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362002387
git clone --depth 1 --no-tags https://github.com/BarronStack/ELO212_labdigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364676862
git clone --depth 1 --no-tags https://github.com/HappyChuckProgramming/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365431880
git clone --depth 1 --no-tags https://github.com/naomimotwani98/ibex-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364691854
git clone --depth 1 --no-tags https://github.com/sunbanett40/SystemVerilog-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361163277
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Programmable_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364167599
git clone --depth 1 --no-tags https://github.com/Embedded-Tinkerer/EECE6540.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368174840
git clone --depth 1 --no-tags https://github.com/huntingt/6111-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367977481
git clone --depth 1 --no-tags https://github.com/JakeA42/Otter_qHDVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353260804
git clone --depth 1 --no-tags https://github.com/TishukBogdana/dijkstra_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357989893
git clone --depth 1 --no-tags https://github.com/juan230500/PROYECTO-DIGITALES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373561723
git clone --depth 1 --no-tags https://github.com/rjmdhr/RTCSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376964906
git clone --depth 1 --no-tags https://github.com/tsubaki-8192/cultura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370438628
git clone --depth 1 --no-tags https://github.com/cuneytbalci/riscv_design_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371765295
git clone --depth 1 --no-tags https://github.com/aurthurtang/priority_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381848172
git clone --depth 1 --no-tags https://github.com/tishi43/bitonic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381883412
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372138987
git clone --depth 1 --no-tags https://github.com/bzeeno/ddfs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379851589
git clone --depth 1 --no-tags https://github.com/MohamedOsamaAhmed/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387343902
git clone --depth 1 --no-tags https://github.com/CAGeng/MIPS-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386888019
git clone --depth 1 --no-tags https://github.com/Vilanya/SIT329--Week-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391392490
git clone --depth 1 --no-tags https://github.com/villyye97/EE-475-HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393733401
git clone --depth 1 --no-tags https://github.com/Santos-Everton/problema1-gcet231-hamming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387794583
git clone --depth 1 --no-tags https://github.com/HeRCLab/pebb-routing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387575024
git clone --depth 1 --no-tags https://github.com/flaviens/zero_width_issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389647969
git clone --depth 1 --no-tags https://github.com/SemperAnte/firdir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389929675
git clone --depth 1 --no-tags https://github.com/flaviens/yosys_packed_struct_issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392246957
git clone --depth 1 --no-tags https://github.com/evanmladina/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388939418
git clone --depth 1 --no-tags https://github.com/sotiris1982/embedded_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375626755
git clone --depth 1 --no-tags https://github.com/anaszameer/UVM-adder_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386535735
git clone --depth 1 --no-tags https://github.com/slayterteal/Cache-Controller-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356078196
git clone --depth 1 --no-tags https://github.com/k1rill-fedoseev/fpga_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355622627
git clone --depth 1 --no-tags https://github.com/Asfagus/CRC-Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355411848
git clone --depth 1 --no-tags https://github.com/zzhang681/273proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356991230
git clone --depth 1 --no-tags https://github.com/zceeudd/ELEC0036---Microprocessor-1S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357679952
git clone --depth 1 --no-tags https://github.com/mlipasti/sparse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359179113
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355986418
git clone --depth 1 --no-tags https://github.com/DorianXGH/CVA6-concours.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360988740
git clone --depth 1 --no-tags https://github.com/beezow/ECE_385_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360327344
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/UVM-based-functional-verification-of-OFDM-transmitter-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373667260
git clone --depth 1 --no-tags https://github.com/Knguyen2107/ECE-271-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373907373
