<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-buf*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-BUF_A2">Click for *vl-1-bit-buf* in the Full Manual</a></h3>

<p>Primitive buffer module.</p><p>The Verilog definition of this module is:</p> 
 
<pre class="code">module VL_1_BIT_BUF (out, in) ;
  output out;
  input in;
  assign out = |in;
endmodule</pre> 
 
<p>VL takes this as a primitive.  We use this in place of <span class="v">buf</span> gates, but 
probably not for much else since ordinary assignments are handled with <a href="VL2014_____A2VL-1-BIT-ASSIGN_A2.html">*vl-1-bit-assign*</a>, instead.</p> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-BUF_A2.html">ACL2::*esim-buf*</a>.</p> 
 
<p>We once tried to implement this primitive using <span class="v">out = ~ (~in)</span>, but 
found that NCVerilog (incorrectly) canceled the double negation and could hence 
produce Z bits on the output.  The or-based definition above does not appear to 
have this problem.</p><p><b>Definition: </b>*vl-1-bit-buf*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-buf*
 (<a href="ACL2____B_A2.html">b*</a>
  ((name "VL_1_BIT_BUF")
   (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
   ((<a href="ACL2____MV.html">mv</a> out-expr
        out-port out-portdecl out-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
   ((<a href="ACL2____MV.html">mv</a> in-expr in-port in-portdecl in-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "in" :vl-input))
   (<a href="ACL2____ASSIGN.html">assign</a>
     (<a href="VL2014____MAKE-VL-ASSIGN.html">make-vl-assign</a> :lvalue out-expr
                     :expr (<a href="VL2014____MAKE-VL-NONATOM.html">make-vl-nonatom</a> :op :vl-unary-bitor
                                            :args (<a href="COMMON-LISP____LIST.html">list</a> in-expr)
                                            :finalwidth 1
                                            :finaltype :vl-unsigned)
                     :loc *vl-fakeloc*)))
  (<a href="ACL2____HONS-COPY.html">hons-copy</a>
       (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a> :name name
                       :origname name
                       :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port in-port)
                       :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl in-portdecl)
                       :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl in-vardecl)
                       :assigns (<a href="COMMON-LISP____LIST.html">list</a> assign)
                       :minloc *vl-fakeloc*
                       :maxloc *vl-fakeloc*
                       :atts atts
                       :esim acl2::*esim-buf*))))</pre> 
 

</body>
</html>
