<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/c1_Runtime1_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_MacroAssembler_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_globals_ppc.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/c1_Runtime1_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1999, 2018, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
</pre>
<hr />
<pre>
182 static OopMap* save_live_registers(StubAssembler* sasm, bool save_fpu_registers = true,
183                                    Register ret_pc = noreg, int stack_preserve = 0) {
184   if (ret_pc == noreg) {
185     ret_pc = R0;
186     __ mflr(ret_pc);
187   }
188   __ std(ret_pc, _abi(lr), R1_SP); // C code needs pc in C1 method.
189   __ push_frame(frame_size_in_bytes + stack_preserve, R0);
190 
191   // Record volatile registers as callee-save values in an OopMap so
192   // their save locations will be propagated to the caller frame&#39;s
193   // RegisterMap during StackFrameStream construction (needed for
194   // deoptimization; see compiledVFrame::create_stack_value).
195   // OopMap frame sizes are in c2 stack slot sizes (sizeof(jint)).
196 
197   int i;
198   for (i = 0; i &lt; FrameMap::nof_cpu_regs; i++) {
199     Register r = as_Register(i);
200     if (FrameMap::reg_needs_save(r)) {
201       int sp_offset = cpu_reg_save_offsets[i];
<span class="line-modified">202       __ std(r, sp_offset + STACK_BIAS, R1_SP);</span>
203     }
204   }
205 
206   if (save_fpu_registers) {
207     for (i = 0; i &lt; FrameMap::nof_fpu_regs; i++) {
208       FloatRegister r = as_FloatRegister(i);
209       int sp_offset = fpu_reg_save_offsets[i];
<span class="line-modified">210       __ stfd(r, sp_offset + STACK_BIAS, R1_SP);</span>
211     }
212   }
213 
214   return generate_oop_map(sasm, save_fpu_registers);
215 }
216 
217 static void restore_live_registers(StubAssembler* sasm, Register result1, Register result2,
218                                    bool restore_fpu_registers = true) {
219   for (int i = 0; i &lt; FrameMap::nof_cpu_regs; i++) {
220     Register r = as_Register(i);
221     if (FrameMap::reg_needs_save(r) &amp;&amp; r != result1 &amp;&amp; r != result2) {
222       int sp_offset = cpu_reg_save_offsets[i];
<span class="line-modified">223       __ ld(r, sp_offset + STACK_BIAS, R1_SP);</span>
224     }
225   }
226 
227   if (restore_fpu_registers) {
228     for (int i = 0; i &lt; FrameMap::nof_fpu_regs; i++) {
229       FloatRegister r = as_FloatRegister(i);
230       int sp_offset = fpu_reg_save_offsets[i];
<span class="line-modified">231       __ lfd(r, sp_offset + STACK_BIAS, R1_SP);</span>
232     }
233   }
234 
235   __ pop_frame();
236   __ ld(R0, _abi(lr), R1_SP);
237   __ mtlr(R0);
238 }
239 
240 
241 void Runtime1::initialize_pd() {
242   int i;
243   int sp_offset = frame::abi_reg_args_size;
244 
245   for (i = 0; i &lt; FrameMap::nof_cpu_regs; i++) {
246     Register r = as_Register(i);
247     if (FrameMap::reg_needs_save(r)) {
248       cpu_reg_save_offsets[i] = sp_offset;
249       sp_offset += BytesPerWord;
250     }
251   }
</pre>
<hr />
<pre>
779     // At this point all registers MAY be live.
780     oop_map = save_live_registers(sasm, id != handle_exception_nofpu_id, Rexception_pc);
781     break;
782   case handle_exception_from_callee_id:
783     // At this point all registers except exception oop and exception pc are dead.
784     oop_map = new OopMap(frame_size_in_bytes / sizeof(jint), 0);
785     sasm-&gt;set_frame_size(frame_size_in_bytes / BytesPerWord);
786     __ std(Rexception_pc, _abi(lr), R1_SP);
787     __ push_frame(frame_size_in_bytes, R0);
788     break;
789   default:  ShouldNotReachHere();
790   }
791 
792   __ verify_not_null_oop(Rexception);
793 
794 #ifdef ASSERT
795   // Check that fields in JavaThread for exception oop and issuing pc are
796   // empty before writing to them.
797   __ ld(R0, in_bytes(JavaThread::exception_oop_offset()), R16_thread);
798   __ cmpdi(CCR0, R0, 0);
<span class="line-modified">799   __ asm_assert_eq(&quot;exception oop already set&quot;, 0x963);</span>
800   __ ld(R0, in_bytes(JavaThread::exception_pc_offset() ), R16_thread);
801   __ cmpdi(CCR0, R0, 0);
<span class="line-modified">802   __ asm_assert_eq(&quot;exception pc already set&quot;, 0x962);</span>
803 #endif
804 
805   // Save the exception and issuing pc in the thread.
806   __ std(Rexception,    in_bytes(JavaThread::exception_oop_offset()), R16_thread);
807   __ std(Rexception_pc, in_bytes(JavaThread::exception_pc_offset() ), R16_thread);
808 
809   int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, exception_handler_for_pc));
810   oop_maps-&gt;add_gc_map(call_offset, oop_map);
811 
812   __ mtctr(R3_RET);
813 
814   // Note: if nmethod has been deoptimized then regardless of
815   // whether it had a handler or not we will deoptimize
816   // by entering the deopt blob with a pending exception.
817 
818   // Restore the registers that were saved at the beginning, remove
819   // the frame and jump to the exception handler.
820   switch (id) {
821   case forward_exception_id:
822   case handle_exception_nofpu_id:
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1999, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
</pre>
<hr />
<pre>
182 static OopMap* save_live_registers(StubAssembler* sasm, bool save_fpu_registers = true,
183                                    Register ret_pc = noreg, int stack_preserve = 0) {
184   if (ret_pc == noreg) {
185     ret_pc = R0;
186     __ mflr(ret_pc);
187   }
188   __ std(ret_pc, _abi(lr), R1_SP); // C code needs pc in C1 method.
189   __ push_frame(frame_size_in_bytes + stack_preserve, R0);
190 
191   // Record volatile registers as callee-save values in an OopMap so
192   // their save locations will be propagated to the caller frame&#39;s
193   // RegisterMap during StackFrameStream construction (needed for
194   // deoptimization; see compiledVFrame::create_stack_value).
195   // OopMap frame sizes are in c2 stack slot sizes (sizeof(jint)).
196 
197   int i;
198   for (i = 0; i &lt; FrameMap::nof_cpu_regs; i++) {
199     Register r = as_Register(i);
200     if (FrameMap::reg_needs_save(r)) {
201       int sp_offset = cpu_reg_save_offsets[i];
<span class="line-modified">202       __ std(r, sp_offset, R1_SP);</span>
203     }
204   }
205 
206   if (save_fpu_registers) {
207     for (i = 0; i &lt; FrameMap::nof_fpu_regs; i++) {
208       FloatRegister r = as_FloatRegister(i);
209       int sp_offset = fpu_reg_save_offsets[i];
<span class="line-modified">210       __ stfd(r, sp_offset, R1_SP);</span>
211     }
212   }
213 
214   return generate_oop_map(sasm, save_fpu_registers);
215 }
216 
217 static void restore_live_registers(StubAssembler* sasm, Register result1, Register result2,
218                                    bool restore_fpu_registers = true) {
219   for (int i = 0; i &lt; FrameMap::nof_cpu_regs; i++) {
220     Register r = as_Register(i);
221     if (FrameMap::reg_needs_save(r) &amp;&amp; r != result1 &amp;&amp; r != result2) {
222       int sp_offset = cpu_reg_save_offsets[i];
<span class="line-modified">223       __ ld(r, sp_offset, R1_SP);</span>
224     }
225   }
226 
227   if (restore_fpu_registers) {
228     for (int i = 0; i &lt; FrameMap::nof_fpu_regs; i++) {
229       FloatRegister r = as_FloatRegister(i);
230       int sp_offset = fpu_reg_save_offsets[i];
<span class="line-modified">231       __ lfd(r, sp_offset, R1_SP);</span>
232     }
233   }
234 
235   __ pop_frame();
236   __ ld(R0, _abi(lr), R1_SP);
237   __ mtlr(R0);
238 }
239 
240 
241 void Runtime1::initialize_pd() {
242   int i;
243   int sp_offset = frame::abi_reg_args_size;
244 
245   for (i = 0; i &lt; FrameMap::nof_cpu_regs; i++) {
246     Register r = as_Register(i);
247     if (FrameMap::reg_needs_save(r)) {
248       cpu_reg_save_offsets[i] = sp_offset;
249       sp_offset += BytesPerWord;
250     }
251   }
</pre>
<hr />
<pre>
779     // At this point all registers MAY be live.
780     oop_map = save_live_registers(sasm, id != handle_exception_nofpu_id, Rexception_pc);
781     break;
782   case handle_exception_from_callee_id:
783     // At this point all registers except exception oop and exception pc are dead.
784     oop_map = new OopMap(frame_size_in_bytes / sizeof(jint), 0);
785     sasm-&gt;set_frame_size(frame_size_in_bytes / BytesPerWord);
786     __ std(Rexception_pc, _abi(lr), R1_SP);
787     __ push_frame(frame_size_in_bytes, R0);
788     break;
789   default:  ShouldNotReachHere();
790   }
791 
792   __ verify_not_null_oop(Rexception);
793 
794 #ifdef ASSERT
795   // Check that fields in JavaThread for exception oop and issuing pc are
796   // empty before writing to them.
797   __ ld(R0, in_bytes(JavaThread::exception_oop_offset()), R16_thread);
798   __ cmpdi(CCR0, R0, 0);
<span class="line-modified">799   __ asm_assert_eq(&quot;exception oop already set&quot;);</span>
800   __ ld(R0, in_bytes(JavaThread::exception_pc_offset() ), R16_thread);
801   __ cmpdi(CCR0, R0, 0);
<span class="line-modified">802   __ asm_assert_eq(&quot;exception pc already set&quot;);</span>
803 #endif
804 
805   // Save the exception and issuing pc in the thread.
806   __ std(Rexception,    in_bytes(JavaThread::exception_oop_offset()), R16_thread);
807   __ std(Rexception_pc, in_bytes(JavaThread::exception_pc_offset() ), R16_thread);
808 
809   int call_offset = __ call_RT(noreg, noreg, CAST_FROM_FN_PTR(address, exception_handler_for_pc));
810   oop_maps-&gt;add_gc_map(call_offset, oop_map);
811 
812   __ mtctr(R3_RET);
813 
814   // Note: if nmethod has been deoptimized then regardless of
815   // whether it had a handler or not we will deoptimize
816   // by entering the deopt blob with a pending exception.
817 
818   // Restore the registers that were saved at the beginning, remove
819   // the frame and jump to the exception handler.
820   switch (id) {
821   case forward_exception_id:
822   case handle_exception_nofpu_id:
</pre>
</td>
</tr>
</table>
<center><a href="c1_MacroAssembler_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_globals_ppc.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>