
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104498                       # Number of seconds simulated
sim_ticks                                104497559500                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166687                       # Simulator instruction rate (inst/s)
host_tick_rate                               49899949                       # Simulator tick rate (ticks/s)
host_mem_usage                                 223124                       # Number of bytes of host memory used
host_seconds                                  2094.14                       # Real time elapsed on the host
sim_insts                                   349066034                       # Number of instructions simulated
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  191                       # Number of system calls
system.cpu.numCycles                        208995120                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                 38326507                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted           21101495                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect            3258977                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups              27386254                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                 21276883                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                  7682399                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect               61114                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles           43645867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      338408122                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    38326507                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28959282                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      79027162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                10989913                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               78526305                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            81                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  41243030                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                908340                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          208882385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.119969                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.192320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                130507129     62.48%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9423807      4.51%     66.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6028759      2.89%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6771553      3.24%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5439017      2.60%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4859666      2.33%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3802857      1.82%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4240079      2.03%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 37809518     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            208882385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183385                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.619215                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 51208963                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              73647751                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  72596931                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3816657                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7612083                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              7463930                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 71162                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              431701457                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                197547                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7612083                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 58859623                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1188483                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       57604104                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  68958235                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14659857                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              416634975                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  21102                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               8024802                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents               88                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           455431964                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2446622850                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1351809132                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        1094813718                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             384568599                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 70863365                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            3987641                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        4044473                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  48252141                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            108792162                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            93099672                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3342545                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2273908                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  394239255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             3865155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 379120981                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1801347                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        46369193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    143590674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         309514                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     208882385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.814997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.995935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82049002     39.28%     39.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34801326     16.66%     55.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24478546     11.72%     67.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            18529016      8.87%     76.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            21712805     10.39%     86.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15357191      7.35%     94.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8402907      4.02%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2691838      1.29%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              859754      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       208882385                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2250      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5043      0.03%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             10815      0.06%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp              2509      0.01%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               378      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 3      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc            64370      0.37%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              798      0.00%      0.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc        177500      1.02%      1.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9658261     55.66%     57.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7430721     42.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129606192     34.19%     34.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2147281      0.57%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   13      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         6746387      1.78%     36.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp         8673518      2.29%     38.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         3499070      0.92%     39.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv         1584810      0.42%     40.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc       21149805      5.58%     45.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        7187648      1.90%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc      7147289      1.89%     49.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt         175286      0.05%     49.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            103746274     27.36%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            87457408     23.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              379120981                       # Type of FU issued
system.cpu.iq.rate                           1.814018                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    17352648                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045771                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          735350759                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         310614656                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    251531674                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           250927583                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          133866908                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    118270115                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              267600383                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               128873246                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          7282081                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     14143162                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       112354                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8279                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     10723841                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          272                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           117                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7612083                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   19341                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   437                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           398151655                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2633597                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             108792162                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             93099672                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            3853935                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   205                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8279                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3193235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       309338                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3502573                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             373031388                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             102121270                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6089593                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         47245                       # number of nop insts executed
system.cpu.iew.exec_refs                    188074720                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 32215232                       # Number of branches executed
system.cpu.iew.exec_stores                   85953450                       # Number of stores executed
system.cpu.iew.exec_rate                     1.784881                       # Inst execution rate
system.cpu.iew.wb_sent                      370805637                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     369801789                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 175613931                       # num instructions producing a value
system.cpu.iew.wb_consumers                 345608979                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.769428                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.508129                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts      349066646                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts        49085191                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         3555641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3229927                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    201270303                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.734318                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.320939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     89873146     44.65%     44.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     39586205     19.67%     64.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17962686      8.92%     73.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13145817      6.53%     79.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     14573998      7.24%     87.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7584463      3.77%     90.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3507612      1.74%     92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3437369      1.71%     94.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11599007      5.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    201270303                       # Number of insts commited each cycle
system.cpu.commit.count                     349066646                       # Number of instructions committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      177024831                       # Number of memory references committed
system.cpu.commit.loads                      94649000                       # Number of loads committed
system.cpu.commit.membars                       11033                       # Number of memory barriers committed
system.cpu.commit.branches                   30521879                       # Number of branches committed
system.cpu.commit.fp_insts                  114216705                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 279585929                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6225114                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              11599007                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    587820610                       # The number of ROB reads
system.cpu.rob.rob_writes                   803918901                       # The number of ROB writes
system.cpu.timesIdled                            2585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          112735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   349066034                       # Number of Instructions Simulated
system.cpu.committedInsts_total             349066034                       # Number of Instructions Simulated
system.cpu.cpi                               0.598727                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.598727                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.670211                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.670211                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1781871579                       # number of integer regfile reads
system.cpu.int_regfile_writes               235815438                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 188771754                       # number of floating regfile reads
system.cpu.fp_regfile_writes                133861667                       # number of floating regfile writes
system.cpu.misc_regfile_reads              1003473737                       # number of misc regfile reads
system.cpu.misc_regfile_writes               34422193                       # number of misc regfile writes
system.cpu.icache.replacements                  14107                       # number of replacements
system.cpu.icache.tagsinuse               1842.677380                       # Cycle average of tags in use
system.cpu.icache.total_refs                 41226387                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  15987                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2578.744417                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0           1842.677380                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.899745                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits               41226387                       # number of ReadReq hits
system.cpu.icache.demand_hits                41226387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits               41226387                       # number of overall hits
system.cpu.icache.ReadReq_misses                16643                       # number of ReadReq misses
system.cpu.icache.demand_misses                 16643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses                16643                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency      201090500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency       201090500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency      201090500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses           41243030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses            41243030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses           41243030                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.000404                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.000404                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.000404                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 12082.587274                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 12082.587274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 12082.587274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits               637                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits                637                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits               637                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses           16006                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses            16006                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses           16006                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency    136032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency    136032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency    136032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.000388                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.000388                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency  8498.812945                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency  8498.812945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency  8498.812945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   1408                       # number of replacements
system.cpu.dcache.tagsinuse               3101.194672                       # Cycle average of tags in use
system.cpu.dcache.total_refs                176614084                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4596                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               38427.781549                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           3101.194672                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.757128                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits               94558380                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits              82033210                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits            11361                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits             11114                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits               176591590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits              176591590                       # number of overall hits
system.cpu.dcache.ReadReq_misses                 3380                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses               19484                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses              2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses                 22864                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses                22864                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency      111762500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency     649531500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency       761294000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency      761294000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses           94561760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses          82052694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses        11363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses         11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses           176614454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses          176614454                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.000036                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.000237                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate     0.000176                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate           0.000129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.000129                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 33065.828402                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 33336.660850                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency        38000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 33296.623513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 33296.623513                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       307500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27954.545455                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                     1030                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits              1630                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits            16619                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits              18249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits             18249                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses            1750                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses           2865                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses             4615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses            4615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency     53437000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency    101725000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency    155162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency    155162000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.000026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.000026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30535.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35506.108202                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33621.235103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33621.235103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                    57                       # number of replacements
system.cpu.l2cache.tagsinuse              3897.011564                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                   13334                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                  5354                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  2.490474                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0          3518.810301                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1           378.201262                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.107386                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.011542                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits                 13251                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits                1030                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits                  19                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                  13270                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits                 13270                       # number of overall hits
system.cpu.l2cache.ReadReq_misses                4485                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses               19                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses              2828                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses                 7313                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses                7313                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency     153892500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency     97502000                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency      251394500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency     251394500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses             17736                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses            1030                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses             19                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses            2847                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses              20583                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses             20583                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.252876                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.993326                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.355293                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.355293                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34312.709030                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34477.369165                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34376.384521                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34376.384521                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                       0                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits               55                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits                55                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits               55                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses           4430                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses           19                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses         2828                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses            7258                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses           7258                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency    138008000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency       589000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency     88479500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency    226487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency    226487500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.249774                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.993326                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.352621                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.352621                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31153.047404                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        31000                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31286.951909                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31205.221824                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31205.221824                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
