<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 372</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page372-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a372.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">15-8&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® AVX-512</p>
<p style="position:absolute;top:328px;left:68px;white-space:nowrap" class="ft02">15.5&#160;</p>
<p style="position:absolute;top:328px;left:147px;white-space:nowrap" class="ft02">ACCESSING XMM, YMM AND ZMM REGISTERS</p>
<p style="position:absolute;top:363px;left:68px;white-space:nowrap" class="ft07">The lower 128&#160;bits&#160;of&#160;a YMM register&#160;is aliased to&#160;the corresponding&#160;XMM register.&#160;Legacy&#160;SSE&#160;instructions&#160;(i.e.,&#160;<br/>SIMD instructions operating&#160;on&#160;XMM&#160;state but&#160;not using&#160;the VEX prefix, also&#160;referred to&#160;non-VEX&#160;encoded SIMD&#160;<br/>instructions)&#160;will&#160;not access&#160;the upper&#160;bits (MAX_VL-1:128)&#160;of&#160;the YMM registers.&#160;AVX&#160;and&#160;FMA instructions with&#160;a&#160;<br/>VEX prefix&#160;and&#160;vector length&#160;of 128-bits&#160;zeroes the&#160;upper 128 bits of the&#160;YMM&#160;register.<br/>Upper bits of YMM&#160;registers&#160;(255:128)&#160;can be read and written&#160;to by many&#160;instructions&#160;with a&#160;VEX.256 prefix.&#160;<br/>XSAVE and&#160;XRSTOR&#160;may&#160;be&#160;used&#160;to save&#160;and&#160;restore&#160;the upper bits of the YMM registers.&#160;<br/>The&#160;lower&#160;256&#160;bits of a&#160;ZMM register&#160;are aliased&#160;to the&#160;corresponding YMM register. Legacy SSE&#160;instructions&#160;(i.e.,&#160;<br/>SIMD instructions operating&#160;on&#160;XMM&#160;state but&#160;not using&#160;the VEX prefix, also&#160;referred to&#160;non-VEX&#160;encoded SIMD&#160;<br/>instructions) will&#160;not&#160;access&#160;the upper&#160;bits (MAX_VL-1:128)&#160;of&#160;the ZMM registers,&#160;where MAX_VL&#160;is&#160;maximum&#160;<br/>vector length (currently 512&#160;bits).&#160;AVX&#160;and FMA&#160;instructions&#160;with a&#160;VEX prefix&#160;and vector length of 128-bits&#160;zero&#160;<br/>the upper 384 bits&#160;of the&#160;ZMM register,&#160;while the&#160;VEX&#160;prefix and vector length&#160;of 256-bits&#160;zeroes the upper 256 bits&#160;<br/>of the ZMM&#160;register.<br/>Upper&#160;bits&#160;of&#160;ZMM registers&#160;(511:256) can be&#160;read and&#160;written&#160;to by instructions&#160;with&#160;an EVEX.512 prefix.&#160;</p>
<p style="position:absolute;top:640px;left:68px;white-space:nowrap" class="ft02">15.6&#160;</p>
<p style="position:absolute;top:640px;left:147px;white-space:nowrap" class="ft02">ENHANCED VECTOR PROGRAMMING ENVIRONMENT USING EVEX&#160;</p>
<p style="position:absolute;top:666px;left:146px;white-space:nowrap" class="ft02">ENCODING</p>
<p style="position:absolute;top:700px;left:68px;white-space:nowrap" class="ft06">EVEX-encoded AVX-512&#160;instructions&#160;support an&#160;enhanced&#160;vector programming&#160;environment.&#160;The enhanced&#160;vector&#160;<br/>programming&#160;environment uses the&#160;combination&#160;of&#160;EVEX&#160;bit-field encodings and&#160;a set&#160;of&#160;eight opmask registers&#160;to&#160;<br/>provide&#160;the following capabilities:</p>
<p style="position:absolute;top:755px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:756px;left:93px;white-space:nowrap" class="ft06">Conditional vector&#160;processing&#160;of&#160;an EVEX-encoded&#160;instruction. Opmask registers k1 through k7 can be used to&#160;<br/>conditionally govern the&#160;per-data-element computational&#160;operation&#160;and the&#160;per-element updates to&#160;the&#160;<br/>destination&#160;operand of an&#160;AVX-512 Foundation instruction.&#160;Each bit of&#160;the&#160;opmask&#160;register&#160;governs one&#160;vector&#160;<br/>element&#160;operation&#160;(a vector element can&#160;be&#160;8 bits,&#160;16&#160;bits, 32 bits&#160;or 64 bits).&#160;</p>
<p style="position:absolute;top:827px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:828px;left:93px;white-space:nowrap" class="ft06">In addition to&#160;providing predication&#160;control&#160;on&#160;vector&#160;instructions via EVEX bit-field encoding,&#160;the&#160;opmask&#160;<br/>registers can also be&#160;used&#160;similarly on&#160;general-purpose registers as source/destination&#160;operands using modR/M&#160;<br/>encoding&#160;for non-mask-related&#160;instructions. In this&#160;case, an opmask&#160;register&#160;k0 through&#160;k7&#160;can be selected.</p>
<p style="position:absolute;top:883px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:883px;left:93px;white-space:nowrap" class="ft03">In&#160;64-bit&#160;mode, 32&#160;vector registers&#160;can be&#160;encoded using&#160;the&#160;EVEX prefix.</p>
<p style="position:absolute;top:905px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:906px;left:93px;white-space:nowrap" class="ft06">Broadcast may&#160;be supported&#160;for&#160;some instructions on&#160;the&#160;operand that&#160;can be encoded&#160;as a&#160;memory vector.&#160;<br/>The data&#160;elements&#160;of&#160;a memory vector may be conditionally fetched or&#160;written&#160;to, and the&#160;vector&#160;size&#160;is&#160;<br/>dependent&#160;on&#160;the data transformation function.</p>
<p style="position:absolute;top:961px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:961px;left:93px;white-space:nowrap" class="ft06">Flexible rounding control for the&#160;register-to-register&#160;flavor of EVEX encoded&#160;512-bit and scalar&#160;instructions.&#160;<br/>Four rounding&#160;modes&#160;are supported&#160;by direct encoding&#160;within the EVEX&#160;prefix,&#160;overriding MXCSR settings.</p>
<p style="position:absolute;top:1000px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1000px;left:93px;white-space:nowrap" class="ft03">Broadcast of one&#160;element&#160;to the&#160;rest&#160;of&#160;the destination vector register.</p>
<p style="position:absolute;top:1022px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1023px;left:93px;white-space:nowrap" class="ft06">Compressed 8-bit displacement&#160;encoding&#160;scheme to&#160;increase&#160;the instruction encoding density for instructions&#160;<br/>that&#160;normally require disp32&#160;syntax.</p>
<p style="position:absolute;top:116px;left:195px;white-space:nowrap" class="ft05">Table 15-3.&#160;&#160;Instruction&#160;Mnemonics&#160;That&#160;Do Not&#160;Support&#160;EVEX.128 Encoding&#160;</p>
<p style="position:absolute;top:141px;left:83px;white-space:nowrap" class="ft03">Instruction Group</p>
<p style="position:absolute;top:141px;left:317px;white-space:nowrap" class="ft03">Instruction Mnemonics Supporting EVEX.256&#160;Only Using AVX512VL</p>
<p style="position:absolute;top:173px;left:105px;white-space:nowrap" class="ft03">AVX512F&#160;</p>
<p style="position:absolute;top:164px;left:237px;white-space:nowrap" class="ft03">VBROADCASTSD, VBROADCASTF32X4, VEXTRACTI32X4, VINSERTF32X4, VINSERTI32X4, VPERMD,&#160;</p>
<p style="position:absolute;top:181px;left:267px;white-space:nowrap" class="ft03">VPERMPD,&#160;VPERMPS,&#160;VPERMQ, VSHUFF32X4,&#160;VSHUFF64X2,&#160;VSHUFI32X4,&#160;VSHUFI64X2</p>
<p style="position:absolute;top:205px;left:99px;white-space:nowrap" class="ft03">AVX512CD</p>
<p style="position:absolute;top:237px;left:103px;white-space:nowrap" class="ft03">AVX512DQ</p>
<p style="position:absolute;top:229px;left:225px;white-space:nowrap" class="ft03">VBROADCASTF32X2,&#160;VBROADCASTF64X2,&#160;VBROADCASTI32X4,&#160;VBROADCASTI64X2,&#160;VEXTRACTI64X2,&#160;</p>
<p style="position:absolute;top:245px;left:429px;white-space:nowrap" class="ft03">VINSERTF64X2,&#160;VINSERTI64X2,&#160;</p>
<p style="position:absolute;top:270px;left:102px;white-space:nowrap" class="ft03">AVX512BW</p>
</div>
</body>
</html>
