# This is the Quartus file list for 'ddc_model_DUT'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT.sv
source ../../rtl/ddc_model_rtl/ddc_model/busFabric_ddc_model_DUT_2ouiflr06j68696x6u0qu5xajz.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT.add.tcl
