cscope 15 $HOME/orbit/workspace/SandBox               0002134079
	@Drivers/CC1120/Inc/cc1120_hal_config.h

3 #ià
HAL_ENABLE_CC1120


4 #´agm¨
Úû


6 
	#IOCFG3
 0x0000

	)

7 
	#IOCFG2
 0x0001

	)

8 
	#IOCFG1
 0x0002

	)

9 
	#IOCFG0
 0x0003

	)

10 
	#SYNC3
 0x0004

	)

11 
	#SYNC2
 0x0005

	)

12 
	#SYNC1
 0x0006

	)

13 
	#SYNC0
 0x0007

	)

14 
	#SYNC_CFG1
 0x0008

	)

15 
	#SYNC_CFG0
 0x0009

	)

16 
	#DEVIATION_M
 0x000A

	)

17 
	#MODCFG_DEV_E
 0x000B

	)

18 
	#DCFILT_CFG
 0x000C

	)

19 
	#PREAMBLE_CFG1
 0x000D

	)

20 
	#PREAMBLE_CFG0
 0x000E

	)

21 
	#FREQ_IF_CFG
 0x000F

	)

22 
	#IQIC
 0x0010

	)

23 
	#CHAN_BW
 0x0011

	)

24 
	#MDMCFG1
 0x0012

	)

25 
	#MDMCFG0
 0x0013

	)

26 
	#SYMBOL_RATE2
 0x0014

	)

27 
	#SYMBOL_RATE1
 0x0015

	)

28 
	#SYMBOL_RATE0
 0x0016

	)

29 
	#AGC_REF
 0x0017

	)

30 
	#AGC_CS_THR
 0x0018

	)

31 
	#AGC_GAIN_ADJUST
 0x0019

	)

32 
	#AGC_CFG3
 0x001A

	)

33 
	#AGC_CFG2
 0x001B

	)

34 
	#AGC_CFG1
 0x001C

	)

35 
	#AGC_CFG0
 0x001D

	)

36 
	#FIFO_CFG
 0x001E

	)

37 
	#DEV_ADDR
 0x001F

	)

38 
	#SETTLING_CFG
 0x0020

	)

39 
	#FS_CFG
 0x0021

	)

40 
	#WOR_CFG1
 0x0022

	)

41 
	#WOR_CFG0
 0x0023

	)

42 
	#WOR_EVENT0_MSB
 0x0024

	)

43 
	#WOR_EVENT0_LSB
 0x0025

	)

44 
	#PKT_CFG2
 0x0026

	)

45 
	#PKT_CFG1
 0x0027

	)

46 
	#PKT_CFG0
 0x0028

	)

47 
	#RFEND_CFG1
 0x0029

	)

48 
	#RFEND_CFG0
 0x002A

	)

49 
	#PA_CFG2
 0x002B

	)

50 
	#PA_CFG1
 0x002C

	)

51 
	#PA_CFG0
 0x002D

	)

52 
	#PKT_LEN
 0x002E

	)

53 
	#IF_MIX_CFG
 0x2F00

	)

54 
	#FREQOFF_CFG
 0x2F01

	)

55 
	#TOC_CFG
 0x2F02

	)

56 
	#MARC_SPARE
 0x2F03

	)

57 
	#ECG_CFG
 0x2F04

	)

58 
	#CFM_DATA_CFG
 0x2F05

	)

59 
	#EXT_CTRL
 0x2F06

	)

60 
	#RCCAL_FINE
 0x2F07

	)

61 
	#RCCAL_COARSE
 0x2F08

	)

62 
	#RCCAL_OFFSET
 0x2F09

	)

63 
	#FREQOFF1
 0x2F0A

	)

64 
	#FREQOFF0
 0x2F0B

	)

65 
	#FREQ2
 0x2F0C

	)

66 
	#FREQ1
 0x2F0D

	)

67 
	#FREQ0
 0x2F0E

	)

68 
	#IF_ADC2
 0x2F0F

	)

69 
	#IF_ADC1
 0x2F10

	)

70 
	#IF_ADC0
 0x2F11

	)

71 
	#FS_DIG1
 0x2F12

	)

72 
	#FS_DIG0
 0x2F13

	)

73 
	#FS_CAL3
 0x2F14

	)

74 
	#FS_CAL2
 0x2F15

	)

75 
	#FS_CAL1
 0x2F16

	)

76 
	#FS_CAL0
 0x2F17

	)

77 
	#FS_CHP
 0x2F18

	)

78 
	#FS_DIVTWO
 0x2F19

	)

79 
	#FS_DSM1
 0x2F1A

	)

80 
	#FS_DSM0
 0x2F1B

	)

81 
	#FS_DVC1
 0x2F1C

	)

82 
	#FS_DVC0
 0x2F1D

	)

83 
	#FS_LBI
 0x2F1E

	)

84 
	#FS_PFD
 0x2F1F

	)

85 
	#FS_PRE
 0x2F20

	)

86 
	#FS_REG_DIV_CML
 0x2F21

	)

87 
	#FS_SPARE
 0x2F22

	)

88 
	#FS_VCO4
 0x2F23

	)

89 
	#FS_VCO3
 0x2F24

	)

90 
	#FS_VCO2
 0x2F25

	)

91 
	#FS_VCO1
 0x2F26

	)

92 
	#FS_VCO0
 0x2F27

	)

93 
	#GBIAS6
 0x2F28

	)

94 
	#GBIAS5
 0x2F29

	)

95 
	#GBIAS4
 0x2F2A

	)

96 
	#GBIAS3
 0x2F2B

	)

97 
	#GBIAS2
 0x2F2C

	)

98 
	#GBIAS1
 0x2F2D

	)

99 
	#GBIAS0
 0x2F2E

	)

100 
	#IFAMP
 0x2F2F

	)

101 
	#LNA
 0x2F30

	)

102 
	#RXMIX
 0x2F31

	)

103 
	#XOSC5
 0x2F32

	)

104 
	#XOSC4
 0x2F33

	)

105 
	#XOSC3
 0x2F34

	)

106 
	#XOSC2
 0x2F35

	)

107 
	#XOSC1
 0x2F36

	)

108 
	#XOSC0
 0x2F37

	)

109 
	#ANALOG_SPARE
 0x2F38

	)

110 
	#PA_CFG3
 0x2F39

	)

111 
	#WOR_TIME1
 0x2F64

	)

112 
	#WOR_TIME0
 0x2F65

	)

113 
	#WOR_CAPTURE1
 0x2F66

	)

114 
	#WOR_CAPTURE0
 0x2F67

	)

115 
	#BIST
 0x2F68

	)

116 
	#DCFILTOFFSET_I1
 0x2F69

	)

117 
	#DCFILTOFFSET_I0
 0x2F6A

	)

118 
	#DCFILTOFFSET_Q1
 0x2F6B

	)

119 
	#DCFILTOFFSET_Q0
 0x2F6C

	)

120 
	#IQIE_I1
 0x2F6D

	)

121 
	#IQIE_I0
 0x2F6E

	)

122 
	#IQIE_Q1
 0x2F6F

	)

123 
	#IQIE_Q0
 0x2F70

	)

124 
	#RSSI1
 0x2F71

	)

125 
	#RSSI0
 0x2F72

	)

126 
	#MARCSTATE
 0x2F73

	)

127 
	#LQI_VAL
 0x2F74

	)

128 
	#PQT_SYNC_ERR
 0x2F75

	)

129 
	#DEM_STATUS
 0x2F76

	)

130 
	#FREQOFF_EST1
 0x2F77

	)

131 
	#FREQOFF_EST0
 0x2F78

	)

132 
	#AGC_GAIN3
 0x2F79

	)

133 
	#AGC_GAIN2
 0x2F7A

	)

134 
	#AGC_GAIN1
 0x2F7B

	)

135 
	#AGC_GAIN0
 0x2F7C

	)

136 
	#CFM_RX_DATA_OUT
 0x2F7D

	)

137 
	#CFM_TX_DATA_IN
 0x2F7E

	)

138 
	#ASK_SOFT_RX_DATA
 0x2F7F

	)

139 
	#RNDGEN
 0x2F80

	)

140 
	#MAGN2
 0x2F81

	)

141 
	#MAGN1
 0x2F82

	)

142 
	#MAGN0
 0x2F83

	)

143 
	#ANG1
 0x2F84

	)

144 
	#ANG0
 0x2F85

	)

145 
	#CHFILT_I2
 0x2F86

	)

146 
	#CHFILT_I1
 0x2F87

	)

147 
	#CHFILT_I0
 0x2F88

	)

148 
	#CHFILT_Q2
 0x2F89

	)

149 
	#CHFILT_Q1
 0x2F8A

	)

150 
	#CHFILT_Q0
 0x2F8B

	)

151 
	#GPIO_STATUS
 0x2F8C

	)

152 
	#FSCAL_CTRL
 0x2F8D

	)

153 
	#PHASE_ADJUST
 0x2F8E

	)

154 
	#PARTNUMBER
 0x2F8F

	)

155 
	#PARTVERSION
 0x2F90

	)

156 
	#SERIAL_STATUS
 0x2F91

	)

157 
	#MODEM_STATUS1
 0x2F92

	)

158 
	#MODEM_STATUS0
 0x2F93

	)

159 
	#MARC_STATUS1
 0x2F94

	)

160 
	#MARC_STATUS0
 0x2F95

	)

161 
	#PA_IFAMP_TEST
 0x2F96

	)

162 
	#FSRF_TEST
 0x2F97

	)

163 
	#PRE_TEST
 0x2F98

	)

164 
	#PRE_OVR
 0x2F99

	)

165 
	#ADC_TEST
 0x2F9A

	)

166 
	#DVC_TEST
 0x2F9B

	)

167 
	#ATEST
 0x2F9C

	)

168 
	#ATEST_LVDS
 0x2F9D

	)

169 
	#ATEST_MODE
 0x2F9E

	)

170 
	#XOSC_TEST1
 0x2F9F

	)

171 
	#XOSC_TEST0
 0x2FA0

	)

172 
	#RXFIRST
 0x2FD2

	)

173 
	#TXFIRST
 0x2FD3

	)

174 
	#RXLAST
 0x2FD4

	)

175 
	#TXLAST
 0x2FD5

	)

176 
	#NUM_TXBYTES
 0x2FD6

	)

177 
	#NUM_RXBYTES
 0x2FD7

	)

178 
	#FIFO_NUM_TXBYTES
 0x2FD8

	)

179 
	#FIFO_NUM_RXBYTES
 0x2FD9

	)

	@Drivers/CC1120/cc1120_hal_init.c

13 
	~"Inc/cc1120_h®_cÚfig.h
"

14 
	~"Inc/cc1120_h®_š™.h
"

17 cÚ¡ 
CC1120_Regi¡”S‘tšgs_t
 
	gCC1120_txIn™Regi¡”s
[] =

19 { 
IOCFG3
, 0x06 },

20 { 
IOCFG2
, 0x02 },

21 { 
IOCFG1
, 0x40 },

22 { 
IOCFG0
, 0x40 },

23 { 
SYNC3
, 0x00 },

24 { 
SYNC2
, 0x00 },

25 { 
SYNC1
, 0x7A },

26 { 
SYNC0
, 0x0E },

27 { 
SYNC_CFG1
, 0x0B },

28 { 
SYNC_CFG0
, 0x03 },

29 { 
DCFILT_CFG
, 0x1C },

30 { 
PREAMBLE_CFG1
, 0x00 },

31 { 
PREAMBLE_CFG0
, 0x0A },

32 { 
IQIC
, 0xC6 },

33 { 
CHAN_BW
, 0x08 },

34 { 
MDMCFG0
, 0x05 },

35 { 
SYMBOL_RATE2
, 0x73 },

36 { 
AGC_REF
, 0x20 },

37 { 
AGC_CS_THR
, 0x19 },

38 { 
AGC_CFG1
, 0xA9 },

39 { 
FIFO_CFG
, 
CC1120_TXFIFO_THR
 },

40 { 
SETTLING_CFG
, 0x03 },

41 { 
FS_CFG
, 0x14 },

42 { 
PKT_CFG1
, 0x00 },

43 { 
PKT_CFG0
, 
CC1120_FIXED_PKT_LEN
 },

44 { 
PA_CFG2
, 0x2F },

45 { 
PA_CFG0
, 0x7D },

46 { 
PKT_LEN
, 0xFF },

47 { 
IF_MIX_CFG
, 0x00 },

48 { 
FREQOFF_CFG
, 0x22 },

49 { 
FREQ2
, 0x6C },

50 { 
FREQ1
, 0xF1 },

51 { 
FREQ0
, 0x2F },

52 { 
FS_DIG1
, 0x00 },

53 { 
FS_DIG0
, 0x5F },

54 { 
FS_CAL1
, 0x40 },

55 { 
FS_CAL0
, 0x0E },

56 { 
FS_DIVTWO
, 0x03 },

57 { 
FS_DSM0
, 0x33 },

58 { 
FS_DVC0
, 0x17 },

59 { 
FS_PFD
, 0x50 },

60 { 
FS_PRE
, 0x6E },

61 { 
FS_REG_DIV_CML
, 0x14 },

62 { 
FS_SPARE
, 0xAC },

63 { 
FS_VCO4
, 0x13 },

64 { 
FS_VCO1
, 0xAC },

65 { 
FS_VCO0
, 0xB4 },

66 { 
XOSC5
, 0x0E },

67 { 
XOSC1
, 0x03 },

68 { 
DCFILTOFFSET_I1
, 0xF8 },

69 { 
DCFILTOFFSET_I0
, 0x39 },

70 { 
DCFILTOFFSET_Q1
, 0x0E },

71 { 
DCFILTOFFSET_Q0
, 0x9B },

72 { 
CFM_DATA_CFG
, 0x00 },

73 { 
IQIE_I1
, 0xEF },

74 { 
IQIE_I0
, 0xDE },

75 { 
IQIE_Q1
, 0x02 },

76 { 
IQIE_Q0
, 0x2F },

77 { 
AGC_GAIN1
, 0x13 },

78 { 
SERIAL_STATUS
, 0x10 },

79 { 
MODCFG_DEV_E
, 0x0B } };

81 cÚ¡ 
CC120_Regi¡”S‘tšgs_t
 
	gCC1120_cwRegi¡”s
[] =

83 { 
IOCFG3
, 0xB0 },

84 { 
IOCFG2
, 0x08 },

85 { 
IOCFG1
, 0xB0 },

86 { 
IOCFG0
, 0x09 },

87 { 
SYNC_CFG1
, 0x0B },

88 { 
DEVIATION_M
, 0x26 },

89 { 
MODCFG_DEV_E
, 0x05 },

90 { 
DCFILT_CFG
, 0x13 },

91 { 
PREAMBLE_CFG1
, 0x00 },

92 { 
PREAMBLE_CFG0
, 0x33 },

93 { 
IQIC
, 0x00 },

94 { 
CHAN_BW
, 0x03 },

95 { 
MDMCFG0
, 0x04 },

96 { 
AGC_REF
, 0x30 },

97 { 
AGC_CS_THR
, 0xEC },

98 { 
AGC_CFG3
, 0xD1 },

99 { 
AGC_CFG2
, 0x3F },

100 { 
AGC_CFG1
, 0x32 },

101 { 
AGC_CFG0
, 0x9F },

102 { 
FIFO_CFG
, 0x00 },

103 { 
FS_CFG
, 0x14 },

104 { 
PKT_CFG2
, 0x06 },

105 { 
PKT_CFG1
, 0x00 },

106 { 
PKT_CFG0
, 0x40 },

107 { 
PA_CFG2
, 0x66 },

108 { 
PA_CFG0
, 0x56 },

109 { 
IF_MIX_CFG
, 0x00 },

110 { 
FREQOFF_CFG
, 0x00 },

111 { 
TOC_CFG
, 0x0A },

112 { 
CFM_DATA_CFG
, 0x01 },

113 { 
FREQ2
, 0x6C },

114 { 
FREQ1
, 0xF1 },

115 { 
FREQ0
, 0x2F },

116 { 
FS_DIG1
, 0x00 },

117 { 
FS_DIG0
, 0x5F },

118 { 
FS_CAL1
, 0x40 },

119 { 
FS_CAL0
, 0x0E },

120 { 
FS_DIVTWO
, 0x03 },

121 { 
FS_DSM0
, 0x33 },

122 { 
FS_DVC0
, 0x17 },

123 { 
FS_PFD
, 0x50 },

124 { 
FS_PRE
, 0x6E },

125 { 
FS_REG_DIV_CML
, 0x14 },

126 { 
FS_SPARE
, 0xAC },

127 { 
FS_VCO0
, 0xB4 },

128 { 
XOSC5
, 0x0E },

129 { 
XOSC1
, 0x03 },

132 
	#HAL_CC1120_NUM_CW_REGS
 (
CC1120_cwRegi¡”s
è/ (
CC1120_Regi¡”S‘tšgs_t
)

	)

137 
	$cc1120_h®_cwCÚfig
()

142 
i
 = 0; i < 
HAL_CC1120_NUM_CW_REGS
; i++)

144 
	`cc1120_h®_txPoke
(
CC1120_cwRegi¡”s
[
i
].
addr
, CC1120_cwRegi¡”s[i].
d©a
);

146 
	}
}

	@Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h

50 #iâdeà
__STM32F401xE_H


51 
	#__STM32F401xE_H


	)

53 #ifdeà
__ýlu¥lus


64 
	#__CM4_REV
 0x0001U

	)

65 
	#__MPU_PRESENT
 1U

	)

66 
	#__NVIC_PRIO_BITS
 4U

	)

67 
	#__V’dÜ_SysTickCÚfig
 0U

	)

68 
	#__FPU_PRESENT
 1U

	)

85 
NÚMaskabËIÁ_IRQn
 = -14,

86 
MemÜyMªagem’t_IRQn
 = -12,

87 
BusFauÉ_IRQn
 = -11,

88 
U§geFauÉ_IRQn
 = -10,

89 
SVC®l_IRQn
 = -5,

90 
DebugMÚ™Ü_IRQn
 = -4,

91 
P’dSV_IRQn
 = -2,

92 
SysTick_IRQn
 = -1,

94 
WWDG_IRQn
 = 0,

95 
PVD_IRQn
 = 1,

96 
TAMP_STAMP_IRQn
 = 2,

97 
RTC_WKUP_IRQn
 = 3,

98 
FLASH_IRQn
 = 4,

99 
RCC_IRQn
 = 5,

100 
EXTI0_IRQn
 = 6,

101 
EXTI1_IRQn
 = 7,

102 
EXTI2_IRQn
 = 8,

103 
EXTI3_IRQn
 = 9,

104 
EXTI4_IRQn
 = 10,

105 
DMA1_SŒ—m0_IRQn
 = 11,

106 
DMA1_SŒ—m1_IRQn
 = 12,

107 
DMA1_SŒ—m2_IRQn
 = 13,

108 
DMA1_SŒ—m3_IRQn
 = 14,

109 
DMA1_SŒ—m4_IRQn
 = 15,

110 
DMA1_SŒ—m5_IRQn
 = 16,

111 
DMA1_SŒ—m6_IRQn
 = 17,

112 
ADC_IRQn
 = 18,

113 
EXTI9_5_IRQn
 = 23,

114 
TIM1_BRK_TIM9_IRQn
 = 24,

115 
TIM1_UP_TIM10_IRQn
 = 25,

116 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

117 
TIM1_CC_IRQn
 = 27,

118 
TIM2_IRQn
 = 28,

119 
TIM3_IRQn
 = 29,

120 
TIM4_IRQn
 = 30,

121 
I2C1_EV_IRQn
 = 31,

122 
I2C1_ER_IRQn
 = 32,

123 
I2C2_EV_IRQn
 = 33,

124 
I2C2_ER_IRQn
 = 34,

125 
SPI1_IRQn
 = 35,

126 
SPI2_IRQn
 = 36,

127 
USART1_IRQn
 = 37,

128 
USART2_IRQn
 = 38,

129 
EXTI15_10_IRQn
 = 40,

130 
RTC_AÏrm_IRQn
 = 41,

131 
OTG_FS_WKUP_IRQn
 = 42,

132 
DMA1_SŒ—m7_IRQn
 = 47,

133 
SDIO_IRQn
 = 49,

134 
TIM5_IRQn
 = 50,

135 
SPI3_IRQn
 = 51,

136 
DMA2_SŒ—m0_IRQn
 = 56,

137 
DMA2_SŒ—m1_IRQn
 = 57,

138 
DMA2_SŒ—m2_IRQn
 = 58,

139 
DMA2_SŒ—m3_IRQn
 = 59,

140 
DMA2_SŒ—m4_IRQn
 = 60,

141 
OTG_FS_IRQn
 = 67,

142 
DMA2_SŒ—m5_IRQn
 = 68,

143 
DMA2_SŒ—m6_IRQn
 = 69,

144 
DMA2_SŒ—m7_IRQn
 = 70,

145 
USART6_IRQn
 = 71,

146 
I2C3_EV_IRQn
 = 72,

147 
I2C3_ER_IRQn
 = 73,

148 
FPU_IRQn
 = 81,

149 
SPI4_IRQn
 = 84

150 } 
	tIRQn_Ty³
;

156 
	~"cÜe_cm4.h
"

157 
	~"sy¡em_¡m32f4xx.h
"

158 
	~<¡dšt.h
>

170 
__IO
 
ušt32_t
 
SR
;

171 
__IO
 
ušt32_t
 
CR1
;

172 
__IO
 
ušt32_t
 
CR2
;

173 
__IO
 
ušt32_t
 
SMPR1
;

174 
__IO
 
ušt32_t
 
SMPR2
;

175 
__IO
 
ušt32_t
 
JOFR1
;

176 
__IO
 
ušt32_t
 
JOFR2
;

177 
__IO
 
ušt32_t
 
JOFR3
;

178 
__IO
 
ušt32_t
 
JOFR4
;

179 
__IO
 
ušt32_t
 
HTR
;

180 
__IO
 
ušt32_t
 
LTR
;

181 
__IO
 
ušt32_t
 
SQR1
;

182 
__IO
 
ušt32_t
 
SQR2
;

183 
__IO
 
ušt32_t
 
SQR3
;

184 
__IO
 
ušt32_t
 
JSQR
;

185 
__IO
 
ušt32_t
 
JDR1
;

186 
__IO
 
ušt32_t
 
JDR2
;

187 
__IO
 
ušt32_t
 
JDR3
;

188 
__IO
 
ušt32_t
 
JDR4
;

189 
__IO
 
ušt32_t
 
DR
;

190 } 
	tADC_Ty³Def
;

194 
__IO
 
ušt32_t
 
CSR
;

195 
__IO
 
ušt32_t
 
CCR
;

196 
__IO
 
ušt32_t
 
CDR
;

198 } 
	tADC_CommÚ_Ty³Def
;

206 
__IO
 
ušt32_t
 
DR
;

207 
__IO
 
ušt8_t
 
IDR
;

208 
ušt8_t
 
RESERVED0
;

209 
ušt16_t
 
RESERVED1
;

210 
__IO
 
ušt32_t
 
CR
;

211 } 
	tCRC_Ty³Def
;

219 
__IO
 
ušt32_t
 
IDCODE
;

220 
__IO
 
ušt32_t
 
CR
;

221 
__IO
 
ušt32_t
 
APB1FZ
;

222 
__IO
 
ušt32_t
 
APB2FZ
;

223 }
	tDBGMCU_Ty³Def
;

232 
__IO
 
ušt32_t
 
CR
;

233 
__IO
 
ušt32_t
 
NDTR
;

234 
__IO
 
ušt32_t
 
PAR
;

235 
__IO
 
ušt32_t
 
M0AR
;

236 
__IO
 
ušt32_t
 
M1AR
;

237 
__IO
 
ušt32_t
 
FCR
;

238 } 
	tDMA_SŒ—m_Ty³Def
;

242 
__IO
 
ušt32_t
 
LISR
;

243 
__IO
 
ušt32_t
 
HISR
;

244 
__IO
 
ušt32_t
 
LIFCR
;

245 
__IO
 
ušt32_t
 
HIFCR
;

246 } 
	tDMA_Ty³Def
;

254 
__IO
 
ušt32_t
 
IMR
;

255 
__IO
 
ušt32_t
 
EMR
;

256 
__IO
 
ušt32_t
 
RTSR
;

257 
__IO
 
ušt32_t
 
FTSR
;

258 
__IO
 
ušt32_t
 
SWIER
;

259 
__IO
 
ušt32_t
 
PR
;

260 } 
	tEXTI_Ty³Def
;

268 
__IO
 
ušt32_t
 
ACR
;

269 
__IO
 
ušt32_t
 
KEYR
;

270 
__IO
 
ušt32_t
 
OPTKEYR
;

271 
__IO
 
ušt32_t
 
SR
;

272 
__IO
 
ušt32_t
 
CR
;

273 
__IO
 
ušt32_t
 
OPTCR
;

274 
__IO
 
ušt32_t
 
OPTCR1
;

275 } 
	tFLASH_Ty³Def
;

283 
__IO
 
ušt32_t
 
MODER
;

284 
__IO
 
ušt32_t
 
OTYPER
;

285 
__IO
 
ušt32_t
 
OSPEEDR
;

286 
__IO
 
ušt32_t
 
PUPDR
;

287 
__IO
 
ušt32_t
 
IDR
;

288 
__IO
 
ušt32_t
 
ODR
;

289 
__IO
 
ušt32_t
 
BSRR
;

290 
__IO
 
ušt32_t
 
LCKR
;

291 
__IO
 
ušt32_t
 
AFR
[2];

292 } 
	tGPIO_Ty³Def
;

300 
__IO
 
ušt32_t
 
MEMRMP
;

301 
__IO
 
ušt32_t
 
PMC
;

302 
__IO
 
ušt32_t
 
EXTICR
[4];

303 
ušt32_t
 
RESERVED
[2];

304 
__IO
 
ušt32_t
 
CMPCR
;

305 } 
	tSYSCFG_Ty³Def
;

313 
__IO
 
ušt32_t
 
CR1
;

314 
__IO
 
ušt32_t
 
CR2
;

315 
__IO
 
ušt32_t
 
OAR1
;

316 
__IO
 
ušt32_t
 
OAR2
;

317 
__IO
 
ušt32_t
 
DR
;

318 
__IO
 
ušt32_t
 
SR1
;

319 
__IO
 
ušt32_t
 
SR2
;

320 
__IO
 
ušt32_t
 
CCR
;

321 
__IO
 
ušt32_t
 
TRISE
;

322 
__IO
 
ušt32_t
 
FLTR
;

323 } 
	tI2C_Ty³Def
;

331 
__IO
 
ušt32_t
 
KR
;

332 
__IO
 
ušt32_t
 
PR
;

333 
__IO
 
ušt32_t
 
RLR
;

334 
__IO
 
ušt32_t
 
SR
;

335 } 
	tIWDG_Ty³Def
;

344 
__IO
 
ušt32_t
 
CR
;

345 
__IO
 
ušt32_t
 
CSR
;

346 } 
	tPWR_Ty³Def
;

354 
__IO
 
ušt32_t
 
CR
;

355 
__IO
 
ušt32_t
 
PLLCFGR
;

356 
__IO
 
ušt32_t
 
CFGR
;

357 
__IO
 
ušt32_t
 
CIR
;

358 
__IO
 
ušt32_t
 
AHB1RSTR
;

359 
__IO
 
ušt32_t
 
AHB2RSTR
;

360 
__IO
 
ušt32_t
 
AHB3RSTR
;

361 
ušt32_t
 
RESERVED0
;

362 
__IO
 
ušt32_t
 
APB1RSTR
;

363 
__IO
 
ušt32_t
 
APB2RSTR
;

364 
ušt32_t
 
RESERVED1
[2];

365 
__IO
 
ušt32_t
 
AHB1ENR
;

366 
__IO
 
ušt32_t
 
AHB2ENR
;

367 
__IO
 
ušt32_t
 
AHB3ENR
;

368 
ušt32_t
 
RESERVED2
;

369 
__IO
 
ušt32_t
 
APB1ENR
;

370 
__IO
 
ušt32_t
 
APB2ENR
;

371 
ušt32_t
 
RESERVED3
[2];

372 
__IO
 
ušt32_t
 
AHB1LPENR
;

373 
__IO
 
ušt32_t
 
AHB2LPENR
;

374 
__IO
 
ušt32_t
 
AHB3LPENR
;

375 
ušt32_t
 
RESERVED4
;

376 
__IO
 
ušt32_t
 
APB1LPENR
;

377 
__IO
 
ušt32_t
 
APB2LPENR
;

378 
ušt32_t
 
RESERVED5
[2];

379 
__IO
 
ušt32_t
 
BDCR
;

380 
__IO
 
ušt32_t
 
CSR
;

381 
ušt32_t
 
RESERVED6
[2];

382 
__IO
 
ušt32_t
 
SSCGR
;

383 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

384 
ušt32_t
 
RESERVED7
[1];

385 
__IO
 
ušt32_t
 
DCKCFGR
;

386 } 
	tRCC_Ty³Def
;

394 
__IO
 
ušt32_t
 
TR
;

395 
__IO
 
ušt32_t
 
DR
;

396 
__IO
 
ušt32_t
 
CR
;

397 
__IO
 
ušt32_t
 
ISR
;

398 
__IO
 
ušt32_t
 
PRER
;

399 
__IO
 
ušt32_t
 
WUTR
;

400 
__IO
 
ušt32_t
 
CALIBR
;

401 
__IO
 
ušt32_t
 
ALRMAR
;

402 
__IO
 
ušt32_t
 
ALRMBR
;

403 
__IO
 
ušt32_t
 
WPR
;

404 
__IO
 
ušt32_t
 
SSR
;

405 
__IO
 
ušt32_t
 
SHIFTR
;

406 
__IO
 
ušt32_t
 
TSTR
;

407 
__IO
 
ušt32_t
 
TSDR
;

408 
__IO
 
ušt32_t
 
TSSSR
;

409 
__IO
 
ušt32_t
 
CALR
;

410 
__IO
 
ušt32_t
 
TAFCR
;

411 
__IO
 
ušt32_t
 
ALRMASSR
;

412 
__IO
 
ušt32_t
 
ALRMBSSR
;

413 
ušt32_t
 
RESERVED7
;

414 
__IO
 
ušt32_t
 
BKP0R
;

415 
__IO
 
ušt32_t
 
BKP1R
;

416 
__IO
 
ušt32_t
 
BKP2R
;

417 
__IO
 
ušt32_t
 
BKP3R
;

418 
__IO
 
ušt32_t
 
BKP4R
;

419 
__IO
 
ušt32_t
 
BKP5R
;

420 
__IO
 
ušt32_t
 
BKP6R
;

421 
__IO
 
ušt32_t
 
BKP7R
;

422 
__IO
 
ušt32_t
 
BKP8R
;

423 
__IO
 
ušt32_t
 
BKP9R
;

424 
__IO
 
ušt32_t
 
BKP10R
;

425 
__IO
 
ušt32_t
 
BKP11R
;

426 
__IO
 
ušt32_t
 
BKP12R
;

427 
__IO
 
ušt32_t
 
BKP13R
;

428 
__IO
 
ušt32_t
 
BKP14R
;

429 
__IO
 
ušt32_t
 
BKP15R
;

430 
__IO
 
ušt32_t
 
BKP16R
;

431 
__IO
 
ušt32_t
 
BKP17R
;

432 
__IO
 
ušt32_t
 
BKP18R
;

433 
__IO
 
ušt32_t
 
BKP19R
;

434 } 
	tRTC_Ty³Def
;

442 
__IO
 
ušt32_t
 
POWER
;

443 
__IO
 
ušt32_t
 
CLKCR
;

444 
__IO
 
ušt32_t
 
ARG
;

445 
__IO
 
ušt32_t
 
CMD
;

446 
__IO
 cÚ¡ 
ušt32_t
 
RESPCMD
;

447 
__IO
 cÚ¡ 
ušt32_t
 
RESP1
;

448 
__IO
 cÚ¡ 
ušt32_t
 
RESP2
;

449 
__IO
 cÚ¡ 
ušt32_t
 
RESP3
;

450 
__IO
 cÚ¡ 
ušt32_t
 
RESP4
;

451 
__IO
 
ušt32_t
 
DTIMER
;

452 
__IO
 
ušt32_t
 
DLEN
;

453 
__IO
 
ušt32_t
 
DCTRL
;

454 
__IO
 cÚ¡ 
ušt32_t
 
DCOUNT
;

455 
__IO
 cÚ¡ 
ušt32_t
 
STA
;

456 
__IO
 
ušt32_t
 
ICR
;

457 
__IO
 
ušt32_t
 
MASK
;

458 
ušt32_t
 
RESERVED0
[2];

459 
__IO
 cÚ¡ 
ušt32_t
 
FIFOCNT
;

460 
ušt32_t
 
RESERVED1
[13];

461 
__IO
 
ušt32_t
 
FIFO
;

462 } 
	tSDIO_Ty³Def
;

470 
__IO
 
ušt32_t
 
CR1
;

471 
__IO
 
ušt32_t
 
CR2
;

472 
__IO
 
ušt32_t
 
SR
;

473 
__IO
 
ušt32_t
 
DR
;

474 
__IO
 
ušt32_t
 
CRCPR
;

475 
__IO
 
ušt32_t
 
RXCRCR
;

476 
__IO
 
ušt32_t
 
TXCRCR
;

477 
__IO
 
ušt32_t
 
I2SCFGR
;

478 
__IO
 
ušt32_t
 
I2SPR
;

479 } 
	tSPI_Ty³Def
;

488 
__IO
 
ušt32_t
 
CR1
;

489 
__IO
 
ušt32_t
 
CR2
;

490 
__IO
 
ušt32_t
 
SMCR
;

491 
__IO
 
ušt32_t
 
DIER
;

492 
__IO
 
ušt32_t
 
SR
;

493 
__IO
 
ušt32_t
 
EGR
;

494 
__IO
 
ušt32_t
 
CCMR1
;

495 
__IO
 
ušt32_t
 
CCMR2
;

496 
__IO
 
ušt32_t
 
CCER
;

497 
__IO
 
ušt32_t
 
CNT
;

498 
__IO
 
ušt32_t
 
PSC
;

499 
__IO
 
ušt32_t
 
ARR
;

500 
__IO
 
ušt32_t
 
RCR
;

501 
__IO
 
ušt32_t
 
CCR1
;

502 
__IO
 
ušt32_t
 
CCR2
;

503 
__IO
 
ušt32_t
 
CCR3
;

504 
__IO
 
ušt32_t
 
CCR4
;

505 
__IO
 
ušt32_t
 
BDTR
;

506 
__IO
 
ušt32_t
 
DCR
;

507 
__IO
 
ušt32_t
 
DMAR
;

508 
__IO
 
ušt32_t
 
OR
;

509 } 
	tTIM_Ty³Def
;

517 
__IO
 
ušt32_t
 
SR
;

518 
__IO
 
ušt32_t
 
DR
;

519 
__IO
 
ušt32_t
 
BRR
;

520 
__IO
 
ušt32_t
 
CR1
;

521 
__IO
 
ušt32_t
 
CR2
;

522 
__IO
 
ušt32_t
 
CR3
;

523 
__IO
 
ušt32_t
 
GTPR
;

524 } 
	tUSART_Ty³Def
;

532 
__IO
 
ušt32_t
 
CR
;

533 
__IO
 
ušt32_t
 
CFR
;

534 
__IO
 
ušt32_t
 
SR
;

535 } 
	tWWDG_Ty³Def
;

541 
__IO
 
ušt32_t
 
GOTGCTL
;

542 
__IO
 
ušt32_t
 
GOTGINT
;

543 
__IO
 
ušt32_t
 
GAHBCFG
;

544 
__IO
 
ušt32_t
 
GUSBCFG
;

545 
__IO
 
ušt32_t
 
GRSTCTL
;

546 
__IO
 
ušt32_t
 
GINTSTS
;

547 
__IO
 
ušt32_t
 
GINTMSK
;

548 
__IO
 
ušt32_t
 
GRXSTSR
;

549 
__IO
 
ušt32_t
 
GRXSTSP
;

550 
__IO
 
ušt32_t
 
GRXFSIZ
;

551 
__IO
 
ušt32_t
 
DIEPTXF0_HNPTXFSIZ
;

552 
__IO
 
ušt32_t
 
HNPTXSTS
;

553 
ušt32_t
 
Re£rved30
[2];

554 
__IO
 
ušt32_t
 
GCCFG
;

555 
__IO
 
ušt32_t
 
CID
;

556 
ušt32_t
 
Re£rved40
[48];

557 
__IO
 
ušt32_t
 
HPTXFSIZ
;

558 
__IO
 
ušt32_t
 
DIEPTXF
[0x0F];

559 } 
	tUSB_OTG_Glob®Ty³Def
;

566 
__IO
 
ušt32_t
 
DCFG
;

567 
__IO
 
ušt32_t
 
DCTL
;

568 
__IO
 
ušt32_t
 
DSTS
;

569 
ušt32_t
 
Re£rved0C
;

570 
__IO
 
ušt32_t
 
DIEPMSK
;

571 
__IO
 
ušt32_t
 
DOEPMSK
;

572 
__IO
 
ušt32_t
 
DAINT
;

573 
__IO
 
ušt32_t
 
DAINTMSK
;

574 
ušt32_t
 
Re£rved20
;

575 
ušt32_t
 
Re£rved9
;

576 
__IO
 
ušt32_t
 
DVBUSDIS
;

577 
__IO
 
ušt32_t
 
DVBUSPULSE
;

578 
__IO
 
ušt32_t
 
DTHRCTL
;

579 
__IO
 
ušt32_t
 
DIEPEMPMSK
;

580 
__IO
 
ušt32_t
 
DEACHINT
;

581 
__IO
 
ušt32_t
 
DEACHMSK
;

582 
ušt32_t
 
Re£rved40
;

583 
__IO
 
ušt32_t
 
DINEP1MSK
;

584 
ušt32_t
 
Re£rved44
[15];

585 
__IO
 
ušt32_t
 
DOUTEP1MSK
;

586 } 
	tUSB_OTG_DeviûTy³Def
;

593 
__IO
 
ušt32_t
 
DIEPCTL
;

594 
ušt32_t
 
Re£rved04
;

595 
__IO
 
ušt32_t
 
DIEPINT
;

596 
ušt32_t
 
Re£rved0C
;

597 
__IO
 
ušt32_t
 
DIEPTSIZ
;

598 
__IO
 
ušt32_t
 
DIEPDMA
;

599 
__IO
 
ušt32_t
 
DTXFSTS
;

600 
ušt32_t
 
Re£rved18
;

601 } 
	tUSB_OTG_INEndpoštTy³Def
;

608 
__IO
 
ušt32_t
 
DOEPCTL
;

609 
ušt32_t
 
Re£rved04
;

610 
__IO
 
ušt32_t
 
DOEPINT
;

611 
ušt32_t
 
Re£rved0C
;

612 
__IO
 
ušt32_t
 
DOEPTSIZ
;

613 
__IO
 
ušt32_t
 
DOEPDMA
;

614 
ušt32_t
 
Re£rved18
[2];

615 } 
	tUSB_OTG_OUTEndpoštTy³Def
;

622 
__IO
 
ušt32_t
 
HCFG
;

623 
__IO
 
ušt32_t
 
HFIR
;

624 
__IO
 
ušt32_t
 
HFNUM
;

625 
ušt32_t
 
Re£rved40C
;

626 
__IO
 
ušt32_t
 
HPTXSTS
;

627 
__IO
 
ušt32_t
 
HAINT
;

628 
__IO
 
ušt32_t
 
HAINTMSK
;

629 } 
	tUSB_OTG_Ho¡Ty³Def
;

636 
__IO
 
ušt32_t
 
HCCHAR
;

637 
__IO
 
ušt32_t
 
HCSPLT
;

638 
__IO
 
ušt32_t
 
HCINT
;

639 
__IO
 
ušt32_t
 
HCINTMSK
;

640 
__IO
 
ušt32_t
 
HCTSIZ
;

641 
__IO
 
ušt32_t
 
HCDMA
;

642 
ušt32_t
 
Re£rved
[2];

643 } 
	tUSB_OTG_Ho¡ChªÃlTy³Def
;

652 
	#FLASH_BASE
 0x08000000UL

	)

653 
	#SRAM1_BASE
 0x20000000UL

	)

654 
	#PERIPH_BASE
 0x40000000UL

	)

655 
	#SRAM1_BB_BASE
 0x22000000UL

	)

656 
	#PERIPH_BB_BASE
 0x42000000UL

	)

657 
	#BKPSRAM_BB_BASE
 0x42480000UL

	)

658 
	#FLASH_END
 0x0807FFFFUL

	)

659 
	#FLASH_OTP_BASE
 0x1FFF7800UL

	)

660 
	#FLASH_OTP_END
 0x1FFF7A0FUL

	)

663 
	#SRAM_BASE
 
SRAM1_BASE


	)

664 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

667 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

668 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000UL)

	)

669 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000UL)

	)

670 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000UL)

	)

673 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000UL)

	)

674 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400UL)

	)

675 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800UL)

	)

676 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00UL)

	)

677 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800UL)

	)

678 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00UL)

	)

679 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000UL)

	)

680 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400UL)

	)

681 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800UL)

	)

682 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00UL)

	)

683 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000UL)

	)

684 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400UL)

	)

685 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400UL)

	)

686 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800UL)

	)

687 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00UL)

	)

688 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000UL)

	)

691 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000UL)

	)

692 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000UL)

	)

693 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400UL)

	)

694 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000UL)

	)

695 
	#ADC1_COMMON_BASE
 (
APB2PERIPH_BASE
 + 0x2300UL)

	)

697 
	#ADC_BASE
 
ADC1_COMMON_BASE


	)

698 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00UL)

	)

699 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000UL)

	)

700 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400UL)

	)

701 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800UL)

	)

702 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00UL)

	)

703 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000UL)

	)

704 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400UL)

	)

705 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800UL)

	)

708 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000UL)

	)

709 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400UL)

	)

710 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800UL)

	)

711 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00UL)

	)

712 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000UL)

	)

713 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00UL)

	)

714 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000UL)

	)

715 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800UL)

	)

716 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00UL)

	)

717 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000UL)

	)

718 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010UL)

	)

719 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028UL)

	)

720 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040UL)

	)

721 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058UL)

	)

722 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070UL)

	)

723 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088UL)

	)

724 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0UL)

	)

725 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8UL)

	)

726 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400UL)

	)

727 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010UL)

	)

728 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028UL)

	)

729 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040UL)

	)

730 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058UL)

	)

731 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070UL)

	)

732 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088UL)

	)

733 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0UL)

	)

734 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8UL)

	)

738 
	#DBGMCU_BASE
 0xE0042000UL

	)

740 
	#USB_OTG_FS_PERIPH_BASE
 0x50000000UL

	)

742 
	#USB_OTG_GLOBAL_BASE
 0x000UL

	)

743 
	#USB_OTG_DEVICE_BASE
 0x800UL

	)

744 
	#USB_OTG_IN_ENDPOINT_BASE
 0x900UL

	)

745 
	#USB_OTG_OUT_ENDPOINT_BASE
 0xB00UL

	)

746 
	#USB_OTG_EP_REG_SIZE
 0x20UL

	)

747 
	#USB_OTG_HOST_BASE
 0x400UL

	)

748 
	#USB_OTG_HOST_PORT_BASE
 0x440UL

	)

749 
	#USB_OTG_HOST_CHANNEL_BASE
 0x500UL

	)

750 
	#USB_OTG_HOST_CHANNEL_SIZE
 0x20UL

	)

751 
	#USB_OTG_PCGCCTL_BASE
 0xE00UL

	)

752 
	#USB_OTG_FIFO_BASE
 0x1000UL

	)

753 
	#USB_OTG_FIFO_SIZE
 0x1000UL

	)

755 
	#UID_BASE
 0x1FFF7A10UL

	)

756 
	#FLASHSIZE_BASE
 0x1FFF7A22UL

	)

757 
	#PACKAGE_BASE
 0x1FFF7BF0UL

	)

765 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

766 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

767 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

768 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

769 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

770 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

771 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

772 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

773 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

774 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

775 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

776 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

777 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

778 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

779 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

780 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

781 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

782 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

783 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

784 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

785 
	#ADC1_COMMON
 ((
ADC_CommÚ_Ty³Def
 *è
ADC1_COMMON_BASE
)

	)

787 
	#ADC
 
ADC1_COMMON


	)

788 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

789 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

790 
	#SPI4
 ((
SPI_Ty³Def
 *è
SPI4_BASE
)

	)

791 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

792 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

793 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

794 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

795 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

796 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

797 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

798 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

799 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

800 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

801 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

802 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

803 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

804 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

805 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

806 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

807 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

808 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

809 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

810 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

811 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

812 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

813 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

814 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

815 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

816 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

817 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

818 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

819 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

820 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

821 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

822 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

823 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

824 
	#USB_OTG_FS
 ((
USB_OTG_Glob®Ty³Def
 *è
USB_OTG_FS_PERIPH_BASE
)

	)

849 
	#ADC_SR_AWD_Pos
 (0U)

	)

850 
	#ADC_SR_AWD_Msk
 (0x1UL << 
ADC_SR_AWD_Pos
è

	)

851 
	#ADC_SR_AWD
 
ADC_SR_AWD_Msk


	)

852 
	#ADC_SR_EOC_Pos
 (1U)

	)

853 
	#ADC_SR_EOC_Msk
 (0x1UL << 
ADC_SR_EOC_Pos
è

	)

854 
	#ADC_SR_EOC
 
ADC_SR_EOC_Msk


	)

855 
	#ADC_SR_JEOC_Pos
 (2U)

	)

856 
	#ADC_SR_JEOC_Msk
 (0x1UL << 
ADC_SR_JEOC_Pos
è

	)

857 
	#ADC_SR_JEOC
 
ADC_SR_JEOC_Msk


	)

858 
	#ADC_SR_JSTRT_Pos
 (3U)

	)

859 
	#ADC_SR_JSTRT_Msk
 (0x1UL << 
ADC_SR_JSTRT_Pos
è

	)

860 
	#ADC_SR_JSTRT
 
ADC_SR_JSTRT_Msk


	)

861 
	#ADC_SR_STRT_Pos
 (4U)

	)

862 
	#ADC_SR_STRT_Msk
 (0x1UL << 
ADC_SR_STRT_Pos
è

	)

863 
	#ADC_SR_STRT
 
ADC_SR_STRT_Msk


	)

864 
	#ADC_SR_OVR_Pos
 (5U)

	)

865 
	#ADC_SR_OVR_Msk
 (0x1UL << 
ADC_SR_OVR_Pos
è

	)

866 
	#ADC_SR_OVR
 
ADC_SR_OVR_Msk


	)

869 
	#ADC_CR1_AWDCH_Pos
 (0U)

	)

870 
	#ADC_CR1_AWDCH_Msk
 (0x1FUL << 
ADC_CR1_AWDCH_Pos
è

	)

871 
	#ADC_CR1_AWDCH
 
ADC_CR1_AWDCH_Msk


	)

872 
	#ADC_CR1_AWDCH_0
 (0x01UL << 
ADC_CR1_AWDCH_Pos
è

	)

873 
	#ADC_CR1_AWDCH_1
 (0x02UL << 
ADC_CR1_AWDCH_Pos
è

	)

874 
	#ADC_CR1_AWDCH_2
 (0x04UL << 
ADC_CR1_AWDCH_Pos
è

	)

875 
	#ADC_CR1_AWDCH_3
 (0x08UL << 
ADC_CR1_AWDCH_Pos
è

	)

876 
	#ADC_CR1_AWDCH_4
 (0x10UL << 
ADC_CR1_AWDCH_Pos
è

	)

877 
	#ADC_CR1_EOCIE_Pos
 (5U)

	)

878 
	#ADC_CR1_EOCIE_Msk
 (0x1UL << 
ADC_CR1_EOCIE_Pos
è

	)

879 
	#ADC_CR1_EOCIE
 
ADC_CR1_EOCIE_Msk


	)

880 
	#ADC_CR1_AWDIE_Pos
 (6U)

	)

881 
	#ADC_CR1_AWDIE_Msk
 (0x1UL << 
ADC_CR1_AWDIE_Pos
è

	)

882 
	#ADC_CR1_AWDIE
 
ADC_CR1_AWDIE_Msk


	)

883 
	#ADC_CR1_JEOCIE_Pos
 (7U)

	)

884 
	#ADC_CR1_JEOCIE_Msk
 (0x1UL << 
ADC_CR1_JEOCIE_Pos
è

	)

885 
	#ADC_CR1_JEOCIE
 
ADC_CR1_JEOCIE_Msk


	)

886 
	#ADC_CR1_SCAN_Pos
 (8U)

	)

887 
	#ADC_CR1_SCAN_Msk
 (0x1UL << 
ADC_CR1_SCAN_Pos
è

	)

888 
	#ADC_CR1_SCAN
 
ADC_CR1_SCAN_Msk


	)

889 
	#ADC_CR1_AWDSGL_Pos
 (9U)

	)

890 
	#ADC_CR1_AWDSGL_Msk
 (0x1UL << 
ADC_CR1_AWDSGL_Pos
è

	)

891 
	#ADC_CR1_AWDSGL
 
ADC_CR1_AWDSGL_Msk


	)

892 
	#ADC_CR1_JAUTO_Pos
 (10U)

	)

893 
	#ADC_CR1_JAUTO_Msk
 (0x1UL << 
ADC_CR1_JAUTO_Pos
è

	)

894 
	#ADC_CR1_JAUTO
 
ADC_CR1_JAUTO_Msk


	)

895 
	#ADC_CR1_DISCEN_Pos
 (11U)

	)

896 
	#ADC_CR1_DISCEN_Msk
 (0x1UL << 
ADC_CR1_DISCEN_Pos
è

	)

897 
	#ADC_CR1_DISCEN
 
ADC_CR1_DISCEN_Msk


	)

898 
	#ADC_CR1_JDISCEN_Pos
 (12U)

	)

899 
	#ADC_CR1_JDISCEN_Msk
 (0x1UL << 
ADC_CR1_JDISCEN_Pos
è

	)

900 
	#ADC_CR1_JDISCEN
 
ADC_CR1_JDISCEN_Msk


	)

901 
	#ADC_CR1_DISCNUM_Pos
 (13U)

	)

902 
	#ADC_CR1_DISCNUM_Msk
 (0x7UL << 
ADC_CR1_DISCNUM_Pos
è

	)

903 
	#ADC_CR1_DISCNUM
 
ADC_CR1_DISCNUM_Msk


	)

904 
	#ADC_CR1_DISCNUM_0
 (0x1UL << 
ADC_CR1_DISCNUM_Pos
è

	)

905 
	#ADC_CR1_DISCNUM_1
 (0x2UL << 
ADC_CR1_DISCNUM_Pos
è

	)

906 
	#ADC_CR1_DISCNUM_2
 (0x4UL << 
ADC_CR1_DISCNUM_Pos
è

	)

907 
	#ADC_CR1_JAWDEN_Pos
 (22U)

	)

908 
	#ADC_CR1_JAWDEN_Msk
 (0x1UL << 
ADC_CR1_JAWDEN_Pos
è

	)

909 
	#ADC_CR1_JAWDEN
 
ADC_CR1_JAWDEN_Msk


	)

910 
	#ADC_CR1_AWDEN_Pos
 (23U)

	)

911 
	#ADC_CR1_AWDEN_Msk
 (0x1UL << 
ADC_CR1_AWDEN_Pos
è

	)

912 
	#ADC_CR1_AWDEN
 
ADC_CR1_AWDEN_Msk


	)

913 
	#ADC_CR1_RES_Pos
 (24U)

	)

914 
	#ADC_CR1_RES_Msk
 (0x3UL << 
ADC_CR1_RES_Pos
è

	)

915 
	#ADC_CR1_RES
 
ADC_CR1_RES_Msk


	)

916 
	#ADC_CR1_RES_0
 (0x1UL << 
ADC_CR1_RES_Pos
è

	)

917 
	#ADC_CR1_RES_1
 (0x2UL << 
ADC_CR1_RES_Pos
è

	)

918 
	#ADC_CR1_OVRIE_Pos
 (26U)

	)

919 
	#ADC_CR1_OVRIE_Msk
 (0x1UL << 
ADC_CR1_OVRIE_Pos
è

	)

920 
	#ADC_CR1_OVRIE
 
ADC_CR1_OVRIE_Msk


	)

923 
	#ADC_CR2_ADON_Pos
 (0U)

	)

924 
	#ADC_CR2_ADON_Msk
 (0x1UL << 
ADC_CR2_ADON_Pos
è

	)

925 
	#ADC_CR2_ADON
 
ADC_CR2_ADON_Msk


	)

926 
	#ADC_CR2_CONT_Pos
 (1U)

	)

927 
	#ADC_CR2_CONT_Msk
 (0x1UL << 
ADC_CR2_CONT_Pos
è

	)

928 
	#ADC_CR2_CONT
 
ADC_CR2_CONT_Msk


	)

929 
	#ADC_CR2_DMA_Pos
 (8U)

	)

930 
	#ADC_CR2_DMA_Msk
 (0x1UL << 
ADC_CR2_DMA_Pos
è

	)

931 
	#ADC_CR2_DMA
 
ADC_CR2_DMA_Msk


	)

932 
	#ADC_CR2_DDS_Pos
 (9U)

	)

933 
	#ADC_CR2_DDS_Msk
 (0x1UL << 
ADC_CR2_DDS_Pos
è

	)

934 
	#ADC_CR2_DDS
 
ADC_CR2_DDS_Msk


	)

935 
	#ADC_CR2_EOCS_Pos
 (10U)

	)

936 
	#ADC_CR2_EOCS_Msk
 (0x1UL << 
ADC_CR2_EOCS_Pos
è

	)

937 
	#ADC_CR2_EOCS
 
ADC_CR2_EOCS_Msk


	)

938 
	#ADC_CR2_ALIGN_Pos
 (11U)

	)

939 
	#ADC_CR2_ALIGN_Msk
 (0x1UL << 
ADC_CR2_ALIGN_Pos
è

	)

940 
	#ADC_CR2_ALIGN
 
ADC_CR2_ALIGN_Msk


	)

941 
	#ADC_CR2_JEXTSEL_Pos
 (16U)

	)

942 
	#ADC_CR2_JEXTSEL_Msk
 (0xFUL << 
ADC_CR2_JEXTSEL_Pos
è

	)

943 
	#ADC_CR2_JEXTSEL
 
ADC_CR2_JEXTSEL_Msk


	)

944 
	#ADC_CR2_JEXTSEL_0
 (0x1UL << 
ADC_CR2_JEXTSEL_Pos
è

	)

945 
	#ADC_CR2_JEXTSEL_1
 (0x2UL << 
ADC_CR2_JEXTSEL_Pos
è

	)

946 
	#ADC_CR2_JEXTSEL_2
 (0x4UL << 
ADC_CR2_JEXTSEL_Pos
è

	)

947 
	#ADC_CR2_JEXTSEL_3
 (0x8UL << 
ADC_CR2_JEXTSEL_Pos
è

	)

948 
	#ADC_CR2_JEXTEN_Pos
 (20U)

	)

949 
	#ADC_CR2_JEXTEN_Msk
 (0x3UL << 
ADC_CR2_JEXTEN_Pos
è

	)

950 
	#ADC_CR2_JEXTEN
 
ADC_CR2_JEXTEN_Msk


	)

951 
	#ADC_CR2_JEXTEN_0
 (0x1UL << 
ADC_CR2_JEXTEN_Pos
è

	)

952 
	#ADC_CR2_JEXTEN_1
 (0x2UL << 
ADC_CR2_JEXTEN_Pos
è

	)

953 
	#ADC_CR2_JSWSTART_Pos
 (22U)

	)

954 
	#ADC_CR2_JSWSTART_Msk
 (0x1UL << 
ADC_CR2_JSWSTART_Pos
è

	)

955 
	#ADC_CR2_JSWSTART
 
ADC_CR2_JSWSTART_Msk


	)

956 
	#ADC_CR2_EXTSEL_Pos
 (24U)

	)

957 
	#ADC_CR2_EXTSEL_Msk
 (0xFUL << 
ADC_CR2_EXTSEL_Pos
è

	)

958 
	#ADC_CR2_EXTSEL
 
ADC_CR2_EXTSEL_Msk


	)

959 
	#ADC_CR2_EXTSEL_0
 (0x1UL << 
ADC_CR2_EXTSEL_Pos
è

	)

960 
	#ADC_CR2_EXTSEL_1
 (0x2UL << 
ADC_CR2_EXTSEL_Pos
è

	)

961 
	#ADC_CR2_EXTSEL_2
 (0x4UL << 
ADC_CR2_EXTSEL_Pos
è

	)

962 
	#ADC_CR2_EXTSEL_3
 (0x8UL << 
ADC_CR2_EXTSEL_Pos
è

	)

963 
	#ADC_CR2_EXTEN_Pos
 (28U)

	)

964 
	#ADC_CR2_EXTEN_Msk
 (0x3UL << 
ADC_CR2_EXTEN_Pos
è

	)

965 
	#ADC_CR2_EXTEN
 
ADC_CR2_EXTEN_Msk


	)

966 
	#ADC_CR2_EXTEN_0
 (0x1UL << 
ADC_CR2_EXTEN_Pos
è

	)

967 
	#ADC_CR2_EXTEN_1
 (0x2UL << 
ADC_CR2_EXTEN_Pos
è

	)

968 
	#ADC_CR2_SWSTART_Pos
 (30U)

	)

969 
	#ADC_CR2_SWSTART_Msk
 (0x1UL << 
ADC_CR2_SWSTART_Pos
è

	)

970 
	#ADC_CR2_SWSTART
 
ADC_CR2_SWSTART_Msk


	)

973 
	#ADC_SMPR1_SMP10_Pos
 (0U)

	)

974 
	#ADC_SMPR1_SMP10_Msk
 (0x7UL << 
ADC_SMPR1_SMP10_Pos
è

	)

975 
	#ADC_SMPR1_SMP10
 
ADC_SMPR1_SMP10_Msk


	)

976 
	#ADC_SMPR1_SMP10_0
 (0x1UL << 
ADC_SMPR1_SMP10_Pos
è

	)

977 
	#ADC_SMPR1_SMP10_1
 (0x2UL << 
ADC_SMPR1_SMP10_Pos
è

	)

978 
	#ADC_SMPR1_SMP10_2
 (0x4UL << 
ADC_SMPR1_SMP10_Pos
è

	)

979 
	#ADC_SMPR1_SMP11_Pos
 (3U)

	)

980 
	#ADC_SMPR1_SMP11_Msk
 (0x7UL << 
ADC_SMPR1_SMP11_Pos
è

	)

981 
	#ADC_SMPR1_SMP11
 
ADC_SMPR1_SMP11_Msk


	)

982 
	#ADC_SMPR1_SMP11_0
 (0x1UL << 
ADC_SMPR1_SMP11_Pos
è

	)

983 
	#ADC_SMPR1_SMP11_1
 (0x2UL << 
ADC_SMPR1_SMP11_Pos
è

	)

984 
	#ADC_SMPR1_SMP11_2
 (0x4UL << 
ADC_SMPR1_SMP11_Pos
è

	)

985 
	#ADC_SMPR1_SMP12_Pos
 (6U)

	)

986 
	#ADC_SMPR1_SMP12_Msk
 (0x7UL << 
ADC_SMPR1_SMP12_Pos
è

	)

987 
	#ADC_SMPR1_SMP12
 
ADC_SMPR1_SMP12_Msk


	)

988 
	#ADC_SMPR1_SMP12_0
 (0x1UL << 
ADC_SMPR1_SMP12_Pos
è

	)

989 
	#ADC_SMPR1_SMP12_1
 (0x2UL << 
ADC_SMPR1_SMP12_Pos
è

	)

990 
	#ADC_SMPR1_SMP12_2
 (0x4UL << 
ADC_SMPR1_SMP12_Pos
è

	)

991 
	#ADC_SMPR1_SMP13_Pos
 (9U)

	)

992 
	#ADC_SMPR1_SMP13_Msk
 (0x7UL << 
ADC_SMPR1_SMP13_Pos
è

	)

993 
	#ADC_SMPR1_SMP13
 
ADC_SMPR1_SMP13_Msk


	)

994 
	#ADC_SMPR1_SMP13_0
 (0x1UL << 
ADC_SMPR1_SMP13_Pos
è

	)

995 
	#ADC_SMPR1_SMP13_1
 (0x2UL << 
ADC_SMPR1_SMP13_Pos
è

	)

996 
	#ADC_SMPR1_SMP13_2
 (0x4UL << 
ADC_SMPR1_SMP13_Pos
è

	)

997 
	#ADC_SMPR1_SMP14_Pos
 (12U)

	)

998 
	#ADC_SMPR1_SMP14_Msk
 (0x7UL << 
ADC_SMPR1_SMP14_Pos
è

	)

999 
	#ADC_SMPR1_SMP14
 
ADC_SMPR1_SMP14_Msk


	)

1000 
	#ADC_SMPR1_SMP14_0
 (0x1UL << 
ADC_SMPR1_SMP14_Pos
è

	)

1001 
	#ADC_SMPR1_SMP14_1
 (0x2UL << 
ADC_SMPR1_SMP14_Pos
è

	)

1002 
	#ADC_SMPR1_SMP14_2
 (0x4UL << 
ADC_SMPR1_SMP14_Pos
è

	)

1003 
	#ADC_SMPR1_SMP15_Pos
 (15U)

	)

1004 
	#ADC_SMPR1_SMP15_Msk
 (0x7UL << 
ADC_SMPR1_SMP15_Pos
è

	)

1005 
	#ADC_SMPR1_SMP15
 
ADC_SMPR1_SMP15_Msk


	)

1006 
	#ADC_SMPR1_SMP15_0
 (0x1UL << 
ADC_SMPR1_SMP15_Pos
è

	)

1007 
	#ADC_SMPR1_SMP15_1
 (0x2UL << 
ADC_SMPR1_SMP15_Pos
è

	)

1008 
	#ADC_SMPR1_SMP15_2
 (0x4UL << 
ADC_SMPR1_SMP15_Pos
è

	)

1009 
	#ADC_SMPR1_SMP16_Pos
 (18U)

	)

1010 
	#ADC_SMPR1_SMP16_Msk
 (0x7UL << 
ADC_SMPR1_SMP16_Pos
è

	)

1011 
	#ADC_SMPR1_SMP16
 
ADC_SMPR1_SMP16_Msk


	)

1012 
	#ADC_SMPR1_SMP16_0
 (0x1UL << 
ADC_SMPR1_SMP16_Pos
è

	)

1013 
	#ADC_SMPR1_SMP16_1
 (0x2UL << 
ADC_SMPR1_SMP16_Pos
è

	)

1014 
	#ADC_SMPR1_SMP16_2
 (0x4UL << 
ADC_SMPR1_SMP16_Pos
è

	)

1015 
	#ADC_SMPR1_SMP17_Pos
 (21U)

	)

1016 
	#ADC_SMPR1_SMP17_Msk
 (0x7UL << 
ADC_SMPR1_SMP17_Pos
è

	)

1017 
	#ADC_SMPR1_SMP17
 
ADC_SMPR1_SMP17_Msk


	)

1018 
	#ADC_SMPR1_SMP17_0
 (0x1UL << 
ADC_SMPR1_SMP17_Pos
è

	)

1019 
	#ADC_SMPR1_SMP17_1
 (0x2UL << 
ADC_SMPR1_SMP17_Pos
è

	)

1020 
	#ADC_SMPR1_SMP17_2
 (0x4UL << 
ADC_SMPR1_SMP17_Pos
è

	)

1021 
	#ADC_SMPR1_SMP18_Pos
 (24U)

	)

1022 
	#ADC_SMPR1_SMP18_Msk
 (0x7UL << 
ADC_SMPR1_SMP18_Pos
è

	)

1023 
	#ADC_SMPR1_SMP18
 
ADC_SMPR1_SMP18_Msk


	)

1024 
	#ADC_SMPR1_SMP18_0
 (0x1UL << 
ADC_SMPR1_SMP18_Pos
è

	)

1025 
	#ADC_SMPR1_SMP18_1
 (0x2UL << 
ADC_SMPR1_SMP18_Pos
è

	)

1026 
	#ADC_SMPR1_SMP18_2
 (0x4UL << 
ADC_SMPR1_SMP18_Pos
è

	)

1029 
	#ADC_SMPR2_SMP0_Pos
 (0U)

	)

1030 
	#ADC_SMPR2_SMP0_Msk
 (0x7UL << 
ADC_SMPR2_SMP0_Pos
è

	)

1031 
	#ADC_SMPR2_SMP0
 
ADC_SMPR2_SMP0_Msk


	)

1032 
	#ADC_SMPR2_SMP0_0
 (0x1UL << 
ADC_SMPR2_SMP0_Pos
è

	)

1033 
	#ADC_SMPR2_SMP0_1
 (0x2UL << 
ADC_SMPR2_SMP0_Pos
è

	)

1034 
	#ADC_SMPR2_SMP0_2
 (0x4UL << 
ADC_SMPR2_SMP0_Pos
è

	)

1035 
	#ADC_SMPR2_SMP1_Pos
 (3U)

	)

1036 
	#ADC_SMPR2_SMP1_Msk
 (0x7UL << 
ADC_SMPR2_SMP1_Pos
è

	)

1037 
	#ADC_SMPR2_SMP1
 
ADC_SMPR2_SMP1_Msk


	)

1038 
	#ADC_SMPR2_SMP1_0
 (0x1UL << 
ADC_SMPR2_SMP1_Pos
è

	)

1039 
	#ADC_SMPR2_SMP1_1
 (0x2UL << 
ADC_SMPR2_SMP1_Pos
è

	)

1040 
	#ADC_SMPR2_SMP1_2
 (0x4UL << 
ADC_SMPR2_SMP1_Pos
è

	)

1041 
	#ADC_SMPR2_SMP2_Pos
 (6U)

	)

1042 
	#ADC_SMPR2_SMP2_Msk
 (0x7UL << 
ADC_SMPR2_SMP2_Pos
è

	)

1043 
	#ADC_SMPR2_SMP2
 
ADC_SMPR2_SMP2_Msk


	)

1044 
	#ADC_SMPR2_SMP2_0
 (0x1UL << 
ADC_SMPR2_SMP2_Pos
è

	)

1045 
	#ADC_SMPR2_SMP2_1
 (0x2UL << 
ADC_SMPR2_SMP2_Pos
è

	)

1046 
	#ADC_SMPR2_SMP2_2
 (0x4UL << 
ADC_SMPR2_SMP2_Pos
è

	)

1047 
	#ADC_SMPR2_SMP3_Pos
 (9U)

	)

1048 
	#ADC_SMPR2_SMP3_Msk
 (0x7UL << 
ADC_SMPR2_SMP3_Pos
è

	)

1049 
	#ADC_SMPR2_SMP3
 
ADC_SMPR2_SMP3_Msk


	)

1050 
	#ADC_SMPR2_SMP3_0
 (0x1UL << 
ADC_SMPR2_SMP3_Pos
è

	)

1051 
	#ADC_SMPR2_SMP3_1
 (0x2UL << 
ADC_SMPR2_SMP3_Pos
è

	)

1052 
	#ADC_SMPR2_SMP3_2
 (0x4UL << 
ADC_SMPR2_SMP3_Pos
è

	)

1053 
	#ADC_SMPR2_SMP4_Pos
 (12U)

	)

1054 
	#ADC_SMPR2_SMP4_Msk
 (0x7UL << 
ADC_SMPR2_SMP4_Pos
è

	)

1055 
	#ADC_SMPR2_SMP4
 
ADC_SMPR2_SMP4_Msk


	)

1056 
	#ADC_SMPR2_SMP4_0
 (0x1UL << 
ADC_SMPR2_SMP4_Pos
è

	)

1057 
	#ADC_SMPR2_SMP4_1
 (0x2UL << 
ADC_SMPR2_SMP4_Pos
è

	)

1058 
	#ADC_SMPR2_SMP4_2
 (0x4UL << 
ADC_SMPR2_SMP4_Pos
è

	)

1059 
	#ADC_SMPR2_SMP5_Pos
 (15U)

	)

1060 
	#ADC_SMPR2_SMP5_Msk
 (0x7UL << 
ADC_SMPR2_SMP5_Pos
è

	)

1061 
	#ADC_SMPR2_SMP5
 
ADC_SMPR2_SMP5_Msk


	)

1062 
	#ADC_SMPR2_SMP5_0
 (0x1UL << 
ADC_SMPR2_SMP5_Pos
è

	)

1063 
	#ADC_SMPR2_SMP5_1
 (0x2UL << 
ADC_SMPR2_SMP5_Pos
è

	)

1064 
	#ADC_SMPR2_SMP5_2
 (0x4UL << 
ADC_SMPR2_SMP5_Pos
è

	)

1065 
	#ADC_SMPR2_SMP6_Pos
 (18U)

	)

1066 
	#ADC_SMPR2_SMP6_Msk
 (0x7UL << 
ADC_SMPR2_SMP6_Pos
è

	)

1067 
	#ADC_SMPR2_SMP6
 
ADC_SMPR2_SMP6_Msk


	)

1068 
	#ADC_SMPR2_SMP6_0
 (0x1UL << 
ADC_SMPR2_SMP6_Pos
è

	)

1069 
	#ADC_SMPR2_SMP6_1
 (0x2UL << 
ADC_SMPR2_SMP6_Pos
è

	)

1070 
	#ADC_SMPR2_SMP6_2
 (0x4UL << 
ADC_SMPR2_SMP6_Pos
è

	)

1071 
	#ADC_SMPR2_SMP7_Pos
 (21U)

	)

1072 
	#ADC_SMPR2_SMP7_Msk
 (0x7UL << 
ADC_SMPR2_SMP7_Pos
è

	)

1073 
	#ADC_SMPR2_SMP7
 
ADC_SMPR2_SMP7_Msk


	)

1074 
	#ADC_SMPR2_SMP7_0
 (0x1UL << 
ADC_SMPR2_SMP7_Pos
è

	)

1075 
	#ADC_SMPR2_SMP7_1
 (0x2UL << 
ADC_SMPR2_SMP7_Pos
è

	)

1076 
	#ADC_SMPR2_SMP7_2
 (0x4UL << 
ADC_SMPR2_SMP7_Pos
è

	)

1077 
	#ADC_SMPR2_SMP8_Pos
 (24U)

	)

1078 
	#ADC_SMPR2_SMP8_Msk
 (0x7UL << 
ADC_SMPR2_SMP8_Pos
è

	)

1079 
	#ADC_SMPR2_SMP8
 
ADC_SMPR2_SMP8_Msk


	)

1080 
	#ADC_SMPR2_SMP8_0
 (0x1UL << 
ADC_SMPR2_SMP8_Pos
è

	)

1081 
	#ADC_SMPR2_SMP8_1
 (0x2UL << 
ADC_SMPR2_SMP8_Pos
è

	)

1082 
	#ADC_SMPR2_SMP8_2
 (0x4UL << 
ADC_SMPR2_SMP8_Pos
è

	)

1083 
	#ADC_SMPR2_SMP9_Pos
 (27U)

	)

1084 
	#ADC_SMPR2_SMP9_Msk
 (0x7UL << 
ADC_SMPR2_SMP9_Pos
è

	)

1085 
	#ADC_SMPR2_SMP9
 
ADC_SMPR2_SMP9_Msk


	)

1086 
	#ADC_SMPR2_SMP9_0
 (0x1UL << 
ADC_SMPR2_SMP9_Pos
è

	)

1087 
	#ADC_SMPR2_SMP9_1
 (0x2UL << 
ADC_SMPR2_SMP9_Pos
è

	)

1088 
	#ADC_SMPR2_SMP9_2
 (0x4UL << 
ADC_SMPR2_SMP9_Pos
è

	)

1091 
	#ADC_JOFR1_JOFFSET1_Pos
 (0U)

	)

1092 
	#ADC_JOFR1_JOFFSET1_Msk
 (0xFFFUL << 
ADC_JOFR1_JOFFSET1_Pos
è

	)

1093 
	#ADC_JOFR1_JOFFSET1
 
ADC_JOFR1_JOFFSET1_Msk


	)

1096 
	#ADC_JOFR2_JOFFSET2_Pos
 (0U)

	)

1097 
	#ADC_JOFR2_JOFFSET2_Msk
 (0xFFFUL << 
ADC_JOFR2_JOFFSET2_Pos
è

	)

1098 
	#ADC_JOFR2_JOFFSET2
 
ADC_JOFR2_JOFFSET2_Msk


	)

1101 
	#ADC_JOFR3_JOFFSET3_Pos
 (0U)

	)

1102 
	#ADC_JOFR3_JOFFSET3_Msk
 (0xFFFUL << 
ADC_JOFR3_JOFFSET3_Pos
è

	)

1103 
	#ADC_JOFR3_JOFFSET3
 
ADC_JOFR3_JOFFSET3_Msk


	)

1106 
	#ADC_JOFR4_JOFFSET4_Pos
 (0U)

	)

1107 
	#ADC_JOFR4_JOFFSET4_Msk
 (0xFFFUL << 
ADC_JOFR4_JOFFSET4_Pos
è

	)

1108 
	#ADC_JOFR4_JOFFSET4
 
ADC_JOFR4_JOFFSET4_Msk


	)

1111 
	#ADC_HTR_HT_Pos
 (0U)

	)

1112 
	#ADC_HTR_HT_Msk
 (0xFFFUL << 
ADC_HTR_HT_Pos
è

	)

1113 
	#ADC_HTR_HT
 
ADC_HTR_HT_Msk


	)

1116 
	#ADC_LTR_LT_Pos
 (0U)

	)

1117 
	#ADC_LTR_LT_Msk
 (0xFFFUL << 
ADC_LTR_LT_Pos
è

	)

1118 
	#ADC_LTR_LT
 
ADC_LTR_LT_Msk


	)

1121 
	#ADC_SQR1_SQ13_Pos
 (0U)

	)

1122 
	#ADC_SQR1_SQ13_Msk
 (0x1FUL << 
ADC_SQR1_SQ13_Pos
è

	)

1123 
	#ADC_SQR1_SQ13
 
ADC_SQR1_SQ13_Msk


	)

1124 
	#ADC_SQR1_SQ13_0
 (0x01UL << 
ADC_SQR1_SQ13_Pos
è

	)

1125 
	#ADC_SQR1_SQ13_1
 (0x02UL << 
ADC_SQR1_SQ13_Pos
è

	)

1126 
	#ADC_SQR1_SQ13_2
 (0x04UL << 
ADC_SQR1_SQ13_Pos
è

	)

1127 
	#ADC_SQR1_SQ13_3
 (0x08UL << 
ADC_SQR1_SQ13_Pos
è

	)

1128 
	#ADC_SQR1_SQ13_4
 (0x10UL << 
ADC_SQR1_SQ13_Pos
è

	)

1129 
	#ADC_SQR1_SQ14_Pos
 (5U)

	)

1130 
	#ADC_SQR1_SQ14_Msk
 (0x1FUL << 
ADC_SQR1_SQ14_Pos
è

	)

1131 
	#ADC_SQR1_SQ14
 
ADC_SQR1_SQ14_Msk


	)

1132 
	#ADC_SQR1_SQ14_0
 (0x01UL << 
ADC_SQR1_SQ14_Pos
è

	)

1133 
	#ADC_SQR1_SQ14_1
 (0x02UL << 
ADC_SQR1_SQ14_Pos
è

	)

1134 
	#ADC_SQR1_SQ14_2
 (0x04UL << 
ADC_SQR1_SQ14_Pos
è

	)

1135 
	#ADC_SQR1_SQ14_3
 (0x08UL << 
ADC_SQR1_SQ14_Pos
è

	)

1136 
	#ADC_SQR1_SQ14_4
 (0x10UL << 
ADC_SQR1_SQ14_Pos
è

	)

1137 
	#ADC_SQR1_SQ15_Pos
 (10U)

	)

1138 
	#ADC_SQR1_SQ15_Msk
 (0x1FUL << 
ADC_SQR1_SQ15_Pos
è

	)

1139 
	#ADC_SQR1_SQ15
 
ADC_SQR1_SQ15_Msk


	)

1140 
	#ADC_SQR1_SQ15_0
 (0x01UL << 
ADC_SQR1_SQ15_Pos
è

	)

1141 
	#ADC_SQR1_SQ15_1
 (0x02UL << 
ADC_SQR1_SQ15_Pos
è

	)

1142 
	#ADC_SQR1_SQ15_2
 (0x04UL << 
ADC_SQR1_SQ15_Pos
è

	)

1143 
	#ADC_SQR1_SQ15_3
 (0x08UL << 
ADC_SQR1_SQ15_Pos
è

	)

1144 
	#ADC_SQR1_SQ15_4
 (0x10UL << 
ADC_SQR1_SQ15_Pos
è

	)

1145 
	#ADC_SQR1_SQ16_Pos
 (15U)

	)

1146 
	#ADC_SQR1_SQ16_Msk
 (0x1FUL << 
ADC_SQR1_SQ16_Pos
è

	)

1147 
	#ADC_SQR1_SQ16
 
ADC_SQR1_SQ16_Msk


	)

1148 
	#ADC_SQR1_SQ16_0
 (0x01UL << 
ADC_SQR1_SQ16_Pos
è

	)

1149 
	#ADC_SQR1_SQ16_1
 (0x02UL << 
ADC_SQR1_SQ16_Pos
è

	)

1150 
	#ADC_SQR1_SQ16_2
 (0x04UL << 
ADC_SQR1_SQ16_Pos
è

	)

1151 
	#ADC_SQR1_SQ16_3
 (0x08UL << 
ADC_SQR1_SQ16_Pos
è

	)

1152 
	#ADC_SQR1_SQ16_4
 (0x10UL << 
ADC_SQR1_SQ16_Pos
è

	)

1153 
	#ADC_SQR1_L_Pos
 (20U)

	)

1154 
	#ADC_SQR1_L_Msk
 (0xFUL << 
ADC_SQR1_L_Pos
è

	)

1155 
	#ADC_SQR1_L
 
ADC_SQR1_L_Msk


	)

1156 
	#ADC_SQR1_L_0
 (0x1UL << 
ADC_SQR1_L_Pos
è

	)

1157 
	#ADC_SQR1_L_1
 (0x2UL << 
ADC_SQR1_L_Pos
è

	)

1158 
	#ADC_SQR1_L_2
 (0x4UL << 
ADC_SQR1_L_Pos
è

	)

1159 
	#ADC_SQR1_L_3
 (0x8UL << 
ADC_SQR1_L_Pos
è

	)

1162 
	#ADC_SQR2_SQ7_Pos
 (0U)

	)

1163 
	#ADC_SQR2_SQ7_Msk
 (0x1FUL << 
ADC_SQR2_SQ7_Pos
è

	)

1164 
	#ADC_SQR2_SQ7
 
ADC_SQR2_SQ7_Msk


	)

1165 
	#ADC_SQR2_SQ7_0
 (0x01UL << 
ADC_SQR2_SQ7_Pos
è

	)

1166 
	#ADC_SQR2_SQ7_1
 (0x02UL << 
ADC_SQR2_SQ7_Pos
è

	)

1167 
	#ADC_SQR2_SQ7_2
 (0x04UL << 
ADC_SQR2_SQ7_Pos
è

	)

1168 
	#ADC_SQR2_SQ7_3
 (0x08UL << 
ADC_SQR2_SQ7_Pos
è

	)

1169 
	#ADC_SQR2_SQ7_4
 (0x10UL << 
ADC_SQR2_SQ7_Pos
è

	)

1170 
	#ADC_SQR2_SQ8_Pos
 (5U)

	)

1171 
	#ADC_SQR2_SQ8_Msk
 (0x1FUL << 
ADC_SQR2_SQ8_Pos
è

	)

1172 
	#ADC_SQR2_SQ8
 
ADC_SQR2_SQ8_Msk


	)

1173 
	#ADC_SQR2_SQ8_0
 (0x01UL << 
ADC_SQR2_SQ8_Pos
è

	)

1174 
	#ADC_SQR2_SQ8_1
 (0x02UL << 
ADC_SQR2_SQ8_Pos
è

	)

1175 
	#ADC_SQR2_SQ8_2
 (0x04UL << 
ADC_SQR2_SQ8_Pos
è

	)

1176 
	#ADC_SQR2_SQ8_3
 (0x08UL << 
ADC_SQR2_SQ8_Pos
è

	)

1177 
	#ADC_SQR2_SQ8_4
 (0x10UL << 
ADC_SQR2_SQ8_Pos
è

	)

1178 
	#ADC_SQR2_SQ9_Pos
 (10U)

	)

1179 
	#ADC_SQR2_SQ9_Msk
 (0x1FUL << 
ADC_SQR2_SQ9_Pos
è

	)

1180 
	#ADC_SQR2_SQ9
 
ADC_SQR2_SQ9_Msk


	)

1181 
	#ADC_SQR2_SQ9_0
 (0x01UL << 
ADC_SQR2_SQ9_Pos
è

	)

1182 
	#ADC_SQR2_SQ9_1
 (0x02UL << 
ADC_SQR2_SQ9_Pos
è

	)

1183 
	#ADC_SQR2_SQ9_2
 (0x04UL << 
ADC_SQR2_SQ9_Pos
è

	)

1184 
	#ADC_SQR2_SQ9_3
 (0x08UL << 
ADC_SQR2_SQ9_Pos
è

	)

1185 
	#ADC_SQR2_SQ9_4
 (0x10UL << 
ADC_SQR2_SQ9_Pos
è

	)

1186 
	#ADC_SQR2_SQ10_Pos
 (15U)

	)

1187 
	#ADC_SQR2_SQ10_Msk
 (0x1FUL << 
ADC_SQR2_SQ10_Pos
è

	)

1188 
	#ADC_SQR2_SQ10
 
ADC_SQR2_SQ10_Msk


	)

1189 
	#ADC_SQR2_SQ10_0
 (0x01UL << 
ADC_SQR2_SQ10_Pos
è

	)

1190 
	#ADC_SQR2_SQ10_1
 (0x02UL << 
ADC_SQR2_SQ10_Pos
è

	)

1191 
	#ADC_SQR2_SQ10_2
 (0x04UL << 
ADC_SQR2_SQ10_Pos
è

	)

1192 
	#ADC_SQR2_SQ10_3
 (0x08UL << 
ADC_SQR2_SQ10_Pos
è

	)

1193 
	#ADC_SQR2_SQ10_4
 (0x10UL << 
ADC_SQR2_SQ10_Pos
è

	)

1194 
	#ADC_SQR2_SQ11_Pos
 (20U)

	)

1195 
	#ADC_SQR2_SQ11_Msk
 (0x1FUL << 
ADC_SQR2_SQ11_Pos
è

	)

1196 
	#ADC_SQR2_SQ11
 
ADC_SQR2_SQ11_Msk


	)

1197 
	#ADC_SQR2_SQ11_0
 (0x01UL << 
ADC_SQR2_SQ11_Pos
è

	)

1198 
	#ADC_SQR2_SQ11_1
 (0x02UL << 
ADC_SQR2_SQ11_Pos
è

	)

1199 
	#ADC_SQR2_SQ11_2
 (0x04UL << 
ADC_SQR2_SQ11_Pos
è

	)

1200 
	#ADC_SQR2_SQ11_3
 (0x08UL << 
ADC_SQR2_SQ11_Pos
è

	)

1201 
	#ADC_SQR2_SQ11_4
 (0x10UL << 
ADC_SQR2_SQ11_Pos
è

	)

1202 
	#ADC_SQR2_SQ12_Pos
 (25U)

	)

1203 
	#ADC_SQR2_SQ12_Msk
 (0x1FUL << 
ADC_SQR2_SQ12_Pos
è

	)

1204 
	#ADC_SQR2_SQ12
 
ADC_SQR2_SQ12_Msk


	)

1205 
	#ADC_SQR2_SQ12_0
 (0x01UL << 
ADC_SQR2_SQ12_Pos
è

	)

1206 
	#ADC_SQR2_SQ12_1
 (0x02UL << 
ADC_SQR2_SQ12_Pos
è

	)

1207 
	#ADC_SQR2_SQ12_2
 (0x04UL << 
ADC_SQR2_SQ12_Pos
è

	)

1208 
	#ADC_SQR2_SQ12_3
 (0x08UL << 
ADC_SQR2_SQ12_Pos
è

	)

1209 
	#ADC_SQR2_SQ12_4
 (0x10UL << 
ADC_SQR2_SQ12_Pos
è

	)

1212 
	#ADC_SQR3_SQ1_Pos
 (0U)

	)

1213 
	#ADC_SQR3_SQ1_Msk
 (0x1FUL << 
ADC_SQR3_SQ1_Pos
è

	)

1214 
	#ADC_SQR3_SQ1
 
ADC_SQR3_SQ1_Msk


	)

1215 
	#ADC_SQR3_SQ1_0
 (0x01UL << 
ADC_SQR3_SQ1_Pos
è

	)

1216 
	#ADC_SQR3_SQ1_1
 (0x02UL << 
ADC_SQR3_SQ1_Pos
è

	)

1217 
	#ADC_SQR3_SQ1_2
 (0x04UL << 
ADC_SQR3_SQ1_Pos
è

	)

1218 
	#ADC_SQR3_SQ1_3
 (0x08UL << 
ADC_SQR3_SQ1_Pos
è

	)

1219 
	#ADC_SQR3_SQ1_4
 (0x10UL << 
ADC_SQR3_SQ1_Pos
è

	)

1220 
	#ADC_SQR3_SQ2_Pos
 (5U)

	)

1221 
	#ADC_SQR3_SQ2_Msk
 (0x1FUL << 
ADC_SQR3_SQ2_Pos
è

	)

1222 
	#ADC_SQR3_SQ2
 
ADC_SQR3_SQ2_Msk


	)

1223 
	#ADC_SQR3_SQ2_0
 (0x01UL << 
ADC_SQR3_SQ2_Pos
è

	)

1224 
	#ADC_SQR3_SQ2_1
 (0x02UL << 
ADC_SQR3_SQ2_Pos
è

	)

1225 
	#ADC_SQR3_SQ2_2
 (0x04UL << 
ADC_SQR3_SQ2_Pos
è

	)

1226 
	#ADC_SQR3_SQ2_3
 (0x08UL << 
ADC_SQR3_SQ2_Pos
è

	)

1227 
	#ADC_SQR3_SQ2_4
 (0x10UL << 
ADC_SQR3_SQ2_Pos
è

	)

1228 
	#ADC_SQR3_SQ3_Pos
 (10U)

	)

1229 
	#ADC_SQR3_SQ3_Msk
 (0x1FUL << 
ADC_SQR3_SQ3_Pos
è

	)

1230 
	#ADC_SQR3_SQ3
 
ADC_SQR3_SQ3_Msk


	)

1231 
	#ADC_SQR3_SQ3_0
 (0x01UL << 
ADC_SQR3_SQ3_Pos
è

	)

1232 
	#ADC_SQR3_SQ3_1
 (0x02UL << 
ADC_SQR3_SQ3_Pos
è

	)

1233 
	#ADC_SQR3_SQ3_2
 (0x04UL << 
ADC_SQR3_SQ3_Pos
è

	)

1234 
	#ADC_SQR3_SQ3_3
 (0x08UL << 
ADC_SQR3_SQ3_Pos
è

	)

1235 
	#ADC_SQR3_SQ3_4
 (0x10UL << 
ADC_SQR3_SQ3_Pos
è

	)

1236 
	#ADC_SQR3_SQ4_Pos
 (15U)

	)

1237 
	#ADC_SQR3_SQ4_Msk
 (0x1FUL << 
ADC_SQR3_SQ4_Pos
è

	)

1238 
	#ADC_SQR3_SQ4
 
ADC_SQR3_SQ4_Msk


	)

1239 
	#ADC_SQR3_SQ4_0
 (0x01UL << 
ADC_SQR3_SQ4_Pos
è

	)

1240 
	#ADC_SQR3_SQ4_1
 (0x02UL << 
ADC_SQR3_SQ4_Pos
è

	)

1241 
	#ADC_SQR3_SQ4_2
 (0x04UL << 
ADC_SQR3_SQ4_Pos
è

	)

1242 
	#ADC_SQR3_SQ4_3
 (0x08UL << 
ADC_SQR3_SQ4_Pos
è

	)

1243 
	#ADC_SQR3_SQ4_4
 (0x10UL << 
ADC_SQR3_SQ4_Pos
è

	)

1244 
	#ADC_SQR3_SQ5_Pos
 (20U)

	)

1245 
	#ADC_SQR3_SQ5_Msk
 (0x1FUL << 
ADC_SQR3_SQ5_Pos
è

	)

1246 
	#ADC_SQR3_SQ5
 
ADC_SQR3_SQ5_Msk


	)

1247 
	#ADC_SQR3_SQ5_0
 (0x01UL << 
ADC_SQR3_SQ5_Pos
è

	)

1248 
	#ADC_SQR3_SQ5_1
 (0x02UL << 
ADC_SQR3_SQ5_Pos
è

	)

1249 
	#ADC_SQR3_SQ5_2
 (0x04UL << 
ADC_SQR3_SQ5_Pos
è

	)

1250 
	#ADC_SQR3_SQ5_3
 (0x08UL << 
ADC_SQR3_SQ5_Pos
è

	)

1251 
	#ADC_SQR3_SQ5_4
 (0x10UL << 
ADC_SQR3_SQ5_Pos
è

	)

1252 
	#ADC_SQR3_SQ6_Pos
 (25U)

	)

1253 
	#ADC_SQR3_SQ6_Msk
 (0x1FUL << 
ADC_SQR3_SQ6_Pos
è

	)

1254 
	#ADC_SQR3_SQ6
 
ADC_SQR3_SQ6_Msk


	)

1255 
	#ADC_SQR3_SQ6_0
 (0x01UL << 
ADC_SQR3_SQ6_Pos
è

	)

1256 
	#ADC_SQR3_SQ6_1
 (0x02UL << 
ADC_SQR3_SQ6_Pos
è

	)

1257 
	#ADC_SQR3_SQ6_2
 (0x04UL << 
ADC_SQR3_SQ6_Pos
è

	)

1258 
	#ADC_SQR3_SQ6_3
 (0x08UL << 
ADC_SQR3_SQ6_Pos
è

	)

1259 
	#ADC_SQR3_SQ6_4
 (0x10UL << 
ADC_SQR3_SQ6_Pos
è

	)

1262 
	#ADC_JSQR_JSQ1_Pos
 (0U)

	)

1263 
	#ADC_JSQR_JSQ1_Msk
 (0x1FUL << 
ADC_JSQR_JSQ1_Pos
è

	)

1264 
	#ADC_JSQR_JSQ1
 
ADC_JSQR_JSQ1_Msk


	)

1265 
	#ADC_JSQR_JSQ1_0
 (0x01UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1266 
	#ADC_JSQR_JSQ1_1
 (0x02UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1267 
	#ADC_JSQR_JSQ1_2
 (0x04UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1268 
	#ADC_JSQR_JSQ1_3
 (0x08UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1269 
	#ADC_JSQR_JSQ1_4
 (0x10UL << 
ADC_JSQR_JSQ1_Pos
è

	)

1270 
	#ADC_JSQR_JSQ2_Pos
 (5U)

	)

1271 
	#ADC_JSQR_JSQ2_Msk
 (0x1FUL << 
ADC_JSQR_JSQ2_Pos
è

	)

1272 
	#ADC_JSQR_JSQ2
 
ADC_JSQR_JSQ2_Msk


	)

1273 
	#ADC_JSQR_JSQ2_0
 (0x01UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1274 
	#ADC_JSQR_JSQ2_1
 (0x02UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1275 
	#ADC_JSQR_JSQ2_2
 (0x04UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1276 
	#ADC_JSQR_JSQ2_3
 (0x08UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1277 
	#ADC_JSQR_JSQ2_4
 (0x10UL << 
ADC_JSQR_JSQ2_Pos
è

	)

1278 
	#ADC_JSQR_JSQ3_Pos
 (10U)

	)

1279 
	#ADC_JSQR_JSQ3_Msk
 (0x1FUL << 
ADC_JSQR_JSQ3_Pos
è

	)

1280 
	#ADC_JSQR_JSQ3
 
ADC_JSQR_JSQ3_Msk


	)

1281 
	#ADC_JSQR_JSQ3_0
 (0x01UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1282 
	#ADC_JSQR_JSQ3_1
 (0x02UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1283 
	#ADC_JSQR_JSQ3_2
 (0x04UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1284 
	#ADC_JSQR_JSQ3_3
 (0x08UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1285 
	#ADC_JSQR_JSQ3_4
 (0x10UL << 
ADC_JSQR_JSQ3_Pos
è

	)

1286 
	#ADC_JSQR_JSQ4_Pos
 (15U)

	)

1287 
	#ADC_JSQR_JSQ4_Msk
 (0x1FUL << 
ADC_JSQR_JSQ4_Pos
è

	)

1288 
	#ADC_JSQR_JSQ4
 
ADC_JSQR_JSQ4_Msk


	)

1289 
	#ADC_JSQR_JSQ4_0
 (0x01UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1290 
	#ADC_JSQR_JSQ4_1
 (0x02UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1291 
	#ADC_JSQR_JSQ4_2
 (0x04UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1292 
	#ADC_JSQR_JSQ4_3
 (0x08UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1293 
	#ADC_JSQR_JSQ4_4
 (0x10UL << 
ADC_JSQR_JSQ4_Pos
è

	)

1294 
	#ADC_JSQR_JL_Pos
 (20U)

	)

1295 
	#ADC_JSQR_JL_Msk
 (0x3UL << 
ADC_JSQR_JL_Pos
è

	)

1296 
	#ADC_JSQR_JL
 
ADC_JSQR_JL_Msk


	)

1297 
	#ADC_JSQR_JL_0
 (0x1UL << 
ADC_JSQR_JL_Pos
è

	)

1298 
	#ADC_JSQR_JL_1
 (0x2UL << 
ADC_JSQR_JL_Pos
è

	)

1301 
	#ADC_JDR1_JDATA_Pos
 (0U)

	)

1302 
	#ADC_JDR1_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR1_JDATA_Pos
è

	)

1303 
	#ADC_JDR1_JDATA
 
ADC_JDR1_JDATA_Msk


	)

1306 
	#ADC_JDR2_JDATA_Pos
 (0U)

	)

1307 
	#ADC_JDR2_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR2_JDATA_Pos
è

	)

1308 
	#ADC_JDR2_JDATA
 
ADC_JDR2_JDATA_Msk


	)

1311 
	#ADC_JDR3_JDATA_Pos
 (0U)

	)

1312 
	#ADC_JDR3_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR3_JDATA_Pos
è

	)

1313 
	#ADC_JDR3_JDATA
 
ADC_JDR3_JDATA_Msk


	)

1316 
	#ADC_JDR4_JDATA_Pos
 (0U)

	)

1317 
	#ADC_JDR4_JDATA_Msk
 (0xFFFFUL << 
ADC_JDR4_JDATA_Pos
è

	)

1318 
	#ADC_JDR4_JDATA
 
ADC_JDR4_JDATA_Msk


	)

1321 
	#ADC_DR_DATA_Pos
 (0U)

	)

1322 
	#ADC_DR_DATA_Msk
 (0xFFFFUL << 
ADC_DR_DATA_Pos
è

	)

1323 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

1324 
	#ADC_DR_ADC2DATA_Pos
 (16U)

	)

1325 
	#ADC_DR_ADC2DATA_Msk
 (0xFFFFUL << 
ADC_DR_ADC2DATA_Pos
è

	)

1326 
	#ADC_DR_ADC2DATA
 
ADC_DR_ADC2DATA_Msk


	)

1329 
	#ADC_CSR_AWD1_Pos
 (0U)

	)

1330 
	#ADC_CSR_AWD1_Msk
 (0x1UL << 
ADC_CSR_AWD1_Pos
è

	)

1331 
	#ADC_CSR_AWD1
 
ADC_CSR_AWD1_Msk


	)

1332 
	#ADC_CSR_EOC1_Pos
 (1U)

	)

1333 
	#ADC_CSR_EOC1_Msk
 (0x1UL << 
ADC_CSR_EOC1_Pos
è

	)

1334 
	#ADC_CSR_EOC1
 
ADC_CSR_EOC1_Msk


	)

1335 
	#ADC_CSR_JEOC1_Pos
 (2U)

	)

1336 
	#ADC_CSR_JEOC1_Msk
 (0x1UL << 
ADC_CSR_JEOC1_Pos
è

	)

1337 
	#ADC_CSR_JEOC1
 
ADC_CSR_JEOC1_Msk


	)

1338 
	#ADC_CSR_JSTRT1_Pos
 (3U)

	)

1339 
	#ADC_CSR_JSTRT1_Msk
 (0x1UL << 
ADC_CSR_JSTRT1_Pos
è

	)

1340 
	#ADC_CSR_JSTRT1
 
ADC_CSR_JSTRT1_Msk


	)

1341 
	#ADC_CSR_STRT1_Pos
 (4U)

	)

1342 
	#ADC_CSR_STRT1_Msk
 (0x1UL << 
ADC_CSR_STRT1_Pos
è

	)

1343 
	#ADC_CSR_STRT1
 
ADC_CSR_STRT1_Msk


	)

1344 
	#ADC_CSR_OVR1_Pos
 (5U)

	)

1345 
	#ADC_CSR_OVR1_Msk
 (0x1UL << 
ADC_CSR_OVR1_Pos
è

	)

1346 
	#ADC_CSR_OVR1
 
ADC_CSR_OVR1_Msk


	)

1349 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

1352 
	#ADC_CCR_MULTI_Pos
 (0U)

	)

1353 
	#ADC_CCR_MULTI_Msk
 (0x1FUL << 
ADC_CCR_MULTI_Pos
è

	)

1354 
	#ADC_CCR_MULTI
 
ADC_CCR_MULTI_Msk


	)

1355 
	#ADC_CCR_MULTI_0
 (0x01UL << 
ADC_CCR_MULTI_Pos
è

	)

1356 
	#ADC_CCR_MULTI_1
 (0x02UL << 
ADC_CCR_MULTI_Pos
è

	)

1357 
	#ADC_CCR_MULTI_2
 (0x04UL << 
ADC_CCR_MULTI_Pos
è

	)

1358 
	#ADC_CCR_MULTI_3
 (0x08UL << 
ADC_CCR_MULTI_Pos
è

	)

1359 
	#ADC_CCR_MULTI_4
 (0x10UL << 
ADC_CCR_MULTI_Pos
è

	)

1360 
	#ADC_CCR_DELAY_Pos
 (8U)

	)

1361 
	#ADC_CCR_DELAY_Msk
 (0xFUL << 
ADC_CCR_DELAY_Pos
è

	)

1362 
	#ADC_CCR_DELAY
 
ADC_CCR_DELAY_Msk


	)

1363 
	#ADC_CCR_DELAY_0
 (0x1UL << 
ADC_CCR_DELAY_Pos
è

	)

1364 
	#ADC_CCR_DELAY_1
 (0x2UL << 
ADC_CCR_DELAY_Pos
è

	)

1365 
	#ADC_CCR_DELAY_2
 (0x4UL << 
ADC_CCR_DELAY_Pos
è

	)

1366 
	#ADC_CCR_DELAY_3
 (0x8UL << 
ADC_CCR_DELAY_Pos
è

	)

1367 
	#ADC_CCR_DDS_Pos
 (13U)

	)

1368 
	#ADC_CCR_DDS_Msk
 (0x1UL << 
ADC_CCR_DDS_Pos
è

	)

1369 
	#ADC_CCR_DDS
 
ADC_CCR_DDS_Msk


	)

1370 
	#ADC_CCR_DMA_Pos
 (14U)

	)

1371 
	#ADC_CCR_DMA_Msk
 (0x3UL << 
ADC_CCR_DMA_Pos
è

	)

1372 
	#ADC_CCR_DMA
 
ADC_CCR_DMA_Msk


	)

1373 
	#ADC_CCR_DMA_0
 (0x1UL << 
ADC_CCR_DMA_Pos
è

	)

1374 
	#ADC_CCR_DMA_1
 (0x2UL << 
ADC_CCR_DMA_Pos
è

	)

1375 
	#ADC_CCR_ADCPRE_Pos
 (16U)

	)

1376 
	#ADC_CCR_ADCPRE_Msk
 (0x3UL << 
ADC_CCR_ADCPRE_Pos
è

	)

1377 
	#ADC_CCR_ADCPRE
 
ADC_CCR_ADCPRE_Msk


	)

1378 
	#ADC_CCR_ADCPRE_0
 (0x1UL << 
ADC_CCR_ADCPRE_Pos
è

	)

1379 
	#ADC_CCR_ADCPRE_1
 (0x2UL << 
ADC_CCR_ADCPRE_Pos
è

	)

1380 
	#ADC_CCR_VBATE_Pos
 (22U)

	)

1381 
	#ADC_CCR_VBATE_Msk
 (0x1UL << 
ADC_CCR_VBATE_Pos
è

	)

1382 
	#ADC_CCR_VBATE
 
ADC_CCR_VBATE_Msk


	)

1383 
	#ADC_CCR_TSVREFE_Pos
 (23U)

	)

1384 
	#ADC_CCR_TSVREFE_Msk
 (0x1UL << 
ADC_CCR_TSVREFE_Pos
è

	)

1385 
	#ADC_CCR_TSVREFE
 
ADC_CCR_TSVREFE_Msk


	)

1388 
	#ADC_CDR_DATA1_Pos
 (0U)

	)

1389 
	#ADC_CDR_DATA1_Msk
 (0xFFFFUL << 
ADC_CDR_DATA1_Pos
è

	)

1390 
	#ADC_CDR_DATA1
 
ADC_CDR_DATA1_Msk


	)

1391 
	#ADC_CDR_DATA2_Pos
 (16U)

	)

1392 
	#ADC_CDR_DATA2_Msk
 (0xFFFFUL << 
ADC_CDR_DATA2_Pos
è

	)

1393 
	#ADC_CDR_DATA2
 
ADC_CDR_DATA2_Msk


	)

1396 
	#ADC_CDR_RDATA_MST
 
ADC_CDR_DATA1


	)

1397 
	#ADC_CDR_RDATA_SLV
 
ADC_CDR_DATA2


	)

1405 
	#CRC_DR_DR_Pos
 (0U)

	)

1406 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFUL << 
CRC_DR_DR_Pos
è

	)

1407 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

1411 
	#CRC_IDR_IDR_Pos
 (0U)

	)

1412 
	#CRC_IDR_IDR_Msk
 (0xFFUL << 
CRC_IDR_IDR_Pos
è

	)

1413 
	#CRC_IDR_IDR
 
CRC_IDR_IDR_Msk


	)

1417 
	#CRC_CR_RESET_Pos
 (0U)

	)

1418 
	#CRC_CR_RESET_Msk
 (0x1UL << 
CRC_CR_RESET_Pos
è

	)

1419 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

1428 
	#DMA_SxCR_CHSEL_Pos
 (25U)

	)

1429 
	#DMA_SxCR_CHSEL_Msk
 (0x7UL << 
DMA_SxCR_CHSEL_Pos
è

	)

1430 
	#DMA_SxCR_CHSEL
 
DMA_SxCR_CHSEL_Msk


	)

1431 
	#DMA_SxCR_CHSEL_0
 0x02000000U

	)

1432 
	#DMA_SxCR_CHSEL_1
 0x04000000U

	)

1433 
	#DMA_SxCR_CHSEL_2
 0x08000000U

	)

1434 
	#DMA_SxCR_MBURST_Pos
 (23U)

	)

1435 
	#DMA_SxCR_MBURST_Msk
 (0x3UL << 
DMA_SxCR_MBURST_Pos
è

	)

1436 
	#DMA_SxCR_MBURST
 
DMA_SxCR_MBURST_Msk


	)

1437 
	#DMA_SxCR_MBURST_0
 (0x1UL << 
DMA_SxCR_MBURST_Pos
è

	)

1438 
	#DMA_SxCR_MBURST_1
 (0x2UL << 
DMA_SxCR_MBURST_Pos
è

	)

1439 
	#DMA_SxCR_PBURST_Pos
 (21U)

	)

1440 
	#DMA_SxCR_PBURST_Msk
 (0x3UL << 
DMA_SxCR_PBURST_Pos
è

	)

1441 
	#DMA_SxCR_PBURST
 
DMA_SxCR_PBURST_Msk


	)

1442 
	#DMA_SxCR_PBURST_0
 (0x1UL << 
DMA_SxCR_PBURST_Pos
è

	)

1443 
	#DMA_SxCR_PBURST_1
 (0x2UL << 
DMA_SxCR_PBURST_Pos
è

	)

1444 
	#DMA_SxCR_CT_Pos
 (19U)

	)

1445 
	#DMA_SxCR_CT_Msk
 (0x1UL << 
DMA_SxCR_CT_Pos
è

	)

1446 
	#DMA_SxCR_CT
 
DMA_SxCR_CT_Msk


	)

1447 
	#DMA_SxCR_DBM_Pos
 (18U)

	)

1448 
	#DMA_SxCR_DBM_Msk
 (0x1UL << 
DMA_SxCR_DBM_Pos
è

	)

1449 
	#DMA_SxCR_DBM
 
DMA_SxCR_DBM_Msk


	)

1450 
	#DMA_SxCR_PL_Pos
 (16U)

	)

1451 
	#DMA_SxCR_PL_Msk
 (0x3UL << 
DMA_SxCR_PL_Pos
è

	)

1452 
	#DMA_SxCR_PL
 
DMA_SxCR_PL_Msk


	)

1453 
	#DMA_SxCR_PL_0
 (0x1UL << 
DMA_SxCR_PL_Pos
è

	)

1454 
	#DMA_SxCR_PL_1
 (0x2UL << 
DMA_SxCR_PL_Pos
è

	)

1455 
	#DMA_SxCR_PINCOS_Pos
 (15U)

	)

1456 
	#DMA_SxCR_PINCOS_Msk
 (0x1UL << 
DMA_SxCR_PINCOS_Pos
è

	)

1457 
	#DMA_SxCR_PINCOS
 
DMA_SxCR_PINCOS_Msk


	)

1458 
	#DMA_SxCR_MSIZE_Pos
 (13U)

	)

1459 
	#DMA_SxCR_MSIZE_Msk
 (0x3UL << 
DMA_SxCR_MSIZE_Pos
è

	)

1460 
	#DMA_SxCR_MSIZE
 
DMA_SxCR_MSIZE_Msk


	)

1461 
	#DMA_SxCR_MSIZE_0
 (0x1UL << 
DMA_SxCR_MSIZE_Pos
è

	)

1462 
	#DMA_SxCR_MSIZE_1
 (0x2UL << 
DMA_SxCR_MSIZE_Pos
è

	)

1463 
	#DMA_SxCR_PSIZE_Pos
 (11U)

	)

1464 
	#DMA_SxCR_PSIZE_Msk
 (0x3UL << 
DMA_SxCR_PSIZE_Pos
è

	)

1465 
	#DMA_SxCR_PSIZE
 
DMA_SxCR_PSIZE_Msk


	)

1466 
	#DMA_SxCR_PSIZE_0
 (0x1UL << 
DMA_SxCR_PSIZE_Pos
è

	)

1467 
	#DMA_SxCR_PSIZE_1
 (0x2UL << 
DMA_SxCR_PSIZE_Pos
è

	)

1468 
	#DMA_SxCR_MINC_Pos
 (10U)

	)

1469 
	#DMA_SxCR_MINC_Msk
 (0x1UL << 
DMA_SxCR_MINC_Pos
è

	)

1470 
	#DMA_SxCR_MINC
 
DMA_SxCR_MINC_Msk


	)

1471 
	#DMA_SxCR_PINC_Pos
 (9U)

	)

1472 
	#DMA_SxCR_PINC_Msk
 (0x1UL << 
DMA_SxCR_PINC_Pos
è

	)

1473 
	#DMA_SxCR_PINC
 
DMA_SxCR_PINC_Msk


	)

1474 
	#DMA_SxCR_CIRC_Pos
 (8U)

	)

1475 
	#DMA_SxCR_CIRC_Msk
 (0x1UL << 
DMA_SxCR_CIRC_Pos
è

	)

1476 
	#DMA_SxCR_CIRC
 
DMA_SxCR_CIRC_Msk


	)

1477 
	#DMA_SxCR_DIR_Pos
 (6U)

	)

1478 
	#DMA_SxCR_DIR_Msk
 (0x3UL << 
DMA_SxCR_DIR_Pos
è

	)

1479 
	#DMA_SxCR_DIR
 
DMA_SxCR_DIR_Msk


	)

1480 
	#DMA_SxCR_DIR_0
 (0x1UL << 
DMA_SxCR_DIR_Pos
è

	)

1481 
	#DMA_SxCR_DIR_1
 (0x2UL << 
DMA_SxCR_DIR_Pos
è

	)

1482 
	#DMA_SxCR_PFCTRL_Pos
 (5U)

	)

1483 
	#DMA_SxCR_PFCTRL_Msk
 (0x1UL << 
DMA_SxCR_PFCTRL_Pos
è

	)

1484 
	#DMA_SxCR_PFCTRL
 
DMA_SxCR_PFCTRL_Msk


	)

1485 
	#DMA_SxCR_TCIE_Pos
 (4U)

	)

1486 
	#DMA_SxCR_TCIE_Msk
 (0x1UL << 
DMA_SxCR_TCIE_Pos
è

	)

1487 
	#DMA_SxCR_TCIE
 
DMA_SxCR_TCIE_Msk


	)

1488 
	#DMA_SxCR_HTIE_Pos
 (3U)

	)

1489 
	#DMA_SxCR_HTIE_Msk
 (0x1UL << 
DMA_SxCR_HTIE_Pos
è

	)

1490 
	#DMA_SxCR_HTIE
 
DMA_SxCR_HTIE_Msk


	)

1491 
	#DMA_SxCR_TEIE_Pos
 (2U)

	)

1492 
	#DMA_SxCR_TEIE_Msk
 (0x1UL << 
DMA_SxCR_TEIE_Pos
è

	)

1493 
	#DMA_SxCR_TEIE
 
DMA_SxCR_TEIE_Msk


	)

1494 
	#DMA_SxCR_DMEIE_Pos
 (1U)

	)

1495 
	#DMA_SxCR_DMEIE_Msk
 (0x1UL << 
DMA_SxCR_DMEIE_Pos
è

	)

1496 
	#DMA_SxCR_DMEIE
 
DMA_SxCR_DMEIE_Msk


	)

1497 
	#DMA_SxCR_EN_Pos
 (0U)

	)

1498 
	#DMA_SxCR_EN_Msk
 (0x1UL << 
DMA_SxCR_EN_Pos
è

	)

1499 
	#DMA_SxCR_EN
 
DMA_SxCR_EN_Msk


	)

1502 
	#DMA_SxCR_ACK_Pos
 (20U)

	)

1503 
	#DMA_SxCR_ACK_Msk
 (0x1UL << 
DMA_SxCR_ACK_Pos
è

	)

1504 
	#DMA_SxCR_ACK
 
DMA_SxCR_ACK_Msk


	)

1507 
	#DMA_SxNDT_Pos
 (0U)

	)

1508 
	#DMA_SxNDT_Msk
 (0xFFFFUL << 
DMA_SxNDT_Pos
è

	)

1509 
	#DMA_SxNDT
 
DMA_SxNDT_Msk


	)

1510 
	#DMA_SxNDT_0
 (0x0001UL << 
DMA_SxNDT_Pos
è

	)

1511 
	#DMA_SxNDT_1
 (0x0002UL << 
DMA_SxNDT_Pos
è

	)

1512 
	#DMA_SxNDT_2
 (0x0004UL << 
DMA_SxNDT_Pos
è

	)

1513 
	#DMA_SxNDT_3
 (0x0008UL << 
DMA_SxNDT_Pos
è

	)

1514 
	#DMA_SxNDT_4
 (0x0010UL << 
DMA_SxNDT_Pos
è

	)

1515 
	#DMA_SxNDT_5
 (0x0020UL << 
DMA_SxNDT_Pos
è

	)

1516 
	#DMA_SxNDT_6
 (0x0040UL << 
DMA_SxNDT_Pos
è

	)

1517 
	#DMA_SxNDT_7
 (0x0080UL << 
DMA_SxNDT_Pos
è

	)

1518 
	#DMA_SxNDT_8
 (0x0100UL << 
DMA_SxNDT_Pos
è

	)

1519 
	#DMA_SxNDT_9
 (0x0200UL << 
DMA_SxNDT_Pos
è

	)

1520 
	#DMA_SxNDT_10
 (0x0400UL << 
DMA_SxNDT_Pos
è

	)

1521 
	#DMA_SxNDT_11
 (0x0800UL << 
DMA_SxNDT_Pos
è

	)

1522 
	#DMA_SxNDT_12
 (0x1000UL << 
DMA_SxNDT_Pos
è

	)

1523 
	#DMA_SxNDT_13
 (0x2000UL << 
DMA_SxNDT_Pos
è

	)

1524 
	#DMA_SxNDT_14
 (0x4000UL << 
DMA_SxNDT_Pos
è

	)

1525 
	#DMA_SxNDT_15
 (0x8000UL << 
DMA_SxNDT_Pos
è

	)

1528 
	#DMA_SxFCR_FEIE_Pos
 (7U)

	)

1529 
	#DMA_SxFCR_FEIE_Msk
 (0x1UL << 
DMA_SxFCR_FEIE_Pos
è

	)

1530 
	#DMA_SxFCR_FEIE
 
DMA_SxFCR_FEIE_Msk


	)

1531 
	#DMA_SxFCR_FS_Pos
 (3U)

	)

1532 
	#DMA_SxFCR_FS_Msk
 (0x7UL << 
DMA_SxFCR_FS_Pos
è

	)

1533 
	#DMA_SxFCR_FS
 
DMA_SxFCR_FS_Msk


	)

1534 
	#DMA_SxFCR_FS_0
 (0x1UL << 
DMA_SxFCR_FS_Pos
è

	)

1535 
	#DMA_SxFCR_FS_1
 (0x2UL << 
DMA_SxFCR_FS_Pos
è

	)

1536 
	#DMA_SxFCR_FS_2
 (0x4UL << 
DMA_SxFCR_FS_Pos
è

	)

1537 
	#DMA_SxFCR_DMDIS_Pos
 (2U)

	)

1538 
	#DMA_SxFCR_DMDIS_Msk
 (0x1UL << 
DMA_SxFCR_DMDIS_Pos
è

	)

1539 
	#DMA_SxFCR_DMDIS
 
DMA_SxFCR_DMDIS_Msk


	)

1540 
	#DMA_SxFCR_FTH_Pos
 (0U)

	)

1541 
	#DMA_SxFCR_FTH_Msk
 (0x3UL << 
DMA_SxFCR_FTH_Pos
è

	)

1542 
	#DMA_SxFCR_FTH
 
DMA_SxFCR_FTH_Msk


	)

1543 
	#DMA_SxFCR_FTH_0
 (0x1UL << 
DMA_SxFCR_FTH_Pos
è

	)

1544 
	#DMA_SxFCR_FTH_1
 (0x2UL << 
DMA_SxFCR_FTH_Pos
è

	)

1547 
	#DMA_LISR_TCIF3_Pos
 (27U)

	)

1548 
	#DMA_LISR_TCIF3_Msk
 (0x1UL << 
DMA_LISR_TCIF3_Pos
è

	)

1549 
	#DMA_LISR_TCIF3
 
DMA_LISR_TCIF3_Msk


	)

1550 
	#DMA_LISR_HTIF3_Pos
 (26U)

	)

1551 
	#DMA_LISR_HTIF3_Msk
 (0x1UL << 
DMA_LISR_HTIF3_Pos
è

	)

1552 
	#DMA_LISR_HTIF3
 
DMA_LISR_HTIF3_Msk


	)

1553 
	#DMA_LISR_TEIF3_Pos
 (25U)

	)

1554 
	#DMA_LISR_TEIF3_Msk
 (0x1UL << 
DMA_LISR_TEIF3_Pos
è

	)

1555 
	#DMA_LISR_TEIF3
 
DMA_LISR_TEIF3_Msk


	)

1556 
	#DMA_LISR_DMEIF3_Pos
 (24U)

	)

1557 
	#DMA_LISR_DMEIF3_Msk
 (0x1UL << 
DMA_LISR_DMEIF3_Pos
è

	)

1558 
	#DMA_LISR_DMEIF3
 
DMA_LISR_DMEIF3_Msk


	)

1559 
	#DMA_LISR_FEIF3_Pos
 (22U)

	)

1560 
	#DMA_LISR_FEIF3_Msk
 (0x1UL << 
DMA_LISR_FEIF3_Pos
è

	)

1561 
	#DMA_LISR_FEIF3
 
DMA_LISR_FEIF3_Msk


	)

1562 
	#DMA_LISR_TCIF2_Pos
 (21U)

	)

1563 
	#DMA_LISR_TCIF2_Msk
 (0x1UL << 
DMA_LISR_TCIF2_Pos
è

	)

1564 
	#DMA_LISR_TCIF2
 
DMA_LISR_TCIF2_Msk


	)

1565 
	#DMA_LISR_HTIF2_Pos
 (20U)

	)

1566 
	#DMA_LISR_HTIF2_Msk
 (0x1UL << 
DMA_LISR_HTIF2_Pos
è

	)

1567 
	#DMA_LISR_HTIF2
 
DMA_LISR_HTIF2_Msk


	)

1568 
	#DMA_LISR_TEIF2_Pos
 (19U)

	)

1569 
	#DMA_LISR_TEIF2_Msk
 (0x1UL << 
DMA_LISR_TEIF2_Pos
è

	)

1570 
	#DMA_LISR_TEIF2
 
DMA_LISR_TEIF2_Msk


	)

1571 
	#DMA_LISR_DMEIF2_Pos
 (18U)

	)

1572 
	#DMA_LISR_DMEIF2_Msk
 (0x1UL << 
DMA_LISR_DMEIF2_Pos
è

	)

1573 
	#DMA_LISR_DMEIF2
 
DMA_LISR_DMEIF2_Msk


	)

1574 
	#DMA_LISR_FEIF2_Pos
 (16U)

	)

1575 
	#DMA_LISR_FEIF2_Msk
 (0x1UL << 
DMA_LISR_FEIF2_Pos
è

	)

1576 
	#DMA_LISR_FEIF2
 
DMA_LISR_FEIF2_Msk


	)

1577 
	#DMA_LISR_TCIF1_Pos
 (11U)

	)

1578 
	#DMA_LISR_TCIF1_Msk
 (0x1UL << 
DMA_LISR_TCIF1_Pos
è

	)

1579 
	#DMA_LISR_TCIF1
 
DMA_LISR_TCIF1_Msk


	)

1580 
	#DMA_LISR_HTIF1_Pos
 (10U)

	)

1581 
	#DMA_LISR_HTIF1_Msk
 (0x1UL << 
DMA_LISR_HTIF1_Pos
è

	)

1582 
	#DMA_LISR_HTIF1
 
DMA_LISR_HTIF1_Msk


	)

1583 
	#DMA_LISR_TEIF1_Pos
 (9U)

	)

1584 
	#DMA_LISR_TEIF1_Msk
 (0x1UL << 
DMA_LISR_TEIF1_Pos
è

	)

1585 
	#DMA_LISR_TEIF1
 
DMA_LISR_TEIF1_Msk


	)

1586 
	#DMA_LISR_DMEIF1_Pos
 (8U)

	)

1587 
	#DMA_LISR_DMEIF1_Msk
 (0x1UL << 
DMA_LISR_DMEIF1_Pos
è

	)

1588 
	#DMA_LISR_DMEIF1
 
DMA_LISR_DMEIF1_Msk


	)

1589 
	#DMA_LISR_FEIF1_Pos
 (6U)

	)

1590 
	#DMA_LISR_FEIF1_Msk
 (0x1UL << 
DMA_LISR_FEIF1_Pos
è

	)

1591 
	#DMA_LISR_FEIF1
 
DMA_LISR_FEIF1_Msk


	)

1592 
	#DMA_LISR_TCIF0_Pos
 (5U)

	)

1593 
	#DMA_LISR_TCIF0_Msk
 (0x1UL << 
DMA_LISR_TCIF0_Pos
è

	)

1594 
	#DMA_LISR_TCIF0
 
DMA_LISR_TCIF0_Msk


	)

1595 
	#DMA_LISR_HTIF0_Pos
 (4U)

	)

1596 
	#DMA_LISR_HTIF0_Msk
 (0x1UL << 
DMA_LISR_HTIF0_Pos
è

	)

1597 
	#DMA_LISR_HTIF0
 
DMA_LISR_HTIF0_Msk


	)

1598 
	#DMA_LISR_TEIF0_Pos
 (3U)

	)

1599 
	#DMA_LISR_TEIF0_Msk
 (0x1UL << 
DMA_LISR_TEIF0_Pos
è

	)

1600 
	#DMA_LISR_TEIF0
 
DMA_LISR_TEIF0_Msk


	)

1601 
	#DMA_LISR_DMEIF0_Pos
 (2U)

	)

1602 
	#DMA_LISR_DMEIF0_Msk
 (0x1UL << 
DMA_LISR_DMEIF0_Pos
è

	)

1603 
	#DMA_LISR_DMEIF0
 
DMA_LISR_DMEIF0_Msk


	)

1604 
	#DMA_LISR_FEIF0_Pos
 (0U)

	)

1605 
	#DMA_LISR_FEIF0_Msk
 (0x1UL << 
DMA_LISR_FEIF0_Pos
è

	)

1606 
	#DMA_LISR_FEIF0
 
DMA_LISR_FEIF0_Msk


	)

1609 
	#DMA_HISR_TCIF7_Pos
 (27U)

	)

1610 
	#DMA_HISR_TCIF7_Msk
 (0x1UL << 
DMA_HISR_TCIF7_Pos
è

	)

1611 
	#DMA_HISR_TCIF7
 
DMA_HISR_TCIF7_Msk


	)

1612 
	#DMA_HISR_HTIF7_Pos
 (26U)

	)

1613 
	#DMA_HISR_HTIF7_Msk
 (0x1UL << 
DMA_HISR_HTIF7_Pos
è

	)

1614 
	#DMA_HISR_HTIF7
 
DMA_HISR_HTIF7_Msk


	)

1615 
	#DMA_HISR_TEIF7_Pos
 (25U)

	)

1616 
	#DMA_HISR_TEIF7_Msk
 (0x1UL << 
DMA_HISR_TEIF7_Pos
è

	)

1617 
	#DMA_HISR_TEIF7
 
DMA_HISR_TEIF7_Msk


	)

1618 
	#DMA_HISR_DMEIF7_Pos
 (24U)

	)

1619 
	#DMA_HISR_DMEIF7_Msk
 (0x1UL << 
DMA_HISR_DMEIF7_Pos
è

	)

1620 
	#DMA_HISR_DMEIF7
 
DMA_HISR_DMEIF7_Msk


	)

1621 
	#DMA_HISR_FEIF7_Pos
 (22U)

	)

1622 
	#DMA_HISR_FEIF7_Msk
 (0x1UL << 
DMA_HISR_FEIF7_Pos
è

	)

1623 
	#DMA_HISR_FEIF7
 
DMA_HISR_FEIF7_Msk


	)

1624 
	#DMA_HISR_TCIF6_Pos
 (21U)

	)

1625 
	#DMA_HISR_TCIF6_Msk
 (0x1UL << 
DMA_HISR_TCIF6_Pos
è

	)

1626 
	#DMA_HISR_TCIF6
 
DMA_HISR_TCIF6_Msk


	)

1627 
	#DMA_HISR_HTIF6_Pos
 (20U)

	)

1628 
	#DMA_HISR_HTIF6_Msk
 (0x1UL << 
DMA_HISR_HTIF6_Pos
è

	)

1629 
	#DMA_HISR_HTIF6
 
DMA_HISR_HTIF6_Msk


	)

1630 
	#DMA_HISR_TEIF6_Pos
 (19U)

	)

1631 
	#DMA_HISR_TEIF6_Msk
 (0x1UL << 
DMA_HISR_TEIF6_Pos
è

	)

1632 
	#DMA_HISR_TEIF6
 
DMA_HISR_TEIF6_Msk


	)

1633 
	#DMA_HISR_DMEIF6_Pos
 (18U)

	)

1634 
	#DMA_HISR_DMEIF6_Msk
 (0x1UL << 
DMA_HISR_DMEIF6_Pos
è

	)

1635 
	#DMA_HISR_DMEIF6
 
DMA_HISR_DMEIF6_Msk


	)

1636 
	#DMA_HISR_FEIF6_Pos
 (16U)

	)

1637 
	#DMA_HISR_FEIF6_Msk
 (0x1UL << 
DMA_HISR_FEIF6_Pos
è

	)

1638 
	#DMA_HISR_FEIF6
 
DMA_HISR_FEIF6_Msk


	)

1639 
	#DMA_HISR_TCIF5_Pos
 (11U)

	)

1640 
	#DMA_HISR_TCIF5_Msk
 (0x1UL << 
DMA_HISR_TCIF5_Pos
è

	)

1641 
	#DMA_HISR_TCIF5
 
DMA_HISR_TCIF5_Msk


	)

1642 
	#DMA_HISR_HTIF5_Pos
 (10U)

	)

1643 
	#DMA_HISR_HTIF5_Msk
 (0x1UL << 
DMA_HISR_HTIF5_Pos
è

	)

1644 
	#DMA_HISR_HTIF5
 
DMA_HISR_HTIF5_Msk


	)

1645 
	#DMA_HISR_TEIF5_Pos
 (9U)

	)

1646 
	#DMA_HISR_TEIF5_Msk
 (0x1UL << 
DMA_HISR_TEIF5_Pos
è

	)

1647 
	#DMA_HISR_TEIF5
 
DMA_HISR_TEIF5_Msk


	)

1648 
	#DMA_HISR_DMEIF5_Pos
 (8U)

	)

1649 
	#DMA_HISR_DMEIF5_Msk
 (0x1UL << 
DMA_HISR_DMEIF5_Pos
è

	)

1650 
	#DMA_HISR_DMEIF5
 
DMA_HISR_DMEIF5_Msk


	)

1651 
	#DMA_HISR_FEIF5_Pos
 (6U)

	)

1652 
	#DMA_HISR_FEIF5_Msk
 (0x1UL << 
DMA_HISR_FEIF5_Pos
è

	)

1653 
	#DMA_HISR_FEIF5
 
DMA_HISR_FEIF5_Msk


	)

1654 
	#DMA_HISR_TCIF4_Pos
 (5U)

	)

1655 
	#DMA_HISR_TCIF4_Msk
 (0x1UL << 
DMA_HISR_TCIF4_Pos
è

	)

1656 
	#DMA_HISR_TCIF4
 
DMA_HISR_TCIF4_Msk


	)

1657 
	#DMA_HISR_HTIF4_Pos
 (4U)

	)

1658 
	#DMA_HISR_HTIF4_Msk
 (0x1UL << 
DMA_HISR_HTIF4_Pos
è

	)

1659 
	#DMA_HISR_HTIF4
 
DMA_HISR_HTIF4_Msk


	)

1660 
	#DMA_HISR_TEIF4_Pos
 (3U)

	)

1661 
	#DMA_HISR_TEIF4_Msk
 (0x1UL << 
DMA_HISR_TEIF4_Pos
è

	)

1662 
	#DMA_HISR_TEIF4
 
DMA_HISR_TEIF4_Msk


	)

1663 
	#DMA_HISR_DMEIF4_Pos
 (2U)

	)

1664 
	#DMA_HISR_DMEIF4_Msk
 (0x1UL << 
DMA_HISR_DMEIF4_Pos
è

	)

1665 
	#DMA_HISR_DMEIF4
 
DMA_HISR_DMEIF4_Msk


	)

1666 
	#DMA_HISR_FEIF4_Pos
 (0U)

	)

1667 
	#DMA_HISR_FEIF4_Msk
 (0x1UL << 
DMA_HISR_FEIF4_Pos
è

	)

1668 
	#DMA_HISR_FEIF4
 
DMA_HISR_FEIF4_Msk


	)

1671 
	#DMA_LIFCR_CTCIF3_Pos
 (27U)

	)

1672 
	#DMA_LIFCR_CTCIF3_Msk
 (0x1UL << 
DMA_LIFCR_CTCIF3_Pos
è

	)

1673 
	#DMA_LIFCR_CTCIF3
 
DMA_LIFCR_CTCIF3_Msk


	)

1674 
	#DMA_LIFCR_CHTIF3_Pos
 (26U)

	)

1675 
	#DMA_LIFCR_CHTIF3_Msk
 (0x1UL << 
DMA_LIFCR_CHTIF3_Pos
è

	)

1676 
	#DMA_LIFCR_CHTIF3
 
DMA_LIFCR_CHTIF3_Msk


	)

1677 
	#DMA_LIFCR_CTEIF3_Pos
 (25U)

	)

1678 
	#DMA_LIFCR_CTEIF3_Msk
 (0x1UL << 
DMA_LIFCR_CTEIF3_Pos
è

	)

1679 
	#DMA_LIFCR_CTEIF3
 
DMA_LIFCR_CTEIF3_Msk


	)

1680 
	#DMA_LIFCR_CDMEIF3_Pos
 (24U)

	)

1681 
	#DMA_LIFCR_CDMEIF3_Msk
 (0x1UL << 
DMA_LIFCR_CDMEIF3_Pos
è

	)

1682 
	#DMA_LIFCR_CDMEIF3
 
DMA_LIFCR_CDMEIF3_Msk


	)

1683 
	#DMA_LIFCR_CFEIF3_Pos
 (22U)

	)

1684 
	#DMA_LIFCR_CFEIF3_Msk
 (0x1UL << 
DMA_LIFCR_CFEIF3_Pos
è

	)

1685 
	#DMA_LIFCR_CFEIF3
 
DMA_LIFCR_CFEIF3_Msk


	)

1686 
	#DMA_LIFCR_CTCIF2_Pos
 (21U)

	)

1687 
	#DMA_LIFCR_CTCIF2_Msk
 (0x1UL << 
DMA_LIFCR_CTCIF2_Pos
è

	)

1688 
	#DMA_LIFCR_CTCIF2
 
DMA_LIFCR_CTCIF2_Msk


	)

1689 
	#DMA_LIFCR_CHTIF2_Pos
 (20U)

	)

1690 
	#DMA_LIFCR_CHTIF2_Msk
 (0x1UL << 
DMA_LIFCR_CHTIF2_Pos
è

	)

1691 
	#DMA_LIFCR_CHTIF2
 
DMA_LIFCR_CHTIF2_Msk


	)

1692 
	#DMA_LIFCR_CTEIF2_Pos
 (19U)

	)

1693 
	#DMA_LIFCR_CTEIF2_Msk
 (0x1UL << 
DMA_LIFCR_CTEIF2_Pos
è

	)

1694 
	#DMA_LIFCR_CTEIF2
 
DMA_LIFCR_CTEIF2_Msk


	)

1695 
	#DMA_LIFCR_CDMEIF2_Pos
 (18U)

	)

1696 
	#DMA_LIFCR_CDMEIF2_Msk
 (0x1UL << 
DMA_LIFCR_CDMEIF2_Pos
è

	)

1697 
	#DMA_LIFCR_CDMEIF2
 
DMA_LIFCR_CDMEIF2_Msk


	)

1698 
	#DMA_LIFCR_CFEIF2_Pos
 (16U)

	)

1699 
	#DMA_LIFCR_CFEIF2_Msk
 (0x1UL << 
DMA_LIFCR_CFEIF2_Pos
è

	)

1700 
	#DMA_LIFCR_CFEIF2
 
DMA_LIFCR_CFEIF2_Msk


	)

1701 
	#DMA_LIFCR_CTCIF1_Pos
 (11U)

	)

1702 
	#DMA_LIFCR_CTCIF1_Msk
 (0x1UL << 
DMA_LIFCR_CTCIF1_Pos
è

	)

1703 
	#DMA_LIFCR_CTCIF1
 
DMA_LIFCR_CTCIF1_Msk


	)

1704 
	#DMA_LIFCR_CHTIF1_Pos
 (10U)

	)

1705 
	#DMA_LIFCR_CHTIF1_Msk
 (0x1UL << 
DMA_LIFCR_CHTIF1_Pos
è

	)

1706 
	#DMA_LIFCR_CHTIF1
 
DMA_LIFCR_CHTIF1_Msk


	)

1707 
	#DMA_LIFCR_CTEIF1_Pos
 (9U)

	)

1708 
	#DMA_LIFCR_CTEIF1_Msk
 (0x1UL << 
DMA_LIFCR_CTEIF1_Pos
è

	)

1709 
	#DMA_LIFCR_CTEIF1
 
DMA_LIFCR_CTEIF1_Msk


	)

1710 
	#DMA_LIFCR_CDMEIF1_Pos
 (8U)

	)

1711 
	#DMA_LIFCR_CDMEIF1_Msk
 (0x1UL << 
DMA_LIFCR_CDMEIF1_Pos
è

	)

1712 
	#DMA_LIFCR_CDMEIF1
 
DMA_LIFCR_CDMEIF1_Msk


	)

1713 
	#DMA_LIFCR_CFEIF1_Pos
 (6U)

	)

1714 
	#DMA_LIFCR_CFEIF1_Msk
 (0x1UL << 
DMA_LIFCR_CFEIF1_Pos
è

	)

1715 
	#DMA_LIFCR_CFEIF1
 
DMA_LIFCR_CFEIF1_Msk


	)

1716 
	#DMA_LIFCR_CTCIF0_Pos
 (5U)

	)

1717 
	#DMA_LIFCR_CTCIF0_Msk
 (0x1UL << 
DMA_LIFCR_CTCIF0_Pos
è

	)

1718 
	#DMA_LIFCR_CTCIF0
 
DMA_LIFCR_CTCIF0_Msk


	)

1719 
	#DMA_LIFCR_CHTIF0_Pos
 (4U)

	)

1720 
	#DMA_LIFCR_CHTIF0_Msk
 (0x1UL << 
DMA_LIFCR_CHTIF0_Pos
è

	)

1721 
	#DMA_LIFCR_CHTIF0
 
DMA_LIFCR_CHTIF0_Msk


	)

1722 
	#DMA_LIFCR_CTEIF0_Pos
 (3U)

	)

1723 
	#DMA_LIFCR_CTEIF0_Msk
 (0x1UL << 
DMA_LIFCR_CTEIF0_Pos
è

	)

1724 
	#DMA_LIFCR_CTEIF0
 
DMA_LIFCR_CTEIF0_Msk


	)

1725 
	#DMA_LIFCR_CDMEIF0_Pos
 (2U)

	)

1726 
	#DMA_LIFCR_CDMEIF0_Msk
 (0x1UL << 
DMA_LIFCR_CDMEIF0_Pos
è

	)

1727 
	#DMA_LIFCR_CDMEIF0
 
DMA_LIFCR_CDMEIF0_Msk


	)

1728 
	#DMA_LIFCR_CFEIF0_Pos
 (0U)

	)

1729 
	#DMA_LIFCR_CFEIF0_Msk
 (0x1UL << 
DMA_LIFCR_CFEIF0_Pos
è

	)

1730 
	#DMA_LIFCR_CFEIF0
 
DMA_LIFCR_CFEIF0_Msk


	)

1733 
	#DMA_HIFCR_CTCIF7_Pos
 (27U)

	)

1734 
	#DMA_HIFCR_CTCIF7_Msk
 (0x1UL << 
DMA_HIFCR_CTCIF7_Pos
è

	)

1735 
	#DMA_HIFCR_CTCIF7
 
DMA_HIFCR_CTCIF7_Msk


	)

1736 
	#DMA_HIFCR_CHTIF7_Pos
 (26U)

	)

1737 
	#DMA_HIFCR_CHTIF7_Msk
 (0x1UL << 
DMA_HIFCR_CHTIF7_Pos
è

	)

1738 
	#DMA_HIFCR_CHTIF7
 
DMA_HIFCR_CHTIF7_Msk


	)

1739 
	#DMA_HIFCR_CTEIF7_Pos
 (25U)

	)

1740 
	#DMA_HIFCR_CTEIF7_Msk
 (0x1UL << 
DMA_HIFCR_CTEIF7_Pos
è

	)

1741 
	#DMA_HIFCR_CTEIF7
 
DMA_HIFCR_CTEIF7_Msk


	)

1742 
	#DMA_HIFCR_CDMEIF7_Pos
 (24U)

	)

1743 
	#DMA_HIFCR_CDMEIF7_Msk
 (0x1UL << 
DMA_HIFCR_CDMEIF7_Pos
è

	)

1744 
	#DMA_HIFCR_CDMEIF7
 
DMA_HIFCR_CDMEIF7_Msk


	)

1745 
	#DMA_HIFCR_CFEIF7_Pos
 (22U)

	)

1746 
	#DMA_HIFCR_CFEIF7_Msk
 (0x1UL << 
DMA_HIFCR_CFEIF7_Pos
è

	)

1747 
	#DMA_HIFCR_CFEIF7
 
DMA_HIFCR_CFEIF7_Msk


	)

1748 
	#DMA_HIFCR_CTCIF6_Pos
 (21U)

	)

1749 
	#DMA_HIFCR_CTCIF6_Msk
 (0x1UL << 
DMA_HIFCR_CTCIF6_Pos
è

	)

1750 
	#DMA_HIFCR_CTCIF6
 
DMA_HIFCR_CTCIF6_Msk


	)

1751 
	#DMA_HIFCR_CHTIF6_Pos
 (20U)

	)

1752 
	#DMA_HIFCR_CHTIF6_Msk
 (0x1UL << 
DMA_HIFCR_CHTIF6_Pos
è

	)

1753 
	#DMA_HIFCR_CHTIF6
 
DMA_HIFCR_CHTIF6_Msk


	)

1754 
	#DMA_HIFCR_CTEIF6_Pos
 (19U)

	)

1755 
	#DMA_HIFCR_CTEIF6_Msk
 (0x1UL << 
DMA_HIFCR_CTEIF6_Pos
è

	)

1756 
	#DMA_HIFCR_CTEIF6
 
DMA_HIFCR_CTEIF6_Msk


	)

1757 
	#DMA_HIFCR_CDMEIF6_Pos
 (18U)

	)

1758 
	#DMA_HIFCR_CDMEIF6_Msk
 (0x1UL << 
DMA_HIFCR_CDMEIF6_Pos
è

	)

1759 
	#DMA_HIFCR_CDMEIF6
 
DMA_HIFCR_CDMEIF6_Msk


	)

1760 
	#DMA_HIFCR_CFEIF6_Pos
 (16U)

	)

1761 
	#DMA_HIFCR_CFEIF6_Msk
 (0x1UL << 
DMA_HIFCR_CFEIF6_Pos
è

	)

1762 
	#DMA_HIFCR_CFEIF6
 
DMA_HIFCR_CFEIF6_Msk


	)

1763 
	#DMA_HIFCR_CTCIF5_Pos
 (11U)

	)

1764 
	#DMA_HIFCR_CTCIF5_Msk
 (0x1UL << 
DMA_HIFCR_CTCIF5_Pos
è

	)

1765 
	#DMA_HIFCR_CTCIF5
 
DMA_HIFCR_CTCIF5_Msk


	)

1766 
	#DMA_HIFCR_CHTIF5_Pos
 (10U)

	)

1767 
	#DMA_HIFCR_CHTIF5_Msk
 (0x1UL << 
DMA_HIFCR_CHTIF5_Pos
è

	)

1768 
	#DMA_HIFCR_CHTIF5
 
DMA_HIFCR_CHTIF5_Msk


	)

1769 
	#DMA_HIFCR_CTEIF5_Pos
 (9U)

	)

1770 
	#DMA_HIFCR_CTEIF5_Msk
 (0x1UL << 
DMA_HIFCR_CTEIF5_Pos
è

	)

1771 
	#DMA_HIFCR_CTEIF5
 
DMA_HIFCR_CTEIF5_Msk


	)

1772 
	#DMA_HIFCR_CDMEIF5_Pos
 (8U)

	)

1773 
	#DMA_HIFCR_CDMEIF5_Msk
 (0x1UL << 
DMA_HIFCR_CDMEIF5_Pos
è

	)

1774 
	#DMA_HIFCR_CDMEIF5
 
DMA_HIFCR_CDMEIF5_Msk


	)

1775 
	#DMA_HIFCR_CFEIF5_Pos
 (6U)

	)

1776 
	#DMA_HIFCR_CFEIF5_Msk
 (0x1UL << 
DMA_HIFCR_CFEIF5_Pos
è

	)

1777 
	#DMA_HIFCR_CFEIF5
 
DMA_HIFCR_CFEIF5_Msk


	)

1778 
	#DMA_HIFCR_CTCIF4_Pos
 (5U)

	)

1779 
	#DMA_HIFCR_CTCIF4_Msk
 (0x1UL << 
DMA_HIFCR_CTCIF4_Pos
è

	)

1780 
	#DMA_HIFCR_CTCIF4
 
DMA_HIFCR_CTCIF4_Msk


	)

1781 
	#DMA_HIFCR_CHTIF4_Pos
 (4U)

	)

1782 
	#DMA_HIFCR_CHTIF4_Msk
 (0x1UL << 
DMA_HIFCR_CHTIF4_Pos
è

	)

1783 
	#DMA_HIFCR_CHTIF4
 
DMA_HIFCR_CHTIF4_Msk


	)

1784 
	#DMA_HIFCR_CTEIF4_Pos
 (3U)

	)

1785 
	#DMA_HIFCR_CTEIF4_Msk
 (0x1UL << 
DMA_HIFCR_CTEIF4_Pos
è

	)

1786 
	#DMA_HIFCR_CTEIF4
 
DMA_HIFCR_CTEIF4_Msk


	)

1787 
	#DMA_HIFCR_CDMEIF4_Pos
 (2U)

	)

1788 
	#DMA_HIFCR_CDMEIF4_Msk
 (0x1UL << 
DMA_HIFCR_CDMEIF4_Pos
è

	)

1789 
	#DMA_HIFCR_CDMEIF4
 
DMA_HIFCR_CDMEIF4_Msk


	)

1790 
	#DMA_HIFCR_CFEIF4_Pos
 (0U)

	)

1791 
	#DMA_HIFCR_CFEIF4_Msk
 (0x1UL << 
DMA_HIFCR_CFEIF4_Pos
è

	)

1792 
	#DMA_HIFCR_CFEIF4
 
DMA_HIFCR_CFEIF4_Msk


	)

1795 
	#DMA_SxPAR_PA_Pos
 (0U)

	)

1796 
	#DMA_SxPAR_PA_Msk
 (0xFFFFFFFFUL << 
DMA_SxPAR_PA_Pos
è

	)

1797 
	#DMA_SxPAR_PA
 
DMA_SxPAR_PA_Msk


	)

1800 
	#DMA_SxM0AR_M0A_Pos
 (0U)

	)

1801 
	#DMA_SxM0AR_M0A_Msk
 (0xFFFFFFFFUL << 
DMA_SxM0AR_M0A_Pos
è

	)

1802 
	#DMA_SxM0AR_M0A
 
DMA_SxM0AR_M0A_Msk


	)

1805 
	#DMA_SxM1AR_M1A_Pos
 (0U)

	)

1806 
	#DMA_SxM1AR_M1A_Msk
 (0xFFFFFFFFUL << 
DMA_SxM1AR_M1A_Pos
è

	)

1807 
	#DMA_SxM1AR_M1A
 
DMA_SxM1AR_M1A_Msk


	)

1816 
	#EXTI_IMR_MR0_Pos
 (0U)

	)

1817 
	#EXTI_IMR_MR0_Msk
 (0x1UL << 
EXTI_IMR_MR0_Pos
è

	)

1818 
	#EXTI_IMR_MR0
 
EXTI_IMR_MR0_Msk


	)

1819 
	#EXTI_IMR_MR1_Pos
 (1U)

	)

1820 
	#EXTI_IMR_MR1_Msk
 (0x1UL << 
EXTI_IMR_MR1_Pos
è

	)

1821 
	#EXTI_IMR_MR1
 
EXTI_IMR_MR1_Msk


	)

1822 
	#EXTI_IMR_MR2_Pos
 (2U)

	)

1823 
	#EXTI_IMR_MR2_Msk
 (0x1UL << 
EXTI_IMR_MR2_Pos
è

	)

1824 
	#EXTI_IMR_MR2
 
EXTI_IMR_MR2_Msk


	)

1825 
	#EXTI_IMR_MR3_Pos
 (3U)

	)

1826 
	#EXTI_IMR_MR3_Msk
 (0x1UL << 
EXTI_IMR_MR3_Pos
è

	)

1827 
	#EXTI_IMR_MR3
 
EXTI_IMR_MR3_Msk


	)

1828 
	#EXTI_IMR_MR4_Pos
 (4U)

	)

1829 
	#EXTI_IMR_MR4_Msk
 (0x1UL << 
EXTI_IMR_MR4_Pos
è

	)

1830 
	#EXTI_IMR_MR4
 
EXTI_IMR_MR4_Msk


	)

1831 
	#EXTI_IMR_MR5_Pos
 (5U)

	)

1832 
	#EXTI_IMR_MR5_Msk
 (0x1UL << 
EXTI_IMR_MR5_Pos
è

	)

1833 
	#EXTI_IMR_MR5
 
EXTI_IMR_MR5_Msk


	)

1834 
	#EXTI_IMR_MR6_Pos
 (6U)

	)

1835 
	#EXTI_IMR_MR6_Msk
 (0x1UL << 
EXTI_IMR_MR6_Pos
è

	)

1836 
	#EXTI_IMR_MR6
 
EXTI_IMR_MR6_Msk


	)

1837 
	#EXTI_IMR_MR7_Pos
 (7U)

	)

1838 
	#EXTI_IMR_MR7_Msk
 (0x1UL << 
EXTI_IMR_MR7_Pos
è

	)

1839 
	#EXTI_IMR_MR7
 
EXTI_IMR_MR7_Msk


	)

1840 
	#EXTI_IMR_MR8_Pos
 (8U)

	)

1841 
	#EXTI_IMR_MR8_Msk
 (0x1UL << 
EXTI_IMR_MR8_Pos
è

	)

1842 
	#EXTI_IMR_MR8
 
EXTI_IMR_MR8_Msk


	)

1843 
	#EXTI_IMR_MR9_Pos
 (9U)

	)

1844 
	#EXTI_IMR_MR9_Msk
 (0x1UL << 
EXTI_IMR_MR9_Pos
è

	)

1845 
	#EXTI_IMR_MR9
 
EXTI_IMR_MR9_Msk


	)

1846 
	#EXTI_IMR_MR10_Pos
 (10U)

	)

1847 
	#EXTI_IMR_MR10_Msk
 (0x1UL << 
EXTI_IMR_MR10_Pos
è

	)

1848 
	#EXTI_IMR_MR10
 
EXTI_IMR_MR10_Msk


	)

1849 
	#EXTI_IMR_MR11_Pos
 (11U)

	)

1850 
	#EXTI_IMR_MR11_Msk
 (0x1UL << 
EXTI_IMR_MR11_Pos
è

	)

1851 
	#EXTI_IMR_MR11
 
EXTI_IMR_MR11_Msk


	)

1852 
	#EXTI_IMR_MR12_Pos
 (12U)

	)

1853 
	#EXTI_IMR_MR12_Msk
 (0x1UL << 
EXTI_IMR_MR12_Pos
è

	)

1854 
	#EXTI_IMR_MR12
 
EXTI_IMR_MR12_Msk


	)

1855 
	#EXTI_IMR_MR13_Pos
 (13U)

	)

1856 
	#EXTI_IMR_MR13_Msk
 (0x1UL << 
EXTI_IMR_MR13_Pos
è

	)

1857 
	#EXTI_IMR_MR13
 
EXTI_IMR_MR13_Msk


	)

1858 
	#EXTI_IMR_MR14_Pos
 (14U)

	)

1859 
	#EXTI_IMR_MR14_Msk
 (0x1UL << 
EXTI_IMR_MR14_Pos
è

	)

1860 
	#EXTI_IMR_MR14
 
EXTI_IMR_MR14_Msk


	)

1861 
	#EXTI_IMR_MR15_Pos
 (15U)

	)

1862 
	#EXTI_IMR_MR15_Msk
 (0x1UL << 
EXTI_IMR_MR15_Pos
è

	)

1863 
	#EXTI_IMR_MR15
 
EXTI_IMR_MR15_Msk


	)

1864 
	#EXTI_IMR_MR16_Pos
 (16U)

	)

1865 
	#EXTI_IMR_MR16_Msk
 (0x1UL << 
EXTI_IMR_MR16_Pos
è

	)

1866 
	#EXTI_IMR_MR16
 
EXTI_IMR_MR16_Msk


	)

1867 
	#EXTI_IMR_MR17_Pos
 (17U)

	)

1868 
	#EXTI_IMR_MR17_Msk
 (0x1UL << 
EXTI_IMR_MR17_Pos
è

	)

1869 
	#EXTI_IMR_MR17
 
EXTI_IMR_MR17_Msk


	)

1870 
	#EXTI_IMR_MR18_Pos
 (18U)

	)

1871 
	#EXTI_IMR_MR18_Msk
 (0x1UL << 
EXTI_IMR_MR18_Pos
è

	)

1872 
	#EXTI_IMR_MR18
 
EXTI_IMR_MR18_Msk


	)

1873 
	#EXTI_IMR_MR19_Pos
 (19U)

	)

1874 
	#EXTI_IMR_MR19_Msk
 (0x1UL << 
EXTI_IMR_MR19_Pos
è

	)

1875 
	#EXTI_IMR_MR19
 
EXTI_IMR_MR19_Msk


	)

1876 
	#EXTI_IMR_MR20_Pos
 (20U)

	)

1877 
	#EXTI_IMR_MR20_Msk
 (0x1UL << 
EXTI_IMR_MR20_Pos
è

	)

1878 
	#EXTI_IMR_MR20
 
EXTI_IMR_MR20_Msk


	)

1879 
	#EXTI_IMR_MR21_Pos
 (21U)

	)

1880 
	#EXTI_IMR_MR21_Msk
 (0x1UL << 
EXTI_IMR_MR21_Pos
è

	)

1881 
	#EXTI_IMR_MR21
 
EXTI_IMR_MR21_Msk


	)

1882 
	#EXTI_IMR_MR22_Pos
 (22U)

	)

1883 
	#EXTI_IMR_MR22_Msk
 (0x1UL << 
EXTI_IMR_MR22_Pos
è

	)

1884 
	#EXTI_IMR_MR22
 
EXTI_IMR_MR22_Msk


	)

1887 
	#EXTI_IMR_IM0
 
EXTI_IMR_MR0


	)

1888 
	#EXTI_IMR_IM1
 
EXTI_IMR_MR1


	)

1889 
	#EXTI_IMR_IM2
 
EXTI_IMR_MR2


	)

1890 
	#EXTI_IMR_IM3
 
EXTI_IMR_MR3


	)

1891 
	#EXTI_IMR_IM4
 
EXTI_IMR_MR4


	)

1892 
	#EXTI_IMR_IM5
 
EXTI_IMR_MR5


	)

1893 
	#EXTI_IMR_IM6
 
EXTI_IMR_MR6


	)

1894 
	#EXTI_IMR_IM7
 
EXTI_IMR_MR7


	)

1895 
	#EXTI_IMR_IM8
 
EXTI_IMR_MR8


	)

1896 
	#EXTI_IMR_IM9
 
EXTI_IMR_MR9


	)

1897 
	#EXTI_IMR_IM10
 
EXTI_IMR_MR10


	)

1898 
	#EXTI_IMR_IM11
 
EXTI_IMR_MR11


	)

1899 
	#EXTI_IMR_IM12
 
EXTI_IMR_MR12


	)

1900 
	#EXTI_IMR_IM13
 
EXTI_IMR_MR13


	)

1901 
	#EXTI_IMR_IM14
 
EXTI_IMR_MR14


	)

1902 
	#EXTI_IMR_IM15
 
EXTI_IMR_MR15


	)

1903 
	#EXTI_IMR_IM16
 
EXTI_IMR_MR16


	)

1904 
	#EXTI_IMR_IM17
 
EXTI_IMR_MR17


	)

1905 
	#EXTI_IMR_IM18
 
EXTI_IMR_MR18


	)

1906 
	#EXTI_IMR_IM19
 
EXTI_IMR_MR19


	)

1907 
	#EXTI_IMR_IM20
 
EXTI_IMR_MR20


	)

1908 
	#EXTI_IMR_IM21
 
EXTI_IMR_MR21


	)

1909 
	#EXTI_IMR_IM22
 
EXTI_IMR_MR22


	)

1910 
	#EXTI_IMR_IM_Pos
 (0U)

	)

1911 
	#EXTI_IMR_IM_Msk
 (0x7FFFFFUL << 
EXTI_IMR_IM_Pos
è

	)

1912 
	#EXTI_IMR_IM
 
EXTI_IMR_IM_Msk


	)

1915 
	#EXTI_EMR_MR0_Pos
 (0U)

	)

1916 
	#EXTI_EMR_MR0_Msk
 (0x1UL << 
EXTI_EMR_MR0_Pos
è

	)

1917 
	#EXTI_EMR_MR0
 
EXTI_EMR_MR0_Msk


	)

1918 
	#EXTI_EMR_MR1_Pos
 (1U)

	)

1919 
	#EXTI_EMR_MR1_Msk
 (0x1UL << 
EXTI_EMR_MR1_Pos
è

	)

1920 
	#EXTI_EMR_MR1
 
EXTI_EMR_MR1_Msk


	)

1921 
	#EXTI_EMR_MR2_Pos
 (2U)

	)

1922 
	#EXTI_EMR_MR2_Msk
 (0x1UL << 
EXTI_EMR_MR2_Pos
è

	)

1923 
	#EXTI_EMR_MR2
 
EXTI_EMR_MR2_Msk


	)

1924 
	#EXTI_EMR_MR3_Pos
 (3U)

	)

1925 
	#EXTI_EMR_MR3_Msk
 (0x1UL << 
EXTI_EMR_MR3_Pos
è

	)

1926 
	#EXTI_EMR_MR3
 
EXTI_EMR_MR3_Msk


	)

1927 
	#EXTI_EMR_MR4_Pos
 (4U)

	)

1928 
	#EXTI_EMR_MR4_Msk
 (0x1UL << 
EXTI_EMR_MR4_Pos
è

	)

1929 
	#EXTI_EMR_MR4
 
EXTI_EMR_MR4_Msk


	)

1930 
	#EXTI_EMR_MR5_Pos
 (5U)

	)

1931 
	#EXTI_EMR_MR5_Msk
 (0x1UL << 
EXTI_EMR_MR5_Pos
è

	)

1932 
	#EXTI_EMR_MR5
 
EXTI_EMR_MR5_Msk


	)

1933 
	#EXTI_EMR_MR6_Pos
 (6U)

	)

1934 
	#EXTI_EMR_MR6_Msk
 (0x1UL << 
EXTI_EMR_MR6_Pos
è

	)

1935 
	#EXTI_EMR_MR6
 
EXTI_EMR_MR6_Msk


	)

1936 
	#EXTI_EMR_MR7_Pos
 (7U)

	)

1937 
	#EXTI_EMR_MR7_Msk
 (0x1UL << 
EXTI_EMR_MR7_Pos
è

	)

1938 
	#EXTI_EMR_MR7
 
EXTI_EMR_MR7_Msk


	)

1939 
	#EXTI_EMR_MR8_Pos
 (8U)

	)

1940 
	#EXTI_EMR_MR8_Msk
 (0x1UL << 
EXTI_EMR_MR8_Pos
è

	)

1941 
	#EXTI_EMR_MR8
 
EXTI_EMR_MR8_Msk


	)

1942 
	#EXTI_EMR_MR9_Pos
 (9U)

	)

1943 
	#EXTI_EMR_MR9_Msk
 (0x1UL << 
EXTI_EMR_MR9_Pos
è

	)

1944 
	#EXTI_EMR_MR9
 
EXTI_EMR_MR9_Msk


	)

1945 
	#EXTI_EMR_MR10_Pos
 (10U)

	)

1946 
	#EXTI_EMR_MR10_Msk
 (0x1UL << 
EXTI_EMR_MR10_Pos
è

	)

1947 
	#EXTI_EMR_MR10
 
EXTI_EMR_MR10_Msk


	)

1948 
	#EXTI_EMR_MR11_Pos
 (11U)

	)

1949 
	#EXTI_EMR_MR11_Msk
 (0x1UL << 
EXTI_EMR_MR11_Pos
è

	)

1950 
	#EXTI_EMR_MR11
 
EXTI_EMR_MR11_Msk


	)

1951 
	#EXTI_EMR_MR12_Pos
 (12U)

	)

1952 
	#EXTI_EMR_MR12_Msk
 (0x1UL << 
EXTI_EMR_MR12_Pos
è

	)

1953 
	#EXTI_EMR_MR12
 
EXTI_EMR_MR12_Msk


	)

1954 
	#EXTI_EMR_MR13_Pos
 (13U)

	)

1955 
	#EXTI_EMR_MR13_Msk
 (0x1UL << 
EXTI_EMR_MR13_Pos
è

	)

1956 
	#EXTI_EMR_MR13
 
EXTI_EMR_MR13_Msk


	)

1957 
	#EXTI_EMR_MR14_Pos
 (14U)

	)

1958 
	#EXTI_EMR_MR14_Msk
 (0x1UL << 
EXTI_EMR_MR14_Pos
è

	)

1959 
	#EXTI_EMR_MR14
 
EXTI_EMR_MR14_Msk


	)

1960 
	#EXTI_EMR_MR15_Pos
 (15U)

	)

1961 
	#EXTI_EMR_MR15_Msk
 (0x1UL << 
EXTI_EMR_MR15_Pos
è

	)

1962 
	#EXTI_EMR_MR15
 
EXTI_EMR_MR15_Msk


	)

1963 
	#EXTI_EMR_MR16_Pos
 (16U)

	)

1964 
	#EXTI_EMR_MR16_Msk
 (0x1UL << 
EXTI_EMR_MR16_Pos
è

	)

1965 
	#EXTI_EMR_MR16
 
EXTI_EMR_MR16_Msk


	)

1966 
	#EXTI_EMR_MR17_Pos
 (17U)

	)

1967 
	#EXTI_EMR_MR17_Msk
 (0x1UL << 
EXTI_EMR_MR17_Pos
è

	)

1968 
	#EXTI_EMR_MR17
 
EXTI_EMR_MR17_Msk


	)

1969 
	#EXTI_EMR_MR18_Pos
 (18U)

	)

1970 
	#EXTI_EMR_MR18_Msk
 (0x1UL << 
EXTI_EMR_MR18_Pos
è

	)

1971 
	#EXTI_EMR_MR18
 
EXTI_EMR_MR18_Msk


	)

1972 
	#EXTI_EMR_MR19_Pos
 (19U)

	)

1973 
	#EXTI_EMR_MR19_Msk
 (0x1UL << 
EXTI_EMR_MR19_Pos
è

	)

1974 
	#EXTI_EMR_MR19
 
EXTI_EMR_MR19_Msk


	)

1975 
	#EXTI_EMR_MR20_Pos
 (20U)

	)

1976 
	#EXTI_EMR_MR20_Msk
 (0x1UL << 
EXTI_EMR_MR20_Pos
è

	)

1977 
	#EXTI_EMR_MR20
 
EXTI_EMR_MR20_Msk


	)

1978 
	#EXTI_EMR_MR21_Pos
 (21U)

	)

1979 
	#EXTI_EMR_MR21_Msk
 (0x1UL << 
EXTI_EMR_MR21_Pos
è

	)

1980 
	#EXTI_EMR_MR21
 
EXTI_EMR_MR21_Msk


	)

1981 
	#EXTI_EMR_MR22_Pos
 (22U)

	)

1982 
	#EXTI_EMR_MR22_Msk
 (0x1UL << 
EXTI_EMR_MR22_Pos
è

	)

1983 
	#EXTI_EMR_MR22
 
EXTI_EMR_MR22_Msk


	)

1986 
	#EXTI_EMR_EM0
 
EXTI_EMR_MR0


	)

1987 
	#EXTI_EMR_EM1
 
EXTI_EMR_MR1


	)

1988 
	#EXTI_EMR_EM2
 
EXTI_EMR_MR2


	)

1989 
	#EXTI_EMR_EM3
 
EXTI_EMR_MR3


	)

1990 
	#EXTI_EMR_EM4
 
EXTI_EMR_MR4


	)

1991 
	#EXTI_EMR_EM5
 
EXTI_EMR_MR5


	)

1992 
	#EXTI_EMR_EM6
 
EXTI_EMR_MR6


	)

1993 
	#EXTI_EMR_EM7
 
EXTI_EMR_MR7


	)

1994 
	#EXTI_EMR_EM8
 
EXTI_EMR_MR8


	)

1995 
	#EXTI_EMR_EM9
 
EXTI_EMR_MR9


	)

1996 
	#EXTI_EMR_EM10
 
EXTI_EMR_MR10


	)

1997 
	#EXTI_EMR_EM11
 
EXTI_EMR_MR11


	)

1998 
	#EXTI_EMR_EM12
 
EXTI_EMR_MR12


	)

1999 
	#EXTI_EMR_EM13
 
EXTI_EMR_MR13


	)

2000 
	#EXTI_EMR_EM14
 
EXTI_EMR_MR14


	)

2001 
	#EXTI_EMR_EM15
 
EXTI_EMR_MR15


	)

2002 
	#EXTI_EMR_EM16
 
EXTI_EMR_MR16


	)

2003 
	#EXTI_EMR_EM17
 
EXTI_EMR_MR17


	)

2004 
	#EXTI_EMR_EM18
 
EXTI_EMR_MR18


	)

2005 
	#EXTI_EMR_EM19
 
EXTI_EMR_MR19


	)

2006 
	#EXTI_EMR_EM20
 
EXTI_EMR_MR20


	)

2007 
	#EXTI_EMR_EM21
 
EXTI_EMR_MR21


	)

2008 
	#EXTI_EMR_EM22
 
EXTI_EMR_MR22


	)

2011 
	#EXTI_RTSR_TR0_Pos
 (0U)

	)

2012 
	#EXTI_RTSR_TR0_Msk
 (0x1UL << 
EXTI_RTSR_TR0_Pos
è

	)

2013 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_TR0_Msk


	)

2014 
	#EXTI_RTSR_TR1_Pos
 (1U)

	)

2015 
	#EXTI_RTSR_TR1_Msk
 (0x1UL << 
EXTI_RTSR_TR1_Pos
è

	)

2016 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_TR1_Msk


	)

2017 
	#EXTI_RTSR_TR2_Pos
 (2U)

	)

2018 
	#EXTI_RTSR_TR2_Msk
 (0x1UL << 
EXTI_RTSR_TR2_Pos
è

	)

2019 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_TR2_Msk


	)

2020 
	#EXTI_RTSR_TR3_Pos
 (3U)

	)

2021 
	#EXTI_RTSR_TR3_Msk
 (0x1UL << 
EXTI_RTSR_TR3_Pos
è

	)

2022 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_TR3_Msk


	)

2023 
	#EXTI_RTSR_TR4_Pos
 (4U)

	)

2024 
	#EXTI_RTSR_TR4_Msk
 (0x1UL << 
EXTI_RTSR_TR4_Pos
è

	)

2025 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_TR4_Msk


	)

2026 
	#EXTI_RTSR_TR5_Pos
 (5U)

	)

2027 
	#EXTI_RTSR_TR5_Msk
 (0x1UL << 
EXTI_RTSR_TR5_Pos
è

	)

2028 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_TR5_Msk


	)

2029 
	#EXTI_RTSR_TR6_Pos
 (6U)

	)

2030 
	#EXTI_RTSR_TR6_Msk
 (0x1UL << 
EXTI_RTSR_TR6_Pos
è

	)

2031 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_TR6_Msk


	)

2032 
	#EXTI_RTSR_TR7_Pos
 (7U)

	)

2033 
	#EXTI_RTSR_TR7_Msk
 (0x1UL << 
EXTI_RTSR_TR7_Pos
è

	)

2034 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_TR7_Msk


	)

2035 
	#EXTI_RTSR_TR8_Pos
 (8U)

	)

2036 
	#EXTI_RTSR_TR8_Msk
 (0x1UL << 
EXTI_RTSR_TR8_Pos
è

	)

2037 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_TR8_Msk


	)

2038 
	#EXTI_RTSR_TR9_Pos
 (9U)

	)

2039 
	#EXTI_RTSR_TR9_Msk
 (0x1UL << 
EXTI_RTSR_TR9_Pos
è

	)

2040 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_TR9_Msk


	)

2041 
	#EXTI_RTSR_TR10_Pos
 (10U)

	)

2042 
	#EXTI_RTSR_TR10_Msk
 (0x1UL << 
EXTI_RTSR_TR10_Pos
è

	)

2043 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_TR10_Msk


	)

2044 
	#EXTI_RTSR_TR11_Pos
 (11U)

	)

2045 
	#EXTI_RTSR_TR11_Msk
 (0x1UL << 
EXTI_RTSR_TR11_Pos
è

	)

2046 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_TR11_Msk


	)

2047 
	#EXTI_RTSR_TR12_Pos
 (12U)

	)

2048 
	#EXTI_RTSR_TR12_Msk
 (0x1UL << 
EXTI_RTSR_TR12_Pos
è

	)

2049 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_TR12_Msk


	)

2050 
	#EXTI_RTSR_TR13_Pos
 (13U)

	)

2051 
	#EXTI_RTSR_TR13_Msk
 (0x1UL << 
EXTI_RTSR_TR13_Pos
è

	)

2052 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_TR13_Msk


	)

2053 
	#EXTI_RTSR_TR14_Pos
 (14U)

	)

2054 
	#EXTI_RTSR_TR14_Msk
 (0x1UL << 
EXTI_RTSR_TR14_Pos
è

	)

2055 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_TR14_Msk


	)

2056 
	#EXTI_RTSR_TR15_Pos
 (15U)

	)

2057 
	#EXTI_RTSR_TR15_Msk
 (0x1UL << 
EXTI_RTSR_TR15_Pos
è

	)

2058 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_TR15_Msk


	)

2059 
	#EXTI_RTSR_TR16_Pos
 (16U)

	)

2060 
	#EXTI_RTSR_TR16_Msk
 (0x1UL << 
EXTI_RTSR_TR16_Pos
è

	)

2061 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_TR16_Msk


	)

2062 
	#EXTI_RTSR_TR17_Pos
 (17U)

	)

2063 
	#EXTI_RTSR_TR17_Msk
 (0x1UL << 
EXTI_RTSR_TR17_Pos
è

	)

2064 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_TR17_Msk


	)

2065 
	#EXTI_RTSR_TR18_Pos
 (18U)

	)

2066 
	#EXTI_RTSR_TR18_Msk
 (0x1UL << 
EXTI_RTSR_TR18_Pos
è

	)

2067 
	#EXTI_RTSR_TR18
 
EXTI_RTSR_TR18_Msk


	)

2068 
	#EXTI_RTSR_TR19_Pos
 (19U)

	)

2069 
	#EXTI_RTSR_TR19_Msk
 (0x1UL << 
EXTI_RTSR_TR19_Pos
è

	)

2070 
	#EXTI_RTSR_TR19
 
EXTI_RTSR_TR19_Msk


	)

2071 
	#EXTI_RTSR_TR20_Pos
 (20U)

	)

2072 
	#EXTI_RTSR_TR20_Msk
 (0x1UL << 
EXTI_RTSR_TR20_Pos
è

	)

2073 
	#EXTI_RTSR_TR20
 
EXTI_RTSR_TR20_Msk


	)

2074 
	#EXTI_RTSR_TR21_Pos
 (21U)

	)

2075 
	#EXTI_RTSR_TR21_Msk
 (0x1UL << 
EXTI_RTSR_TR21_Pos
è

	)

2076 
	#EXTI_RTSR_TR21
 
EXTI_RTSR_TR21_Msk


	)

2077 
	#EXTI_RTSR_TR22_Pos
 (22U)

	)

2078 
	#EXTI_RTSR_TR22_Msk
 (0x1UL << 
EXTI_RTSR_TR22_Pos
è

	)

2079 
	#EXTI_RTSR_TR22
 
EXTI_RTSR_TR22_Msk


	)

2082 
	#EXTI_FTSR_TR0_Pos
 (0U)

	)

2083 
	#EXTI_FTSR_TR0_Msk
 (0x1UL << 
EXTI_FTSR_TR0_Pos
è

	)

2084 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_TR0_Msk


	)

2085 
	#EXTI_FTSR_TR1_Pos
 (1U)

	)

2086 
	#EXTI_FTSR_TR1_Msk
 (0x1UL << 
EXTI_FTSR_TR1_Pos
è

	)

2087 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_TR1_Msk


	)

2088 
	#EXTI_FTSR_TR2_Pos
 (2U)

	)

2089 
	#EXTI_FTSR_TR2_Msk
 (0x1UL << 
EXTI_FTSR_TR2_Pos
è

	)

2090 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_TR2_Msk


	)

2091 
	#EXTI_FTSR_TR3_Pos
 (3U)

	)

2092 
	#EXTI_FTSR_TR3_Msk
 (0x1UL << 
EXTI_FTSR_TR3_Pos
è

	)

2093 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_TR3_Msk


	)

2094 
	#EXTI_FTSR_TR4_Pos
 (4U)

	)

2095 
	#EXTI_FTSR_TR4_Msk
 (0x1UL << 
EXTI_FTSR_TR4_Pos
è

	)

2096 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_TR4_Msk


	)

2097 
	#EXTI_FTSR_TR5_Pos
 (5U)

	)

2098 
	#EXTI_FTSR_TR5_Msk
 (0x1UL << 
EXTI_FTSR_TR5_Pos
è

	)

2099 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_TR5_Msk


	)

2100 
	#EXTI_FTSR_TR6_Pos
 (6U)

	)

2101 
	#EXTI_FTSR_TR6_Msk
 (0x1UL << 
EXTI_FTSR_TR6_Pos
è

	)

2102 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_TR6_Msk


	)

2103 
	#EXTI_FTSR_TR7_Pos
 (7U)

	)

2104 
	#EXTI_FTSR_TR7_Msk
 (0x1UL << 
EXTI_FTSR_TR7_Pos
è

	)

2105 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_TR7_Msk


	)

2106 
	#EXTI_FTSR_TR8_Pos
 (8U)

	)

2107 
	#EXTI_FTSR_TR8_Msk
 (0x1UL << 
EXTI_FTSR_TR8_Pos
è

	)

2108 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_TR8_Msk


	)

2109 
	#EXTI_FTSR_TR9_Pos
 (9U)

	)

2110 
	#EXTI_FTSR_TR9_Msk
 (0x1UL << 
EXTI_FTSR_TR9_Pos
è

	)

2111 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_TR9_Msk


	)

2112 
	#EXTI_FTSR_TR10_Pos
 (10U)

	)

2113 
	#EXTI_FTSR_TR10_Msk
 (0x1UL << 
EXTI_FTSR_TR10_Pos
è

	)

2114 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_TR10_Msk


	)

2115 
	#EXTI_FTSR_TR11_Pos
 (11U)

	)

2116 
	#EXTI_FTSR_TR11_Msk
 (0x1UL << 
EXTI_FTSR_TR11_Pos
è

	)

2117 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_TR11_Msk


	)

2118 
	#EXTI_FTSR_TR12_Pos
 (12U)

	)

2119 
	#EXTI_FTSR_TR12_Msk
 (0x1UL << 
EXTI_FTSR_TR12_Pos
è

	)

2120 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_TR12_Msk


	)

2121 
	#EXTI_FTSR_TR13_Pos
 (13U)

	)

2122 
	#EXTI_FTSR_TR13_Msk
 (0x1UL << 
EXTI_FTSR_TR13_Pos
è

	)

2123 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_TR13_Msk


	)

2124 
	#EXTI_FTSR_TR14_Pos
 (14U)

	)

2125 
	#EXTI_FTSR_TR14_Msk
 (0x1UL << 
EXTI_FTSR_TR14_Pos
è

	)

2126 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_TR14_Msk


	)

2127 
	#EXTI_FTSR_TR15_Pos
 (15U)

	)

2128 
	#EXTI_FTSR_TR15_Msk
 (0x1UL << 
EXTI_FTSR_TR15_Pos
è

	)

2129 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_TR15_Msk


	)

2130 
	#EXTI_FTSR_TR16_Pos
 (16U)

	)

2131 
	#EXTI_FTSR_TR16_Msk
 (0x1UL << 
EXTI_FTSR_TR16_Pos
è

	)

2132 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_TR16_Msk


	)

2133 
	#EXTI_FTSR_TR17_Pos
 (17U)

	)

2134 
	#EXTI_FTSR_TR17_Msk
 (0x1UL << 
EXTI_FTSR_TR17_Pos
è

	)

2135 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_TR17_Msk


	)

2136 
	#EXTI_FTSR_TR18_Pos
 (18U)

	)

2137 
	#EXTI_FTSR_TR18_Msk
 (0x1UL << 
EXTI_FTSR_TR18_Pos
è

	)

2138 
	#EXTI_FTSR_TR18
 
EXTI_FTSR_TR18_Msk


	)

2139 
	#EXTI_FTSR_TR19_Pos
 (19U)

	)

2140 
	#EXTI_FTSR_TR19_Msk
 (0x1UL << 
EXTI_FTSR_TR19_Pos
è

	)

2141 
	#EXTI_FTSR_TR19
 
EXTI_FTSR_TR19_Msk


	)

2142 
	#EXTI_FTSR_TR20_Pos
 (20U)

	)

2143 
	#EXTI_FTSR_TR20_Msk
 (0x1UL << 
EXTI_FTSR_TR20_Pos
è

	)

2144 
	#EXTI_FTSR_TR20
 
EXTI_FTSR_TR20_Msk


	)

2145 
	#EXTI_FTSR_TR21_Pos
 (21U)

	)

2146 
	#EXTI_FTSR_TR21_Msk
 (0x1UL << 
EXTI_FTSR_TR21_Pos
è

	)

2147 
	#EXTI_FTSR_TR21
 
EXTI_FTSR_TR21_Msk


	)

2148 
	#EXTI_FTSR_TR22_Pos
 (22U)

	)

2149 
	#EXTI_FTSR_TR22_Msk
 (0x1UL << 
EXTI_FTSR_TR22_Pos
è

	)

2150 
	#EXTI_FTSR_TR22
 
EXTI_FTSR_TR22_Msk


	)

2153 
	#EXTI_SWIER_SWIER0_Pos
 (0U)

	)

2154 
	#EXTI_SWIER_SWIER0_Msk
 (0x1UL << 
EXTI_SWIER_SWIER0_Pos
è

	)

2155 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWIER0_Msk


	)

2156 
	#EXTI_SWIER_SWIER1_Pos
 (1U)

	)

2157 
	#EXTI_SWIER_SWIER1_Msk
 (0x1UL << 
EXTI_SWIER_SWIER1_Pos
è

	)

2158 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWIER1_Msk


	)

2159 
	#EXTI_SWIER_SWIER2_Pos
 (2U)

	)

2160 
	#EXTI_SWIER_SWIER2_Msk
 (0x1UL << 
EXTI_SWIER_SWIER2_Pos
è

	)

2161 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWIER2_Msk


	)

2162 
	#EXTI_SWIER_SWIER3_Pos
 (3U)

	)

2163 
	#EXTI_SWIER_SWIER3_Msk
 (0x1UL << 
EXTI_SWIER_SWIER3_Pos
è

	)

2164 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWIER3_Msk


	)

2165 
	#EXTI_SWIER_SWIER4_Pos
 (4U)

	)

2166 
	#EXTI_SWIER_SWIER4_Msk
 (0x1UL << 
EXTI_SWIER_SWIER4_Pos
è

	)

2167 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWIER4_Msk


	)

2168 
	#EXTI_SWIER_SWIER5_Pos
 (5U)

	)

2169 
	#EXTI_SWIER_SWIER5_Msk
 (0x1UL << 
EXTI_SWIER_SWIER5_Pos
è

	)

2170 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWIER5_Msk


	)

2171 
	#EXTI_SWIER_SWIER6_Pos
 (6U)

	)

2172 
	#EXTI_SWIER_SWIER6_Msk
 (0x1UL << 
EXTI_SWIER_SWIER6_Pos
è

	)

2173 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWIER6_Msk


	)

2174 
	#EXTI_SWIER_SWIER7_Pos
 (7U)

	)

2175 
	#EXTI_SWIER_SWIER7_Msk
 (0x1UL << 
EXTI_SWIER_SWIER7_Pos
è

	)

2176 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWIER7_Msk


	)

2177 
	#EXTI_SWIER_SWIER8_Pos
 (8U)

	)

2178 
	#EXTI_SWIER_SWIER8_Msk
 (0x1UL << 
EXTI_SWIER_SWIER8_Pos
è

	)

2179 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWIER8_Msk


	)

2180 
	#EXTI_SWIER_SWIER9_Pos
 (9U)

	)

2181 
	#EXTI_SWIER_SWIER9_Msk
 (0x1UL << 
EXTI_SWIER_SWIER9_Pos
è

	)

2182 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWIER9_Msk


	)

2183 
	#EXTI_SWIER_SWIER10_Pos
 (10U)

	)

2184 
	#EXTI_SWIER_SWIER10_Msk
 (0x1UL << 
EXTI_SWIER_SWIER10_Pos
è

	)

2185 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWIER10_Msk


	)

2186 
	#EXTI_SWIER_SWIER11_Pos
 (11U)

	)

2187 
	#EXTI_SWIER_SWIER11_Msk
 (0x1UL << 
EXTI_SWIER_SWIER11_Pos
è

	)

2188 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWIER11_Msk


	)

2189 
	#EXTI_SWIER_SWIER12_Pos
 (12U)

	)

2190 
	#EXTI_SWIER_SWIER12_Msk
 (0x1UL << 
EXTI_SWIER_SWIER12_Pos
è

	)

2191 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWIER12_Msk


	)

2192 
	#EXTI_SWIER_SWIER13_Pos
 (13U)

	)

2193 
	#EXTI_SWIER_SWIER13_Msk
 (0x1UL << 
EXTI_SWIER_SWIER13_Pos
è

	)

2194 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWIER13_Msk


	)

2195 
	#EXTI_SWIER_SWIER14_Pos
 (14U)

	)

2196 
	#EXTI_SWIER_SWIER14_Msk
 (0x1UL << 
EXTI_SWIER_SWIER14_Pos
è

	)

2197 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWIER14_Msk


	)

2198 
	#EXTI_SWIER_SWIER15_Pos
 (15U)

	)

2199 
	#EXTI_SWIER_SWIER15_Msk
 (0x1UL << 
EXTI_SWIER_SWIER15_Pos
è

	)

2200 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWIER15_Msk


	)

2201 
	#EXTI_SWIER_SWIER16_Pos
 (16U)

	)

2202 
	#EXTI_SWIER_SWIER16_Msk
 (0x1UL << 
EXTI_SWIER_SWIER16_Pos
è

	)

2203 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWIER16_Msk


	)

2204 
	#EXTI_SWIER_SWIER17_Pos
 (17U)

	)

2205 
	#EXTI_SWIER_SWIER17_Msk
 (0x1UL << 
EXTI_SWIER_SWIER17_Pos
è

	)

2206 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWIER17_Msk


	)

2207 
	#EXTI_SWIER_SWIER18_Pos
 (18U)

	)

2208 
	#EXTI_SWIER_SWIER18_Msk
 (0x1UL << 
EXTI_SWIER_SWIER18_Pos
è

	)

2209 
	#EXTI_SWIER_SWIER18
 
EXTI_SWIER_SWIER18_Msk


	)

2210 
	#EXTI_SWIER_SWIER19_Pos
 (19U)

	)

2211 
	#EXTI_SWIER_SWIER19_Msk
 (0x1UL << 
EXTI_SWIER_SWIER19_Pos
è

	)

2212 
	#EXTI_SWIER_SWIER19
 
EXTI_SWIER_SWIER19_Msk


	)

2213 
	#EXTI_SWIER_SWIER20_Pos
 (20U)

	)

2214 
	#EXTI_SWIER_SWIER20_Msk
 (0x1UL << 
EXTI_SWIER_SWIER20_Pos
è

	)

2215 
	#EXTI_SWIER_SWIER20
 
EXTI_SWIER_SWIER20_Msk


	)

2216 
	#EXTI_SWIER_SWIER21_Pos
 (21U)

	)

2217 
	#EXTI_SWIER_SWIER21_Msk
 (0x1UL << 
EXTI_SWIER_SWIER21_Pos
è

	)

2218 
	#EXTI_SWIER_SWIER21
 
EXTI_SWIER_SWIER21_Msk


	)

2219 
	#EXTI_SWIER_SWIER22_Pos
 (22U)

	)

2220 
	#EXTI_SWIER_SWIER22_Msk
 (0x1UL << 
EXTI_SWIER_SWIER22_Pos
è

	)

2221 
	#EXTI_SWIER_SWIER22
 
EXTI_SWIER_SWIER22_Msk


	)

2224 
	#EXTI_PR_PR0_Pos
 (0U)

	)

2225 
	#EXTI_PR_PR0_Msk
 (0x1UL << 
EXTI_PR_PR0_Pos
è

	)

2226 
	#EXTI_PR_PR0
 
EXTI_PR_PR0_Msk


	)

2227 
	#EXTI_PR_PR1_Pos
 (1U)

	)

2228 
	#EXTI_PR_PR1_Msk
 (0x1UL << 
EXTI_PR_PR1_Pos
è

	)

2229 
	#EXTI_PR_PR1
 
EXTI_PR_PR1_Msk


	)

2230 
	#EXTI_PR_PR2_Pos
 (2U)

	)

2231 
	#EXTI_PR_PR2_Msk
 (0x1UL << 
EXTI_PR_PR2_Pos
è

	)

2232 
	#EXTI_PR_PR2
 
EXTI_PR_PR2_Msk


	)

2233 
	#EXTI_PR_PR3_Pos
 (3U)

	)

2234 
	#EXTI_PR_PR3_Msk
 (0x1UL << 
EXTI_PR_PR3_Pos
è

	)

2235 
	#EXTI_PR_PR3
 
EXTI_PR_PR3_Msk


	)

2236 
	#EXTI_PR_PR4_Pos
 (4U)

	)

2237 
	#EXTI_PR_PR4_Msk
 (0x1UL << 
EXTI_PR_PR4_Pos
è

	)

2238 
	#EXTI_PR_PR4
 
EXTI_PR_PR4_Msk


	)

2239 
	#EXTI_PR_PR5_Pos
 (5U)

	)

2240 
	#EXTI_PR_PR5_Msk
 (0x1UL << 
EXTI_PR_PR5_Pos
è

	)

2241 
	#EXTI_PR_PR5
 
EXTI_PR_PR5_Msk


	)

2242 
	#EXTI_PR_PR6_Pos
 (6U)

	)

2243 
	#EXTI_PR_PR6_Msk
 (0x1UL << 
EXTI_PR_PR6_Pos
è

	)

2244 
	#EXTI_PR_PR6
 
EXTI_PR_PR6_Msk


	)

2245 
	#EXTI_PR_PR7_Pos
 (7U)

	)

2246 
	#EXTI_PR_PR7_Msk
 (0x1UL << 
EXTI_PR_PR7_Pos
è

	)

2247 
	#EXTI_PR_PR7
 
EXTI_PR_PR7_Msk


	)

2248 
	#EXTI_PR_PR8_Pos
 (8U)

	)

2249 
	#EXTI_PR_PR8_Msk
 (0x1UL << 
EXTI_PR_PR8_Pos
è

	)

2250 
	#EXTI_PR_PR8
 
EXTI_PR_PR8_Msk


	)

2251 
	#EXTI_PR_PR9_Pos
 (9U)

	)

2252 
	#EXTI_PR_PR9_Msk
 (0x1UL << 
EXTI_PR_PR9_Pos
è

	)

2253 
	#EXTI_PR_PR9
 
EXTI_PR_PR9_Msk


	)

2254 
	#EXTI_PR_PR10_Pos
 (10U)

	)

2255 
	#EXTI_PR_PR10_Msk
 (0x1UL << 
EXTI_PR_PR10_Pos
è

	)

2256 
	#EXTI_PR_PR10
 
EXTI_PR_PR10_Msk


	)

2257 
	#EXTI_PR_PR11_Pos
 (11U)

	)

2258 
	#EXTI_PR_PR11_Msk
 (0x1UL << 
EXTI_PR_PR11_Pos
è

	)

2259 
	#EXTI_PR_PR11
 
EXTI_PR_PR11_Msk


	)

2260 
	#EXTI_PR_PR12_Pos
 (12U)

	)

2261 
	#EXTI_PR_PR12_Msk
 (0x1UL << 
EXTI_PR_PR12_Pos
è

	)

2262 
	#EXTI_PR_PR12
 
EXTI_PR_PR12_Msk


	)

2263 
	#EXTI_PR_PR13_Pos
 (13U)

	)

2264 
	#EXTI_PR_PR13_Msk
 (0x1UL << 
EXTI_PR_PR13_Pos
è

	)

2265 
	#EXTI_PR_PR13
 
EXTI_PR_PR13_Msk


	)

2266 
	#EXTI_PR_PR14_Pos
 (14U)

	)

2267 
	#EXTI_PR_PR14_Msk
 (0x1UL << 
EXTI_PR_PR14_Pos
è

	)

2268 
	#EXTI_PR_PR14
 
EXTI_PR_PR14_Msk


	)

2269 
	#EXTI_PR_PR15_Pos
 (15U)

	)

2270 
	#EXTI_PR_PR15_Msk
 (0x1UL << 
EXTI_PR_PR15_Pos
è

	)

2271 
	#EXTI_PR_PR15
 
EXTI_PR_PR15_Msk


	)

2272 
	#EXTI_PR_PR16_Pos
 (16U)

	)

2273 
	#EXTI_PR_PR16_Msk
 (0x1UL << 
EXTI_PR_PR16_Pos
è

	)

2274 
	#EXTI_PR_PR16
 
EXTI_PR_PR16_Msk


	)

2275 
	#EXTI_PR_PR17_Pos
 (17U)

	)

2276 
	#EXTI_PR_PR17_Msk
 (0x1UL << 
EXTI_PR_PR17_Pos
è

	)

2277 
	#EXTI_PR_PR17
 
EXTI_PR_PR17_Msk


	)

2278 
	#EXTI_PR_PR18_Pos
 (18U)

	)

2279 
	#EXTI_PR_PR18_Msk
 (0x1UL << 
EXTI_PR_PR18_Pos
è

	)

2280 
	#EXTI_PR_PR18
 
EXTI_PR_PR18_Msk


	)

2281 
	#EXTI_PR_PR19_Pos
 (19U)

	)

2282 
	#EXTI_PR_PR19_Msk
 (0x1UL << 
EXTI_PR_PR19_Pos
è

	)

2283 
	#EXTI_PR_PR19
 
EXTI_PR_PR19_Msk


	)

2284 
	#EXTI_PR_PR20_Pos
 (20U)

	)

2285 
	#EXTI_PR_PR20_Msk
 (0x1UL << 
EXTI_PR_PR20_Pos
è

	)

2286 
	#EXTI_PR_PR20
 
EXTI_PR_PR20_Msk


	)

2287 
	#EXTI_PR_PR21_Pos
 (21U)

	)

2288 
	#EXTI_PR_PR21_Msk
 (0x1UL << 
EXTI_PR_PR21_Pos
è

	)

2289 
	#EXTI_PR_PR21
 
EXTI_PR_PR21_Msk


	)

2290 
	#EXTI_PR_PR22_Pos
 (22U)

	)

2291 
	#EXTI_PR_PR22_Msk
 (0x1UL << 
EXTI_PR_PR22_Pos
è

	)

2292 
	#EXTI_PR_PR22
 
EXTI_PR_PR22_Msk


	)

2300 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

2301 
	#FLASH_ACR_LATENCY_Msk
 (0xFUL << 
FLASH_ACR_LATENCY_Pos
è

	)

2302 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

2303 
	#FLASH_ACR_LATENCY_0WS
 0x00000000U

	)

2304 
	#FLASH_ACR_LATENCY_1WS
 0x00000001U

	)

2305 
	#FLASH_ACR_LATENCY_2WS
 0x00000002U

	)

2306 
	#FLASH_ACR_LATENCY_3WS
 0x00000003U

	)

2307 
	#FLASH_ACR_LATENCY_4WS
 0x00000004U

	)

2308 
	#FLASH_ACR_LATENCY_5WS
 0x00000005U

	)

2309 
	#FLASH_ACR_LATENCY_6WS
 0x00000006U

	)

2310 
	#FLASH_ACR_LATENCY_7WS
 0x00000007U

	)

2312 
	#FLASH_ACR_PRFTEN_Pos
 (8U)

	)

2313 
	#FLASH_ACR_PRFTEN_Msk
 (0x1UL << 
FLASH_ACR_PRFTEN_Pos
è

	)

2314 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTEN_Msk


	)

2315 
	#FLASH_ACR_ICEN_Pos
 (9U)

	)

2316 
	#FLASH_ACR_ICEN_Msk
 (0x1UL << 
FLASH_ACR_ICEN_Pos
è

	)

2317 
	#FLASH_ACR_ICEN
 
FLASH_ACR_ICEN_Msk


	)

2318 
	#FLASH_ACR_DCEN_Pos
 (10U)

	)

2319 
	#FLASH_ACR_DCEN_Msk
 (0x1UL << 
FLASH_ACR_DCEN_Pos
è

	)

2320 
	#FLASH_ACR_DCEN
 
FLASH_ACR_DCEN_Msk


	)

2321 
	#FLASH_ACR_ICRST_Pos
 (11U)

	)

2322 
	#FLASH_ACR_ICRST_Msk
 (0x1UL << 
FLASH_ACR_ICRST_Pos
è

	)

2323 
	#FLASH_ACR_ICRST
 
FLASH_ACR_ICRST_Msk


	)

2324 
	#FLASH_ACR_DCRST_Pos
 (12U)

	)

2325 
	#FLASH_ACR_DCRST_Msk
 (0x1UL << 
FLASH_ACR_DCRST_Pos
è

	)

2326 
	#FLASH_ACR_DCRST
 
FLASH_ACR_DCRST_Msk


	)

2327 
	#FLASH_ACR_BYTE0_ADDRESS_Pos
 (10U)

	)

2328 
	#FLASH_ACR_BYTE0_ADDRESS_Msk
 (0x10008FUL << 
FLASH_ACR_BYTE0_ADDRESS_Pos
è

	)

2329 
	#FLASH_ACR_BYTE0_ADDRESS
 
FLASH_ACR_BYTE0_ADDRESS_Msk


	)

2330 
	#FLASH_ACR_BYTE2_ADDRESS_Pos
 (0U)

	)

2331 
	#FLASH_ACR_BYTE2_ADDRESS_Msk
 (0x40023C03UL << 
FLASH_ACR_BYTE2_ADDRESS_Pos
è

	)

2332 
	#FLASH_ACR_BYTE2_ADDRESS
 
FLASH_ACR_BYTE2_ADDRESS_Msk


	)

2335 
	#FLASH_SR_EOP_Pos
 (0U)

	)

2336 
	#FLASH_SR_EOP_Msk
 (0x1UL << 
FLASH_SR_EOP_Pos
è

	)

2337 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

2338 
	#FLASH_SR_SOP_Pos
 (1U)

	)

2339 
	#FLASH_SR_SOP_Msk
 (0x1UL << 
FLASH_SR_SOP_Pos
è

	)

2340 
	#FLASH_SR_SOP
 
FLASH_SR_SOP_Msk


	)

2341 
	#FLASH_SR_WRPERR_Pos
 (4U)

	)

2342 
	#FLASH_SR_WRPERR_Msk
 (0x1UL << 
FLASH_SR_WRPERR_Pos
è

	)

2343 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPERR_Msk


	)

2344 
	#FLASH_SR_PGAERR_Pos
 (5U)

	)

2345 
	#FLASH_SR_PGAERR_Msk
 (0x1UL << 
FLASH_SR_PGAERR_Pos
è

	)

2346 
	#FLASH_SR_PGAERR
 
FLASH_SR_PGAERR_Msk


	)

2347 
	#FLASH_SR_PGPERR_Pos
 (6U)

	)

2348 
	#FLASH_SR_PGPERR_Msk
 (0x1UL << 
FLASH_SR_PGPERR_Pos
è

	)

2349 
	#FLASH_SR_PGPERR
 
FLASH_SR_PGPERR_Msk


	)

2350 
	#FLASH_SR_PGSERR_Pos
 (7U)

	)

2351 
	#FLASH_SR_PGSERR_Msk
 (0x1UL << 
FLASH_SR_PGSERR_Pos
è

	)

2352 
	#FLASH_SR_PGSERR
 
FLASH_SR_PGSERR_Msk


	)

2353 
	#FLASH_SR_RDERR_Pos
 (8U)

	)

2354 
	#FLASH_SR_RDERR_Msk
 (0x1UL << 
FLASH_SR_RDERR_Pos
è

	)

2355 
	#FLASH_SR_RDERR
 
FLASH_SR_RDERR_Msk


	)

2356 
	#FLASH_SR_BSY_Pos
 (16U)

	)

2357 
	#FLASH_SR_BSY_Msk
 (0x1UL << 
FLASH_SR_BSY_Pos
è

	)

2358 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

2361 
	#FLASH_CR_PG_Pos
 (0U)

	)

2362 
	#FLASH_CR_PG_Msk
 (0x1UL << 
FLASH_CR_PG_Pos
è

	)

2363 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

2364 
	#FLASH_CR_SER_Pos
 (1U)

	)

2365 
	#FLASH_CR_SER_Msk
 (0x1UL << 
FLASH_CR_SER_Pos
è

	)

2366 
	#FLASH_CR_SER
 
FLASH_CR_SER_Msk


	)

2367 
	#FLASH_CR_MER_Pos
 (2U)

	)

2368 
	#FLASH_CR_MER_Msk
 (0x1UL << 
FLASH_CR_MER_Pos
è

	)

2369 
	#FLASH_CR_MER
 
FLASH_CR_MER_Msk


	)

2370 
	#FLASH_CR_SNB_Pos
 (3U)

	)

2371 
	#FLASH_CR_SNB_Msk
 (0x1FUL << 
FLASH_CR_SNB_Pos
è

	)

2372 
	#FLASH_CR_SNB
 
FLASH_CR_SNB_Msk


	)

2373 
	#FLASH_CR_SNB_0
 (0x01UL << 
FLASH_CR_SNB_Pos
è

	)

2374 
	#FLASH_CR_SNB_1
 (0x02UL << 
FLASH_CR_SNB_Pos
è

	)

2375 
	#FLASH_CR_SNB_2
 (0x04UL << 
FLASH_CR_SNB_Pos
è

	)

2376 
	#FLASH_CR_SNB_3
 (0x08UL << 
FLASH_CR_SNB_Pos
è

	)

2377 
	#FLASH_CR_SNB_4
 (0x10UL << 
FLASH_CR_SNB_Pos
è

	)

2378 
	#FLASH_CR_PSIZE_Pos
 (8U)

	)

2379 
	#FLASH_CR_PSIZE_Msk
 (0x3UL << 
FLASH_CR_PSIZE_Pos
è

	)

2380 
	#FLASH_CR_PSIZE
 
FLASH_CR_PSIZE_Msk


	)

2381 
	#FLASH_CR_PSIZE_0
 (0x1UL << 
FLASH_CR_PSIZE_Pos
è

	)

2382 
	#FLASH_CR_PSIZE_1
 (0x2UL << 
FLASH_CR_PSIZE_Pos
è

	)

2383 
	#FLASH_CR_STRT_Pos
 (16U)

	)

2384 
	#FLASH_CR_STRT_Msk
 (0x1UL << 
FLASH_CR_STRT_Pos
è

	)

2385 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

2386 
	#FLASH_CR_EOPIE_Pos
 (24U)

	)

2387 
	#FLASH_CR_EOPIE_Msk
 (0x1UL << 
FLASH_CR_EOPIE_Pos
è

	)

2388 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

2389 
	#FLASH_CR_LOCK_Pos
 (31U)

	)

2390 
	#FLASH_CR_LOCK_Msk
 (0x1UL << 
FLASH_CR_LOCK_Pos
è

	)

2391 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

2394 
	#FLASH_OPTCR_OPTLOCK_Pos
 (0U)

	)

2395 
	#FLASH_OPTCR_OPTLOCK_Msk
 (0x1UL << 
FLASH_OPTCR_OPTLOCK_Pos
è

	)

2396 
	#FLASH_OPTCR_OPTLOCK
 
FLASH_OPTCR_OPTLOCK_Msk


	)

2397 
	#FLASH_OPTCR_OPTSTRT_Pos
 (1U)

	)

2398 
	#FLASH_OPTCR_OPTSTRT_Msk
 (0x1UL << 
FLASH_OPTCR_OPTSTRT_Pos
è

	)

2399 
	#FLASH_OPTCR_OPTSTRT
 
FLASH_OPTCR_OPTSTRT_Msk


	)

2401 
	#FLASH_OPTCR_BOR_LEV_0
 0x00000004U

	)

2402 
	#FLASH_OPTCR_BOR_LEV_1
 0x00000008U

	)

2403 
	#FLASH_OPTCR_BOR_LEV_Pos
 (2U)

	)

2404 
	#FLASH_OPTCR_BOR_LEV_Msk
 (0x3UL << 
FLASH_OPTCR_BOR_LEV_Pos
è

	)

2405 
	#FLASH_OPTCR_BOR_LEV
 
FLASH_OPTCR_BOR_LEV_Msk


	)

2406 
	#FLASH_OPTCR_WDG_SW_Pos
 (5U)

	)

2407 
	#FLASH_OPTCR_WDG_SW_Msk
 (0x1UL << 
FLASH_OPTCR_WDG_SW_Pos
è

	)

2408 
	#FLASH_OPTCR_WDG_SW
 
FLASH_OPTCR_WDG_SW_Msk


	)

2409 
	#FLASH_OPTCR_nRST_STOP_Pos
 (6U)

	)

2410 
	#FLASH_OPTCR_nRST_STOP_Msk
 (0x1UL << 
FLASH_OPTCR_nRST_STOP_Pos
è

	)

2411 
	#FLASH_OPTCR_nRST_STOP
 
FLASH_OPTCR_nRST_STOP_Msk


	)

2412 
	#FLASH_OPTCR_nRST_STDBY_Pos
 (7U)

	)

2413 
	#FLASH_OPTCR_nRST_STDBY_Msk
 (0x1UL << 
FLASH_OPTCR_nRST_STDBY_Pos
è

	)

2414 
	#FLASH_OPTCR_nRST_STDBY
 
FLASH_OPTCR_nRST_STDBY_Msk


	)

2415 
	#FLASH_OPTCR_RDP_Pos
 (8U)

	)

2416 
	#FLASH_OPTCR_RDP_Msk
 (0xFFUL << 
FLASH_OPTCR_RDP_Pos
è

	)

2417 
	#FLASH_OPTCR_RDP
 
FLASH_OPTCR_RDP_Msk


	)

2418 
	#FLASH_OPTCR_RDP_0
 (0x01UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2419 
	#FLASH_OPTCR_RDP_1
 (0x02UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2420 
	#FLASH_OPTCR_RDP_2
 (0x04UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2421 
	#FLASH_OPTCR_RDP_3
 (0x08UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2422 
	#FLASH_OPTCR_RDP_4
 (0x10UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2423 
	#FLASH_OPTCR_RDP_5
 (0x20UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2424 
	#FLASH_OPTCR_RDP_6
 (0x40UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2425 
	#FLASH_OPTCR_RDP_7
 (0x80UL << 
FLASH_OPTCR_RDP_Pos
è

	)

2426 
	#FLASH_OPTCR_nWRP_Pos
 (16U)

	)

2427 
	#FLASH_OPTCR_nWRP_Msk
 (0xFFFUL << 
FLASH_OPTCR_nWRP_Pos
è

	)

2428 
	#FLASH_OPTCR_nWRP
 
FLASH_OPTCR_nWRP_Msk


	)

2429 
	#FLASH_OPTCR_nWRP_0
 0x00010000U

	)

2430 
	#FLASH_OPTCR_nWRP_1
 0x00020000U

	)

2431 
	#FLASH_OPTCR_nWRP_2
 0x00040000U

	)

2432 
	#FLASH_OPTCR_nWRP_3
 0x00080000U

	)

2433 
	#FLASH_OPTCR_nWRP_4
 0x00100000U

	)

2434 
	#FLASH_OPTCR_nWRP_5
 0x00200000U

	)

2435 
	#FLASH_OPTCR_nWRP_6
 0x00400000U

	)

2436 
	#FLASH_OPTCR_nWRP_7
 0x00800000U

	)

2437 
	#FLASH_OPTCR_nWRP_8
 0x01000000U

	)

2438 
	#FLASH_OPTCR_nWRP_9
 0x02000000U

	)

2439 
	#FLASH_OPTCR_nWRP_10
 0x04000000U

	)

2440 
	#FLASH_OPTCR_nWRP_11
 0x08000000U

	)

2443 
	#FLASH_OPTCR1_nWRP_Pos
 (16U)

	)

2444 
	#FLASH_OPTCR1_nWRP_Msk
 (0xFFFUL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2445 
	#FLASH_OPTCR1_nWRP
 
FLASH_OPTCR1_nWRP_Msk


	)

2446 
	#FLASH_OPTCR1_nWRP_0
 (0x001UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2447 
	#FLASH_OPTCR1_nWRP_1
 (0x002UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2448 
	#FLASH_OPTCR1_nWRP_2
 (0x004UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2449 
	#FLASH_OPTCR1_nWRP_3
 (0x008UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2450 
	#FLASH_OPTCR1_nWRP_4
 (0x010UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2451 
	#FLASH_OPTCR1_nWRP_5
 (0x020UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2452 
	#FLASH_OPTCR1_nWRP_6
 (0x040UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2453 
	#FLASH_OPTCR1_nWRP_7
 (0x080UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2454 
	#FLASH_OPTCR1_nWRP_8
 (0x100UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2455 
	#FLASH_OPTCR1_nWRP_9
 (0x200UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2456 
	#FLASH_OPTCR1_nWRP_10
 (0x400UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2457 
	#FLASH_OPTCR1_nWRP_11
 (0x800UL << 
FLASH_OPTCR1_nWRP_Pos
è

	)

2465 
	#GPIO_MODER_MODER0_Pos
 (0U)

	)

2466 
	#GPIO_MODER_MODER0_Msk
 (0x3UL << 
GPIO_MODER_MODER0_Pos
è

	)

2467 
	#GPIO_MODER_MODER0
 
GPIO_MODER_MODER0_Msk


	)

2468 
	#GPIO_MODER_MODER0_0
 (0x1UL << 
GPIO_MODER_MODER0_Pos
è

	)

2469 
	#GPIO_MODER_MODER0_1
 (0x2UL << 
GPIO_MODER_MODER0_Pos
è

	)

2470 
	#GPIO_MODER_MODER1_Pos
 (2U)

	)

2471 
	#GPIO_MODER_MODER1_Msk
 (0x3UL << 
GPIO_MODER_MODER1_Pos
è

	)

2472 
	#GPIO_MODER_MODER1
 
GPIO_MODER_MODER1_Msk


	)

2473 
	#GPIO_MODER_MODER1_0
 (0x1UL << 
GPIO_MODER_MODER1_Pos
è

	)

2474 
	#GPIO_MODER_MODER1_1
 (0x2UL << 
GPIO_MODER_MODER1_Pos
è

	)

2475 
	#GPIO_MODER_MODER2_Pos
 (4U)

	)

2476 
	#GPIO_MODER_MODER2_Msk
 (0x3UL << 
GPIO_MODER_MODER2_Pos
è

	)

2477 
	#GPIO_MODER_MODER2
 
GPIO_MODER_MODER2_Msk


	)

2478 
	#GPIO_MODER_MODER2_0
 (0x1UL << 
GPIO_MODER_MODER2_Pos
è

	)

2479 
	#GPIO_MODER_MODER2_1
 (0x2UL << 
GPIO_MODER_MODER2_Pos
è

	)

2480 
	#GPIO_MODER_MODER3_Pos
 (6U)

	)

2481 
	#GPIO_MODER_MODER3_Msk
 (0x3UL << 
GPIO_MODER_MODER3_Pos
è

	)

2482 
	#GPIO_MODER_MODER3
 
GPIO_MODER_MODER3_Msk


	)

2483 
	#GPIO_MODER_MODER3_0
 (0x1UL << 
GPIO_MODER_MODER3_Pos
è

	)

2484 
	#GPIO_MODER_MODER3_1
 (0x2UL << 
GPIO_MODER_MODER3_Pos
è

	)

2485 
	#GPIO_MODER_MODER4_Pos
 (8U)

	)

2486 
	#GPIO_MODER_MODER4_Msk
 (0x3UL << 
GPIO_MODER_MODER4_Pos
è

	)

2487 
	#GPIO_MODER_MODER4
 
GPIO_MODER_MODER4_Msk


	)

2488 
	#GPIO_MODER_MODER4_0
 (0x1UL << 
GPIO_MODER_MODER4_Pos
è

	)

2489 
	#GPIO_MODER_MODER4_1
 (0x2UL << 
GPIO_MODER_MODER4_Pos
è

	)

2490 
	#GPIO_MODER_MODER5_Pos
 (10U)

	)

2491 
	#GPIO_MODER_MODER5_Msk
 (0x3UL << 
GPIO_MODER_MODER5_Pos
è

	)

2492 
	#GPIO_MODER_MODER5
 
GPIO_MODER_MODER5_Msk


	)

2493 
	#GPIO_MODER_MODER5_0
 (0x1UL << 
GPIO_MODER_MODER5_Pos
è

	)

2494 
	#GPIO_MODER_MODER5_1
 (0x2UL << 
GPIO_MODER_MODER5_Pos
è

	)

2495 
	#GPIO_MODER_MODER6_Pos
 (12U)

	)

2496 
	#GPIO_MODER_MODER6_Msk
 (0x3UL << 
GPIO_MODER_MODER6_Pos
è

	)

2497 
	#GPIO_MODER_MODER6
 
GPIO_MODER_MODER6_Msk


	)

2498 
	#GPIO_MODER_MODER6_0
 (0x1UL << 
GPIO_MODER_MODER6_Pos
è

	)

2499 
	#GPIO_MODER_MODER6_1
 (0x2UL << 
GPIO_MODER_MODER6_Pos
è

	)

2500 
	#GPIO_MODER_MODER7_Pos
 (14U)

	)

2501 
	#GPIO_MODER_MODER7_Msk
 (0x3UL << 
GPIO_MODER_MODER7_Pos
è

	)

2502 
	#GPIO_MODER_MODER7
 
GPIO_MODER_MODER7_Msk


	)

2503 
	#GPIO_MODER_MODER7_0
 (0x1UL << 
GPIO_MODER_MODER7_Pos
è

	)

2504 
	#GPIO_MODER_MODER7_1
 (0x2UL << 
GPIO_MODER_MODER7_Pos
è

	)

2505 
	#GPIO_MODER_MODER8_Pos
 (16U)

	)

2506 
	#GPIO_MODER_MODER8_Msk
 (0x3UL << 
GPIO_MODER_MODER8_Pos
è

	)

2507 
	#GPIO_MODER_MODER8
 
GPIO_MODER_MODER8_Msk


	)

2508 
	#GPIO_MODER_MODER8_0
 (0x1UL << 
GPIO_MODER_MODER8_Pos
è

	)

2509 
	#GPIO_MODER_MODER8_1
 (0x2UL << 
GPIO_MODER_MODER8_Pos
è

	)

2510 
	#GPIO_MODER_MODER9_Pos
 (18U)

	)

2511 
	#GPIO_MODER_MODER9_Msk
 (0x3UL << 
GPIO_MODER_MODER9_Pos
è

	)

2512 
	#GPIO_MODER_MODER9
 
GPIO_MODER_MODER9_Msk


	)

2513 
	#GPIO_MODER_MODER9_0
 (0x1UL << 
GPIO_MODER_MODER9_Pos
è

	)

2514 
	#GPIO_MODER_MODER9_1
 (0x2UL << 
GPIO_MODER_MODER9_Pos
è

	)

2515 
	#GPIO_MODER_MODER10_Pos
 (20U)

	)

2516 
	#GPIO_MODER_MODER10_Msk
 (0x3UL << 
GPIO_MODER_MODER10_Pos
è

	)

2517 
	#GPIO_MODER_MODER10
 
GPIO_MODER_MODER10_Msk


	)

2518 
	#GPIO_MODER_MODER10_0
 (0x1UL << 
GPIO_MODER_MODER10_Pos
è

	)

2519 
	#GPIO_MODER_MODER10_1
 (0x2UL << 
GPIO_MODER_MODER10_Pos
è

	)

2520 
	#GPIO_MODER_MODER11_Pos
 (22U)

	)

2521 
	#GPIO_MODER_MODER11_Msk
 (0x3UL << 
GPIO_MODER_MODER11_Pos
è

	)

2522 
	#GPIO_MODER_MODER11
 
GPIO_MODER_MODER11_Msk


	)

2523 
	#GPIO_MODER_MODER11_0
 (0x1UL << 
GPIO_MODER_MODER11_Pos
è

	)

2524 
	#GPIO_MODER_MODER11_1
 (0x2UL << 
GPIO_MODER_MODER11_Pos
è

	)

2525 
	#GPIO_MODER_MODER12_Pos
 (24U)

	)

2526 
	#GPIO_MODER_MODER12_Msk
 (0x3UL << 
GPIO_MODER_MODER12_Pos
è

	)

2527 
	#GPIO_MODER_MODER12
 
GPIO_MODER_MODER12_Msk


	)

2528 
	#GPIO_MODER_MODER12_0
 (0x1UL << 
GPIO_MODER_MODER12_Pos
è

	)

2529 
	#GPIO_MODER_MODER12_1
 (0x2UL << 
GPIO_MODER_MODER12_Pos
è

	)

2530 
	#GPIO_MODER_MODER13_Pos
 (26U)

	)

2531 
	#GPIO_MODER_MODER13_Msk
 (0x3UL << 
GPIO_MODER_MODER13_Pos
è

	)

2532 
	#GPIO_MODER_MODER13
 
GPIO_MODER_MODER13_Msk


	)

2533 
	#GPIO_MODER_MODER13_0
 (0x1UL << 
GPIO_MODER_MODER13_Pos
è

	)

2534 
	#GPIO_MODER_MODER13_1
 (0x2UL << 
GPIO_MODER_MODER13_Pos
è

	)

2535 
	#GPIO_MODER_MODER14_Pos
 (28U)

	)

2536 
	#GPIO_MODER_MODER14_Msk
 (0x3UL << 
GPIO_MODER_MODER14_Pos
è

	)

2537 
	#GPIO_MODER_MODER14
 
GPIO_MODER_MODER14_Msk


	)

2538 
	#GPIO_MODER_MODER14_0
 (0x1UL << 
GPIO_MODER_MODER14_Pos
è

	)

2539 
	#GPIO_MODER_MODER14_1
 (0x2UL << 
GPIO_MODER_MODER14_Pos
è

	)

2540 
	#GPIO_MODER_MODER15_Pos
 (30U)

	)

2541 
	#GPIO_MODER_MODER15_Msk
 (0x3UL << 
GPIO_MODER_MODER15_Pos
è

	)

2542 
	#GPIO_MODER_MODER15
 
GPIO_MODER_MODER15_Msk


	)

2543 
	#GPIO_MODER_MODER15_0
 (0x1UL << 
GPIO_MODER_MODER15_Pos
è

	)

2544 
	#GPIO_MODER_MODER15_1
 (0x2UL << 
GPIO_MODER_MODER15_Pos
è

	)

2547 
	#GPIO_MODER_MODE0_Pos
 
GPIO_MODER_MODER0_Pos


	)

2548 
	#GPIO_MODER_MODE0_Msk
 
GPIO_MODER_MODER0_Msk


	)

2549 
	#GPIO_MODER_MODE0
 
GPIO_MODER_MODER0


	)

2550 
	#GPIO_MODER_MODE0_0
 
GPIO_MODER_MODER0_0


	)

2551 
	#GPIO_MODER_MODE0_1
 
GPIO_MODER_MODER0_1


	)

2552 
	#GPIO_MODER_MODE1_Pos
 
GPIO_MODER_MODER1_Pos


	)

2553 
	#GPIO_MODER_MODE1_Msk
 
GPIO_MODER_MODER1_Msk


	)

2554 
	#GPIO_MODER_MODE1
 
GPIO_MODER_MODER1


	)

2555 
	#GPIO_MODER_MODE1_0
 
GPIO_MODER_MODER1_0


	)

2556 
	#GPIO_MODER_MODE1_1
 
GPIO_MODER_MODER1_1


	)

2557 
	#GPIO_MODER_MODE2_Pos
 
GPIO_MODER_MODER2_PoS


	)

2558 
	#GPIO_MODER_MODE2_Msk
 
GPIO_MODER_MODER2_Msk


	)

2559 
	#GPIO_MODER_MODE2
 
GPIO_MODER_MODER2


	)

2560 
	#GPIO_MODER_MODE2_0
 
GPIO_MODER_MODER2_0


	)

2561 
	#GPIO_MODER_MODE2_1
 
GPIO_MODER_MODER2_1


	)

2562 
	#GPIO_MODER_MODE3_Pos
 
GPIO_MODER_MODER3_Pos


	)

2563 
	#GPIO_MODER_MODE3_Msk
 
GPIO_MODER_MODER3_Msk


	)

2564 
	#GPIO_MODER_MODE3
 
GPIO_MODER_MODER3


	)

2565 
	#GPIO_MODER_MODE3_0
 
GPIO_MODER_MODER3_0


	)

2566 
	#GPIO_MODER_MODE3_1
 
GPIO_MODER_MODER3_1


	)

2567 
	#GPIO_MODER_MODE4_Pos
 
GPIO_MODER_MODER4_Pos


	)

2568 
	#GPIO_MODER_MODE4_Msk
 
GPIO_MODER_MODER4_Msk


	)

2569 
	#GPIO_MODER_MODE4
 
GPIO_MODER_MODER4


	)

2570 
	#GPIO_MODER_MODE4_0
 
GPIO_MODER_MODER4_0


	)

2571 
	#GPIO_MODER_MODE4_1
 
GPIO_MODER_MODER4_1


	)

2572 
	#GPIO_MODER_MODE5_Pos
 
GPIO_MODER_MODER5_Pos


	)

2573 
	#GPIO_MODER_MODE5_Msk
 
GPIO_MODER_MODER5_Msk


	)

2574 
	#GPIO_MODER_MODE5
 
GPIO_MODER_MODER5


	)

2575 
	#GPIO_MODER_MODE5_0
 
GPIO_MODER_MODER5_0


	)

2576 
	#GPIO_MODER_MODE5_1
 
GPIO_MODER_MODER5_1


	)

2577 
	#GPIO_MODER_MODE6_Pos
 
GPIO_MODER_MODER6_Pos


	)

2578 
	#GPIO_MODER_MODE6_Msk
 
GPIO_MODER_MODER6_Msk


	)

2579 
	#GPIO_MODER_MODE6
 
GPIO_MODER_MODER6


	)

2580 
	#GPIO_MODER_MODE6_0
 
GPIO_MODER_MODER6_0


	)

2581 
	#GPIO_MODER_MODE6_1
 
GPIO_MODER_MODER6_1


	)

2582 
	#GPIO_MODER_MODE7_Pos
 
GPIO_MODER_MODER7_Pos


	)

2583 
	#GPIO_MODER_MODE7_Msk
 
GPIO_MODER_MODER7_Msk


	)

2584 
	#GPIO_MODER_MODE7
 
GPIO_MODER_MODER7


	)

2585 
	#GPIO_MODER_MODE7_0
 
GPIO_MODER_MODER7_0


	)

2586 
	#GPIO_MODER_MODE7_1
 
GPIO_MODER_MODER7_1


	)

2587 
	#GPIO_MODER_MODE8_Pos
 
GPIO_MODER_MODER8_Pos


	)

2588 
	#GPIO_MODER_MODE8_Msk
 
GPIO_MODER_MODER2_Msk


	)

2589 
	#GPIO_MODER_MODE8
 
GPIO_MODER_MODER8


	)

2590 
	#GPIO_MODER_MODE8_0
 
GPIO_MODER_MODER8_0


	)

2591 
	#GPIO_MODER_MODE8_1
 
GPIO_MODER_MODER8_1


	)

2592 
	#GPIO_MODER_MODE9_Pos
 
GPIO_MODER_MODER9_Pos


	)

2593 
	#GPIO_MODER_MODE9_Msk
 
GPIO_MODER_MODER9_Msk


	)

2594 
	#GPIO_MODER_MODE9
 
GPIO_MODER_MODER9


	)

2595 
	#GPIO_MODER_MODE9_0
 
GPIO_MODER_MODER9_0


	)

2596 
	#GPIO_MODER_MODE9_1
 
GPIO_MODER_MODER9_1


	)

2597 
	#GPIO_MODER_MODE10_Pos
 
GPIO_MODER_MODER10_Pos


	)

2598 
	#GPIO_MODER_MODE10_Msk
 
GPIO_MODER_MODER10_Msk


	)

2599 
	#GPIO_MODER_MODE10
 
GPIO_MODER_MODER10


	)

2600 
	#GPIO_MODER_MODE10_0
 
GPIO_MODER_MODER10_0


	)

2601 
	#GPIO_MODER_MODE10_1
 
GPIO_MODER_MODER10_1


	)

2602 
	#GPIO_MODER_MODE11_Pos
 
GPIO_MODER_MODER11_Pos


	)

2603 
	#GPIO_MODER_MODE11_Msk
 
GPIO_MODER_MODER11_Msk


	)

2604 
	#GPIO_MODER_MODE11
 
GPIO_MODER_MODER11


	)

2605 
	#GPIO_MODER_MODE11_0
 
GPIO_MODER_MODER11_0


	)

2606 
	#GPIO_MODER_MODE11_1
 
GPIO_MODER_MODER11_1


	)

2607 
	#GPIO_MODER_MODE12_Pos
 
GPIO_MODER_MODER12_Pos


	)

2608 
	#GPIO_MODER_MODE12_Msk
 
GPIO_MODER_MODER12_Msk


	)

2609 
	#GPIO_MODER_MODE12
 
GPIO_MODER_MODER12


	)

2610 
	#GPIO_MODER_MODE12_0
 
GPIO_MODER_MODER12_0


	)

2611 
	#GPIO_MODER_MODE12_1
 
GPIO_MODER_MODER12_1


	)

2612 
	#GPIO_MODER_MODE13_Pos
 
GPIO_MODER_MODER13_Pos


	)

2613 
	#GPIO_MODER_MODE13_Msk
 
GPIO_MODER_MODER13_Msk


	)

2614 
	#GPIO_MODER_MODE13
 
GPIO_MODER_MODER13


	)

2615 
	#GPIO_MODER_MODE13_0
 
GPIO_MODER_MODER13_0


	)

2616 
	#GPIO_MODER_MODE13_1
 
GPIO_MODER_MODER13_1


	)

2617 
	#GPIO_MODER_MODE14_Pos
 
GPIO_MODER_MODER14_Pos


	)

2618 
	#GPIO_MODER_MODE14_Msk
 
GPIO_MODER_MODER14_Msk


	)

2619 
	#GPIO_MODER_MODE14
 
GPIO_MODER_MODER14


	)

2620 
	#GPIO_MODER_MODE14_0
 
GPIO_MODER_MODER14_0


	)

2621 
	#GPIO_MODER_MODE14_1
 
GPIO_MODER_MODER14_1


	)

2622 
	#GPIO_MODER_MODE15_Pos
 
GPIO_MODER_MODER15_Pos


	)

2623 
	#GPIO_MODER_MODE15_Msk
 
GPIO_MODER_MODER15_Msk


	)

2624 
	#GPIO_MODER_MODE15
 
GPIO_MODER_MODER15


	)

2625 
	#GPIO_MODER_MODE15_0
 
GPIO_MODER_MODER15_0


	)

2626 
	#GPIO_MODER_MODE15_1
 
GPIO_MODER_MODER15_1


	)

2629 
	#GPIO_OTYPER_OT0_Pos
 (0U)

	)

2630 
	#GPIO_OTYPER_OT0_Msk
 (0x1UL << 
GPIO_OTYPER_OT0_Pos
è

	)

2631 
	#GPIO_OTYPER_OT0
 
GPIO_OTYPER_OT0_Msk


	)

2632 
	#GPIO_OTYPER_OT1_Pos
 (1U)

	)

2633 
	#GPIO_OTYPER_OT1_Msk
 (0x1UL << 
GPIO_OTYPER_OT1_Pos
è

	)

2634 
	#GPIO_OTYPER_OT1
 
GPIO_OTYPER_OT1_Msk


	)

2635 
	#GPIO_OTYPER_OT2_Pos
 (2U)

	)

2636 
	#GPIO_OTYPER_OT2_Msk
 (0x1UL << 
GPIO_OTYPER_OT2_Pos
è

	)

2637 
	#GPIO_OTYPER_OT2
 
GPIO_OTYPER_OT2_Msk


	)

2638 
	#GPIO_OTYPER_OT3_Pos
 (3U)

	)

2639 
	#GPIO_OTYPER_OT3_Msk
 (0x1UL << 
GPIO_OTYPER_OT3_Pos
è

	)

2640 
	#GPIO_OTYPER_OT3
 
GPIO_OTYPER_OT3_Msk


	)

2641 
	#GPIO_OTYPER_OT4_Pos
 (4U)

	)

2642 
	#GPIO_OTYPER_OT4_Msk
 (0x1UL << 
GPIO_OTYPER_OT4_Pos
è

	)

2643 
	#GPIO_OTYPER_OT4
 
GPIO_OTYPER_OT4_Msk


	)

2644 
	#GPIO_OTYPER_OT5_Pos
 (5U)

	)

2645 
	#GPIO_OTYPER_OT5_Msk
 (0x1UL << 
GPIO_OTYPER_OT5_Pos
è

	)

2646 
	#GPIO_OTYPER_OT5
 
GPIO_OTYPER_OT5_Msk


	)

2647 
	#GPIO_OTYPER_OT6_Pos
 (6U)

	)

2648 
	#GPIO_OTYPER_OT6_Msk
 (0x1UL << 
GPIO_OTYPER_OT6_Pos
è

	)

2649 
	#GPIO_OTYPER_OT6
 
GPIO_OTYPER_OT6_Msk


	)

2650 
	#GPIO_OTYPER_OT7_Pos
 (7U)

	)

2651 
	#GPIO_OTYPER_OT7_Msk
 (0x1UL << 
GPIO_OTYPER_OT7_Pos
è

	)

2652 
	#GPIO_OTYPER_OT7
 
GPIO_OTYPER_OT7_Msk


	)

2653 
	#GPIO_OTYPER_OT8_Pos
 (8U)

	)

2654 
	#GPIO_OTYPER_OT8_Msk
 (0x1UL << 
GPIO_OTYPER_OT8_Pos
è

	)

2655 
	#GPIO_OTYPER_OT8
 
GPIO_OTYPER_OT8_Msk


	)

2656 
	#GPIO_OTYPER_OT9_Pos
 (9U)

	)

2657 
	#GPIO_OTYPER_OT9_Msk
 (0x1UL << 
GPIO_OTYPER_OT9_Pos
è

	)

2658 
	#GPIO_OTYPER_OT9
 
GPIO_OTYPER_OT9_Msk


	)

2659 
	#GPIO_OTYPER_OT10_Pos
 (10U)

	)

2660 
	#GPIO_OTYPER_OT10_Msk
 (0x1UL << 
GPIO_OTYPER_OT10_Pos
è

	)

2661 
	#GPIO_OTYPER_OT10
 
GPIO_OTYPER_OT10_Msk


	)

2662 
	#GPIO_OTYPER_OT11_Pos
 (11U)

	)

2663 
	#GPIO_OTYPER_OT11_Msk
 (0x1UL << 
GPIO_OTYPER_OT11_Pos
è

	)

2664 
	#GPIO_OTYPER_OT11
 
GPIO_OTYPER_OT11_Msk


	)

2665 
	#GPIO_OTYPER_OT12_Pos
 (12U)

	)

2666 
	#GPIO_OTYPER_OT12_Msk
 (0x1UL << 
GPIO_OTYPER_OT12_Pos
è

	)

2667 
	#GPIO_OTYPER_OT12
 
GPIO_OTYPER_OT12_Msk


	)

2668 
	#GPIO_OTYPER_OT13_Pos
 (13U)

	)

2669 
	#GPIO_OTYPER_OT13_Msk
 (0x1UL << 
GPIO_OTYPER_OT13_Pos
è

	)

2670 
	#GPIO_OTYPER_OT13
 
GPIO_OTYPER_OT13_Msk


	)

2671 
	#GPIO_OTYPER_OT14_Pos
 (14U)

	)

2672 
	#GPIO_OTYPER_OT14_Msk
 (0x1UL << 
GPIO_OTYPER_OT14_Pos
è

	)

2673 
	#GPIO_OTYPER_OT14
 
GPIO_OTYPER_OT14_Msk


	)

2674 
	#GPIO_OTYPER_OT15_Pos
 (15U)

	)

2675 
	#GPIO_OTYPER_OT15_Msk
 (0x1UL << 
GPIO_OTYPER_OT15_Pos
è

	)

2676 
	#GPIO_OTYPER_OT15
 
GPIO_OTYPER_OT15_Msk


	)

2679 
	#GPIO_OTYPER_OT_0
 
GPIO_OTYPER_OT0


	)

2680 
	#GPIO_OTYPER_OT_1
 
GPIO_OTYPER_OT1


	)

2681 
	#GPIO_OTYPER_OT_2
 
GPIO_OTYPER_OT2


	)

2682 
	#GPIO_OTYPER_OT_3
 
GPIO_OTYPER_OT3


	)

2683 
	#GPIO_OTYPER_OT_4
 
GPIO_OTYPER_OT4


	)

2684 
	#GPIO_OTYPER_OT_5
 
GPIO_OTYPER_OT5


	)

2685 
	#GPIO_OTYPER_OT_6
 
GPIO_OTYPER_OT6


	)

2686 
	#GPIO_OTYPER_OT_7
 
GPIO_OTYPER_OT7


	)

2687 
	#GPIO_OTYPER_OT_8
 
GPIO_OTYPER_OT8


	)

2688 
	#GPIO_OTYPER_OT_9
 
GPIO_OTYPER_OT9


	)

2689 
	#GPIO_OTYPER_OT_10
 
GPIO_OTYPER_OT10


	)

2690 
	#GPIO_OTYPER_OT_11
 
GPIO_OTYPER_OT11


	)

2691 
	#GPIO_OTYPER_OT_12
 
GPIO_OTYPER_OT12


	)

2692 
	#GPIO_OTYPER_OT_13
 
GPIO_OTYPER_OT13


	)

2693 
	#GPIO_OTYPER_OT_14
 
GPIO_OTYPER_OT14


	)

2694 
	#GPIO_OTYPER_OT_15
 
GPIO_OTYPER_OT15


	)

2697 
	#GPIO_OSPEEDR_OSPEED0_Pos
 (0U)

	)

2698 
	#GPIO_OSPEEDR_OSPEED0_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

2699 
	#GPIO_OSPEEDR_OSPEED0
 
GPIO_OSPEEDR_OSPEED0_Msk


	)

2700 
	#GPIO_OSPEEDR_OSPEED0_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

2701 
	#GPIO_OSPEEDR_OSPEED0_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

2702 
	#GPIO_OSPEEDR_OSPEED1_Pos
 (2U)

	)

2703 
	#GPIO_OSPEEDR_OSPEED1_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

2704 
	#GPIO_OSPEEDR_OSPEED1
 
GPIO_OSPEEDR_OSPEED1_Msk


	)

2705 
	#GPIO_OSPEEDR_OSPEED1_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

2706 
	#GPIO_OSPEEDR_OSPEED1_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

2707 
	#GPIO_OSPEEDR_OSPEED2_Pos
 (4U)

	)

2708 
	#GPIO_OSPEEDR_OSPEED2_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

2709 
	#GPIO_OSPEEDR_OSPEED2
 
GPIO_OSPEEDR_OSPEED2_Msk


	)

2710 
	#GPIO_OSPEEDR_OSPEED2_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

2711 
	#GPIO_OSPEEDR_OSPEED2_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

2712 
	#GPIO_OSPEEDR_OSPEED3_Pos
 (6U)

	)

2713 
	#GPIO_OSPEEDR_OSPEED3_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

2714 
	#GPIO_OSPEEDR_OSPEED3
 
GPIO_OSPEEDR_OSPEED3_Msk


	)

2715 
	#GPIO_OSPEEDR_OSPEED3_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

2716 
	#GPIO_OSPEEDR_OSPEED3_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

2717 
	#GPIO_OSPEEDR_OSPEED4_Pos
 (8U)

	)

2718 
	#GPIO_OSPEEDR_OSPEED4_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

2719 
	#GPIO_OSPEEDR_OSPEED4
 
GPIO_OSPEEDR_OSPEED4_Msk


	)

2720 
	#GPIO_OSPEEDR_OSPEED4_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

2721 
	#GPIO_OSPEEDR_OSPEED4_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

2722 
	#GPIO_OSPEEDR_OSPEED5_Pos
 (10U)

	)

2723 
	#GPIO_OSPEEDR_OSPEED5_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

2724 
	#GPIO_OSPEEDR_OSPEED5
 
GPIO_OSPEEDR_OSPEED5_Msk


	)

2725 
	#GPIO_OSPEEDR_OSPEED5_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

2726 
	#GPIO_OSPEEDR_OSPEED5_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

2727 
	#GPIO_OSPEEDR_OSPEED6_Pos
 (12U)

	)

2728 
	#GPIO_OSPEEDR_OSPEED6_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

2729 
	#GPIO_OSPEEDR_OSPEED6
 
GPIO_OSPEEDR_OSPEED6_Msk


	)

2730 
	#GPIO_OSPEEDR_OSPEED6_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

2731 
	#GPIO_OSPEEDR_OSPEED6_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

2732 
	#GPIO_OSPEEDR_OSPEED7_Pos
 (14U)

	)

2733 
	#GPIO_OSPEEDR_OSPEED7_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

2734 
	#GPIO_OSPEEDR_OSPEED7
 
GPIO_OSPEEDR_OSPEED7_Msk


	)

2735 
	#GPIO_OSPEEDR_OSPEED7_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

2736 
	#GPIO_OSPEEDR_OSPEED7_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

2737 
	#GPIO_OSPEEDR_OSPEED8_Pos
 (16U)

	)

2738 
	#GPIO_OSPEEDR_OSPEED8_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

2739 
	#GPIO_OSPEEDR_OSPEED8
 
GPIO_OSPEEDR_OSPEED8_Msk


	)

2740 
	#GPIO_OSPEEDR_OSPEED8_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

2741 
	#GPIO_OSPEEDR_OSPEED8_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

2742 
	#GPIO_OSPEEDR_OSPEED9_Pos
 (18U)

	)

2743 
	#GPIO_OSPEEDR_OSPEED9_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

2744 
	#GPIO_OSPEEDR_OSPEED9
 
GPIO_OSPEEDR_OSPEED9_Msk


	)

2745 
	#GPIO_OSPEEDR_OSPEED9_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

2746 
	#GPIO_OSPEEDR_OSPEED9_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

2747 
	#GPIO_OSPEEDR_OSPEED10_Pos
 (20U)

	)

2748 
	#GPIO_OSPEEDR_OSPEED10_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

2749 
	#GPIO_OSPEEDR_OSPEED10
 
GPIO_OSPEEDR_OSPEED10_Msk


	)

2750 
	#GPIO_OSPEEDR_OSPEED10_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

2751 
	#GPIO_OSPEEDR_OSPEED10_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

2752 
	#GPIO_OSPEEDR_OSPEED11_Pos
 (22U)

	)

2753 
	#GPIO_OSPEEDR_OSPEED11_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

2754 
	#GPIO_OSPEEDR_OSPEED11
 
GPIO_OSPEEDR_OSPEED11_Msk


	)

2755 
	#GPIO_OSPEEDR_OSPEED11_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

2756 
	#GPIO_OSPEEDR_OSPEED11_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

2757 
	#GPIO_OSPEEDR_OSPEED12_Pos
 (24U)

	)

2758 
	#GPIO_OSPEEDR_OSPEED12_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

2759 
	#GPIO_OSPEEDR_OSPEED12
 
GPIO_OSPEEDR_OSPEED12_Msk


	)

2760 
	#GPIO_OSPEEDR_OSPEED12_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

2761 
	#GPIO_OSPEEDR_OSPEED12_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

2762 
	#GPIO_OSPEEDR_OSPEED13_Pos
 (26U)

	)

2763 
	#GPIO_OSPEEDR_OSPEED13_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

2764 
	#GPIO_OSPEEDR_OSPEED13
 
GPIO_OSPEEDR_OSPEED13_Msk


	)

2765 
	#GPIO_OSPEEDR_OSPEED13_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

2766 
	#GPIO_OSPEEDR_OSPEED13_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

2767 
	#GPIO_OSPEEDR_OSPEED14_Pos
 (28U)

	)

2768 
	#GPIO_OSPEEDR_OSPEED14_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

2769 
	#GPIO_OSPEEDR_OSPEED14
 
GPIO_OSPEEDR_OSPEED14_Msk


	)

2770 
	#GPIO_OSPEEDR_OSPEED14_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

2771 
	#GPIO_OSPEEDR_OSPEED14_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

2772 
	#GPIO_OSPEEDR_OSPEED15_Pos
 (30U)

	)

2773 
	#GPIO_OSPEEDR_OSPEED15_Msk
 (0x3UL << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

2774 
	#GPIO_OSPEEDR_OSPEED15
 
GPIO_OSPEEDR_OSPEED15_Msk


	)

2775 
	#GPIO_OSPEEDR_OSPEED15_0
 (0x1UL << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

2776 
	#GPIO_OSPEEDR_OSPEED15_1
 (0x2UL << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

2779 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEED0


	)

2780 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEED0_0


	)

2781 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEED0_1


	)

2782 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEED1


	)

2783 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEED1_0


	)

2784 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEED1_1


	)

2785 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEED2


	)

2786 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEED2_0


	)

2787 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEED2_1


	)

2788 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEED3


	)

2789 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEED3_0


	)

2790 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEED3_1


	)

2791 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEED4


	)

2792 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEED4_0


	)

2793 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEED4_1


	)

2794 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEED5


	)

2795 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEED5_0


	)

2796 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEED5_1


	)

2797 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEED6


	)

2798 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEED6_0


	)

2799 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEED6_1


	)

2800 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEED7


	)

2801 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEED7_0


	)

2802 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEED7_1


	)

2803 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEED8


	)

2804 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEED8_0


	)

2805 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEED8_1


	)

2806 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEED9


	)

2807 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEED9_0


	)

2808 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEED9_1


	)

2809 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEED10


	)

2810 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEED10_0


	)

2811 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEED10_1


	)

2812 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEED11


	)

2813 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEED11_0


	)

2814 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEED11_1


	)

2815 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEED12


	)

2816 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEED12_0


	)

2817 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEED12_1


	)

2818 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEED13


	)

2819 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEED13_0


	)

2820 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEED13_1


	)

2821 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEED14


	)

2822 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEED14_0


	)

2823 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEED14_1


	)

2824 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEED15


	)

2825 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEED15_0


	)

2826 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEED15_1


	)

2829 
	#GPIO_PUPDR_PUPD0_Pos
 (0U)

	)

2830 
	#GPIO_PUPDR_PUPD0_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD0_Pos
è

	)

2831 
	#GPIO_PUPDR_PUPD0
 
GPIO_PUPDR_PUPD0_Msk


	)

2832 
	#GPIO_PUPDR_PUPD0_0
 (0x1UL << 
GPIO_PUPDR_PUPD0_Pos
è

	)

2833 
	#GPIO_PUPDR_PUPD0_1
 (0x2UL << 
GPIO_PUPDR_PUPD0_Pos
è

	)

2834 
	#GPIO_PUPDR_PUPD1_Pos
 (2U)

	)

2835 
	#GPIO_PUPDR_PUPD1_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD1_Pos
è

	)

2836 
	#GPIO_PUPDR_PUPD1
 
GPIO_PUPDR_PUPD1_Msk


	)

2837 
	#GPIO_PUPDR_PUPD1_0
 (0x1UL << 
GPIO_PUPDR_PUPD1_Pos
è

	)

2838 
	#GPIO_PUPDR_PUPD1_1
 (0x2UL << 
GPIO_PUPDR_PUPD1_Pos
è

	)

2839 
	#GPIO_PUPDR_PUPD2_Pos
 (4U)

	)

2840 
	#GPIO_PUPDR_PUPD2_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD2_Pos
è

	)

2841 
	#GPIO_PUPDR_PUPD2
 
GPIO_PUPDR_PUPD2_Msk


	)

2842 
	#GPIO_PUPDR_PUPD2_0
 (0x1UL << 
GPIO_PUPDR_PUPD2_Pos
è

	)

2843 
	#GPIO_PUPDR_PUPD2_1
 (0x2UL << 
GPIO_PUPDR_PUPD2_Pos
è

	)

2844 
	#GPIO_PUPDR_PUPD3_Pos
 (6U)

	)

2845 
	#GPIO_PUPDR_PUPD3_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD3_Pos
è

	)

2846 
	#GPIO_PUPDR_PUPD3
 
GPIO_PUPDR_PUPD3_Msk


	)

2847 
	#GPIO_PUPDR_PUPD3_0
 (0x1UL << 
GPIO_PUPDR_PUPD3_Pos
è

	)

2848 
	#GPIO_PUPDR_PUPD3_1
 (0x2UL << 
GPIO_PUPDR_PUPD3_Pos
è

	)

2849 
	#GPIO_PUPDR_PUPD4_Pos
 (8U)

	)

2850 
	#GPIO_PUPDR_PUPD4_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD4_Pos
è

	)

2851 
	#GPIO_PUPDR_PUPD4
 
GPIO_PUPDR_PUPD4_Msk


	)

2852 
	#GPIO_PUPDR_PUPD4_0
 (0x1UL << 
GPIO_PUPDR_PUPD4_Pos
è

	)

2853 
	#GPIO_PUPDR_PUPD4_1
 (0x2UL << 
GPIO_PUPDR_PUPD4_Pos
è

	)

2854 
	#GPIO_PUPDR_PUPD5_Pos
 (10U)

	)

2855 
	#GPIO_PUPDR_PUPD5_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD5_Pos
è

	)

2856 
	#GPIO_PUPDR_PUPD5
 
GPIO_PUPDR_PUPD5_Msk


	)

2857 
	#GPIO_PUPDR_PUPD5_0
 (0x1UL << 
GPIO_PUPDR_PUPD5_Pos
è

	)

2858 
	#GPIO_PUPDR_PUPD5_1
 (0x2UL << 
GPIO_PUPDR_PUPD5_Pos
è

	)

2859 
	#GPIO_PUPDR_PUPD6_Pos
 (12U)

	)

2860 
	#GPIO_PUPDR_PUPD6_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD6_Pos
è

	)

2861 
	#GPIO_PUPDR_PUPD6
 
GPIO_PUPDR_PUPD6_Msk


	)

2862 
	#GPIO_PUPDR_PUPD6_0
 (0x1UL << 
GPIO_PUPDR_PUPD6_Pos
è

	)

2863 
	#GPIO_PUPDR_PUPD6_1
 (0x2UL << 
GPIO_PUPDR_PUPD6_Pos
è

	)

2864 
	#GPIO_PUPDR_PUPD7_Pos
 (14U)

	)

2865 
	#GPIO_PUPDR_PUPD7_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD7_Pos
è

	)

2866 
	#GPIO_PUPDR_PUPD7
 
GPIO_PUPDR_PUPD7_Msk


	)

2867 
	#GPIO_PUPDR_PUPD7_0
 (0x1UL << 
GPIO_PUPDR_PUPD7_Pos
è

	)

2868 
	#GPIO_PUPDR_PUPD7_1
 (0x2UL << 
GPIO_PUPDR_PUPD7_Pos
è

	)

2869 
	#GPIO_PUPDR_PUPD8_Pos
 (16U)

	)

2870 
	#GPIO_PUPDR_PUPD8_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD8_Pos
è

	)

2871 
	#GPIO_PUPDR_PUPD8
 
GPIO_PUPDR_PUPD8_Msk


	)

2872 
	#GPIO_PUPDR_PUPD8_0
 (0x1UL << 
GPIO_PUPDR_PUPD8_Pos
è

	)

2873 
	#GPIO_PUPDR_PUPD8_1
 (0x2UL << 
GPIO_PUPDR_PUPD8_Pos
è

	)

2874 
	#GPIO_PUPDR_PUPD9_Pos
 (18U)

	)

2875 
	#GPIO_PUPDR_PUPD9_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD9_Pos
è

	)

2876 
	#GPIO_PUPDR_PUPD9
 
GPIO_PUPDR_PUPD9_Msk


	)

2877 
	#GPIO_PUPDR_PUPD9_0
 (0x1UL << 
GPIO_PUPDR_PUPD9_Pos
è

	)

2878 
	#GPIO_PUPDR_PUPD9_1
 (0x2UL << 
GPIO_PUPDR_PUPD9_Pos
è

	)

2879 
	#GPIO_PUPDR_PUPD10_Pos
 (20U)

	)

2880 
	#GPIO_PUPDR_PUPD10_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD10_Pos
è

	)

2881 
	#GPIO_PUPDR_PUPD10
 
GPIO_PUPDR_PUPD10_Msk


	)

2882 
	#GPIO_PUPDR_PUPD10_0
 (0x1UL << 
GPIO_PUPDR_PUPD10_Pos
è

	)

2883 
	#GPIO_PUPDR_PUPD10_1
 (0x2UL << 
GPIO_PUPDR_PUPD10_Pos
è

	)

2884 
	#GPIO_PUPDR_PUPD11_Pos
 (22U)

	)

2885 
	#GPIO_PUPDR_PUPD11_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD11_Pos
è

	)

2886 
	#GPIO_PUPDR_PUPD11
 
GPIO_PUPDR_PUPD11_Msk


	)

2887 
	#GPIO_PUPDR_PUPD11_0
 (0x1UL << 
GPIO_PUPDR_PUPD11_Pos
è

	)

2888 
	#GPIO_PUPDR_PUPD11_1
 (0x2UL << 
GPIO_PUPDR_PUPD11_Pos
è

	)

2889 
	#GPIO_PUPDR_PUPD12_Pos
 (24U)

	)

2890 
	#GPIO_PUPDR_PUPD12_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD12_Pos
è

	)

2891 
	#GPIO_PUPDR_PUPD12
 
GPIO_PUPDR_PUPD12_Msk


	)

2892 
	#GPIO_PUPDR_PUPD12_0
 (0x1UL << 
GPIO_PUPDR_PUPD12_Pos
è

	)

2893 
	#GPIO_PUPDR_PUPD12_1
 (0x2UL << 
GPIO_PUPDR_PUPD12_Pos
è

	)

2894 
	#GPIO_PUPDR_PUPD13_Pos
 (26U)

	)

2895 
	#GPIO_PUPDR_PUPD13_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD13_Pos
è

	)

2896 
	#GPIO_PUPDR_PUPD13
 
GPIO_PUPDR_PUPD13_Msk


	)

2897 
	#GPIO_PUPDR_PUPD13_0
 (0x1UL << 
GPIO_PUPDR_PUPD13_Pos
è

	)

2898 
	#GPIO_PUPDR_PUPD13_1
 (0x2UL << 
GPIO_PUPDR_PUPD13_Pos
è

	)

2899 
	#GPIO_PUPDR_PUPD14_Pos
 (28U)

	)

2900 
	#GPIO_PUPDR_PUPD14_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD14_Pos
è

	)

2901 
	#GPIO_PUPDR_PUPD14
 
GPIO_PUPDR_PUPD14_Msk


	)

2902 
	#GPIO_PUPDR_PUPD14_0
 (0x1UL << 
GPIO_PUPDR_PUPD14_Pos
è

	)

2903 
	#GPIO_PUPDR_PUPD14_1
 (0x2UL << 
GPIO_PUPDR_PUPD14_Pos
è

	)

2904 
	#GPIO_PUPDR_PUPD15_Pos
 (30U)

	)

2905 
	#GPIO_PUPDR_PUPD15_Msk
 (0x3UL << 
GPIO_PUPDR_PUPD15_Pos
è

	)

2906 
	#GPIO_PUPDR_PUPD15
 
GPIO_PUPDR_PUPD15_Msk


	)

2907 
	#GPIO_PUPDR_PUPD15_0
 (0x1UL << 
GPIO_PUPDR_PUPD15_Pos
è

	)

2908 
	#GPIO_PUPDR_PUPD15_1
 (0x2UL << 
GPIO_PUPDR_PUPD15_Pos
è

	)

2911 
	#GPIO_PUPDR_PUPDR0
 
GPIO_PUPDR_PUPD0


	)

2912 
	#GPIO_PUPDR_PUPDR0_0
 
GPIO_PUPDR_PUPD0_0


	)

2913 
	#GPIO_PUPDR_PUPDR0_1
 
GPIO_PUPDR_PUPD0_1


	)

2914 
	#GPIO_PUPDR_PUPDR1
 
GPIO_PUPDR_PUPD1


	)

2915 
	#GPIO_PUPDR_PUPDR1_0
 
GPIO_PUPDR_PUPD1_0


	)

2916 
	#GPIO_PUPDR_PUPDR1_1
 
GPIO_PUPDR_PUPD1_1


	)

2917 
	#GPIO_PUPDR_PUPDR2
 
GPIO_PUPDR_PUPD2


	)

2918 
	#GPIO_PUPDR_PUPDR2_0
 
GPIO_PUPDR_PUPD2_0


	)

2919 
	#GPIO_PUPDR_PUPDR2_1
 
GPIO_PUPDR_PUPD2_1


	)

2920 
	#GPIO_PUPDR_PUPDR3
 
GPIO_PUPDR_PUPD3


	)

2921 
	#GPIO_PUPDR_PUPDR3_0
 
GPIO_PUPDR_PUPD3_0


	)

2922 
	#GPIO_PUPDR_PUPDR3_1
 
GPIO_PUPDR_PUPD3_1


	)

2923 
	#GPIO_PUPDR_PUPDR4
 
GPIO_PUPDR_PUPD4


	)

2924 
	#GPIO_PUPDR_PUPDR4_0
 
GPIO_PUPDR_PUPD4_0


	)

2925 
	#GPIO_PUPDR_PUPDR4_1
 
GPIO_PUPDR_PUPD4_1


	)

2926 
	#GPIO_PUPDR_PUPDR5
 
GPIO_PUPDR_PUPD5


	)

2927 
	#GPIO_PUPDR_PUPDR5_0
 
GPIO_PUPDR_PUPD5_0


	)

2928 
	#GPIO_PUPDR_PUPDR5_1
 
GPIO_PUPDR_PUPD5_1


	)

2929 
	#GPIO_PUPDR_PUPDR6
 
GPIO_PUPDR_PUPD6


	)

2930 
	#GPIO_PUPDR_PUPDR6_0
 
GPIO_PUPDR_PUPD6_0


	)

2931 
	#GPIO_PUPDR_PUPDR6_1
 
GPIO_PUPDR_PUPD6_1


	)

2932 
	#GPIO_PUPDR_PUPDR7
 
GPIO_PUPDR_PUPD7


	)

2933 
	#GPIO_PUPDR_PUPDR7_0
 
GPIO_PUPDR_PUPD7_0


	)

2934 
	#GPIO_PUPDR_PUPDR7_1
 
GPIO_PUPDR_PUPD7_1


	)

2935 
	#GPIO_PUPDR_PUPDR8
 
GPIO_PUPDR_PUPD8


	)

2936 
	#GPIO_PUPDR_PUPDR8_0
 
GPIO_PUPDR_PUPD8_0


	)

2937 
	#GPIO_PUPDR_PUPDR8_1
 
GPIO_PUPDR_PUPD8_1


	)

2938 
	#GPIO_PUPDR_PUPDR9
 
GPIO_PUPDR_PUPD9


	)

2939 
	#GPIO_PUPDR_PUPDR9_0
 
GPIO_PUPDR_PUPD9_0


	)

2940 
	#GPIO_PUPDR_PUPDR9_1
 
GPIO_PUPDR_PUPD9_1


	)

2941 
	#GPIO_PUPDR_PUPDR10
 
GPIO_PUPDR_PUPD10


	)

2942 
	#GPIO_PUPDR_PUPDR10_0
 
GPIO_PUPDR_PUPD10_0


	)

2943 
	#GPIO_PUPDR_PUPDR10_1
 
GPIO_PUPDR_PUPD10_1


	)

2944 
	#GPIO_PUPDR_PUPDR11
 
GPIO_PUPDR_PUPD11


	)

2945 
	#GPIO_PUPDR_PUPDR11_0
 
GPIO_PUPDR_PUPD11_0


	)

2946 
	#GPIO_PUPDR_PUPDR11_1
 
GPIO_PUPDR_PUPD11_1


	)

2947 
	#GPIO_PUPDR_PUPDR12
 
GPIO_PUPDR_PUPD12


	)

2948 
	#GPIO_PUPDR_PUPDR12_0
 
GPIO_PUPDR_PUPD12_0


	)

2949 
	#GPIO_PUPDR_PUPDR12_1
 
GPIO_PUPDR_PUPD12_1


	)

2950 
	#GPIO_PUPDR_PUPDR13
 
GPIO_PUPDR_PUPD13


	)

2951 
	#GPIO_PUPDR_PUPDR13_0
 
GPIO_PUPDR_PUPD13_0


	)

2952 
	#GPIO_PUPDR_PUPDR13_1
 
GPIO_PUPDR_PUPD13_1


	)

2953 
	#GPIO_PUPDR_PUPDR14
 
GPIO_PUPDR_PUPD14


	)

2954 
	#GPIO_PUPDR_PUPDR14_0
 
GPIO_PUPDR_PUPD14_0


	)

2955 
	#GPIO_PUPDR_PUPDR14_1
 
GPIO_PUPDR_PUPD14_1


	)

2956 
	#GPIO_PUPDR_PUPDR15
 
GPIO_PUPDR_PUPD15


	)

2957 
	#GPIO_PUPDR_PUPDR15_0
 
GPIO_PUPDR_PUPD15_0


	)

2958 
	#GPIO_PUPDR_PUPDR15_1
 
GPIO_PUPDR_PUPD15_1


	)

2961 
	#GPIO_IDR_ID0_Pos
 (0U)

	)

2962 
	#GPIO_IDR_ID0_Msk
 (0x1UL << 
GPIO_IDR_ID0_Pos
è

	)

2963 
	#GPIO_IDR_ID0
 
GPIO_IDR_ID0_Msk


	)

2964 
	#GPIO_IDR_ID1_Pos
 (1U)

	)

2965 
	#GPIO_IDR_ID1_Msk
 (0x1UL << 
GPIO_IDR_ID1_Pos
è

	)

2966 
	#GPIO_IDR_ID1
 
GPIO_IDR_ID1_Msk


	)

2967 
	#GPIO_IDR_ID2_Pos
 (2U)

	)

2968 
	#GPIO_IDR_ID2_Msk
 (0x1UL << 
GPIO_IDR_ID2_Pos
è

	)

2969 
	#GPIO_IDR_ID2
 
GPIO_IDR_ID2_Msk


	)

2970 
	#GPIO_IDR_ID3_Pos
 (3U)

	)

2971 
	#GPIO_IDR_ID3_Msk
 (0x1UL << 
GPIO_IDR_ID3_Pos
è

	)

2972 
	#GPIO_IDR_ID3
 
GPIO_IDR_ID3_Msk


	)

2973 
	#GPIO_IDR_ID4_Pos
 (4U)

	)

2974 
	#GPIO_IDR_ID4_Msk
 (0x1UL << 
GPIO_IDR_ID4_Pos
è

	)

2975 
	#GPIO_IDR_ID4
 
GPIO_IDR_ID4_Msk


	)

2976 
	#GPIO_IDR_ID5_Pos
 (5U)

	)

2977 
	#GPIO_IDR_ID5_Msk
 (0x1UL << 
GPIO_IDR_ID5_Pos
è

	)

2978 
	#GPIO_IDR_ID5
 
GPIO_IDR_ID5_Msk


	)

2979 
	#GPIO_IDR_ID6_Pos
 (6U)

	)

2980 
	#GPIO_IDR_ID6_Msk
 (0x1UL << 
GPIO_IDR_ID6_Pos
è

	)

2981 
	#GPIO_IDR_ID6
 
GPIO_IDR_ID6_Msk


	)

2982 
	#GPIO_IDR_ID7_Pos
 (7U)

	)

2983 
	#GPIO_IDR_ID7_Msk
 (0x1UL << 
GPIO_IDR_ID7_Pos
è

	)

2984 
	#GPIO_IDR_ID7
 
GPIO_IDR_ID7_Msk


	)

2985 
	#GPIO_IDR_ID8_Pos
 (8U)

	)

2986 
	#GPIO_IDR_ID8_Msk
 (0x1UL << 
GPIO_IDR_ID8_Pos
è

	)

2987 
	#GPIO_IDR_ID8
 
GPIO_IDR_ID8_Msk


	)

2988 
	#GPIO_IDR_ID9_Pos
 (9U)

	)

2989 
	#GPIO_IDR_ID9_Msk
 (0x1UL << 
GPIO_IDR_ID9_Pos
è

	)

2990 
	#GPIO_IDR_ID9
 
GPIO_IDR_ID9_Msk


	)

2991 
	#GPIO_IDR_ID10_Pos
 (10U)

	)

2992 
	#GPIO_IDR_ID10_Msk
 (0x1UL << 
GPIO_IDR_ID10_Pos
è

	)

2993 
	#GPIO_IDR_ID10
 
GPIO_IDR_ID10_Msk


	)

2994 
	#GPIO_IDR_ID11_Pos
 (11U)

	)

2995 
	#GPIO_IDR_ID11_Msk
 (0x1UL << 
GPIO_IDR_ID11_Pos
è

	)

2996 
	#GPIO_IDR_ID11
 
GPIO_IDR_ID11_Msk


	)

2997 
	#GPIO_IDR_ID12_Pos
 (12U)

	)

2998 
	#GPIO_IDR_ID12_Msk
 (0x1UL << 
GPIO_IDR_ID12_Pos
è

	)

2999 
	#GPIO_IDR_ID12
 
GPIO_IDR_ID12_Msk


	)

3000 
	#GPIO_IDR_ID13_Pos
 (13U)

	)

3001 
	#GPIO_IDR_ID13_Msk
 (0x1UL << 
GPIO_IDR_ID13_Pos
è

	)

3002 
	#GPIO_IDR_ID13
 
GPIO_IDR_ID13_Msk


	)

3003 
	#GPIO_IDR_ID14_Pos
 (14U)

	)

3004 
	#GPIO_IDR_ID14_Msk
 (0x1UL << 
GPIO_IDR_ID14_Pos
è

	)

3005 
	#GPIO_IDR_ID14
 
GPIO_IDR_ID14_Msk


	)

3006 
	#GPIO_IDR_ID15_Pos
 (15U)

	)

3007 
	#GPIO_IDR_ID15_Msk
 (0x1UL << 
GPIO_IDR_ID15_Pos
è

	)

3008 
	#GPIO_IDR_ID15
 
GPIO_IDR_ID15_Msk


	)

3011 
	#GPIO_IDR_IDR_0
 
GPIO_IDR_ID0


	)

3012 
	#GPIO_IDR_IDR_1
 
GPIO_IDR_ID1


	)

3013 
	#GPIO_IDR_IDR_2
 
GPIO_IDR_ID2


	)

3014 
	#GPIO_IDR_IDR_3
 
GPIO_IDR_ID3


	)

3015 
	#GPIO_IDR_IDR_4
 
GPIO_IDR_ID4


	)

3016 
	#GPIO_IDR_IDR_5
 
GPIO_IDR_ID5


	)

3017 
	#GPIO_IDR_IDR_6
 
GPIO_IDR_ID6


	)

3018 
	#GPIO_IDR_IDR_7
 
GPIO_IDR_ID7


	)

3019 
	#GPIO_IDR_IDR_8
 
GPIO_IDR_ID8


	)

3020 
	#GPIO_IDR_IDR_9
 
GPIO_IDR_ID9


	)

3021 
	#GPIO_IDR_IDR_10
 
GPIO_IDR_ID10


	)

3022 
	#GPIO_IDR_IDR_11
 
GPIO_IDR_ID11


	)

3023 
	#GPIO_IDR_IDR_12
 
GPIO_IDR_ID12


	)

3024 
	#GPIO_IDR_IDR_13
 
GPIO_IDR_ID13


	)

3025 
	#GPIO_IDR_IDR_14
 
GPIO_IDR_ID14


	)

3026 
	#GPIO_IDR_IDR_15
 
GPIO_IDR_ID15


	)

3029 
	#GPIO_ODR_OD0_Pos
 (0U)

	)

3030 
	#GPIO_ODR_OD0_Msk
 (0x1UL << 
GPIO_ODR_OD0_Pos
è

	)

3031 
	#GPIO_ODR_OD0
 
GPIO_ODR_OD0_Msk


	)

3032 
	#GPIO_ODR_OD1_Pos
 (1U)

	)

3033 
	#GPIO_ODR_OD1_Msk
 (0x1UL << 
GPIO_ODR_OD1_Pos
è

	)

3034 
	#GPIO_ODR_OD1
 
GPIO_ODR_OD1_Msk


	)

3035 
	#GPIO_ODR_OD2_Pos
 (2U)

	)

3036 
	#GPIO_ODR_OD2_Msk
 (0x1UL << 
GPIO_ODR_OD2_Pos
è

	)

3037 
	#GPIO_ODR_OD2
 
GPIO_ODR_OD2_Msk


	)

3038 
	#GPIO_ODR_OD3_Pos
 (3U)

	)

3039 
	#GPIO_ODR_OD3_Msk
 (0x1UL << 
GPIO_ODR_OD3_Pos
è

	)

3040 
	#GPIO_ODR_OD3
 
GPIO_ODR_OD3_Msk


	)

3041 
	#GPIO_ODR_OD4_Pos
 (4U)

	)

3042 
	#GPIO_ODR_OD4_Msk
 (0x1UL << 
GPIO_ODR_OD4_Pos
è

	)

3043 
	#GPIO_ODR_OD4
 
GPIO_ODR_OD4_Msk


	)

3044 
	#GPIO_ODR_OD5_Pos
 (5U)

	)

3045 
	#GPIO_ODR_OD5_Msk
 (0x1UL << 
GPIO_ODR_OD5_Pos
è

	)

3046 
	#GPIO_ODR_OD5
 
GPIO_ODR_OD5_Msk


	)

3047 
	#GPIO_ODR_OD6_Pos
 (6U)

	)

3048 
	#GPIO_ODR_OD6_Msk
 (0x1UL << 
GPIO_ODR_OD6_Pos
è

	)

3049 
	#GPIO_ODR_OD6
 
GPIO_ODR_OD6_Msk


	)

3050 
	#GPIO_ODR_OD7_Pos
 (7U)

	)

3051 
	#GPIO_ODR_OD7_Msk
 (0x1UL << 
GPIO_ODR_OD7_Pos
è

	)

3052 
	#GPIO_ODR_OD7
 
GPIO_ODR_OD7_Msk


	)

3053 
	#GPIO_ODR_OD8_Pos
 (8U)

	)

3054 
	#GPIO_ODR_OD8_Msk
 (0x1UL << 
GPIO_ODR_OD8_Pos
è

	)

3055 
	#GPIO_ODR_OD8
 
GPIO_ODR_OD8_Msk


	)

3056 
	#GPIO_ODR_OD9_Pos
 (9U)

	)

3057 
	#GPIO_ODR_OD9_Msk
 (0x1UL << 
GPIO_ODR_OD9_Pos
è

	)

3058 
	#GPIO_ODR_OD9
 
GPIO_ODR_OD9_Msk


	)

3059 
	#GPIO_ODR_OD10_Pos
 (10U)

	)

3060 
	#GPIO_ODR_OD10_Msk
 (0x1UL << 
GPIO_ODR_OD10_Pos
è

	)

3061 
	#GPIO_ODR_OD10
 
GPIO_ODR_OD10_Msk


	)

3062 
	#GPIO_ODR_OD11_Pos
 (11U)

	)

3063 
	#GPIO_ODR_OD11_Msk
 (0x1UL << 
GPIO_ODR_OD11_Pos
è

	)

3064 
	#GPIO_ODR_OD11
 
GPIO_ODR_OD11_Msk


	)

3065 
	#GPIO_ODR_OD12_Pos
 (12U)

	)

3066 
	#GPIO_ODR_OD12_Msk
 (0x1UL << 
GPIO_ODR_OD12_Pos
è

	)

3067 
	#GPIO_ODR_OD12
 
GPIO_ODR_OD12_Msk


	)

3068 
	#GPIO_ODR_OD13_Pos
 (13U)

	)

3069 
	#GPIO_ODR_OD13_Msk
 (0x1UL << 
GPIO_ODR_OD13_Pos
è

	)

3070 
	#GPIO_ODR_OD13
 
GPIO_ODR_OD13_Msk


	)

3071 
	#GPIO_ODR_OD14_Pos
 (14U)

	)

3072 
	#GPIO_ODR_OD14_Msk
 (0x1UL << 
GPIO_ODR_OD14_Pos
è

	)

3073 
	#GPIO_ODR_OD14
 
GPIO_ODR_OD14_Msk


	)

3074 
	#GPIO_ODR_OD15_Pos
 (15U)

	)

3075 
	#GPIO_ODR_OD15_Msk
 (0x1UL << 
GPIO_ODR_OD15_Pos
è

	)

3076 
	#GPIO_ODR_OD15
 
GPIO_ODR_OD15_Msk


	)

3078 
	#GPIO_ODR_ODR_0
 
GPIO_ODR_OD0


	)

3079 
	#GPIO_ODR_ODR_1
 
GPIO_ODR_OD1


	)

3080 
	#GPIO_ODR_ODR_2
 
GPIO_ODR_OD2


	)

3081 
	#GPIO_ODR_ODR_3
 
GPIO_ODR_OD3


	)

3082 
	#GPIO_ODR_ODR_4
 
GPIO_ODR_OD4


	)

3083 
	#GPIO_ODR_ODR_5
 
GPIO_ODR_OD5


	)

3084 
	#GPIO_ODR_ODR_6
 
GPIO_ODR_OD6


	)

3085 
	#GPIO_ODR_ODR_7
 
GPIO_ODR_OD7


	)

3086 
	#GPIO_ODR_ODR_8
 
GPIO_ODR_OD8


	)

3087 
	#GPIO_ODR_ODR_9
 
GPIO_ODR_OD9


	)

3088 
	#GPIO_ODR_ODR_10
 
GPIO_ODR_OD10


	)

3089 
	#GPIO_ODR_ODR_11
 
GPIO_ODR_OD11


	)

3090 
	#GPIO_ODR_ODR_12
 
GPIO_ODR_OD12


	)

3091 
	#GPIO_ODR_ODR_13
 
GPIO_ODR_OD13


	)

3092 
	#GPIO_ODR_ODR_14
 
GPIO_ODR_OD14


	)

3093 
	#GPIO_ODR_ODR_15
 
GPIO_ODR_OD15


	)

3096 
	#GPIO_BSRR_BS0_Pos
 (0U)

	)

3097 
	#GPIO_BSRR_BS0_Msk
 (0x1UL << 
GPIO_BSRR_BS0_Pos
è

	)

3098 
	#GPIO_BSRR_BS0
 
GPIO_BSRR_BS0_Msk


	)

3099 
	#GPIO_BSRR_BS1_Pos
 (1U)

	)

3100 
	#GPIO_BSRR_BS1_Msk
 (0x1UL << 
GPIO_BSRR_BS1_Pos
è

	)

3101 
	#GPIO_BSRR_BS1
 
GPIO_BSRR_BS1_Msk


	)

3102 
	#GPIO_BSRR_BS2_Pos
 (2U)

	)

3103 
	#GPIO_BSRR_BS2_Msk
 (0x1UL << 
GPIO_BSRR_BS2_Pos
è

	)

3104 
	#GPIO_BSRR_BS2
 
GPIO_BSRR_BS2_Msk


	)

3105 
	#GPIO_BSRR_BS3_Pos
 (3U)

	)

3106 
	#GPIO_BSRR_BS3_Msk
 (0x1UL << 
GPIO_BSRR_BS3_Pos
è

	)

3107 
	#GPIO_BSRR_BS3
 
GPIO_BSRR_BS3_Msk


	)

3108 
	#GPIO_BSRR_BS4_Pos
 (4U)

	)

3109 
	#GPIO_BSRR_BS4_Msk
 (0x1UL << 
GPIO_BSRR_BS4_Pos
è

	)

3110 
	#GPIO_BSRR_BS4
 
GPIO_BSRR_BS4_Msk


	)

3111 
	#GPIO_BSRR_BS5_Pos
 (5U)

	)

3112 
	#GPIO_BSRR_BS5_Msk
 (0x1UL << 
GPIO_BSRR_BS5_Pos
è

	)

3113 
	#GPIO_BSRR_BS5
 
GPIO_BSRR_BS5_Msk


	)

3114 
	#GPIO_BSRR_BS6_Pos
 (6U)

	)

3115 
	#GPIO_BSRR_BS6_Msk
 (0x1UL << 
GPIO_BSRR_BS6_Pos
è

	)

3116 
	#GPIO_BSRR_BS6
 
GPIO_BSRR_BS6_Msk


	)

3117 
	#GPIO_BSRR_BS7_Pos
 (7U)

	)

3118 
	#GPIO_BSRR_BS7_Msk
 (0x1UL << 
GPIO_BSRR_BS7_Pos
è

	)

3119 
	#GPIO_BSRR_BS7
 
GPIO_BSRR_BS7_Msk


	)

3120 
	#GPIO_BSRR_BS8_Pos
 (8U)

	)

3121 
	#GPIO_BSRR_BS8_Msk
 (0x1UL << 
GPIO_BSRR_BS8_Pos
è

	)

3122 
	#GPIO_BSRR_BS8
 
GPIO_BSRR_BS8_Msk


	)

3123 
	#GPIO_BSRR_BS9_Pos
 (9U)

	)

3124 
	#GPIO_BSRR_BS9_Msk
 (0x1UL << 
GPIO_BSRR_BS9_Pos
è

	)

3125 
	#GPIO_BSRR_BS9
 
GPIO_BSRR_BS9_Msk


	)

3126 
	#GPIO_BSRR_BS10_Pos
 (10U)

	)

3127 
	#GPIO_BSRR_BS10_Msk
 (0x1UL << 
GPIO_BSRR_BS10_Pos
è

	)

3128 
	#GPIO_BSRR_BS10
 
GPIO_BSRR_BS10_Msk


	)

3129 
	#GPIO_BSRR_BS11_Pos
 (11U)

	)

3130 
	#GPIO_BSRR_BS11_Msk
 (0x1UL << 
GPIO_BSRR_BS11_Pos
è

	)

3131 
	#GPIO_BSRR_BS11
 
GPIO_BSRR_BS11_Msk


	)

3132 
	#GPIO_BSRR_BS12_Pos
 (12U)

	)

3133 
	#GPIO_BSRR_BS12_Msk
 (0x1UL << 
GPIO_BSRR_BS12_Pos
è

	)

3134 
	#GPIO_BSRR_BS12
 
GPIO_BSRR_BS12_Msk


	)

3135 
	#GPIO_BSRR_BS13_Pos
 (13U)

	)

3136 
	#GPIO_BSRR_BS13_Msk
 (0x1UL << 
GPIO_BSRR_BS13_Pos
è

	)

3137 
	#GPIO_BSRR_BS13
 
GPIO_BSRR_BS13_Msk


	)

3138 
	#GPIO_BSRR_BS14_Pos
 (14U)

	)

3139 
	#GPIO_BSRR_BS14_Msk
 (0x1UL << 
GPIO_BSRR_BS14_Pos
è

	)

3140 
	#GPIO_BSRR_BS14
 
GPIO_BSRR_BS14_Msk


	)

3141 
	#GPIO_BSRR_BS15_Pos
 (15U)

	)

3142 
	#GPIO_BSRR_BS15_Msk
 (0x1UL << 
GPIO_BSRR_BS15_Pos
è

	)

3143 
	#GPIO_BSRR_BS15
 
GPIO_BSRR_BS15_Msk


	)

3144 
	#GPIO_BSRR_BR0_Pos
 (16U)

	)

3145 
	#GPIO_BSRR_BR0_Msk
 (0x1UL << 
GPIO_BSRR_BR0_Pos
è

	)

3146 
	#GPIO_BSRR_BR0
 
GPIO_BSRR_BR0_Msk


	)

3147 
	#GPIO_BSRR_BR1_Pos
 (17U)

	)

3148 
	#GPIO_BSRR_BR1_Msk
 (0x1UL << 
GPIO_BSRR_BR1_Pos
è

	)

3149 
	#GPIO_BSRR_BR1
 
GPIO_BSRR_BR1_Msk


	)

3150 
	#GPIO_BSRR_BR2_Pos
 (18U)

	)

3151 
	#GPIO_BSRR_BR2_Msk
 (0x1UL << 
GPIO_BSRR_BR2_Pos
è

	)

3152 
	#GPIO_BSRR_BR2
 
GPIO_BSRR_BR2_Msk


	)

3153 
	#GPIO_BSRR_BR3_Pos
 (19U)

	)

3154 
	#GPIO_BSRR_BR3_Msk
 (0x1UL << 
GPIO_BSRR_BR3_Pos
è

	)

3155 
	#GPIO_BSRR_BR3
 
GPIO_BSRR_BR3_Msk


	)

3156 
	#GPIO_BSRR_BR4_Pos
 (20U)

	)

3157 
	#GPIO_BSRR_BR4_Msk
 (0x1UL << 
GPIO_BSRR_BR4_Pos
è

	)

3158 
	#GPIO_BSRR_BR4
 
GPIO_BSRR_BR4_Msk


	)

3159 
	#GPIO_BSRR_BR5_Pos
 (21U)

	)

3160 
	#GPIO_BSRR_BR5_Msk
 (0x1UL << 
GPIO_BSRR_BR5_Pos
è

	)

3161 
	#GPIO_BSRR_BR5
 
GPIO_BSRR_BR5_Msk


	)

3162 
	#GPIO_BSRR_BR6_Pos
 (22U)

	)

3163 
	#GPIO_BSRR_BR6_Msk
 (0x1UL << 
GPIO_BSRR_BR6_Pos
è

	)

3164 
	#GPIO_BSRR_BR6
 
GPIO_BSRR_BR6_Msk


	)

3165 
	#GPIO_BSRR_BR7_Pos
 (23U)

	)

3166 
	#GPIO_BSRR_BR7_Msk
 (0x1UL << 
GPIO_BSRR_BR7_Pos
è

	)

3167 
	#GPIO_BSRR_BR7
 
GPIO_BSRR_BR7_Msk


	)

3168 
	#GPIO_BSRR_BR8_Pos
 (24U)

	)

3169 
	#GPIO_BSRR_BR8_Msk
 (0x1UL << 
GPIO_BSRR_BR8_Pos
è

	)

3170 
	#GPIO_BSRR_BR8
 
GPIO_BSRR_BR8_Msk


	)

3171 
	#GPIO_BSRR_BR9_Pos
 (25U)

	)

3172 
	#GPIO_BSRR_BR9_Msk
 (0x1UL << 
GPIO_BSRR_BR9_Pos
è

	)

3173 
	#GPIO_BSRR_BR9
 
GPIO_BSRR_BR9_Msk


	)

3174 
	#GPIO_BSRR_BR10_Pos
 (26U)

	)

3175 
	#GPIO_BSRR_BR10_Msk
 (0x1UL << 
GPIO_BSRR_BR10_Pos
è

	)

3176 
	#GPIO_BSRR_BR10
 
GPIO_BSRR_BR10_Msk


	)

3177 
	#GPIO_BSRR_BR11_Pos
 (27U)

	)

3178 
	#GPIO_BSRR_BR11_Msk
 (0x1UL << 
GPIO_BSRR_BR11_Pos
è

	)

3179 
	#GPIO_BSRR_BR11
 
GPIO_BSRR_BR11_Msk


	)

3180 
	#GPIO_BSRR_BR12_Pos
 (28U)

	)

3181 
	#GPIO_BSRR_BR12_Msk
 (0x1UL << 
GPIO_BSRR_BR12_Pos
è

	)

3182 
	#GPIO_BSRR_BR12
 
GPIO_BSRR_BR12_Msk


	)

3183 
	#GPIO_BSRR_BR13_Pos
 (29U)

	)

3184 
	#GPIO_BSRR_BR13_Msk
 (0x1UL << 
GPIO_BSRR_BR13_Pos
è

	)

3185 
	#GPIO_BSRR_BR13
 
GPIO_BSRR_BR13_Msk


	)

3186 
	#GPIO_BSRR_BR14_Pos
 (30U)

	)

3187 
	#GPIO_BSRR_BR14_Msk
 (0x1UL << 
GPIO_BSRR_BR14_Pos
è

	)

3188 
	#GPIO_BSRR_BR14
 
GPIO_BSRR_BR14_Msk


	)

3189 
	#GPIO_BSRR_BR15_Pos
 (31U)

	)

3190 
	#GPIO_BSRR_BR15_Msk
 (0x1UL << 
GPIO_BSRR_BR15_Pos
è

	)

3191 
	#GPIO_BSRR_BR15
 
GPIO_BSRR_BR15_Msk


	)

3194 
	#GPIO_BSRR_BS_0
 
GPIO_BSRR_BS0


	)

3195 
	#GPIO_BSRR_BS_1
 
GPIO_BSRR_BS1


	)

3196 
	#GPIO_BSRR_BS_2
 
GPIO_BSRR_BS2


	)

3197 
	#GPIO_BSRR_BS_3
 
GPIO_BSRR_BS3


	)

3198 
	#GPIO_BSRR_BS_4
 
GPIO_BSRR_BS4


	)

3199 
	#GPIO_BSRR_BS_5
 
GPIO_BSRR_BS5


	)

3200 
	#GPIO_BSRR_BS_6
 
GPIO_BSRR_BS6


	)

3201 
	#GPIO_BSRR_BS_7
 
GPIO_BSRR_BS7


	)

3202 
	#GPIO_BSRR_BS_8
 
GPIO_BSRR_BS8


	)

3203 
	#GPIO_BSRR_BS_9
 
GPIO_BSRR_BS9


	)

3204 
	#GPIO_BSRR_BS_10
 
GPIO_BSRR_BS10


	)

3205 
	#GPIO_BSRR_BS_11
 
GPIO_BSRR_BS11


	)

3206 
	#GPIO_BSRR_BS_12
 
GPIO_BSRR_BS12


	)

3207 
	#GPIO_BSRR_BS_13
 
GPIO_BSRR_BS13


	)

3208 
	#GPIO_BSRR_BS_14
 
GPIO_BSRR_BS14


	)

3209 
	#GPIO_BSRR_BS_15
 
GPIO_BSRR_BS15


	)

3210 
	#GPIO_BSRR_BR_0
 
GPIO_BSRR_BR0


	)

3211 
	#GPIO_BSRR_BR_1
 
GPIO_BSRR_BR1


	)

3212 
	#GPIO_BSRR_BR_2
 
GPIO_BSRR_BR2


	)

3213 
	#GPIO_BSRR_BR_3
 
GPIO_BSRR_BR3


	)

3214 
	#GPIO_BSRR_BR_4
 
GPIO_BSRR_BR4


	)

3215 
	#GPIO_BSRR_BR_5
 
GPIO_BSRR_BR5


	)

3216 
	#GPIO_BSRR_BR_6
 
GPIO_BSRR_BR6


	)

3217 
	#GPIO_BSRR_BR_7
 
GPIO_BSRR_BR7


	)

3218 
	#GPIO_BSRR_BR_8
 
GPIO_BSRR_BR8


	)

3219 
	#GPIO_BSRR_BR_9
 
GPIO_BSRR_BR9


	)

3220 
	#GPIO_BSRR_BR_10
 
GPIO_BSRR_BR10


	)

3221 
	#GPIO_BSRR_BR_11
 
GPIO_BSRR_BR11


	)

3222 
	#GPIO_BSRR_BR_12
 
GPIO_BSRR_BR12


	)

3223 
	#GPIO_BSRR_BR_13
 
GPIO_BSRR_BR13


	)

3224 
	#GPIO_BSRR_BR_14
 
GPIO_BSRR_BR14


	)

3225 
	#GPIO_BSRR_BR_15
 
GPIO_BSRR_BR15


	)

3226 
	#GPIO_BRR_BR0
 
GPIO_BSRR_BR0


	)

3227 
	#GPIO_BRR_BR0_Pos
 
GPIO_BSRR_BR0_Pos


	)

3228 
	#GPIO_BRR_BR0_Msk
 
GPIO_BSRR_BR0_Msk


	)

3229 
	#GPIO_BRR_BR1
 
GPIO_BSRR_BR1


	)

3230 
	#GPIO_BRR_BR1_Pos
 
GPIO_BSRR_BR1_Pos


	)

3231 
	#GPIO_BRR_BR1_Msk
 
GPIO_BSRR_BR1_Msk


	)

3232 
	#GPIO_BRR_BR2
 
GPIO_BSRR_BR2


	)

3233 
	#GPIO_BRR_BR2_Pos
 
GPIO_BSRR_BR2_Pos


	)

3234 
	#GPIO_BRR_BR2_Msk
 
GPIO_BSRR_BR2_Msk


	)

3235 
	#GPIO_BRR_BR3
 
GPIO_BSRR_BR3


	)

3236 
	#GPIO_BRR_BR3_Pos
 
GPIO_BSRR_BR3_Pos


	)

3237 
	#GPIO_BRR_BR3_Msk
 
GPIO_BSRR_BR3_Msk


	)

3238 
	#GPIO_BRR_BR4
 
GPIO_BSRR_BR4


	)

3239 
	#GPIO_BRR_BR4_Pos
 
GPIO_BSRR_BR4_Pos


	)

3240 
	#GPIO_BRR_BR4_Msk
 
GPIO_BSRR_BR4_Msk


	)

3241 
	#GPIO_BRR_BR5
 
GPIO_BSRR_BR5


	)

3242 
	#GPIO_BRR_BR5_Pos
 
GPIO_BSRR_BR5_Pos


	)

3243 
	#GPIO_BRR_BR5_Msk
 
GPIO_BSRR_BR5_Msk


	)

3244 
	#GPIO_BRR_BR6
 
GPIO_BSRR_BR6


	)

3245 
	#GPIO_BRR_BR6_Pos
 
GPIO_BSRR_BR6_Pos


	)

3246 
	#GPIO_BRR_BR6_Msk
 
GPIO_BSRR_BR6_Msk


	)

3247 
	#GPIO_BRR_BR7
 
GPIO_BSRR_BR7


	)

3248 
	#GPIO_BRR_BR7_Pos
 
GPIO_BSRR_BR7_Pos


	)

3249 
	#GPIO_BRR_BR7_Msk
 
GPIO_BSRR_BR7_Msk


	)

3250 
	#GPIO_BRR_BR8
 
GPIO_BSRR_BR8


	)

3251 
	#GPIO_BRR_BR8_Pos
 
GPIO_BSRR_BR8_Pos


	)

3252 
	#GPIO_BRR_BR8_Msk
 
GPIO_BSRR_BR8_Msk


	)

3253 
	#GPIO_BRR_BR9
 
GPIO_BSRR_BR9


	)

3254 
	#GPIO_BRR_BR9_Pos
 
GPIO_BSRR_BR9_Pos


	)

3255 
	#GPIO_BRR_BR9_Msk
 
GPIO_BSRR_BR9_Msk


	)

3256 
	#GPIO_BRR_BR10
 
GPIO_BSRR_BR10


	)

3257 
	#GPIO_BRR_BR10_Pos
 
GPIO_BSRR_BR10_Pos


	)

3258 
	#GPIO_BRR_BR10_Msk
 
GPIO_BSRR_BR10_Msk


	)

3259 
	#GPIO_BRR_BR11
 
GPIO_BSRR_BR11


	)

3260 
	#GPIO_BRR_BR11_Pos
 
GPIO_BSRR_BR11_Pos


	)

3261 
	#GPIO_BRR_BR11_Msk
 
GPIO_BSRR_BR11_Msk


	)

3262 
	#GPIO_BRR_BR12
 
GPIO_BSRR_BR12


	)

3263 
	#GPIO_BRR_BR12_Pos
 
GPIO_BSRR_BR12_Pos


	)

3264 
	#GPIO_BRR_BR12_Msk
 
GPIO_BSRR_BR12_Msk


	)

3265 
	#GPIO_BRR_BR13
 
GPIO_BSRR_BR13


	)

3266 
	#GPIO_BRR_BR13_Pos
 
GPIO_BSRR_BR13_Pos


	)

3267 
	#GPIO_BRR_BR13_Msk
 
GPIO_BSRR_BR13_Msk


	)

3268 
	#GPIO_BRR_BR14
 
GPIO_BSRR_BR14


	)

3269 
	#GPIO_BRR_BR14_Pos
 
GPIO_BSRR_BR14_Pos


	)

3270 
	#GPIO_BRR_BR14_Msk
 
GPIO_BSRR_BR14_Msk


	)

3271 
	#GPIO_BRR_BR15
 
GPIO_BSRR_BR15


	)

3272 
	#GPIO_BRR_BR15_Pos
 
GPIO_BSRR_BR15_Pos


	)

3273 
	#GPIO_BRR_BR15_Msk
 
GPIO_BSRR_BR15_Msk


	)

3275 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

3276 
	#GPIO_LCKR_LCK0_Msk
 (0x1UL << 
GPIO_LCKR_LCK0_Pos
è

	)

3277 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

3278 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

3279 
	#GPIO_LCKR_LCK1_Msk
 (0x1UL << 
GPIO_LCKR_LCK1_Pos
è

	)

3280 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

3281 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

3282 
	#GPIO_LCKR_LCK2_Msk
 (0x1UL << 
GPIO_LCKR_LCK2_Pos
è

	)

3283 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

3284 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

3285 
	#GPIO_LCKR_LCK3_Msk
 (0x1UL << 
GPIO_LCKR_LCK3_Pos
è

	)

3286 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

3287 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

3288 
	#GPIO_LCKR_LCK4_Msk
 (0x1UL << 
GPIO_LCKR_LCK4_Pos
è

	)

3289 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

3290 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

3291 
	#GPIO_LCKR_LCK5_Msk
 (0x1UL << 
GPIO_LCKR_LCK5_Pos
è

	)

3292 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

3293 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

3294 
	#GPIO_LCKR_LCK6_Msk
 (0x1UL << 
GPIO_LCKR_LCK6_Pos
è

	)

3295 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

3296 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

3297 
	#GPIO_LCKR_LCK7_Msk
 (0x1UL << 
GPIO_LCKR_LCK7_Pos
è

	)

3298 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

3299 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

3300 
	#GPIO_LCKR_LCK8_Msk
 (0x1UL << 
GPIO_LCKR_LCK8_Pos
è

	)

3301 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

3302 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

3303 
	#GPIO_LCKR_LCK9_Msk
 (0x1UL << 
GPIO_LCKR_LCK9_Pos
è

	)

3304 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

3305 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

3306 
	#GPIO_LCKR_LCK10_Msk
 (0x1UL << 
GPIO_LCKR_LCK10_Pos
è

	)

3307 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

3308 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

3309 
	#GPIO_LCKR_LCK11_Msk
 (0x1UL << 
GPIO_LCKR_LCK11_Pos
è

	)

3310 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

3311 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

3312 
	#GPIO_LCKR_LCK12_Msk
 (0x1UL << 
GPIO_LCKR_LCK12_Pos
è

	)

3313 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

3314 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

3315 
	#GPIO_LCKR_LCK13_Msk
 (0x1UL << 
GPIO_LCKR_LCK13_Pos
è

	)

3316 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

3317 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

3318 
	#GPIO_LCKR_LCK14_Msk
 (0x1UL << 
GPIO_LCKR_LCK14_Pos
è

	)

3319 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

3320 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

3321 
	#GPIO_LCKR_LCK15_Msk
 (0x1UL << 
GPIO_LCKR_LCK15_Pos
è

	)

3322 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

3323 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

3324 
	#GPIO_LCKR_LCKK_Msk
 (0x1UL << 
GPIO_LCKR_LCKK_Pos
è

	)

3325 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

3327 
	#GPIO_AFRL_AFSEL0_Pos
 (0U)

	)

3328 
	#GPIO_AFRL_AFSEL0_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

3329 
	#GPIO_AFRL_AFSEL0
 
GPIO_AFRL_AFSEL0_Msk


	)

3330 
	#GPIO_AFRL_AFSEL0_0
 (0x1UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

3331 
	#GPIO_AFRL_AFSEL0_1
 (0x2UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

3332 
	#GPIO_AFRL_AFSEL0_2
 (0x4UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

3333 
	#GPIO_AFRL_AFSEL0_3
 (0x8UL << 
GPIO_AFRL_AFSEL0_Pos
è

	)

3334 
	#GPIO_AFRL_AFSEL1_Pos
 (4U)

	)

3335 
	#GPIO_AFRL_AFSEL1_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

3336 
	#GPIO_AFRL_AFSEL1
 
GPIO_AFRL_AFSEL1_Msk


	)

3337 
	#GPIO_AFRL_AFSEL1_0
 (0x1UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

3338 
	#GPIO_AFRL_AFSEL1_1
 (0x2UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

3339 
	#GPIO_AFRL_AFSEL1_2
 (0x4UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

3340 
	#GPIO_AFRL_AFSEL1_3
 (0x8UL << 
GPIO_AFRL_AFSEL1_Pos
è

	)

3341 
	#GPIO_AFRL_AFSEL2_Pos
 (8U)

	)

3342 
	#GPIO_AFRL_AFSEL2_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

3343 
	#GPIO_AFRL_AFSEL2
 
GPIO_AFRL_AFSEL2_Msk


	)

3344 
	#GPIO_AFRL_AFSEL2_0
 (0x1UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

3345 
	#GPIO_AFRL_AFSEL2_1
 (0x2UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

3346 
	#GPIO_AFRL_AFSEL2_2
 (0x4UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

3347 
	#GPIO_AFRL_AFSEL2_3
 (0x8UL << 
GPIO_AFRL_AFSEL2_Pos
è

	)

3348 
	#GPIO_AFRL_AFSEL3_Pos
 (12U)

	)

3349 
	#GPIO_AFRL_AFSEL3_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

3350 
	#GPIO_AFRL_AFSEL3
 
GPIO_AFRL_AFSEL3_Msk


	)

3351 
	#GPIO_AFRL_AFSEL3_0
 (0x1UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

3352 
	#GPIO_AFRL_AFSEL3_1
 (0x2UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

3353 
	#GPIO_AFRL_AFSEL3_2
 (0x4UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

3354 
	#GPIO_AFRL_AFSEL3_3
 (0x8UL << 
GPIO_AFRL_AFSEL3_Pos
è

	)

3355 
	#GPIO_AFRL_AFSEL4_Pos
 (16U)

	)

3356 
	#GPIO_AFRL_AFSEL4_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

3357 
	#GPIO_AFRL_AFSEL4
 
GPIO_AFRL_AFSEL4_Msk


	)

3358 
	#GPIO_AFRL_AFSEL4_0
 (0x1UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

3359 
	#GPIO_AFRL_AFSEL4_1
 (0x2UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

3360 
	#GPIO_AFRL_AFSEL4_2
 (0x4UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

3361 
	#GPIO_AFRL_AFSEL4_3
 (0x8UL << 
GPIO_AFRL_AFSEL4_Pos
è

	)

3362 
	#GPIO_AFRL_AFSEL5_Pos
 (20U)

	)

3363 
	#GPIO_AFRL_AFSEL5_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

3364 
	#GPIO_AFRL_AFSEL5
 
GPIO_AFRL_AFSEL5_Msk


	)

3365 
	#GPIO_AFRL_AFSEL5_0
 (0x1UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

3366 
	#GPIO_AFRL_AFSEL5_1
 (0x2UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

3367 
	#GPIO_AFRL_AFSEL5_2
 (0x4UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

3368 
	#GPIO_AFRL_AFSEL5_3
 (0x8UL << 
GPIO_AFRL_AFSEL5_Pos
è

	)

3369 
	#GPIO_AFRL_AFSEL6_Pos
 (24U)

	)

3370 
	#GPIO_AFRL_AFSEL6_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

3371 
	#GPIO_AFRL_AFSEL6
 
GPIO_AFRL_AFSEL6_Msk


	)

3372 
	#GPIO_AFRL_AFSEL6_0
 (0x1UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

3373 
	#GPIO_AFRL_AFSEL6_1
 (0x2UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

3374 
	#GPIO_AFRL_AFSEL6_2
 (0x4UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

3375 
	#GPIO_AFRL_AFSEL6_3
 (0x8UL << 
GPIO_AFRL_AFSEL6_Pos
è

	)

3376 
	#GPIO_AFRL_AFSEL7_Pos
 (28U)

	)

3377 
	#GPIO_AFRL_AFSEL7_Msk
 (0xFUL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

3378 
	#GPIO_AFRL_AFSEL7
 
GPIO_AFRL_AFSEL7_Msk


	)

3379 
	#GPIO_AFRL_AFSEL7_0
 (0x1UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

3380 
	#GPIO_AFRL_AFSEL7_1
 (0x2UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

3381 
	#GPIO_AFRL_AFSEL7_2
 (0x4UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

3382 
	#GPIO_AFRL_AFSEL7_3
 (0x8UL << 
GPIO_AFRL_AFSEL7_Pos
è

	)

3385 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFSEL0


	)

3386 
	#GPIO_AFRL_AFRL0_0
 
GPIO_AFRL_AFSEL0_0


	)

3387 
	#GPIO_AFRL_AFRL0_1
 
GPIO_AFRL_AFSEL0_1


	)

3388 
	#GPIO_AFRL_AFRL0_2
 
GPIO_AFRL_AFSEL0_2


	)

3389 
	#GPIO_AFRL_AFRL0_3
 
GPIO_AFRL_AFSEL0_3


	)

3390 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFSEL1


	)

3391 
	#GPIO_AFRL_AFRL1_0
 
GPIO_AFRL_AFSEL1_0


	)

3392 
	#GPIO_AFRL_AFRL1_1
 
GPIO_AFRL_AFSEL1_1


	)

3393 
	#GPIO_AFRL_AFRL1_2
 
GPIO_AFRL_AFSEL1_2


	)

3394 
	#GPIO_AFRL_AFRL1_3
 
GPIO_AFRL_AFSEL1_3


	)

3395 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFSEL2


	)

3396 
	#GPIO_AFRL_AFRL2_0
 
GPIO_AFRL_AFSEL2_0


	)

3397 
	#GPIO_AFRL_AFRL2_1
 
GPIO_AFRL_AFSEL2_1


	)

3398 
	#GPIO_AFRL_AFRL2_2
 
GPIO_AFRL_AFSEL2_2


	)

3399 
	#GPIO_AFRL_AFRL2_3
 
GPIO_AFRL_AFSEL2_3


	)

3400 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFSEL3


	)

3401 
	#GPIO_AFRL_AFRL3_0
 
GPIO_AFRL_AFSEL3_0


	)

3402 
	#GPIO_AFRL_AFRL3_1
 
GPIO_AFRL_AFSEL3_1


	)

3403 
	#GPIO_AFRL_AFRL3_2
 
GPIO_AFRL_AFSEL3_2


	)

3404 
	#GPIO_AFRL_AFRL3_3
 
GPIO_AFRL_AFSEL3_3


	)

3405 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFSEL4


	)

3406 
	#GPIO_AFRL_AFRL4_0
 
GPIO_AFRL_AFSEL4_0


	)

3407 
	#GPIO_AFRL_AFRL4_1
 
GPIO_AFRL_AFSEL4_1


	)

3408 
	#GPIO_AFRL_AFRL4_2
 
GPIO_AFRL_AFSEL4_2


	)

3409 
	#GPIO_AFRL_AFRL4_3
 
GPIO_AFRL_AFSEL4_3


	)

3410 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFSEL5


	)

3411 
	#GPIO_AFRL_AFRL5_0
 
GPIO_AFRL_AFSEL5_0


	)

3412 
	#GPIO_AFRL_AFRL5_1
 
GPIO_AFRL_AFSEL5_1


	)

3413 
	#GPIO_AFRL_AFRL5_2
 
GPIO_AFRL_AFSEL5_2


	)

3414 
	#GPIO_AFRL_AFRL5_3
 
GPIO_AFRL_AFSEL5_3


	)

3415 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFSEL6


	)

3416 
	#GPIO_AFRL_AFRL6_0
 
GPIO_AFRL_AFSEL6_0


	)

3417 
	#GPIO_AFRL_AFRL6_1
 
GPIO_AFRL_AFSEL6_1


	)

3418 
	#GPIO_AFRL_AFRL6_2
 
GPIO_AFRL_AFSEL6_2


	)

3419 
	#GPIO_AFRL_AFRL6_3
 
GPIO_AFRL_AFSEL6_3


	)

3420 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFSEL7


	)

3421 
	#GPIO_AFRL_AFRL7_0
 
GPIO_AFRL_AFSEL7_0


	)

3422 
	#GPIO_AFRL_AFRL7_1
 
GPIO_AFRL_AFSEL7_1


	)

3423 
	#GPIO_AFRL_AFRL7_2
 
GPIO_AFRL_AFSEL7_2


	)

3424 
	#GPIO_AFRL_AFRL7_3
 
GPIO_AFRL_AFSEL7_3


	)

3427 
	#GPIO_AFRH_AFSEL8_Pos
 (0U)

	)

3428 
	#GPIO_AFRH_AFSEL8_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

3429 
	#GPIO_AFRH_AFSEL8
 
GPIO_AFRH_AFSEL8_Msk


	)

3430 
	#GPIO_AFRH_AFSEL8_0
 (0x1UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

3431 
	#GPIO_AFRH_AFSEL8_1
 (0x2UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

3432 
	#GPIO_AFRH_AFSEL8_2
 (0x4UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

3433 
	#GPIO_AFRH_AFSEL8_3
 (0x8UL << 
GPIO_AFRH_AFSEL8_Pos
è

	)

3434 
	#GPIO_AFRH_AFSEL9_Pos
 (4U)

	)

3435 
	#GPIO_AFRH_AFSEL9_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

3436 
	#GPIO_AFRH_AFSEL9
 
GPIO_AFRH_AFSEL9_Msk


	)

3437 
	#GPIO_AFRH_AFSEL9_0
 (0x1UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

3438 
	#GPIO_AFRH_AFSEL9_1
 (0x2UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

3439 
	#GPIO_AFRH_AFSEL9_2
 (0x4UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

3440 
	#GPIO_AFRH_AFSEL9_3
 (0x8UL << 
GPIO_AFRH_AFSEL9_Pos
è

	)

3441 
	#GPIO_AFRH_AFSEL10_Pos
 (8U)

	)

3442 
	#GPIO_AFRH_AFSEL10_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

3443 
	#GPIO_AFRH_AFSEL10
 
GPIO_AFRH_AFSEL10_Msk


	)

3444 
	#GPIO_AFRH_AFSEL10_0
 (0x1UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

3445 
	#GPIO_AFRH_AFSEL10_1
 (0x2UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

3446 
	#GPIO_AFRH_AFSEL10_2
 (0x4UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

3447 
	#GPIO_AFRH_AFSEL10_3
 (0x8UL << 
GPIO_AFRH_AFSEL10_Pos
è

	)

3448 
	#GPIO_AFRH_AFSEL11_Pos
 (12U)

	)

3449 
	#GPIO_AFRH_AFSEL11_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

3450 
	#GPIO_AFRH_AFSEL11
 
GPIO_AFRH_AFSEL11_Msk


	)

3451 
	#GPIO_AFRH_AFSEL11_0
 (0x1UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

3452 
	#GPIO_AFRH_AFSEL11_1
 (0x2UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

3453 
	#GPIO_AFRH_AFSEL11_2
 (0x4UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

3454 
	#GPIO_AFRH_AFSEL11_3
 (0x8UL << 
GPIO_AFRH_AFSEL11_Pos
è

	)

3455 
	#GPIO_AFRH_AFSEL12_Pos
 (16U)

	)

3456 
	#GPIO_AFRH_AFSEL12_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

3457 
	#GPIO_AFRH_AFSEL12
 
GPIO_AFRH_AFSEL12_Msk


	)

3458 
	#GPIO_AFRH_AFSEL12_0
 (0x1UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

3459 
	#GPIO_AFRH_AFSEL12_1
 (0x2UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

3460 
	#GPIO_AFRH_AFSEL12_2
 (0x4UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

3461 
	#GPIO_AFRH_AFSEL12_3
 (0x8UL << 
GPIO_AFRH_AFSEL12_Pos
è

	)

3462 
	#GPIO_AFRH_AFSEL13_Pos
 (20U)

	)

3463 
	#GPIO_AFRH_AFSEL13_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

3464 
	#GPIO_AFRH_AFSEL13
 
GPIO_AFRH_AFSEL13_Msk


	)

3465 
	#GPIO_AFRH_AFSEL13_0
 (0x1UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

3466 
	#GPIO_AFRH_AFSEL13_1
 (0x2UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

3467 
	#GPIO_AFRH_AFSEL13_2
 (0x4UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

3468 
	#GPIO_AFRH_AFSEL13_3
 (0x8UL << 
GPIO_AFRH_AFSEL13_Pos
è

	)

3469 
	#GPIO_AFRH_AFSEL14_Pos
 (24U)

	)

3470 
	#GPIO_AFRH_AFSEL14_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

3471 
	#GPIO_AFRH_AFSEL14
 
GPIO_AFRH_AFSEL14_Msk


	)

3472 
	#GPIO_AFRH_AFSEL14_0
 (0x1UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

3473 
	#GPIO_AFRH_AFSEL14_1
 (0x2UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

3474 
	#GPIO_AFRH_AFSEL14_2
 (0x4UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

3475 
	#GPIO_AFRH_AFSEL14_3
 (0x8UL << 
GPIO_AFRH_AFSEL14_Pos
è

	)

3476 
	#GPIO_AFRH_AFSEL15_Pos
 (28U)

	)

3477 
	#GPIO_AFRH_AFSEL15_Msk
 (0xFUL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

3478 
	#GPIO_AFRH_AFSEL15
 
GPIO_AFRH_AFSEL15_Msk


	)

3479 
	#GPIO_AFRH_AFSEL15_0
 (0x1UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

3480 
	#GPIO_AFRH_AFSEL15_1
 (0x2UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

3481 
	#GPIO_AFRH_AFSEL15_2
 (0x4UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

3482 
	#GPIO_AFRH_AFSEL15_3
 (0x8UL << 
GPIO_AFRH_AFSEL15_Pos
è

	)

3485 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFSEL8


	)

3486 
	#GPIO_AFRH_AFRH0_0
 
GPIO_AFRH_AFSEL8_0


	)

3487 
	#GPIO_AFRH_AFRH0_1
 
GPIO_AFRH_AFSEL8_1


	)

3488 
	#GPIO_AFRH_AFRH0_2
 
GPIO_AFRH_AFSEL8_2


	)

3489 
	#GPIO_AFRH_AFRH0_3
 
GPIO_AFRH_AFSEL8_3


	)

3490 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFSEL9


	)

3491 
	#GPIO_AFRH_AFRH1_0
 
GPIO_AFRH_AFSEL9_0


	)

3492 
	#GPIO_AFRH_AFRH1_1
 
GPIO_AFRH_AFSEL9_1


	)

3493 
	#GPIO_AFRH_AFRH1_2
 
GPIO_AFRH_AFSEL9_2


	)

3494 
	#GPIO_AFRH_AFRH1_3
 
GPIO_AFRH_AFSEL9_3


	)

3495 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFSEL10


	)

3496 
	#GPIO_AFRH_AFRH2_0
 
GPIO_AFRH_AFSEL10_0


	)

3497 
	#GPIO_AFRH_AFRH2_1
 
GPIO_AFRH_AFSEL10_1


	)

3498 
	#GPIO_AFRH_AFRH2_2
 
GPIO_AFRH_AFSEL10_2


	)

3499 
	#GPIO_AFRH_AFRH2_3
 
GPIO_AFRH_AFSEL10_3


	)

3500 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFSEL11


	)

3501 
	#GPIO_AFRH_AFRH3_0
 
GPIO_AFRH_AFSEL11_0


	)

3502 
	#GPIO_AFRH_AFRH3_1
 
GPIO_AFRH_AFSEL11_1


	)

3503 
	#GPIO_AFRH_AFRH3_2
 
GPIO_AFRH_AFSEL11_2


	)

3504 
	#GPIO_AFRH_AFRH3_3
 
GPIO_AFRH_AFSEL11_3


	)

3505 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFSEL12


	)

3506 
	#GPIO_AFRH_AFRH4_0
 
GPIO_AFRH_AFSEL12_0


	)

3507 
	#GPIO_AFRH_AFRH4_1
 
GPIO_AFRH_AFSEL12_1


	)

3508 
	#GPIO_AFRH_AFRH4_2
 
GPIO_AFRH_AFSEL12_2


	)

3509 
	#GPIO_AFRH_AFRH4_3
 
GPIO_AFRH_AFSEL12_3


	)

3510 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFSEL13


	)

3511 
	#GPIO_AFRH_AFRH5_0
 
GPIO_AFRH_AFSEL13_0


	)

3512 
	#GPIO_AFRH_AFRH5_1
 
GPIO_AFRH_AFSEL13_1


	)

3513 
	#GPIO_AFRH_AFRH5_2
 
GPIO_AFRH_AFSEL13_2


	)

3514 
	#GPIO_AFRH_AFRH5_3
 
GPIO_AFRH_AFSEL13_3


	)

3515 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFSEL14


	)

3516 
	#GPIO_AFRH_AFRH6_0
 
GPIO_AFRH_AFSEL14_0


	)

3517 
	#GPIO_AFRH_AFRH6_1
 
GPIO_AFRH_AFSEL14_1


	)

3518 
	#GPIO_AFRH_AFRH6_2
 
GPIO_AFRH_AFSEL14_2


	)

3519 
	#GPIO_AFRH_AFRH6_3
 
GPIO_AFRH_AFSEL14_3


	)

3520 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFSEL15


	)

3521 
	#GPIO_AFRH_AFRH7_0
 
GPIO_AFRH_AFSEL15_0


	)

3522 
	#GPIO_AFRH_AFRH7_1
 
GPIO_AFRH_AFSEL15_1


	)

3523 
	#GPIO_AFRH_AFRH7_2
 
GPIO_AFRH_AFSEL15_2


	)

3524 
	#GPIO_AFRH_AFRH7_3
 
GPIO_AFRH_AFSEL15_3


	)

3533 
	#I2C_CR1_PE_Pos
 (0U)

	)

3534 
	#I2C_CR1_PE_Msk
 (0x1UL << 
I2C_CR1_PE_Pos
è

	)

3535 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

3536 
	#I2C_CR1_SMBUS_Pos
 (1U)

	)

3537 
	#I2C_CR1_SMBUS_Msk
 (0x1UL << 
I2C_CR1_SMBUS_Pos
è

	)

3538 
	#I2C_CR1_SMBUS
 
I2C_CR1_SMBUS_Msk


	)

3539 
	#I2C_CR1_SMBTYPE_Pos
 (3U)

	)

3540 
	#I2C_CR1_SMBTYPE_Msk
 (0x1UL << 
I2C_CR1_SMBTYPE_Pos
è

	)

3541 
	#I2C_CR1_SMBTYPE
 
I2C_CR1_SMBTYPE_Msk


	)

3542 
	#I2C_CR1_ENARP_Pos
 (4U)

	)

3543 
	#I2C_CR1_ENARP_Msk
 (0x1UL << 
I2C_CR1_ENARP_Pos
è

	)

3544 
	#I2C_CR1_ENARP
 
I2C_CR1_ENARP_Msk


	)

3545 
	#I2C_CR1_ENPEC_Pos
 (5U)

	)

3546 
	#I2C_CR1_ENPEC_Msk
 (0x1UL << 
I2C_CR1_ENPEC_Pos
è

	)

3547 
	#I2C_CR1_ENPEC
 
I2C_CR1_ENPEC_Msk


	)

3548 
	#I2C_CR1_ENGC_Pos
 (6U)

	)

3549 
	#I2C_CR1_ENGC_Msk
 (0x1UL << 
I2C_CR1_ENGC_Pos
è

	)

3550 
	#I2C_CR1_ENGC
 
I2C_CR1_ENGC_Msk


	)

3551 
	#I2C_CR1_NOSTRETCH_Pos
 (7U)

	)

3552 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1UL << 
I2C_CR1_NOSTRETCH_Pos
è

	)

3553 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

3554 
	#I2C_CR1_START_Pos
 (8U)

	)

3555 
	#I2C_CR1_START_Msk
 (0x1UL << 
I2C_CR1_START_Pos
è

	)

3556 
	#I2C_CR1_START
 
I2C_CR1_START_Msk


	)

3557 
	#I2C_CR1_STOP_Pos
 (9U)

	)

3558 
	#I2C_CR1_STOP_Msk
 (0x1UL << 
I2C_CR1_STOP_Pos
è

	)

3559 
	#I2C_CR1_STOP
 
I2C_CR1_STOP_Msk


	)

3560 
	#I2C_CR1_ACK_Pos
 (10U)

	)

3561 
	#I2C_CR1_ACK_Msk
 (0x1UL << 
I2C_CR1_ACK_Pos
è

	)

3562 
	#I2C_CR1_ACK
 
I2C_CR1_ACK_Msk


	)

3563 
	#I2C_CR1_POS_Pos
 (11U)

	)

3564 
	#I2C_CR1_POS_Msk
 (0x1UL << 
I2C_CR1_POS_Pos
è

	)

3565 
	#I2C_CR1_POS
 
I2C_CR1_POS_Msk


	)

3566 
	#I2C_CR1_PEC_Pos
 (12U)

	)

3567 
	#I2C_CR1_PEC_Msk
 (0x1UL << 
I2C_CR1_PEC_Pos
è

	)

3568 
	#I2C_CR1_PEC
 
I2C_CR1_PEC_Msk


	)

3569 
	#I2C_CR1_ALERT_Pos
 (13U)

	)

3570 
	#I2C_CR1_ALERT_Msk
 (0x1UL << 
I2C_CR1_ALERT_Pos
è

	)

3571 
	#I2C_CR1_ALERT
 
I2C_CR1_ALERT_Msk


	)

3572 
	#I2C_CR1_SWRST_Pos
 (15U)

	)

3573 
	#I2C_CR1_SWRST_Msk
 (0x1UL << 
I2C_CR1_SWRST_Pos
è

	)

3574 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

3577 
	#I2C_CR2_FREQ_Pos
 (0U)

	)

3578 
	#I2C_CR2_FREQ_Msk
 (0x3FUL << 
I2C_CR2_FREQ_Pos
è

	)

3579 
	#I2C_CR2_FREQ
 
I2C_CR2_FREQ_Msk


	)

3580 
	#I2C_CR2_FREQ_0
 (0x01UL << 
I2C_CR2_FREQ_Pos
è

	)

3581 
	#I2C_CR2_FREQ_1
 (0x02UL << 
I2C_CR2_FREQ_Pos
è

	)

3582 
	#I2C_CR2_FREQ_2
 (0x04UL << 
I2C_CR2_FREQ_Pos
è

	)

3583 
	#I2C_CR2_FREQ_3
 (0x08UL << 
I2C_CR2_FREQ_Pos
è

	)

3584 
	#I2C_CR2_FREQ_4
 (0x10UL << 
I2C_CR2_FREQ_Pos
è

	)

3585 
	#I2C_CR2_FREQ_5
 (0x20UL << 
I2C_CR2_FREQ_Pos
è

	)

3587 
	#I2C_CR2_ITERREN_Pos
 (8U)

	)

3588 
	#I2C_CR2_ITERREN_Msk
 (0x1UL << 
I2C_CR2_ITERREN_Pos
è

	)

3589 
	#I2C_CR2_ITERREN
 
I2C_CR2_ITERREN_Msk


	)

3590 
	#I2C_CR2_ITEVTEN_Pos
 (9U)

	)

3591 
	#I2C_CR2_ITEVTEN_Msk
 (0x1UL << 
I2C_CR2_ITEVTEN_Pos
è

	)

3592 
	#I2C_CR2_ITEVTEN
 
I2C_CR2_ITEVTEN_Msk


	)

3593 
	#I2C_CR2_ITBUFEN_Pos
 (10U)

	)

3594 
	#I2C_CR2_ITBUFEN_Msk
 (0x1UL << 
I2C_CR2_ITBUFEN_Pos
è

	)

3595 
	#I2C_CR2_ITBUFEN
 
I2C_CR2_ITBUFEN_Msk


	)

3596 
	#I2C_CR2_DMAEN_Pos
 (11U)

	)

3597 
	#I2C_CR2_DMAEN_Msk
 (0x1UL << 
I2C_CR2_DMAEN_Pos
è

	)

3598 
	#I2C_CR2_DMAEN
 
I2C_CR2_DMAEN_Msk


	)

3599 
	#I2C_CR2_LAST_Pos
 (12U)

	)

3600 
	#I2C_CR2_LAST_Msk
 (0x1UL << 
I2C_CR2_LAST_Pos
è

	)

3601 
	#I2C_CR2_LAST
 
I2C_CR2_LAST_Msk


	)

3604 
	#I2C_OAR1_ADD1_7
 0x000000FEU

	)

3605 
	#I2C_OAR1_ADD8_9
 0x00000300U

	)

3607 
	#I2C_OAR1_ADD0_Pos
 (0U)

	)

3608 
	#I2C_OAR1_ADD0_Msk
 (0x1UL << 
I2C_OAR1_ADD0_Pos
è

	)

3609 
	#I2C_OAR1_ADD0
 
I2C_OAR1_ADD0_Msk


	)

3610 
	#I2C_OAR1_ADD1_Pos
 (1U)

	)

3611 
	#I2C_OAR1_ADD1_Msk
 (0x1UL << 
I2C_OAR1_ADD1_Pos
è

	)

3612 
	#I2C_OAR1_ADD1
 
I2C_OAR1_ADD1_Msk


	)

3613 
	#I2C_OAR1_ADD2_Pos
 (2U)

	)

3614 
	#I2C_OAR1_ADD2_Msk
 (0x1UL << 
I2C_OAR1_ADD2_Pos
è

	)

3615 
	#I2C_OAR1_ADD2
 
I2C_OAR1_ADD2_Msk


	)

3616 
	#I2C_OAR1_ADD3_Pos
 (3U)

	)

3617 
	#I2C_OAR1_ADD3_Msk
 (0x1UL << 
I2C_OAR1_ADD3_Pos
è

	)

3618 
	#I2C_OAR1_ADD3
 
I2C_OAR1_ADD3_Msk


	)

3619 
	#I2C_OAR1_ADD4_Pos
 (4U)

	)

3620 
	#I2C_OAR1_ADD4_Msk
 (0x1UL << 
I2C_OAR1_ADD4_Pos
è

	)

3621 
	#I2C_OAR1_ADD4
 
I2C_OAR1_ADD4_Msk


	)

3622 
	#I2C_OAR1_ADD5_Pos
 (5U)

	)

3623 
	#I2C_OAR1_ADD5_Msk
 (0x1UL << 
I2C_OAR1_ADD5_Pos
è

	)

3624 
	#I2C_OAR1_ADD5
 
I2C_OAR1_ADD5_Msk


	)

3625 
	#I2C_OAR1_ADD6_Pos
 (6U)

	)

3626 
	#I2C_OAR1_ADD6_Msk
 (0x1UL << 
I2C_OAR1_ADD6_Pos
è

	)

3627 
	#I2C_OAR1_ADD6
 
I2C_OAR1_ADD6_Msk


	)

3628 
	#I2C_OAR1_ADD7_Pos
 (7U)

	)

3629 
	#I2C_OAR1_ADD7_Msk
 (0x1UL << 
I2C_OAR1_ADD7_Pos
è

	)

3630 
	#I2C_OAR1_ADD7
 
I2C_OAR1_ADD7_Msk


	)

3631 
	#I2C_OAR1_ADD8_Pos
 (8U)

	)

3632 
	#I2C_OAR1_ADD8_Msk
 (0x1UL << 
I2C_OAR1_ADD8_Pos
è

	)

3633 
	#I2C_OAR1_ADD8
 
I2C_OAR1_ADD8_Msk


	)

3634 
	#I2C_OAR1_ADD9_Pos
 (9U)

	)

3635 
	#I2C_OAR1_ADD9_Msk
 (0x1UL << 
I2C_OAR1_ADD9_Pos
è

	)

3636 
	#I2C_OAR1_ADD9
 
I2C_OAR1_ADD9_Msk


	)

3638 
	#I2C_OAR1_ADDMODE_Pos
 (15U)

	)

3639 
	#I2C_OAR1_ADDMODE_Msk
 (0x1UL << 
I2C_OAR1_ADDMODE_Pos
è

	)

3640 
	#I2C_OAR1_ADDMODE
 
I2C_OAR1_ADDMODE_Msk


	)

3643 
	#I2C_OAR2_ENDUAL_Pos
 (0U)

	)

3644 
	#I2C_OAR2_ENDUAL_Msk
 (0x1UL << 
I2C_OAR2_ENDUAL_Pos
è

	)

3645 
	#I2C_OAR2_ENDUAL
 
I2C_OAR2_ENDUAL_Msk


	)

3646 
	#I2C_OAR2_ADD2_Pos
 (1U)

	)

3647 
	#I2C_OAR2_ADD2_Msk
 (0x7FUL << 
I2C_OAR2_ADD2_Pos
è

	)

3648 
	#I2C_OAR2_ADD2
 
I2C_OAR2_ADD2_Msk


	)

3651 
	#I2C_DR_DR_Pos
 (0U)

	)

3652 
	#I2C_DR_DR_Msk
 (0xFFUL << 
I2C_DR_DR_Pos
è

	)

3653 
	#I2C_DR_DR
 
I2C_DR_DR_Msk


	)

3656 
	#I2C_SR1_SB_Pos
 (0U)

	)

3657 
	#I2C_SR1_SB_Msk
 (0x1UL << 
I2C_SR1_SB_Pos
è

	)

3658 
	#I2C_SR1_SB
 
I2C_SR1_SB_Msk


	)

3659 
	#I2C_SR1_ADDR_Pos
 (1U)

	)

3660 
	#I2C_SR1_ADDR_Msk
 (0x1UL << 
I2C_SR1_ADDR_Pos
è

	)

3661 
	#I2C_SR1_ADDR
 
I2C_SR1_ADDR_Msk


	)

3662 
	#I2C_SR1_BTF_Pos
 (2U)

	)

3663 
	#I2C_SR1_BTF_Msk
 (0x1UL << 
I2C_SR1_BTF_Pos
è

	)

3664 
	#I2C_SR1_BTF
 
I2C_SR1_BTF_Msk


	)

3665 
	#I2C_SR1_ADD10_Pos
 (3U)

	)

3666 
	#I2C_SR1_ADD10_Msk
 (0x1UL << 
I2C_SR1_ADD10_Pos
è

	)

3667 
	#I2C_SR1_ADD10
 
I2C_SR1_ADD10_Msk


	)

3668 
	#I2C_SR1_STOPF_Pos
 (4U)

	)

3669 
	#I2C_SR1_STOPF_Msk
 (0x1UL << 
I2C_SR1_STOPF_Pos
è

	)

3670 
	#I2C_SR1_STOPF
 
I2C_SR1_STOPF_Msk


	)

3671 
	#I2C_SR1_RXNE_Pos
 (6U)

	)

3672 
	#I2C_SR1_RXNE_Msk
 (0x1UL << 
I2C_SR1_RXNE_Pos
è

	)

3673 
	#I2C_SR1_RXNE
 
I2C_SR1_RXNE_Msk


	)

3674 
	#I2C_SR1_TXE_Pos
 (7U)

	)

3675 
	#I2C_SR1_TXE_Msk
 (0x1UL << 
I2C_SR1_TXE_Pos
è

	)

3676 
	#I2C_SR1_TXE
 
I2C_SR1_TXE_Msk


	)

3677 
	#I2C_SR1_BERR_Pos
 (8U)

	)

3678 
	#I2C_SR1_BERR_Msk
 (0x1UL << 
I2C_SR1_BERR_Pos
è

	)

3679 
	#I2C_SR1_BERR
 
I2C_SR1_BERR_Msk


	)

3680 
	#I2C_SR1_ARLO_Pos
 (9U)

	)

3681 
	#I2C_SR1_ARLO_Msk
 (0x1UL << 
I2C_SR1_ARLO_Pos
è

	)

3682 
	#I2C_SR1_ARLO
 
I2C_SR1_ARLO_Msk


	)

3683 
	#I2C_SR1_AF_Pos
 (10U)

	)

3684 
	#I2C_SR1_AF_Msk
 (0x1UL << 
I2C_SR1_AF_Pos
è

	)

3685 
	#I2C_SR1_AF
 
I2C_SR1_AF_Msk


	)

3686 
	#I2C_SR1_OVR_Pos
 (11U)

	)

3687 
	#I2C_SR1_OVR_Msk
 (0x1UL << 
I2C_SR1_OVR_Pos
è

	)

3688 
	#I2C_SR1_OVR
 
I2C_SR1_OVR_Msk


	)

3689 
	#I2C_SR1_PECERR_Pos
 (12U)

	)

3690 
	#I2C_SR1_PECERR_Msk
 (0x1UL << 
I2C_SR1_PECERR_Pos
è

	)

3691 
	#I2C_SR1_PECERR
 
I2C_SR1_PECERR_Msk


	)

3692 
	#I2C_SR1_TIMEOUT_Pos
 (14U)

	)

3693 
	#I2C_SR1_TIMEOUT_Msk
 (0x1UL << 
I2C_SR1_TIMEOUT_Pos
è

	)

3694 
	#I2C_SR1_TIMEOUT
 
I2C_SR1_TIMEOUT_Msk


	)

3695 
	#I2C_SR1_SMBALERT_Pos
 (15U)

	)

3696 
	#I2C_SR1_SMBALERT_Msk
 (0x1UL << 
I2C_SR1_SMBALERT_Pos
è

	)

3697 
	#I2C_SR1_SMBALERT
 
I2C_SR1_SMBALERT_Msk


	)

3700 
	#I2C_SR2_MSL_Pos
 (0U)

	)

3701 
	#I2C_SR2_MSL_Msk
 (0x1UL << 
I2C_SR2_MSL_Pos
è

	)

3702 
	#I2C_SR2_MSL
 
I2C_SR2_MSL_Msk


	)

3703 
	#I2C_SR2_BUSY_Pos
 (1U)

	)

3704 
	#I2C_SR2_BUSY_Msk
 (0x1UL << 
I2C_SR2_BUSY_Pos
è

	)

3705 
	#I2C_SR2_BUSY
 
I2C_SR2_BUSY_Msk


	)

3706 
	#I2C_SR2_TRA_Pos
 (2U)

	)

3707 
	#I2C_SR2_TRA_Msk
 (0x1UL << 
I2C_SR2_TRA_Pos
è

	)

3708 
	#I2C_SR2_TRA
 
I2C_SR2_TRA_Msk


	)

3709 
	#I2C_SR2_GENCALL_Pos
 (4U)

	)

3710 
	#I2C_SR2_GENCALL_Msk
 (0x1UL << 
I2C_SR2_GENCALL_Pos
è

	)

3711 
	#I2C_SR2_GENCALL
 
I2C_SR2_GENCALL_Msk


	)

3712 
	#I2C_SR2_SMBDEFAULT_Pos
 (5U)

	)

3713 
	#I2C_SR2_SMBDEFAULT_Msk
 (0x1UL << 
I2C_SR2_SMBDEFAULT_Pos
è

	)

3714 
	#I2C_SR2_SMBDEFAULT
 
I2C_SR2_SMBDEFAULT_Msk


	)

3715 
	#I2C_SR2_SMBHOST_Pos
 (6U)

	)

3716 
	#I2C_SR2_SMBHOST_Msk
 (0x1UL << 
I2C_SR2_SMBHOST_Pos
è

	)

3717 
	#I2C_SR2_SMBHOST
 
I2C_SR2_SMBHOST_Msk


	)

3718 
	#I2C_SR2_DUALF_Pos
 (7U)

	)

3719 
	#I2C_SR2_DUALF_Msk
 (0x1UL << 
I2C_SR2_DUALF_Pos
è

	)

3720 
	#I2C_SR2_DUALF
 
I2C_SR2_DUALF_Msk


	)

3721 
	#I2C_SR2_PEC_Pos
 (8U)

	)

3722 
	#I2C_SR2_PEC_Msk
 (0xFFUL << 
I2C_SR2_PEC_Pos
è

	)

3723 
	#I2C_SR2_PEC
 
I2C_SR2_PEC_Msk


	)

3726 
	#I2C_CCR_CCR_Pos
 (0U)

	)

3727 
	#I2C_CCR_CCR_Msk
 (0xFFFUL << 
I2C_CCR_CCR_Pos
è

	)

3728 
	#I2C_CCR_CCR
 
I2C_CCR_CCR_Msk


	)

3729 
	#I2C_CCR_DUTY_Pos
 (14U)

	)

3730 
	#I2C_CCR_DUTY_Msk
 (0x1UL << 
I2C_CCR_DUTY_Pos
è

	)

3731 
	#I2C_CCR_DUTY
 
I2C_CCR_DUTY_Msk


	)

3732 
	#I2C_CCR_FS_Pos
 (15U)

	)

3733 
	#I2C_CCR_FS_Msk
 (0x1UL << 
I2C_CCR_FS_Pos
è

	)

3734 
	#I2C_CCR_FS
 
I2C_CCR_FS_Msk


	)

3737 
	#I2C_TRISE_TRISE_Pos
 (0U)

	)

3738 
	#I2C_TRISE_TRISE_Msk
 (0x3FUL << 
I2C_TRISE_TRISE_Pos
è

	)

3739 
	#I2C_TRISE_TRISE
 
I2C_TRISE_TRISE_Msk


	)

3742 
	#I2C_FLTR_DNF_Pos
 (0U)

	)

3743 
	#I2C_FLTR_DNF_Msk
 (0xFUL << 
I2C_FLTR_DNF_Pos
è

	)

3744 
	#I2C_FLTR_DNF
 
I2C_FLTR_DNF_Msk


	)

3745 
	#I2C_FLTR_ANOFF_Pos
 (4U)

	)

3746 
	#I2C_FLTR_ANOFF_Msk
 (0x1UL << 
I2C_FLTR_ANOFF_Pos
è

	)

3747 
	#I2C_FLTR_ANOFF
 
I2C_FLTR_ANOFF_Msk


	)

3755 
	#IWDG_KR_KEY_Pos
 (0U)

	)

3756 
	#IWDG_KR_KEY_Msk
 (0xFFFFUL << 
IWDG_KR_KEY_Pos
è

	)

3757 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

3760 
	#IWDG_PR_PR_Pos
 (0U)

	)

3761 
	#IWDG_PR_PR_Msk
 (0x7UL << 
IWDG_PR_PR_Pos
è

	)

3762 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

3763 
	#IWDG_PR_PR_0
 (0x1UL << 
IWDG_PR_PR_Pos
è

	)

3764 
	#IWDG_PR_PR_1
 (0x2UL << 
IWDG_PR_PR_Pos
è

	)

3765 
	#IWDG_PR_PR_2
 (0x4UL << 
IWDG_PR_PR_Pos
è

	)

3768 
	#IWDG_RLR_RL_Pos
 (0U)

	)

3769 
	#IWDG_RLR_RL_Msk
 (0xFFFUL << 
IWDG_RLR_RL_Pos
è

	)

3770 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

3773 
	#IWDG_SR_PVU_Pos
 (0U)

	)

3774 
	#IWDG_SR_PVU_Msk
 (0x1UL << 
IWDG_SR_PVU_Pos
è

	)

3775 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

3776 
	#IWDG_SR_RVU_Pos
 (1U)

	)

3777 
	#IWDG_SR_RVU_Msk
 (0x1UL << 
IWDG_SR_RVU_Pos
è

	)

3778 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

3788 
	#PWR_CR_LPDS_Pos
 (0U)

	)

3789 
	#PWR_CR_LPDS_Msk
 (0x1UL << 
PWR_CR_LPDS_Pos
è

	)

3790 
	#PWR_CR_LPDS
 
PWR_CR_LPDS_Msk


	)

3791 
	#PWR_CR_PDDS_Pos
 (1U)

	)

3792 
	#PWR_CR_PDDS_Msk
 (0x1UL << 
PWR_CR_PDDS_Pos
è

	)

3793 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

3794 
	#PWR_CR_CWUF_Pos
 (2U)

	)

3795 
	#PWR_CR_CWUF_Msk
 (0x1UL << 
PWR_CR_CWUF_Pos
è

	)

3796 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

3797 
	#PWR_CR_CSBF_Pos
 (3U)

	)

3798 
	#PWR_CR_CSBF_Msk
 (0x1UL << 
PWR_CR_CSBF_Pos
è

	)

3799 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

3800 
	#PWR_CR_PVDE_Pos
 (4U)

	)

3801 
	#PWR_CR_PVDE_Msk
 (0x1UL << 
PWR_CR_PVDE_Pos
è

	)

3802 
	#PWR_CR_PVDE
 
PWR_CR_PVDE_Msk


	)

3804 
	#PWR_CR_PLS_Pos
 (5U)

	)

3805 
	#PWR_CR_PLS_Msk
 (0x7UL << 
PWR_CR_PLS_Pos
è

	)

3806 
	#PWR_CR_PLS
 
PWR_CR_PLS_Msk


	)

3807 
	#PWR_CR_PLS_0
 (0x1UL << 
PWR_CR_PLS_Pos
è

	)

3808 
	#PWR_CR_PLS_1
 (0x2UL << 
PWR_CR_PLS_Pos
è

	)

3809 
	#PWR_CR_PLS_2
 (0x4UL << 
PWR_CR_PLS_Pos
è

	)

3812 
	#PWR_CR_PLS_LEV0
 0x00000000U

	)

3813 
	#PWR_CR_PLS_LEV1
 0x00000020U

	)

3814 
	#PWR_CR_PLS_LEV2
 0x00000040U

	)

3815 
	#PWR_CR_PLS_LEV3
 0x00000060U

	)

3816 
	#PWR_CR_PLS_LEV4
 0x00000080U

	)

3817 
	#PWR_CR_PLS_LEV5
 0x000000A0U

	)

3818 
	#PWR_CR_PLS_LEV6
 0x000000C0U

	)

3819 
	#PWR_CR_PLS_LEV7
 0x000000E0U

	)

3820 
	#PWR_CR_DBP_Pos
 (8U)

	)

3821 
	#PWR_CR_DBP_Msk
 (0x1UL << 
PWR_CR_DBP_Pos
è

	)

3822 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

3823 
	#PWR_CR_FPDS_Pos
 (9U)

	)

3824 
	#PWR_CR_FPDS_Msk
 (0x1UL << 
PWR_CR_FPDS_Pos
è

	)

3825 
	#PWR_CR_FPDS
 
PWR_CR_FPDS_Msk


	)

3826 
	#PWR_CR_LPLVDS_Pos
 (10U)

	)

3827 
	#PWR_CR_LPLVDS_Msk
 (0x1UL << 
PWR_CR_LPLVDS_Pos
è

	)

3828 
	#PWR_CR_LPLVDS
 
PWR_CR_LPLVDS_Msk


	)

3829 
	#PWR_CR_MRLVDS_Pos
 (11U)

	)

3830 
	#PWR_CR_MRLVDS_Msk
 (0x1UL << 
PWR_CR_MRLVDS_Pos
è

	)

3831 
	#PWR_CR_MRLVDS
 
PWR_CR_MRLVDS_Msk


	)

3832 
	#PWR_CR_ADCDC1_Pos
 (13U)

	)

3833 
	#PWR_CR_ADCDC1_Msk
 (0x1UL << 
PWR_CR_ADCDC1_Pos
è

	)

3834 
	#PWR_CR_ADCDC1
 
PWR_CR_ADCDC1_Msk


	)

3835 
	#PWR_CR_VOS_Pos
 (14U)

	)

3836 
	#PWR_CR_VOS_Msk
 (0x3UL << 
PWR_CR_VOS_Pos
è

	)

3837 
	#PWR_CR_VOS
 
PWR_CR_VOS_Msk


	)

3838 
	#PWR_CR_VOS_0
 0x00004000U

	)

3839 
	#PWR_CR_VOS_1
 0x00008000U

	)

3842 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

3845 
	#PWR_CSR_WUF_Pos
 (0U)

	)

3846 
	#PWR_CSR_WUF_Msk
 (0x1UL << 
PWR_CSR_WUF_Pos
è

	)

3847 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

3848 
	#PWR_CSR_SBF_Pos
 (1U)

	)

3849 
	#PWR_CSR_SBF_Msk
 (0x1UL << 
PWR_CSR_SBF_Pos
è

	)

3850 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

3851 
	#PWR_CSR_PVDO_Pos
 (2U)

	)

3852 
	#PWR_CSR_PVDO_Msk
 (0x1UL << 
PWR_CSR_PVDO_Pos
è

	)

3853 
	#PWR_CSR_PVDO
 
PWR_CSR_PVDO_Msk


	)

3854 
	#PWR_CSR_BRR_Pos
 (3U)

	)

3855 
	#PWR_CSR_BRR_Msk
 (0x1UL << 
PWR_CSR_BRR_Pos
è

	)

3856 
	#PWR_CSR_BRR
 
PWR_CSR_BRR_Msk


	)

3857 
	#PWR_CSR_EWUP_Pos
 (8U)

	)

3858 
	#PWR_CSR_EWUP_Msk
 (0x1UL << 
PWR_CSR_EWUP_Pos
è

	)

3859 
	#PWR_CSR_EWUP
 
PWR_CSR_EWUP_Msk


	)

3860 
	#PWR_CSR_BRE_Pos
 (9U)

	)

3861 
	#PWR_CSR_BRE_Msk
 (0x1UL << 
PWR_CSR_BRE_Pos
è

	)

3862 
	#PWR_CSR_BRE
 
PWR_CSR_BRE_Msk


	)

3863 
	#PWR_CSR_VOSRDY_Pos
 (14U)

	)

3864 
	#PWR_CSR_VOSRDY_Msk
 (0x1UL << 
PWR_CSR_VOSRDY_Pos
è

	)

3865 
	#PWR_CSR_VOSRDY
 
PWR_CSR_VOSRDY_Msk


	)

3868 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

3876 
	#RCC_CR_HSION_Pos
 (0U)

	)

3877 
	#RCC_CR_HSION_Msk
 (0x1UL << 
RCC_CR_HSION_Pos
è

	)

3878 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

3879 
	#RCC_CR_HSIRDY_Pos
 (1U)

	)

3880 
	#RCC_CR_HSIRDY_Msk
 (0x1UL << 
RCC_CR_HSIRDY_Pos
è

	)

3881 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

3883 
	#RCC_CR_HSITRIM_Pos
 (3U)

	)

3884 
	#RCC_CR_HSITRIM_Msk
 (0x1FUL << 
RCC_CR_HSITRIM_Pos
è

	)

3885 
	#RCC_CR_HSITRIM
 
RCC_CR_HSITRIM_Msk


	)

3886 
	#RCC_CR_HSITRIM_0
 (0x01UL << 
RCC_CR_HSITRIM_Pos
è

	)

3887 
	#RCC_CR_HSITRIM_1
 (0x02UL << 
RCC_CR_HSITRIM_Pos
è

	)

3888 
	#RCC_CR_HSITRIM_2
 (0x04UL << 
RCC_CR_HSITRIM_Pos
è

	)

3889 
	#RCC_CR_HSITRIM_3
 (0x08UL << 
RCC_CR_HSITRIM_Pos
è

	)

3890 
	#RCC_CR_HSITRIM_4
 (0x10UL << 
RCC_CR_HSITRIM_Pos
è

	)

3892 
	#RCC_CR_HSICAL_Pos
 (8U)

	)

3893 
	#RCC_CR_HSICAL_Msk
 (0xFFUL << 
RCC_CR_HSICAL_Pos
è

	)

3894 
	#RCC_CR_HSICAL
 
RCC_CR_HSICAL_Msk


	)

3895 
	#RCC_CR_HSICAL_0
 (0x01UL << 
RCC_CR_HSICAL_Pos
è

	)

3896 
	#RCC_CR_HSICAL_1
 (0x02UL << 
RCC_CR_HSICAL_Pos
è

	)

3897 
	#RCC_CR_HSICAL_2
 (0x04UL << 
RCC_CR_HSICAL_Pos
è

	)

3898 
	#RCC_CR_HSICAL_3
 (0x08UL << 
RCC_CR_HSICAL_Pos
è

	)

3899 
	#RCC_CR_HSICAL_4
 (0x10UL << 
RCC_CR_HSICAL_Pos
è

	)

3900 
	#RCC_CR_HSICAL_5
 (0x20UL << 
RCC_CR_HSICAL_Pos
è

	)

3901 
	#RCC_CR_HSICAL_6
 (0x40UL << 
RCC_CR_HSICAL_Pos
è

	)

3902 
	#RCC_CR_HSICAL_7
 (0x80UL << 
RCC_CR_HSICAL_Pos
è

	)

3904 
	#RCC_CR_HSEON_Pos
 (16U)

	)

3905 
	#RCC_CR_HSEON_Msk
 (0x1UL << 
RCC_CR_HSEON_Pos
è

	)

3906 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

3907 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

3908 
	#RCC_CR_HSERDY_Msk
 (0x1UL << 
RCC_CR_HSERDY_Pos
è

	)

3909 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

3910 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

3911 
	#RCC_CR_HSEBYP_Msk
 (0x1UL << 
RCC_CR_HSEBYP_Pos
è

	)

3912 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

3913 
	#RCC_CR_CSSON_Pos
 (19U)

	)

3914 
	#RCC_CR_CSSON_Msk
 (0x1UL << 
RCC_CR_CSSON_Pos
è

	)

3915 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

3916 
	#RCC_CR_PLLON_Pos
 (24U)

	)

3917 
	#RCC_CR_PLLON_Msk
 (0x1UL << 
RCC_CR_PLLON_Pos
è

	)

3918 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

3919 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

3920 
	#RCC_CR_PLLRDY_Msk
 (0x1UL << 
RCC_CR_PLLRDY_Pos
è

	)

3921 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

3925 
	#RCC_PLLI2S_SUPPORT


	)

3927 
	#RCC_CR_PLLI2SON_Pos
 (26U)

	)

3928 
	#RCC_CR_PLLI2SON_Msk
 (0x1UL << 
RCC_CR_PLLI2SON_Pos
è

	)

3929 
	#RCC_CR_PLLI2SON
 
RCC_CR_PLLI2SON_Msk


	)

3930 
	#RCC_CR_PLLI2SRDY_Pos
 (27U)

	)

3931 
	#RCC_CR_PLLI2SRDY_Msk
 (0x1UL << 
RCC_CR_PLLI2SRDY_Pos
è

	)

3932 
	#RCC_CR_PLLI2SRDY
 
RCC_CR_PLLI2SRDY_Msk


	)

3935 
	#RCC_PLLCFGR_PLLM_Pos
 (0U)

	)

3936 
	#RCC_PLLCFGR_PLLM_Msk
 (0x3FUL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3937 
	#RCC_PLLCFGR_PLLM
 
RCC_PLLCFGR_PLLM_Msk


	)

3938 
	#RCC_PLLCFGR_PLLM_0
 (0x01UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3939 
	#RCC_PLLCFGR_PLLM_1
 (0x02UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3940 
	#RCC_PLLCFGR_PLLM_2
 (0x04UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3941 
	#RCC_PLLCFGR_PLLM_3
 (0x08UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3942 
	#RCC_PLLCFGR_PLLM_4
 (0x10UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3943 
	#RCC_PLLCFGR_PLLM_5
 (0x20UL << 
RCC_PLLCFGR_PLLM_Pos
è

	)

3945 
	#RCC_PLLCFGR_PLLN_Pos
 (6U)

	)

3946 
	#RCC_PLLCFGR_PLLN_Msk
 (0x1FFUL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3947 
	#RCC_PLLCFGR_PLLN
 
RCC_PLLCFGR_PLLN_Msk


	)

3948 
	#RCC_PLLCFGR_PLLN_0
 (0x001UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3949 
	#RCC_PLLCFGR_PLLN_1
 (0x002UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3950 
	#RCC_PLLCFGR_PLLN_2
 (0x004UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3951 
	#RCC_PLLCFGR_PLLN_3
 (0x008UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3952 
	#RCC_PLLCFGR_PLLN_4
 (0x010UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3953 
	#RCC_PLLCFGR_PLLN_5
 (0x020UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3954 
	#RCC_PLLCFGR_PLLN_6
 (0x040UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3955 
	#RCC_PLLCFGR_PLLN_7
 (0x080UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3956 
	#RCC_PLLCFGR_PLLN_8
 (0x100UL << 
RCC_PLLCFGR_PLLN_Pos
è

	)

3958 
	#RCC_PLLCFGR_PLLP_Pos
 (16U)

	)

3959 
	#RCC_PLLCFGR_PLLP_Msk
 (0x3UL << 
RCC_PLLCFGR_PLLP_Pos
è

	)

3960 
	#RCC_PLLCFGR_PLLP
 
RCC_PLLCFGR_PLLP_Msk


	)

3961 
	#RCC_PLLCFGR_PLLP_0
 (0x1UL << 
RCC_PLLCFGR_PLLP_Pos
è

	)

3962 
	#RCC_PLLCFGR_PLLP_1
 (0x2UL << 
RCC_PLLCFGR_PLLP_Pos
è

	)

3964 
	#RCC_PLLCFGR_PLLSRC_Pos
 (22U)

	)

3965 
	#RCC_PLLCFGR_PLLSRC_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLSRC_Pos
è

	)

3966 
	#RCC_PLLCFGR_PLLSRC
 
RCC_PLLCFGR_PLLSRC_Msk


	)

3967 
	#RCC_PLLCFGR_PLLSRC_HSE_Pos
 (22U)

	)

3968 
	#RCC_PLLCFGR_PLLSRC_HSE_Msk
 (0x1UL << 
RCC_PLLCFGR_PLLSRC_HSE_Pos
è

	)

3969 
	#RCC_PLLCFGR_PLLSRC_HSE
 
RCC_PLLCFGR_PLLSRC_HSE_Msk


	)

3970 
	#RCC_PLLCFGR_PLLSRC_HSI
 0x00000000U

	)

3972 
	#RCC_PLLCFGR_PLLQ_Pos
 (24U)

	)

3973 
	#RCC_PLLCFGR_PLLQ_Msk
 (0xFUL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

3974 
	#RCC_PLLCFGR_PLLQ
 
RCC_PLLCFGR_PLLQ_Msk


	)

3975 
	#RCC_PLLCFGR_PLLQ_0
 (0x1UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

3976 
	#RCC_PLLCFGR_PLLQ_1
 (0x2UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

3977 
	#RCC_PLLCFGR_PLLQ_2
 (0x4UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

3978 
	#RCC_PLLCFGR_PLLQ_3
 (0x8UL << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

3983 
	#RCC_CFGR_SW_Pos
 (0U)

	)

3984 
	#RCC_CFGR_SW_Msk
 (0x3UL << 
RCC_CFGR_SW_Pos
è

	)

3985 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

3986 
	#RCC_CFGR_SW_0
 (0x1UL << 
RCC_CFGR_SW_Pos
è

	)

3987 
	#RCC_CFGR_SW_1
 (0x2UL << 
RCC_CFGR_SW_Pos
è

	)

3989 
	#RCC_CFGR_SW_HSI
 0x00000000U

	)

3990 
	#RCC_CFGR_SW_HSE
 0x00000001U

	)

3991 
	#RCC_CFGR_SW_PLL
 0x00000002U

	)

3994 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

3995 
	#RCC_CFGR_SWS_Msk
 (0x3UL << 
RCC_CFGR_SWS_Pos
è

	)

3996 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

3997 
	#RCC_CFGR_SWS_0
 (0x1UL << 
RCC_CFGR_SWS_Pos
è

	)

3998 
	#RCC_CFGR_SWS_1
 (0x2UL << 
RCC_CFGR_SWS_Pos
è

	)

4000 
	#RCC_CFGR_SWS_HSI
 0x00000000U

	)

4001 
	#RCC_CFGR_SWS_HSE
 0x00000004U

	)

4002 
	#RCC_CFGR_SWS_PLL
 0x00000008U

	)

4005 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

4006 
	#RCC_CFGR_HPRE_Msk
 (0xFUL << 
RCC_CFGR_HPRE_Pos
è

	)

4007 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

4008 
	#RCC_CFGR_HPRE_0
 (0x1UL << 
RCC_CFGR_HPRE_Pos
è

	)

4009 
	#RCC_CFGR_HPRE_1
 (0x2UL << 
RCC_CFGR_HPRE_Pos
è

	)

4010 
	#RCC_CFGR_HPRE_2
 (0x4UL << 
RCC_CFGR_HPRE_Pos
è

	)

4011 
	#RCC_CFGR_HPRE_3
 (0x8UL << 
RCC_CFGR_HPRE_Pos
è

	)

4013 
	#RCC_CFGR_HPRE_DIV1
 0x00000000U

	)

4014 
	#RCC_CFGR_HPRE_DIV2
 0x00000080U

	)

4015 
	#RCC_CFGR_HPRE_DIV4
 0x00000090U

	)

4016 
	#RCC_CFGR_HPRE_DIV8
 0x000000A0U

	)

4017 
	#RCC_CFGR_HPRE_DIV16
 0x000000B0U

	)

4018 
	#RCC_CFGR_HPRE_DIV64
 0x000000C0U

	)

4019 
	#RCC_CFGR_HPRE_DIV128
 0x000000D0U

	)

4020 
	#RCC_CFGR_HPRE_DIV256
 0x000000E0U

	)

4021 
	#RCC_CFGR_HPRE_DIV512
 0x000000F0U

	)

4024 
	#RCC_CFGR_PPRE1_Pos
 (10U)

	)

4025 
	#RCC_CFGR_PPRE1_Msk
 (0x7UL << 
RCC_CFGR_PPRE1_Pos
è

	)

4026 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

4027 
	#RCC_CFGR_PPRE1_0
 (0x1UL << 
RCC_CFGR_PPRE1_Pos
è

	)

4028 
	#RCC_CFGR_PPRE1_1
 (0x2UL << 
RCC_CFGR_PPRE1_Pos
è

	)

4029 
	#RCC_CFGR_PPRE1_2
 (0x4UL << 
RCC_CFGR_PPRE1_Pos
è

	)

4031 
	#RCC_CFGR_PPRE1_DIV1
 0x00000000U

	)

4032 
	#RCC_CFGR_PPRE1_DIV2
 0x00001000U

	)

4033 
	#RCC_CFGR_PPRE1_DIV4
 0x00001400U

	)

4034 
	#RCC_CFGR_PPRE1_DIV8
 0x00001800U

	)

4035 
	#RCC_CFGR_PPRE1_DIV16
 0x00001C00U

	)

4038 
	#RCC_CFGR_PPRE2_Pos
 (13U)

	)

4039 
	#RCC_CFGR_PPRE2_Msk
 (0x7UL << 
RCC_CFGR_PPRE2_Pos
è

	)

4040 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

4041 
	#RCC_CFGR_PPRE2_0
 (0x1UL << 
RCC_CFGR_PPRE2_Pos
è

	)

4042 
	#RCC_CFGR_PPRE2_1
 (0x2UL << 
RCC_CFGR_PPRE2_Pos
è

	)

4043 
	#RCC_CFGR_PPRE2_2
 (0x4UL << 
RCC_CFGR_PPRE2_Pos
è

	)

4045 
	#RCC_CFGR_PPRE2_DIV1
 0x00000000U

	)

4046 
	#RCC_CFGR_PPRE2_DIV2
 0x00008000U

	)

4047 
	#RCC_CFGR_PPRE2_DIV4
 0x0000A000U

	)

4048 
	#RCC_CFGR_PPRE2_DIV8
 0x0000C000U

	)

4049 
	#RCC_CFGR_PPRE2_DIV16
 0x0000E000U

	)

4052 
	#RCC_CFGR_RTCPRE_Pos
 (16U)

	)

4053 
	#RCC_CFGR_RTCPRE_Msk
 (0x1FUL << 
RCC_CFGR_RTCPRE_Pos
è

	)

4054 
	#RCC_CFGR_RTCPRE
 
RCC_CFGR_RTCPRE_Msk


	)

4055 
	#RCC_CFGR_RTCPRE_0
 (0x01UL << 
RCC_CFGR_RTCPRE_Pos
è

	)

4056 
	#RCC_CFGR_RTCPRE_1
 (0x02UL << 
RCC_CFGR_RTCPRE_Pos
è

	)

4057 
	#RCC_CFGR_RTCPRE_2
 (0x04UL << 
RCC_CFGR_RTCPRE_Pos
è

	)

4058 
	#RCC_CFGR_RTCPRE_3
 (0x08UL << 
RCC_CFGR_RTCPRE_Pos
è

	)

4059 
	#RCC_CFGR_RTCPRE_4
 (0x10UL << 
RCC_CFGR_RTCPRE_Pos
è

	)

4062 
	#RCC_CFGR_MCO1_Pos
 (21U)

	)

4063 
	#RCC_CFGR_MCO1_Msk
 (0x3UL << 
RCC_CFGR_MCO1_Pos
è

	)

4064 
	#RCC_CFGR_MCO1
 
RCC_CFGR_MCO1_Msk


	)

4065 
	#RCC_CFGR_MCO1_0
 (0x1UL << 
RCC_CFGR_MCO1_Pos
è

	)

4066 
	#RCC_CFGR_MCO1_1
 (0x2UL << 
RCC_CFGR_MCO1_Pos
è

	)

4068 
	#RCC_CFGR_I2SSRC_Pos
 (23U)

	)

4069 
	#RCC_CFGR_I2SSRC_Msk
 (0x1UL << 
RCC_CFGR_I2SSRC_Pos
è

	)

4070 
	#RCC_CFGR_I2SSRC
 
RCC_CFGR_I2SSRC_Msk


	)

4072 
	#RCC_CFGR_MCO1PRE_Pos
 (24U)

	)

4073 
	#RCC_CFGR_MCO1PRE_Msk
 (0x7UL << 
RCC_CFGR_MCO1PRE_Pos
è

	)

4074 
	#RCC_CFGR_MCO1PRE
 
RCC_CFGR_MCO1PRE_Msk


	)

4075 
	#RCC_CFGR_MCO1PRE_0
 (0x1UL << 
RCC_CFGR_MCO1PRE_Pos
è

	)

4076 
	#RCC_CFGR_MCO1PRE_1
 (0x2UL << 
RCC_CFGR_MCO1PRE_Pos
è

	)

4077 
	#RCC_CFGR_MCO1PRE_2
 (0x4UL << 
RCC_CFGR_MCO1PRE_Pos
è

	)

4079 
	#RCC_CFGR_MCO2PRE_Pos
 (27U)

	)

4080 
	#RCC_CFGR_MCO2PRE_Msk
 (0x7UL << 
RCC_CFGR_MCO2PRE_Pos
è

	)

4081 
	#RCC_CFGR_MCO2PRE
 
RCC_CFGR_MCO2PRE_Msk


	)

4082 
	#RCC_CFGR_MCO2PRE_0
 (0x1UL << 
RCC_CFGR_MCO2PRE_Pos
è

	)

4083 
	#RCC_CFGR_MCO2PRE_1
 (0x2UL << 
RCC_CFGR_MCO2PRE_Pos
è

	)

4084 
	#RCC_CFGR_MCO2PRE_2
 (0x4UL << 
RCC_CFGR_MCO2PRE_Pos
è

	)

4086 
	#RCC_CFGR_MCO2_Pos
 (30U)

	)

4087 
	#RCC_CFGR_MCO2_Msk
 (0x3UL << 
RCC_CFGR_MCO2_Pos
è

	)

4088 
	#RCC_CFGR_MCO2
 
RCC_CFGR_MCO2_Msk


	)

4089 
	#RCC_CFGR_MCO2_0
 (0x1UL << 
RCC_CFGR_MCO2_Pos
è

	)

4090 
	#RCC_CFGR_MCO2_1
 (0x2UL << 
RCC_CFGR_MCO2_Pos
è

	)

4093 
	#RCC_CIR_LSIRDYF_Pos
 (0U)

	)

4094 
	#RCC_CIR_LSIRDYF_Msk
 (0x1UL << 
RCC_CIR_LSIRDYF_Pos
è

	)

4095 
	#RCC_CIR_LSIRDYF
 
RCC_CIR_LSIRDYF_Msk


	)

4096 
	#RCC_CIR_LSERDYF_Pos
 (1U)

	)

4097 
	#RCC_CIR_LSERDYF_Msk
 (0x1UL << 
RCC_CIR_LSERDYF_Pos
è

	)

4098 
	#RCC_CIR_LSERDYF
 
RCC_CIR_LSERDYF_Msk


	)

4099 
	#RCC_CIR_HSIRDYF_Pos
 (2U)

	)

4100 
	#RCC_CIR_HSIRDYF_Msk
 (0x1UL << 
RCC_CIR_HSIRDYF_Pos
è

	)

4101 
	#RCC_CIR_HSIRDYF
 
RCC_CIR_HSIRDYF_Msk


	)

4102 
	#RCC_CIR_HSERDYF_Pos
 (3U)

	)

4103 
	#RCC_CIR_HSERDYF_Msk
 (0x1UL << 
RCC_CIR_HSERDYF_Pos
è

	)

4104 
	#RCC_CIR_HSERDYF
 
RCC_CIR_HSERDYF_Msk


	)

4105 
	#RCC_CIR_PLLRDYF_Pos
 (4U)

	)

4106 
	#RCC_CIR_PLLRDYF_Msk
 (0x1UL << 
RCC_CIR_PLLRDYF_Pos
è

	)

4107 
	#RCC_CIR_PLLRDYF
 
RCC_CIR_PLLRDYF_Msk


	)

4108 
	#RCC_CIR_PLLI2SRDYF_Pos
 (5U)

	)

4109 
	#RCC_CIR_PLLI2SRDYF_Msk
 (0x1UL << 
RCC_CIR_PLLI2SRDYF_Pos
è

	)

4110 
	#RCC_CIR_PLLI2SRDYF
 
RCC_CIR_PLLI2SRDYF_Msk


	)

4112 
	#RCC_CIR_CSSF_Pos
 (7U)

	)

4113 
	#RCC_CIR_CSSF_Msk
 (0x1UL << 
RCC_CIR_CSSF_Pos
è

	)

4114 
	#RCC_CIR_CSSF
 
RCC_CIR_CSSF_Msk


	)

4115 
	#RCC_CIR_LSIRDYIE_Pos
 (8U)

	)

4116 
	#RCC_CIR_LSIRDYIE_Msk
 (0x1UL << 
RCC_CIR_LSIRDYIE_Pos
è

	)

4117 
	#RCC_CIR_LSIRDYIE
 
RCC_CIR_LSIRDYIE_Msk


	)

4118 
	#RCC_CIR_LSERDYIE_Pos
 (9U)

	)

4119 
	#RCC_CIR_LSERDYIE_Msk
 (0x1UL << 
RCC_CIR_LSERDYIE_Pos
è

	)

4120 
	#RCC_CIR_LSERDYIE
 
RCC_CIR_LSERDYIE_Msk


	)

4121 
	#RCC_CIR_HSIRDYIE_Pos
 (10U)

	)

4122 
	#RCC_CIR_HSIRDYIE_Msk
 (0x1UL << 
RCC_CIR_HSIRDYIE_Pos
è

	)

4123 
	#RCC_CIR_HSIRDYIE
 
RCC_CIR_HSIRDYIE_Msk


	)

4124 
	#RCC_CIR_HSERDYIE_Pos
 (11U)

	)

4125 
	#RCC_CIR_HSERDYIE_Msk
 (0x1UL << 
RCC_CIR_HSERDYIE_Pos
è

	)

4126 
	#RCC_CIR_HSERDYIE
 
RCC_CIR_HSERDYIE_Msk


	)

4127 
	#RCC_CIR_PLLRDYIE_Pos
 (12U)

	)

4128 
	#RCC_CIR_PLLRDYIE_Msk
 (0x1UL << 
RCC_CIR_PLLRDYIE_Pos
è

	)

4129 
	#RCC_CIR_PLLRDYIE
 
RCC_CIR_PLLRDYIE_Msk


	)

4130 
	#RCC_CIR_PLLI2SRDYIE_Pos
 (13U)

	)

4131 
	#RCC_CIR_PLLI2SRDYIE_Msk
 (0x1UL << 
RCC_CIR_PLLI2SRDYIE_Pos
è

	)

4132 
	#RCC_CIR_PLLI2SRDYIE
 
RCC_CIR_PLLI2SRDYIE_Msk


	)

4134 
	#RCC_CIR_LSIRDYC_Pos
 (16U)

	)

4135 
	#RCC_CIR_LSIRDYC_Msk
 (0x1UL << 
RCC_CIR_LSIRDYC_Pos
è

	)

4136 
	#RCC_CIR_LSIRDYC
 
RCC_CIR_LSIRDYC_Msk


	)

4137 
	#RCC_CIR_LSERDYC_Pos
 (17U)

	)

4138 
	#RCC_CIR_LSERDYC_Msk
 (0x1UL << 
RCC_CIR_LSERDYC_Pos
è

	)

4139 
	#RCC_CIR_LSERDYC
 
RCC_CIR_LSERDYC_Msk


	)

4140 
	#RCC_CIR_HSIRDYC_Pos
 (18U)

	)

4141 
	#RCC_CIR_HSIRDYC_Msk
 (0x1UL << 
RCC_CIR_HSIRDYC_Pos
è

	)

4142 
	#RCC_CIR_HSIRDYC
 
RCC_CIR_HSIRDYC_Msk


	)

4143 
	#RCC_CIR_HSERDYC_Pos
 (19U)

	)

4144 
	#RCC_CIR_HSERDYC_Msk
 (0x1UL << 
RCC_CIR_HSERDYC_Pos
è

	)

4145 
	#RCC_CIR_HSERDYC
 
RCC_CIR_HSERDYC_Msk


	)

4146 
	#RCC_CIR_PLLRDYC_Pos
 (20U)

	)

4147 
	#RCC_CIR_PLLRDYC_Msk
 (0x1UL << 
RCC_CIR_PLLRDYC_Pos
è

	)

4148 
	#RCC_CIR_PLLRDYC
 
RCC_CIR_PLLRDYC_Msk


	)

4149 
	#RCC_CIR_PLLI2SRDYC_Pos
 (21U)

	)

4150 
	#RCC_CIR_PLLI2SRDYC_Msk
 (0x1UL << 
RCC_CIR_PLLI2SRDYC_Pos
è

	)

4151 
	#RCC_CIR_PLLI2SRDYC
 
RCC_CIR_PLLI2SRDYC_Msk


	)

4153 
	#RCC_CIR_CSSC_Pos
 (23U)

	)

4154 
	#RCC_CIR_CSSC_Msk
 (0x1UL << 
RCC_CIR_CSSC_Pos
è

	)

4155 
	#RCC_CIR_CSSC
 
RCC_CIR_CSSC_Msk


	)

4158 
	#RCC_AHB1RSTR_GPIOARST_Pos
 (0U)

	)

4159 
	#RCC_AHB1RSTR_GPIOARST_Msk
 (0x1UL << 
RCC_AHB1RSTR_GPIOARST_Pos
è

	)

4160 
	#RCC_AHB1RSTR_GPIOARST
 
RCC_AHB1RSTR_GPIOARST_Msk


	)

4161 
	#RCC_AHB1RSTR_GPIOBRST_Pos
 (1U)

	)

4162 
	#RCC_AHB1RSTR_GPIOBRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_GPIOBRST_Pos
è

	)

4163 
	#RCC_AHB1RSTR_GPIOBRST
 
RCC_AHB1RSTR_GPIOBRST_Msk


	)

4164 
	#RCC_AHB1RSTR_GPIOCRST_Pos
 (2U)

	)

4165 
	#RCC_AHB1RSTR_GPIOCRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_GPIOCRST_Pos
è

	)

4166 
	#RCC_AHB1RSTR_GPIOCRST
 
RCC_AHB1RSTR_GPIOCRST_Msk


	)

4167 
	#RCC_AHB1RSTR_GPIODRST_Pos
 (3U)

	)

4168 
	#RCC_AHB1RSTR_GPIODRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_GPIODRST_Pos
è

	)

4169 
	#RCC_AHB1RSTR_GPIODRST
 
RCC_AHB1RSTR_GPIODRST_Msk


	)

4170 
	#RCC_AHB1RSTR_GPIOERST_Pos
 (4U)

	)

4171 
	#RCC_AHB1RSTR_GPIOERST_Msk
 (0x1UL << 
RCC_AHB1RSTR_GPIOERST_Pos
è

	)

4172 
	#RCC_AHB1RSTR_GPIOERST
 
RCC_AHB1RSTR_GPIOERST_Msk


	)

4173 
	#RCC_AHB1RSTR_GPIOHRST_Pos
 (7U)

	)

4174 
	#RCC_AHB1RSTR_GPIOHRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_GPIOHRST_Pos
è

	)

4175 
	#RCC_AHB1RSTR_GPIOHRST
 
RCC_AHB1RSTR_GPIOHRST_Msk


	)

4176 
	#RCC_AHB1RSTR_CRCRST_Pos
 (12U)

	)

4177 
	#RCC_AHB1RSTR_CRCRST_Msk
 (0x1UL << 
RCC_AHB1RSTR_CRCRST_Pos
è

	)

4178 
	#RCC_AHB1RSTR_CRCRST
 
RCC_AHB1RSTR_CRCRST_Msk


	)

4179 
	#RCC_AHB1RSTR_DMA1RST_Pos
 (21U)

	)

4180 
	#RCC_AHB1RSTR_DMA1RST_Msk
 (0x1UL << 
RCC_AHB1RSTR_DMA1RST_Pos
è

	)

4181 
	#RCC_AHB1RSTR_DMA1RST
 
RCC_AHB1RSTR_DMA1RST_Msk


	)

4182 
	#RCC_AHB1RSTR_DMA2RST_Pos
 (22U)

	)

4183 
	#RCC_AHB1RSTR_DMA2RST_Msk
 (0x1UL << 
RCC_AHB1RSTR_DMA2RST_Pos
è

	)

4184 
	#RCC_AHB1RSTR_DMA2RST
 
RCC_AHB1RSTR_DMA2RST_Msk


	)

4187 
	#RCC_AHB2RSTR_OTGFSRST_Pos
 (7U)

	)

4188 
	#RCC_AHB2RSTR_OTGFSRST_Msk
 (0x1UL << 
RCC_AHB2RSTR_OTGFSRST_Pos
è

	)

4189 
	#RCC_AHB2RSTR_OTGFSRST
 
RCC_AHB2RSTR_OTGFSRST_Msk


	)

4194 
	#RCC_APB1RSTR_TIM2RST_Pos
 (0U)

	)

4195 
	#RCC_APB1RSTR_TIM2RST_Msk
 (0x1UL << 
RCC_APB1RSTR_TIM2RST_Pos
è

	)

4196 
	#RCC_APB1RSTR_TIM2RST
 
RCC_APB1RSTR_TIM2RST_Msk


	)

4197 
	#RCC_APB1RSTR_TIM3RST_Pos
 (1U)

	)

4198 
	#RCC_APB1RSTR_TIM3RST_Msk
 (0x1UL << 
RCC_APB1RSTR_TIM3RST_Pos
è

	)

4199 
	#RCC_APB1RSTR_TIM3RST
 
RCC_APB1RSTR_TIM3RST_Msk


	)

4200 
	#RCC_APB1RSTR_TIM4RST_Pos
 (2U)

	)

4201 
	#RCC_APB1RSTR_TIM4RST_Msk
 (0x1UL << 
RCC_APB1RSTR_TIM4RST_Pos
è

	)

4202 
	#RCC_APB1RSTR_TIM4RST
 
RCC_APB1RSTR_TIM4RST_Msk


	)

4203 
	#RCC_APB1RSTR_TIM5RST_Pos
 (3U)

	)

4204 
	#RCC_APB1RSTR_TIM5RST_Msk
 (0x1UL << 
RCC_APB1RSTR_TIM5RST_Pos
è

	)

4205 
	#RCC_APB1RSTR_TIM5RST
 
RCC_APB1RSTR_TIM5RST_Msk


	)

4206 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

4207 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1UL << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

4208 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

4209 
	#RCC_APB1RSTR_SPI2RST_Pos
 (14U)

	)

4210 
	#RCC_APB1RSTR_SPI2RST_Msk
 (0x1UL << 
RCC_APB1RSTR_SPI2RST_Pos
è

	)

4211 
	#RCC_APB1RSTR_SPI2RST
 
RCC_APB1RSTR_SPI2RST_Msk


	)

4212 
	#RCC_APB1RSTR_SPI3RST_Pos
 (15U)

	)

4213 
	#RCC_APB1RSTR_SPI3RST_Msk
 (0x1UL << 
RCC_APB1RSTR_SPI3RST_Pos
è

	)

4214 
	#RCC_APB1RSTR_SPI3RST
 
RCC_APB1RSTR_SPI3RST_Msk


	)

4215 
	#RCC_APB1RSTR_USART2RST_Pos
 (17U)

	)

4216 
	#RCC_APB1RSTR_USART2RST_Msk
 (0x1UL << 
RCC_APB1RSTR_USART2RST_Pos
è

	)

4217 
	#RCC_APB1RSTR_USART2RST
 
RCC_APB1RSTR_USART2RST_Msk


	)

4218 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

4219 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1UL << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

4220 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

4221 
	#RCC_APB1RSTR_I2C2RST_Pos
 (22U)

	)

4222 
	#RCC_APB1RSTR_I2C2RST_Msk
 (0x1UL << 
RCC_APB1RSTR_I2C2RST_Pos
è

	)

4223 
	#RCC_APB1RSTR_I2C2RST
 
RCC_APB1RSTR_I2C2RST_Msk


	)

4224 
	#RCC_APB1RSTR_I2C3RST_Pos
 (23U)

	)

4225 
	#RCC_APB1RSTR_I2C3RST_Msk
 (0x1UL << 
RCC_APB1RSTR_I2C3RST_Pos
è

	)

4226 
	#RCC_APB1RSTR_I2C3RST
 
RCC_APB1RSTR_I2C3RST_Msk


	)

4227 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

4228 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1UL << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

4229 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

4232 
	#RCC_APB2RSTR_TIM1RST_Pos
 (0U)

	)

4233 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM1RST_Pos
è

	)

4234 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

4235 
	#RCC_APB2RSTR_USART1RST_Pos
 (4U)

	)

4236 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

4237 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

4238 
	#RCC_APB2RSTR_USART6RST_Pos
 (5U)

	)

4239 
	#RCC_APB2RSTR_USART6RST_Msk
 (0x1UL << 
RCC_APB2RSTR_USART6RST_Pos
è

	)

4240 
	#RCC_APB2RSTR_USART6RST
 
RCC_APB2RSTR_USART6RST_Msk


	)

4241 
	#RCC_APB2RSTR_ADCRST_Pos
 (8U)

	)

4242 
	#RCC_APB2RSTR_ADCRST_Msk
 (0x1UL << 
RCC_APB2RSTR_ADCRST_Pos
è

	)

4243 
	#RCC_APB2RSTR_ADCRST
 
RCC_APB2RSTR_ADCRST_Msk


	)

4244 
	#RCC_APB2RSTR_SDIORST_Pos
 (11U)

	)

4245 
	#RCC_APB2RSTR_SDIORST_Msk
 (0x1UL << 
RCC_APB2RSTR_SDIORST_Pos
è

	)

4246 
	#RCC_APB2RSTR_SDIORST
 
RCC_APB2RSTR_SDIORST_Msk


	)

4247 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

4248 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1UL << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

4249 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

4250 
	#RCC_APB2RSTR_SPI4RST_Pos
 (13U)

	)

4251 
	#RCC_APB2RSTR_SPI4RST_Msk
 (0x1UL << 
RCC_APB2RSTR_SPI4RST_Pos
è

	)

4252 
	#RCC_APB2RSTR_SPI4RST
 
RCC_APB2RSTR_SPI4RST_Msk


	)

4253 
	#RCC_APB2RSTR_SYSCFGRST_Pos
 (14U)

	)

4254 
	#RCC_APB2RSTR_SYSCFGRST_Msk
 (0x1UL << 
RCC_APB2RSTR_SYSCFGRST_Pos
è

	)

4255 
	#RCC_APB2RSTR_SYSCFGRST
 
RCC_APB2RSTR_SYSCFGRST_Msk


	)

4256 
	#RCC_APB2RSTR_TIM9RST_Pos
 (16U)

	)

4257 
	#RCC_APB2RSTR_TIM9RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM9RST_Pos
è

	)

4258 
	#RCC_APB2RSTR_TIM9RST
 
RCC_APB2RSTR_TIM9RST_Msk


	)

4259 
	#RCC_APB2RSTR_TIM10RST_Pos
 (17U)

	)

4260 
	#RCC_APB2RSTR_TIM10RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM10RST_Pos
è

	)

4261 
	#RCC_APB2RSTR_TIM10RST
 
RCC_APB2RSTR_TIM10RST_Msk


	)

4262 
	#RCC_APB2RSTR_TIM11RST_Pos
 (18U)

	)

4263 
	#RCC_APB2RSTR_TIM11RST_Msk
 (0x1UL << 
RCC_APB2RSTR_TIM11RST_Pos
è

	)

4264 
	#RCC_APB2RSTR_TIM11RST
 
RCC_APB2RSTR_TIM11RST_Msk


	)

4267 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

4270 
	#RCC_AHB1ENR_GPIOAEN_Pos
 (0U)

	)

4271 
	#RCC_AHB1ENR_GPIOAEN_Msk
 (0x1UL << 
RCC_AHB1ENR_GPIOAEN_Pos
è

	)

4272 
	#RCC_AHB1ENR_GPIOAEN
 
RCC_AHB1ENR_GPIOAEN_Msk


	)

4273 
	#RCC_AHB1ENR_GPIOBEN_Pos
 (1U)

	)

4274 
	#RCC_AHB1ENR_GPIOBEN_Msk
 (0x1UL << 
RCC_AHB1ENR_GPIOBEN_Pos
è

	)

4275 
	#RCC_AHB1ENR_GPIOBEN
 
RCC_AHB1ENR_GPIOBEN_Msk


	)

4276 
	#RCC_AHB1ENR_GPIOCEN_Pos
 (2U)

	)

4277 
	#RCC_AHB1ENR_GPIOCEN_Msk
 (0x1UL << 
RCC_AHB1ENR_GPIOCEN_Pos
è

	)

4278 
	#RCC_AHB1ENR_GPIOCEN
 
RCC_AHB1ENR_GPIOCEN_Msk


	)

4279 
	#RCC_AHB1ENR_GPIODEN_Pos
 (3U)

	)

4280 
	#RCC_AHB1ENR_GPIODEN_Msk
 (0x1UL << 
RCC_AHB1ENR_GPIODEN_Pos
è

	)

4281 
	#RCC_AHB1ENR_GPIODEN
 
RCC_AHB1ENR_GPIODEN_Msk


	)

4282 
	#RCC_AHB1ENR_GPIOEEN_Pos
 (4U)

	)

4283 
	#RCC_AHB1ENR_GPIOEEN_Msk
 (0x1UL << 
RCC_AHB1ENR_GPIOEEN_Pos
è

	)

4284 
	#RCC_AHB1ENR_GPIOEEN
 
RCC_AHB1ENR_GPIOEEN_Msk


	)

4285 
	#RCC_AHB1ENR_GPIOHEN_Pos
 (7U)

	)

4286 
	#RCC_AHB1ENR_GPIOHEN_Msk
 (0x1UL << 
RCC_AHB1ENR_GPIOHEN_Pos
è

	)

4287 
	#RCC_AHB1ENR_GPIOHEN
 
RCC_AHB1ENR_GPIOHEN_Msk


	)

4288 
	#RCC_AHB1ENR_CRCEN_Pos
 (12U)

	)

4289 
	#RCC_AHB1ENR_CRCEN_Msk
 (0x1UL << 
RCC_AHB1ENR_CRCEN_Pos
è

	)

4290 
	#RCC_AHB1ENR_CRCEN
 
RCC_AHB1ENR_CRCEN_Msk


	)

4291 
	#RCC_AHB1ENR_DMA1EN_Pos
 (21U)

	)

4292 
	#RCC_AHB1ENR_DMA1EN_Msk
 (0x1UL << 
RCC_AHB1ENR_DMA1EN_Pos
è

	)

4293 
	#RCC_AHB1ENR_DMA1EN
 
RCC_AHB1ENR_DMA1EN_Msk


	)

4294 
	#RCC_AHB1ENR_DMA2EN_Pos
 (22U)

	)

4295 
	#RCC_AHB1ENR_DMA2EN_Msk
 (0x1UL << 
RCC_AHB1ENR_DMA2EN_Pos
è

	)

4296 
	#RCC_AHB1ENR_DMA2EN
 
RCC_AHB1ENR_DMA2EN_Msk


	)

4301 
	#RCC_AHB2_SUPPORT


	)

4303 
	#RCC_AHB2ENR_OTGFSEN_Pos
 (7U)

	)

4304 
	#RCC_AHB2ENR_OTGFSEN_Msk
 (0x1UL << 
RCC_AHB2ENR_OTGFSEN_Pos
è

	)

4305 
	#RCC_AHB2ENR_OTGFSEN
 
RCC_AHB2ENR_OTGFSEN_Msk


	)

4308 
	#RCC_APB1ENR_TIM2EN_Pos
 (0U)

	)

4309 
	#RCC_APB1ENR_TIM2EN_Msk
 (0x1UL << 
RCC_APB1ENR_TIM2EN_Pos
è

	)

4310 
	#RCC_APB1ENR_TIM2EN
 
RCC_APB1ENR_TIM2EN_Msk


	)

4311 
	#RCC_APB1ENR_TIM3EN_Pos
 (1U)

	)

4312 
	#RCC_APB1ENR_TIM3EN_Msk
 (0x1UL << 
RCC_APB1ENR_TIM3EN_Pos
è

	)

4313 
	#RCC_APB1ENR_TIM3EN
 
RCC_APB1ENR_TIM3EN_Msk


	)

4314 
	#RCC_APB1ENR_TIM4EN_Pos
 (2U)

	)

4315 
	#RCC_APB1ENR_TIM4EN_Msk
 (0x1UL << 
RCC_APB1ENR_TIM4EN_Pos
è

	)

4316 
	#RCC_APB1ENR_TIM4EN
 
RCC_APB1ENR_TIM4EN_Msk


	)

4317 
	#RCC_APB1ENR_TIM5EN_Pos
 (3U)

	)

4318 
	#RCC_APB1ENR_TIM5EN_Msk
 (0x1UL << 
RCC_APB1ENR_TIM5EN_Pos
è

	)

4319 
	#RCC_APB1ENR_TIM5EN
 
RCC_APB1ENR_TIM5EN_Msk


	)

4320 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

4321 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1UL << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

4322 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

4323 
	#RCC_APB1ENR_SPI2EN_Pos
 (14U)

	)

4324 
	#RCC_APB1ENR_SPI2EN_Msk
 (0x1UL << 
RCC_APB1ENR_SPI2EN_Pos
è

	)

4325 
	#RCC_APB1ENR_SPI2EN
 
RCC_APB1ENR_SPI2EN_Msk


	)

4326 
	#RCC_APB1ENR_SPI3EN_Pos
 (15U)

	)

4327 
	#RCC_APB1ENR_SPI3EN_Msk
 (0x1UL << 
RCC_APB1ENR_SPI3EN_Pos
è

	)

4328 
	#RCC_APB1ENR_SPI3EN
 
RCC_APB1ENR_SPI3EN_Msk


	)

4329 
	#RCC_APB1ENR_USART2EN_Pos
 (17U)

	)

4330 
	#RCC_APB1ENR_USART2EN_Msk
 (0x1UL << 
RCC_APB1ENR_USART2EN_Pos
è

	)

4331 
	#RCC_APB1ENR_USART2EN
 
RCC_APB1ENR_USART2EN_Msk


	)

4332 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

4333 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1UL << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

4334 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

4335 
	#RCC_APB1ENR_I2C2EN_Pos
 (22U)

	)

4336 
	#RCC_APB1ENR_I2C2EN_Msk
 (0x1UL << 
RCC_APB1ENR_I2C2EN_Pos
è

	)

4337 
	#RCC_APB1ENR_I2C2EN
 
RCC_APB1ENR_I2C2EN_Msk


	)

4338 
	#RCC_APB1ENR_I2C3EN_Pos
 (23U)

	)

4339 
	#RCC_APB1ENR_I2C3EN_Msk
 (0x1UL << 
RCC_APB1ENR_I2C3EN_Pos
è

	)

4340 
	#RCC_APB1ENR_I2C3EN
 
RCC_APB1ENR_I2C3EN_Msk


	)

4341 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

4342 
	#RCC_APB1ENR_PWREN_Msk
 (0x1UL << 
RCC_APB1ENR_PWREN_Pos
è

	)

4343 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

4346 
	#RCC_APB2ENR_TIM1EN_Pos
 (0U)

	)

4347 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

4348 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

4349 
	#RCC_APB2ENR_USART1EN_Pos
 (4U)

	)

4350 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1UL << 
RCC_APB2ENR_USART1EN_Pos
è

	)

4351 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

4352 
	#RCC_APB2ENR_USART6EN_Pos
 (5U)

	)

4353 
	#RCC_APB2ENR_USART6EN_Msk
 (0x1UL << 
RCC_APB2ENR_USART6EN_Pos
è

	)

4354 
	#RCC_APB2ENR_USART6EN
 
RCC_APB2ENR_USART6EN_Msk


	)

4355 
	#RCC_APB2ENR_ADC1EN_Pos
 (8U)

	)

4356 
	#RCC_APB2ENR_ADC1EN_Msk
 (0x1UL << 
RCC_APB2ENR_ADC1EN_Pos
è

	)

4357 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADC1EN_Msk


	)

4358 
	#RCC_APB2ENR_SDIOEN_Pos
 (11U)

	)

4359 
	#RCC_APB2ENR_SDIOEN_Msk
 (0x1UL << 
RCC_APB2ENR_SDIOEN_Pos
è

	)

4360 
	#RCC_APB2ENR_SDIOEN
 
RCC_APB2ENR_SDIOEN_Msk


	)

4361 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

4362 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1UL << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

4363 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

4364 
	#RCC_APB2ENR_SPI4EN_Pos
 (13U)

	)

4365 
	#RCC_APB2ENR_SPI4EN_Msk
 (0x1UL << 
RCC_APB2ENR_SPI4EN_Pos
è

	)

4366 
	#RCC_APB2ENR_SPI4EN
 
RCC_APB2ENR_SPI4EN_Msk


	)

4367 
	#RCC_APB2ENR_SYSCFGEN_Pos
 (14U)

	)

4368 
	#RCC_APB2ENR_SYSCFGEN_Msk
 (0x1UL << 
RCC_APB2ENR_SYSCFGEN_Pos
è

	)

4369 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGEN_Msk


	)

4370 
	#RCC_APB2ENR_TIM9EN_Pos
 (16U)

	)

4371 
	#RCC_APB2ENR_TIM9EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM9EN_Pos
è

	)

4372 
	#RCC_APB2ENR_TIM9EN
 
RCC_APB2ENR_TIM9EN_Msk


	)

4373 
	#RCC_APB2ENR_TIM10EN_Pos
 (17U)

	)

4374 
	#RCC_APB2ENR_TIM10EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM10EN_Pos
è

	)

4375 
	#RCC_APB2ENR_TIM10EN
 
RCC_APB2ENR_TIM10EN_Msk


	)

4376 
	#RCC_APB2ENR_TIM11EN_Pos
 (18U)

	)

4377 
	#RCC_APB2ENR_TIM11EN_Msk
 (0x1UL << 
RCC_APB2ENR_TIM11EN_Pos
è

	)

4378 
	#RCC_APB2ENR_TIM11EN
 
RCC_APB2ENR_TIM11EN_Msk


	)

4381 
	#RCC_AHB1LPENR_GPIOALPEN_Pos
 (0U)

	)

4382 
	#RCC_AHB1LPENR_GPIOALPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_GPIOALPEN_Pos
è

	)

4383 
	#RCC_AHB1LPENR_GPIOALPEN
 
RCC_AHB1LPENR_GPIOALPEN_Msk


	)

4384 
	#RCC_AHB1LPENR_GPIOBLPEN_Pos
 (1U)

	)

4385 
	#RCC_AHB1LPENR_GPIOBLPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_GPIOBLPEN_Pos
è

	)

4386 
	#RCC_AHB1LPENR_GPIOBLPEN
 
RCC_AHB1LPENR_GPIOBLPEN_Msk


	)

4387 
	#RCC_AHB1LPENR_GPIOCLPEN_Pos
 (2U)

	)

4388 
	#RCC_AHB1LPENR_GPIOCLPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_GPIOCLPEN_Pos
è

	)

4389 
	#RCC_AHB1LPENR_GPIOCLPEN
 
RCC_AHB1LPENR_GPIOCLPEN_Msk


	)

4390 
	#RCC_AHB1LPENR_GPIODLPEN_Pos
 (3U)

	)

4391 
	#RCC_AHB1LPENR_GPIODLPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_GPIODLPEN_Pos
è

	)

4392 
	#RCC_AHB1LPENR_GPIODLPEN
 
RCC_AHB1LPENR_GPIODLPEN_Msk


	)

4393 
	#RCC_AHB1LPENR_GPIOELPEN_Pos
 (4U)

	)

4394 
	#RCC_AHB1LPENR_GPIOELPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_GPIOELPEN_Pos
è

	)

4395 
	#RCC_AHB1LPENR_GPIOELPEN
 
RCC_AHB1LPENR_GPIOELPEN_Msk


	)

4396 
	#RCC_AHB1LPENR_GPIOHLPEN_Pos
 (7U)

	)

4397 
	#RCC_AHB1LPENR_GPIOHLPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_GPIOHLPEN_Pos
è

	)

4398 
	#RCC_AHB1LPENR_GPIOHLPEN
 
RCC_AHB1LPENR_GPIOHLPEN_Msk


	)

4399 
	#RCC_AHB1LPENR_CRCLPEN_Pos
 (12U)

	)

4400 
	#RCC_AHB1LPENR_CRCLPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_CRCLPEN_Pos
è

	)

4401 
	#RCC_AHB1LPENR_CRCLPEN
 
RCC_AHB1LPENR_CRCLPEN_Msk


	)

4402 
	#RCC_AHB1LPENR_FLITFLPEN_Pos
 (15U)

	)

4403 
	#RCC_AHB1LPENR_FLITFLPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_FLITFLPEN_Pos
è

	)

4404 
	#RCC_AHB1LPENR_FLITFLPEN
 
RCC_AHB1LPENR_FLITFLPEN_Msk


	)

4405 
	#RCC_AHB1LPENR_SRAM1LPEN_Pos
 (16U)

	)

4406 
	#RCC_AHB1LPENR_SRAM1LPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_SRAM1LPEN_Pos
è

	)

4407 
	#RCC_AHB1LPENR_SRAM1LPEN
 
RCC_AHB1LPENR_SRAM1LPEN_Msk


	)

4408 
	#RCC_AHB1LPENR_DMA1LPEN_Pos
 (21U)

	)

4409 
	#RCC_AHB1LPENR_DMA1LPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_DMA1LPEN_Pos
è

	)

4410 
	#RCC_AHB1LPENR_DMA1LPEN
 
RCC_AHB1LPENR_DMA1LPEN_Msk


	)

4411 
	#RCC_AHB1LPENR_DMA2LPEN_Pos
 (22U)

	)

4412 
	#RCC_AHB1LPENR_DMA2LPEN_Msk
 (0x1UL << 
RCC_AHB1LPENR_DMA2LPEN_Pos
è

	)

4413 
	#RCC_AHB1LPENR_DMA2LPEN
 
RCC_AHB1LPENR_DMA2LPEN_Msk


	)

4417 
	#RCC_AHB2LPENR_OTGFSLPEN_Pos
 (7U)

	)

4418 
	#RCC_AHB2LPENR_OTGFSLPEN_Msk
 (0x1UL << 
RCC_AHB2LPENR_OTGFSLPEN_Pos
è

	)

4419 
	#RCC_AHB2LPENR_OTGFSLPEN
 
RCC_AHB2LPENR_OTGFSLPEN_Msk


	)

4424 
	#RCC_APB1LPENR_TIM2LPEN_Pos
 (0U)

	)

4425 
	#RCC_APB1LPENR_TIM2LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_TIM2LPEN_Pos
è

	)

4426 
	#RCC_APB1LPENR_TIM2LPEN
 
RCC_APB1LPENR_TIM2LPEN_Msk


	)

4427 
	#RCC_APB1LPENR_TIM3LPEN_Pos
 (1U)

	)

4428 
	#RCC_APB1LPENR_TIM3LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_TIM3LPEN_Pos
è

	)

4429 
	#RCC_APB1LPENR_TIM3LPEN
 
RCC_APB1LPENR_TIM3LPEN_Msk


	)

4430 
	#RCC_APB1LPENR_TIM4LPEN_Pos
 (2U)

	)

4431 
	#RCC_APB1LPENR_TIM4LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_TIM4LPEN_Pos
è

	)

4432 
	#RCC_APB1LPENR_TIM4LPEN
 
RCC_APB1LPENR_TIM4LPEN_Msk


	)

4433 
	#RCC_APB1LPENR_TIM5LPEN_Pos
 (3U)

	)

4434 
	#RCC_APB1LPENR_TIM5LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_TIM5LPEN_Pos
è

	)

4435 
	#RCC_APB1LPENR_TIM5LPEN
 
RCC_APB1LPENR_TIM5LPEN_Msk


	)

4436 
	#RCC_APB1LPENR_WWDGLPEN_Pos
 (11U)

	)

4437 
	#RCC_APB1LPENR_WWDGLPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_WWDGLPEN_Pos
è

	)

4438 
	#RCC_APB1LPENR_WWDGLPEN
 
RCC_APB1LPENR_WWDGLPEN_Msk


	)

4439 
	#RCC_APB1LPENR_SPI2LPEN_Pos
 (14U)

	)

4440 
	#RCC_APB1LPENR_SPI2LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_SPI2LPEN_Pos
è

	)

4441 
	#RCC_APB1LPENR_SPI2LPEN
 
RCC_APB1LPENR_SPI2LPEN_Msk


	)

4442 
	#RCC_APB1LPENR_SPI3LPEN_Pos
 (15U)

	)

4443 
	#RCC_APB1LPENR_SPI3LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_SPI3LPEN_Pos
è

	)

4444 
	#RCC_APB1LPENR_SPI3LPEN
 
RCC_APB1LPENR_SPI3LPEN_Msk


	)

4445 
	#RCC_APB1LPENR_USART2LPEN_Pos
 (17U)

	)

4446 
	#RCC_APB1LPENR_USART2LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_USART2LPEN_Pos
è

	)

4447 
	#RCC_APB1LPENR_USART2LPEN
 
RCC_APB1LPENR_USART2LPEN_Msk


	)

4448 
	#RCC_APB1LPENR_I2C1LPEN_Pos
 (21U)

	)

4449 
	#RCC_APB1LPENR_I2C1LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_I2C1LPEN_Pos
è

	)

4450 
	#RCC_APB1LPENR_I2C1LPEN
 
RCC_APB1LPENR_I2C1LPEN_Msk


	)

4451 
	#RCC_APB1LPENR_I2C2LPEN_Pos
 (22U)

	)

4452 
	#RCC_APB1LPENR_I2C2LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_I2C2LPEN_Pos
è

	)

4453 
	#RCC_APB1LPENR_I2C2LPEN
 
RCC_APB1LPENR_I2C2LPEN_Msk


	)

4454 
	#RCC_APB1LPENR_I2C3LPEN_Pos
 (23U)

	)

4455 
	#RCC_APB1LPENR_I2C3LPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_I2C3LPEN_Pos
è

	)

4456 
	#RCC_APB1LPENR_I2C3LPEN
 
RCC_APB1LPENR_I2C3LPEN_Msk


	)

4457 
	#RCC_APB1LPENR_PWRLPEN_Pos
 (28U)

	)

4458 
	#RCC_APB1LPENR_PWRLPEN_Msk
 (0x1UL << 
RCC_APB1LPENR_PWRLPEN_Pos
è

	)

4459 
	#RCC_APB1LPENR_PWRLPEN
 
RCC_APB1LPENR_PWRLPEN_Msk


	)

4462 
	#RCC_APB2LPENR_TIM1LPEN_Pos
 (0U)

	)

4463 
	#RCC_APB2LPENR_TIM1LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_TIM1LPEN_Pos
è

	)

4464 
	#RCC_APB2LPENR_TIM1LPEN
 
RCC_APB2LPENR_TIM1LPEN_Msk


	)

4465 
	#RCC_APB2LPENR_USART1LPEN_Pos
 (4U)

	)

4466 
	#RCC_APB2LPENR_USART1LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_USART1LPEN_Pos
è

	)

4467 
	#RCC_APB2LPENR_USART1LPEN
 
RCC_APB2LPENR_USART1LPEN_Msk


	)

4468 
	#RCC_APB2LPENR_USART6LPEN_Pos
 (5U)

	)

4469 
	#RCC_APB2LPENR_USART6LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_USART6LPEN_Pos
è

	)

4470 
	#RCC_APB2LPENR_USART6LPEN
 
RCC_APB2LPENR_USART6LPEN_Msk


	)

4471 
	#RCC_APB2LPENR_ADC1LPEN_Pos
 (8U)

	)

4472 
	#RCC_APB2LPENR_ADC1LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_ADC1LPEN_Pos
è

	)

4473 
	#RCC_APB2LPENR_ADC1LPEN
 
RCC_APB2LPENR_ADC1LPEN_Msk


	)

4474 
	#RCC_APB2LPENR_SDIOLPEN_Pos
 (11U)

	)

4475 
	#RCC_APB2LPENR_SDIOLPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_SDIOLPEN_Pos
è

	)

4476 
	#RCC_APB2LPENR_SDIOLPEN
 
RCC_APB2LPENR_SDIOLPEN_Msk


	)

4477 
	#RCC_APB2LPENR_SPI1LPEN_Pos
 (12U)

	)

4478 
	#RCC_APB2LPENR_SPI1LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_SPI1LPEN_Pos
è

	)

4479 
	#RCC_APB2LPENR_SPI1LPEN
 
RCC_APB2LPENR_SPI1LPEN_Msk


	)

4480 
	#RCC_APB2LPENR_SPI4LPEN_Pos
 (13U)

	)

4481 
	#RCC_APB2LPENR_SPI4LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_SPI4LPEN_Pos
è

	)

4482 
	#RCC_APB2LPENR_SPI4LPEN
 
RCC_APB2LPENR_SPI4LPEN_Msk


	)

4483 
	#RCC_APB2LPENR_SYSCFGLPEN_Pos
 (14U)

	)

4484 
	#RCC_APB2LPENR_SYSCFGLPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_SYSCFGLPEN_Pos
è

	)

4485 
	#RCC_APB2LPENR_SYSCFGLPEN
 
RCC_APB2LPENR_SYSCFGLPEN_Msk


	)

4486 
	#RCC_APB2LPENR_TIM9LPEN_Pos
 (16U)

	)

4487 
	#RCC_APB2LPENR_TIM9LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_TIM9LPEN_Pos
è

	)

4488 
	#RCC_APB2LPENR_TIM9LPEN
 
RCC_APB2LPENR_TIM9LPEN_Msk


	)

4489 
	#RCC_APB2LPENR_TIM10LPEN_Pos
 (17U)

	)

4490 
	#RCC_APB2LPENR_TIM10LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_TIM10LPEN_Pos
è

	)

4491 
	#RCC_APB2LPENR_TIM10LPEN
 
RCC_APB2LPENR_TIM10LPEN_Msk


	)

4492 
	#RCC_APB2LPENR_TIM11LPEN_Pos
 (18U)

	)

4493 
	#RCC_APB2LPENR_TIM11LPEN_Msk
 (0x1UL << 
RCC_APB2LPENR_TIM11LPEN_Pos
è

	)

4494 
	#RCC_APB2LPENR_TIM11LPEN
 
RCC_APB2LPENR_TIM11LPEN_Msk


	)

4497 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

4498 
	#RCC_BDCR_LSEON_Msk
 (0x1UL << 
RCC_BDCR_LSEON_Pos
è

	)

4499 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

4500 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

4501 
	#RCC_BDCR_LSERDY_Msk
 (0x1UL << 
RCC_BDCR_LSERDY_Pos
è

	)

4502 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

4503 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

4504 
	#RCC_BDCR_LSEBYP_Msk
 (0x1UL << 
RCC_BDCR_LSEBYP_Pos
è

	)

4505 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

4507 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

4508 
	#RCC_BDCR_RTCSEL_Msk
 (0x3UL << 
RCC_BDCR_RTCSEL_Pos
è

	)

4509 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

4510 
	#RCC_BDCR_RTCSEL_0
 (0x1UL << 
RCC_BDCR_RTCSEL_Pos
è

	)

4511 
	#RCC_BDCR_RTCSEL_1
 (0x2UL << 
RCC_BDCR_RTCSEL_Pos
è

	)

4513 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

4514 
	#RCC_BDCR_RTCEN_Msk
 (0x1UL << 
RCC_BDCR_RTCEN_Pos
è

	)

4515 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

4516 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

4517 
	#RCC_BDCR_BDRST_Msk
 (0x1UL << 
RCC_BDCR_BDRST_Pos
è

	)

4518 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

4521 
	#RCC_CSR_LSION_Pos
 (0U)

	)

4522 
	#RCC_CSR_LSION_Msk
 (0x1UL << 
RCC_CSR_LSION_Pos
è

	)

4523 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

4524 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

4525 
	#RCC_CSR_LSIRDY_Msk
 (0x1UL << 
RCC_CSR_LSIRDY_Pos
è

	)

4526 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

4527 
	#RCC_CSR_RMVF_Pos
 (24U)

	)

4528 
	#RCC_CSR_RMVF_Msk
 (0x1UL << 
RCC_CSR_RMVF_Pos
è

	)

4529 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

4530 
	#RCC_CSR_BORRSTF_Pos
 (25U)

	)

4531 
	#RCC_CSR_BORRSTF_Msk
 (0x1UL << 
RCC_CSR_BORRSTF_Pos
è

	)

4532 
	#RCC_CSR_BORRSTF
 
RCC_CSR_BORRSTF_Msk


	)

4533 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

4534 
	#RCC_CSR_PINRSTF_Msk
 (0x1UL << 
RCC_CSR_PINRSTF_Pos
è

	)

4535 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

4536 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

4537 
	#RCC_CSR_PORRSTF_Msk
 (0x1UL << 
RCC_CSR_PORRSTF_Pos
è

	)

4538 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

4539 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

4540 
	#RCC_CSR_SFTRSTF_Msk
 (0x1UL << 
RCC_CSR_SFTRSTF_Pos
è

	)

4541 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

4542 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

4543 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1UL << 
RCC_CSR_IWDGRSTF_Pos
è

	)

4544 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

4545 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

4546 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1UL << 
RCC_CSR_WWDGRSTF_Pos
è

	)

4547 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

4548 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

4549 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1UL << 
RCC_CSR_LPWRRSTF_Pos
è

	)

4550 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

4552 
	#RCC_CSR_PADRSTF
 
RCC_CSR_PINRSTF


	)

4553 
	#RCC_CSR_WDGRSTF
 
RCC_CSR_IWDGRSTF


	)

4556 
	#RCC_SSCGR_MODPER_Pos
 (0U)

	)

4557 
	#RCC_SSCGR_MODPER_Msk
 (0x1FFFUL << 
RCC_SSCGR_MODPER_Pos
è

	)

4558 
	#RCC_SSCGR_MODPER
 
RCC_SSCGR_MODPER_Msk


	)

4559 
	#RCC_SSCGR_INCSTEP_Pos
 (13U)

	)

4560 
	#RCC_SSCGR_INCSTEP_Msk
 (0x7FFFUL << 
RCC_SSCGR_INCSTEP_Pos
è

	)

4561 
	#RCC_SSCGR_INCSTEP
 
RCC_SSCGR_INCSTEP_Msk


	)

4562 
	#RCC_SSCGR_SPREADSEL_Pos
 (30U)

	)

4563 
	#RCC_SSCGR_SPREADSEL_Msk
 (0x1UL << 
RCC_SSCGR_SPREADSEL_Pos
è

	)

4564 
	#RCC_SSCGR_SPREADSEL
 
RCC_SSCGR_SPREADSEL_Msk


	)

4565 
	#RCC_SSCGR_SSCGEN_Pos
 (31U)

	)

4566 
	#RCC_SSCGR_SSCGEN_Msk
 (0x1UL << 
RCC_SSCGR_SSCGEN_Pos
è

	)

4567 
	#RCC_SSCGR_SSCGEN
 
RCC_SSCGR_SSCGEN_Msk


	)

4570 
	#RCC_PLLI2SCFGR_PLLI2SN_Pos
 (6U)

	)

4571 
	#RCC_PLLI2SCFGR_PLLI2SN_Msk
 (0x1FFUL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4572 
	#RCC_PLLI2SCFGR_PLLI2SN
 
RCC_PLLI2SCFGR_PLLI2SN_Msk


	)

4573 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 (0x001UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4574 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 (0x002UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4575 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 (0x004UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4576 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 (0x008UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4577 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 (0x010UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4578 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 (0x020UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4579 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 (0x040UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4580 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 (0x080UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4581 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 (0x100UL << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

4583 
	#RCC_PLLI2SCFGR_PLLI2SR_Pos
 (28U)

	)

4584 
	#RCC_PLLI2SCFGR_PLLI2SR_Msk
 (0x7UL << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

4585 
	#RCC_PLLI2SCFGR_PLLI2SR
 
RCC_PLLI2SCFGR_PLLI2SR_Msk


	)

4586 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 (0x1UL << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

4587 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 (0x2UL << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

4588 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 (0x4UL << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

4592 
	#RCC_DCKCFGR_TIMPRE_Pos
 (24U)

	)

4593 
	#RCC_DCKCFGR_TIMPRE_Msk
 (0x1UL << 
RCC_DCKCFGR_TIMPRE_Pos
è

	)

4594 
	#RCC_DCKCFGR_TIMPRE
 
RCC_DCKCFGR_TIMPRE_Msk


	)

4603 
	#RTC_TR_PM_Pos
 (22U)

	)

4604 
	#RTC_TR_PM_Msk
 (0x1UL << 
RTC_TR_PM_Pos
è

	)

4605 
	#RTC_TR_PM
 
RTC_TR_PM_Msk


	)

4606 
	#RTC_TR_HT_Pos
 (20U)

	)

4607 
	#RTC_TR_HT_Msk
 (0x3UL << 
RTC_TR_HT_Pos
è

	)

4608 
	#RTC_TR_HT
 
RTC_TR_HT_Msk


	)

4609 
	#RTC_TR_HT_0
 (0x1UL << 
RTC_TR_HT_Pos
è

	)

4610 
	#RTC_TR_HT_1
 (0x2UL << 
RTC_TR_HT_Pos
è

	)

4611 
	#RTC_TR_HU_Pos
 (16U)

	)

4612 
	#RTC_TR_HU_Msk
 (0xFUL << 
RTC_TR_HU_Pos
è

	)

4613 
	#RTC_TR_HU
 
RTC_TR_HU_Msk


	)

4614 
	#RTC_TR_HU_0
 (0x1UL << 
RTC_TR_HU_Pos
è

	)

4615 
	#RTC_TR_HU_1
 (0x2UL << 
RTC_TR_HU_Pos
è

	)

4616 
	#RTC_TR_HU_2
 (0x4UL << 
RTC_TR_HU_Pos
è

	)

4617 
	#RTC_TR_HU_3
 (0x8UL << 
RTC_TR_HU_Pos
è

	)

4618 
	#RTC_TR_MNT_Pos
 (12U)

	)

4619 
	#RTC_TR_MNT_Msk
 (0x7UL << 
RTC_TR_MNT_Pos
è

	)

4620 
	#RTC_TR_MNT
 
RTC_TR_MNT_Msk


	)

4621 
	#RTC_TR_MNT_0
 (0x1UL << 
RTC_TR_MNT_Pos
è

	)

4622 
	#RTC_TR_MNT_1
 (0x2UL << 
RTC_TR_MNT_Pos
è

	)

4623 
	#RTC_TR_MNT_2
 (0x4UL << 
RTC_TR_MNT_Pos
è

	)

4624 
	#RTC_TR_MNU_Pos
 (8U)

	)

4625 
	#RTC_TR_MNU_Msk
 (0xFUL << 
RTC_TR_MNU_Pos
è

	)

4626 
	#RTC_TR_MNU
 
RTC_TR_MNU_Msk


	)

4627 
	#RTC_TR_MNU_0
 (0x1UL << 
RTC_TR_MNU_Pos
è

	)

4628 
	#RTC_TR_MNU_1
 (0x2UL << 
RTC_TR_MNU_Pos
è

	)

4629 
	#RTC_TR_MNU_2
 (0x4UL << 
RTC_TR_MNU_Pos
è

	)

4630 
	#RTC_TR_MNU_3
 (0x8UL << 
RTC_TR_MNU_Pos
è

	)

4631 
	#RTC_TR_ST_Pos
 (4U)

	)

4632 
	#RTC_TR_ST_Msk
 (0x7UL << 
RTC_TR_ST_Pos
è

	)

4633 
	#RTC_TR_ST
 
RTC_TR_ST_Msk


	)

4634 
	#RTC_TR_ST_0
 (0x1UL << 
RTC_TR_ST_Pos
è

	)

4635 
	#RTC_TR_ST_1
 (0x2UL << 
RTC_TR_ST_Pos
è

	)

4636 
	#RTC_TR_ST_2
 (0x4UL << 
RTC_TR_ST_Pos
è

	)

4637 
	#RTC_TR_SU_Pos
 (0U)

	)

4638 
	#RTC_TR_SU_Msk
 (0xFUL << 
RTC_TR_SU_Pos
è

	)

4639 
	#RTC_TR_SU
 
RTC_TR_SU_Msk


	)

4640 
	#RTC_TR_SU_0
 (0x1UL << 
RTC_TR_SU_Pos
è

	)

4641 
	#RTC_TR_SU_1
 (0x2UL << 
RTC_TR_SU_Pos
è

	)

4642 
	#RTC_TR_SU_2
 (0x4UL << 
RTC_TR_SU_Pos
è

	)

4643 
	#RTC_TR_SU_3
 (0x8UL << 
RTC_TR_SU_Pos
è

	)

4646 
	#RTC_DR_YT_Pos
 (20U)

	)

4647 
	#RTC_DR_YT_Msk
 (0xFUL << 
RTC_DR_YT_Pos
è

	)

4648 
	#RTC_DR_YT
 
RTC_DR_YT_Msk


	)

4649 
	#RTC_DR_YT_0
 (0x1UL << 
RTC_DR_YT_Pos
è

	)

4650 
	#RTC_DR_YT_1
 (0x2UL << 
RTC_DR_YT_Pos
è

	)

4651 
	#RTC_DR_YT_2
 (0x4UL << 
RTC_DR_YT_Pos
è

	)

4652 
	#RTC_DR_YT_3
 (0x8UL << 
RTC_DR_YT_Pos
è

	)

4653 
	#RTC_DR_YU_Pos
 (16U)

	)

4654 
	#RTC_DR_YU_Msk
 (0xFUL << 
RTC_DR_YU_Pos
è

	)

4655 
	#RTC_DR_YU
 
RTC_DR_YU_Msk


	)

4656 
	#RTC_DR_YU_0
 (0x1UL << 
RTC_DR_YU_Pos
è

	)

4657 
	#RTC_DR_YU_1
 (0x2UL << 
RTC_DR_YU_Pos
è

	)

4658 
	#RTC_DR_YU_2
 (0x4UL << 
RTC_DR_YU_Pos
è

	)

4659 
	#RTC_DR_YU_3
 (0x8UL << 
RTC_DR_YU_Pos
è

	)

4660 
	#RTC_DR_WDU_Pos
 (13U)

	)

4661 
	#RTC_DR_WDU_Msk
 (0x7UL << 
RTC_DR_WDU_Pos
è

	)

4662 
	#RTC_DR_WDU
 
RTC_DR_WDU_Msk


	)

4663 
	#RTC_DR_WDU_0
 (0x1UL << 
RTC_DR_WDU_Pos
è

	)

4664 
	#RTC_DR_WDU_1
 (0x2UL << 
RTC_DR_WDU_Pos
è

	)

4665 
	#RTC_DR_WDU_2
 (0x4UL << 
RTC_DR_WDU_Pos
è

	)

4666 
	#RTC_DR_MT_Pos
 (12U)

	)

4667 
	#RTC_DR_MT_Msk
 (0x1UL << 
RTC_DR_MT_Pos
è

	)

4668 
	#RTC_DR_MT
 
RTC_DR_MT_Msk


	)

4669 
	#RTC_DR_MU_Pos
 (8U)

	)

4670 
	#RTC_DR_MU_Msk
 (0xFUL << 
RTC_DR_MU_Pos
è

	)

4671 
	#RTC_DR_MU
 
RTC_DR_MU_Msk


	)

4672 
	#RTC_DR_MU_0
 (0x1UL << 
RTC_DR_MU_Pos
è

	)

4673 
	#RTC_DR_MU_1
 (0x2UL << 
RTC_DR_MU_Pos
è

	)

4674 
	#RTC_DR_MU_2
 (0x4UL << 
RTC_DR_MU_Pos
è

	)

4675 
	#RTC_DR_MU_3
 (0x8UL << 
RTC_DR_MU_Pos
è

	)

4676 
	#RTC_DR_DT_Pos
 (4U)

	)

4677 
	#RTC_DR_DT_Msk
 (0x3UL << 
RTC_DR_DT_Pos
è

	)

4678 
	#RTC_DR_DT
 
RTC_DR_DT_Msk


	)

4679 
	#RTC_DR_DT_0
 (0x1UL << 
RTC_DR_DT_Pos
è

	)

4680 
	#RTC_DR_DT_1
 (0x2UL << 
RTC_DR_DT_Pos
è

	)

4681 
	#RTC_DR_DU_Pos
 (0U)

	)

4682 
	#RTC_DR_DU_Msk
 (0xFUL << 
RTC_DR_DU_Pos
è

	)

4683 
	#RTC_DR_DU
 
RTC_DR_DU_Msk


	)

4684 
	#RTC_DR_DU_0
 (0x1UL << 
RTC_DR_DU_Pos
è

	)

4685 
	#RTC_DR_DU_1
 (0x2UL << 
RTC_DR_DU_Pos
è

	)

4686 
	#RTC_DR_DU_2
 (0x4UL << 
RTC_DR_DU_Pos
è

	)

4687 
	#RTC_DR_DU_3
 (0x8UL << 
RTC_DR_DU_Pos
è

	)

4690 
	#RTC_CR_COE_Pos
 (23U)

	)

4691 
	#RTC_CR_COE_Msk
 (0x1UL << 
RTC_CR_COE_Pos
è

	)

4692 
	#RTC_CR_COE
 
RTC_CR_COE_Msk


	)

4693 
	#RTC_CR_OSEL_Pos
 (21U)

	)

4694 
	#RTC_CR_OSEL_Msk
 (0x3UL << 
RTC_CR_OSEL_Pos
è

	)

4695 
	#RTC_CR_OSEL
 
RTC_CR_OSEL_Msk


	)

4696 
	#RTC_CR_OSEL_0
 (0x1UL << 
RTC_CR_OSEL_Pos
è

	)

4697 
	#RTC_CR_OSEL_1
 (0x2UL << 
RTC_CR_OSEL_Pos
è

	)

4698 
	#RTC_CR_POL_Pos
 (20U)

	)

4699 
	#RTC_CR_POL_Msk
 (0x1UL << 
RTC_CR_POL_Pos
è

	)

4700 
	#RTC_CR_POL
 
RTC_CR_POL_Msk


	)

4701 
	#RTC_CR_COSEL_Pos
 (19U)

	)

4702 
	#RTC_CR_COSEL_Msk
 (0x1UL << 
RTC_CR_COSEL_Pos
è

	)

4703 
	#RTC_CR_COSEL
 
RTC_CR_COSEL_Msk


	)

4704 
	#RTC_CR_BKP_Pos
 (18U)

	)

4705 
	#RTC_CR_BKP_Msk
 (0x1UL << 
RTC_CR_BKP_Pos
è

	)

4706 
	#RTC_CR_BKP
 
RTC_CR_BKP_Msk


	)

4707 
	#RTC_CR_SUB1H_Pos
 (17U)

	)

4708 
	#RTC_CR_SUB1H_Msk
 (0x1UL << 
RTC_CR_SUB1H_Pos
è

	)

4709 
	#RTC_CR_SUB1H
 
RTC_CR_SUB1H_Msk


	)

4710 
	#RTC_CR_ADD1H_Pos
 (16U)

	)

4711 
	#RTC_CR_ADD1H_Msk
 (0x1UL << 
RTC_CR_ADD1H_Pos
è

	)

4712 
	#RTC_CR_ADD1H
 
RTC_CR_ADD1H_Msk


	)

4713 
	#RTC_CR_TSIE_Pos
 (15U)

	)

4714 
	#RTC_CR_TSIE_Msk
 (0x1UL << 
RTC_CR_TSIE_Pos
è

	)

4715 
	#RTC_CR_TSIE
 
RTC_CR_TSIE_Msk


	)

4716 
	#RTC_CR_WUTIE_Pos
 (14U)

	)

4717 
	#RTC_CR_WUTIE_Msk
 (0x1UL << 
RTC_CR_WUTIE_Pos
è

	)

4718 
	#RTC_CR_WUTIE
 
RTC_CR_WUTIE_Msk


	)

4719 
	#RTC_CR_ALRBIE_Pos
 (13U)

	)

4720 
	#RTC_CR_ALRBIE_Msk
 (0x1UL << 
RTC_CR_ALRBIE_Pos
è

	)

4721 
	#RTC_CR_ALRBIE
 
RTC_CR_ALRBIE_Msk


	)

4722 
	#RTC_CR_ALRAIE_Pos
 (12U)

	)

4723 
	#RTC_CR_ALRAIE_Msk
 (0x1UL << 
RTC_CR_ALRAIE_Pos
è

	)

4724 
	#RTC_CR_ALRAIE
 
RTC_CR_ALRAIE_Msk


	)

4725 
	#RTC_CR_TSE_Pos
 (11U)

	)

4726 
	#RTC_CR_TSE_Msk
 (0x1UL << 
RTC_CR_TSE_Pos
è

	)

4727 
	#RTC_CR_TSE
 
RTC_CR_TSE_Msk


	)

4728 
	#RTC_CR_WUTE_Pos
 (10U)

	)

4729 
	#RTC_CR_WUTE_Msk
 (0x1UL << 
RTC_CR_WUTE_Pos
è

	)

4730 
	#RTC_CR_WUTE
 
RTC_CR_WUTE_Msk


	)

4731 
	#RTC_CR_ALRBE_Pos
 (9U)

	)

4732 
	#RTC_CR_ALRBE_Msk
 (0x1UL << 
RTC_CR_ALRBE_Pos
è

	)

4733 
	#RTC_CR_ALRBE
 
RTC_CR_ALRBE_Msk


	)

4734 
	#RTC_CR_ALRAE_Pos
 (8U)

	)

4735 
	#RTC_CR_ALRAE_Msk
 (0x1UL << 
RTC_CR_ALRAE_Pos
è

	)

4736 
	#RTC_CR_ALRAE
 
RTC_CR_ALRAE_Msk


	)

4737 
	#RTC_CR_DCE_Pos
 (7U)

	)

4738 
	#RTC_CR_DCE_Msk
 (0x1UL << 
RTC_CR_DCE_Pos
è

	)

4739 
	#RTC_CR_DCE
 
RTC_CR_DCE_Msk


	)

4740 
	#RTC_CR_FMT_Pos
 (6U)

	)

4741 
	#RTC_CR_FMT_Msk
 (0x1UL << 
RTC_CR_FMT_Pos
è

	)

4742 
	#RTC_CR_FMT
 
RTC_CR_FMT_Msk


	)

4743 
	#RTC_CR_BYPSHAD_Pos
 (5U)

	)

4744 
	#RTC_CR_BYPSHAD_Msk
 (0x1UL << 
RTC_CR_BYPSHAD_Pos
è

	)

4745 
	#RTC_CR_BYPSHAD
 
RTC_CR_BYPSHAD_Msk


	)

4746 
	#RTC_CR_REFCKON_Pos
 (4U)

	)

4747 
	#RTC_CR_REFCKON_Msk
 (0x1UL << 
RTC_CR_REFCKON_Pos
è

	)

4748 
	#RTC_CR_REFCKON
 
RTC_CR_REFCKON_Msk


	)

4749 
	#RTC_CR_TSEDGE_Pos
 (3U)

	)

4750 
	#RTC_CR_TSEDGE_Msk
 (0x1UL << 
RTC_CR_TSEDGE_Pos
è

	)

4751 
	#RTC_CR_TSEDGE
 
RTC_CR_TSEDGE_Msk


	)

4752 
	#RTC_CR_WUCKSEL_Pos
 (0U)

	)

4753 
	#RTC_CR_WUCKSEL_Msk
 (0x7UL << 
RTC_CR_WUCKSEL_Pos
è

	)

4754 
	#RTC_CR_WUCKSEL
 
RTC_CR_WUCKSEL_Msk


	)

4755 
	#RTC_CR_WUCKSEL_0
 (0x1UL << 
RTC_CR_WUCKSEL_Pos
è

	)

4756 
	#RTC_CR_WUCKSEL_1
 (0x2UL << 
RTC_CR_WUCKSEL_Pos
è

	)

4757 
	#RTC_CR_WUCKSEL_2
 (0x4UL << 
RTC_CR_WUCKSEL_Pos
è

	)

4760 
	#RTC_CR_BCK
 
RTC_CR_BKP


	)

4763 
	#RTC_ISR_RECALPF_Pos
 (16U)

	)

4764 
	#RTC_ISR_RECALPF_Msk
 (0x1UL << 
RTC_ISR_RECALPF_Pos
è

	)

4765 
	#RTC_ISR_RECALPF
 
RTC_ISR_RECALPF_Msk


	)

4766 
	#RTC_ISR_TAMP1F_Pos
 (13U)

	)

4767 
	#RTC_ISR_TAMP1F_Msk
 (0x1UL << 
RTC_ISR_TAMP1F_Pos
è

	)

4768 
	#RTC_ISR_TAMP1F
 
RTC_ISR_TAMP1F_Msk


	)

4769 
	#RTC_ISR_TAMP2F_Pos
 (14U)

	)

4770 
	#RTC_ISR_TAMP2F_Msk
 (0x1UL << 
RTC_ISR_TAMP2F_Pos
è

	)

4771 
	#RTC_ISR_TAMP2F
 
RTC_ISR_TAMP2F_Msk


	)

4772 
	#RTC_ISR_TSOVF_Pos
 (12U)

	)

4773 
	#RTC_ISR_TSOVF_Msk
 (0x1UL << 
RTC_ISR_TSOVF_Pos
è

	)

4774 
	#RTC_ISR_TSOVF
 
RTC_ISR_TSOVF_Msk


	)

4775 
	#RTC_ISR_TSF_Pos
 (11U)

	)

4776 
	#RTC_ISR_TSF_Msk
 (0x1UL << 
RTC_ISR_TSF_Pos
è

	)

4777 
	#RTC_ISR_TSF
 
RTC_ISR_TSF_Msk


	)

4778 
	#RTC_ISR_WUTF_Pos
 (10U)

	)

4779 
	#RTC_ISR_WUTF_Msk
 (0x1UL << 
RTC_ISR_WUTF_Pos
è

	)

4780 
	#RTC_ISR_WUTF
 
RTC_ISR_WUTF_Msk


	)

4781 
	#RTC_ISR_ALRBF_Pos
 (9U)

	)

4782 
	#RTC_ISR_ALRBF_Msk
 (0x1UL << 
RTC_ISR_ALRBF_Pos
è

	)

4783 
	#RTC_ISR_ALRBF
 
RTC_ISR_ALRBF_Msk


	)

4784 
	#RTC_ISR_ALRAF_Pos
 (8U)

	)

4785 
	#RTC_ISR_ALRAF_Msk
 (0x1UL << 
RTC_ISR_ALRAF_Pos
è

	)

4786 
	#RTC_ISR_ALRAF
 
RTC_ISR_ALRAF_Msk


	)

4787 
	#RTC_ISR_INIT_Pos
 (7U)

	)

4788 
	#RTC_ISR_INIT_Msk
 (0x1UL << 
RTC_ISR_INIT_Pos
è

	)

4789 
	#RTC_ISR_INIT
 
RTC_ISR_INIT_Msk


	)

4790 
	#RTC_ISR_INITF_Pos
 (6U)

	)

4791 
	#RTC_ISR_INITF_Msk
 (0x1UL << 
RTC_ISR_INITF_Pos
è

	)

4792 
	#RTC_ISR_INITF
 
RTC_ISR_INITF_Msk


	)

4793 
	#RTC_ISR_RSF_Pos
 (5U)

	)

4794 
	#RTC_ISR_RSF_Msk
 (0x1UL << 
RTC_ISR_RSF_Pos
è

	)

4795 
	#RTC_ISR_RSF
 
RTC_ISR_RSF_Msk


	)

4796 
	#RTC_ISR_INITS_Pos
 (4U)

	)

4797 
	#RTC_ISR_INITS_Msk
 (0x1UL << 
RTC_ISR_INITS_Pos
è

	)

4798 
	#RTC_ISR_INITS
 
RTC_ISR_INITS_Msk


	)

4799 
	#RTC_ISR_SHPF_Pos
 (3U)

	)

4800 
	#RTC_ISR_SHPF_Msk
 (0x1UL << 
RTC_ISR_SHPF_Pos
è

	)

4801 
	#RTC_ISR_SHPF
 
RTC_ISR_SHPF_Msk


	)

4802 
	#RTC_ISR_WUTWF_Pos
 (2U)

	)

4803 
	#RTC_ISR_WUTWF_Msk
 (0x1UL << 
RTC_ISR_WUTWF_Pos
è

	)

4804 
	#RTC_ISR_WUTWF
 
RTC_ISR_WUTWF_Msk


	)

4805 
	#RTC_ISR_ALRBWF_Pos
 (1U)

	)

4806 
	#RTC_ISR_ALRBWF_Msk
 (0x1UL << 
RTC_ISR_ALRBWF_Pos
è

	)

4807 
	#RTC_ISR_ALRBWF
 
RTC_ISR_ALRBWF_Msk


	)

4808 
	#RTC_ISR_ALRAWF_Pos
 (0U)

	)

4809 
	#RTC_ISR_ALRAWF_Msk
 (0x1UL << 
RTC_ISR_ALRAWF_Pos
è

	)

4810 
	#RTC_ISR_ALRAWF
 
RTC_ISR_ALRAWF_Msk


	)

4813 
	#RTC_PRER_PREDIV_A_Pos
 (16U)

	)

4814 
	#RTC_PRER_PREDIV_A_Msk
 (0x7FUL << 
RTC_PRER_PREDIV_A_Pos
è

	)

4815 
	#RTC_PRER_PREDIV_A
 
RTC_PRER_PREDIV_A_Msk


	)

4816 
	#RTC_PRER_PREDIV_S_Pos
 (0U)

	)

4817 
	#RTC_PRER_PREDIV_S_Msk
 (0x7FFFUL << 
RTC_PRER_PREDIV_S_Pos
è

	)

4818 
	#RTC_PRER_PREDIV_S
 
RTC_PRER_PREDIV_S_Msk


	)

4821 
	#RTC_WUTR_WUT_Pos
 (0U)

	)

4822 
	#RTC_WUTR_WUT_Msk
 (0xFFFFUL << 
RTC_WUTR_WUT_Pos
è

	)

4823 
	#RTC_WUTR_WUT
 
RTC_WUTR_WUT_Msk


	)

4826 
	#RTC_CALIBR_DCS_Pos
 (7U)

	)

4827 
	#RTC_CALIBR_DCS_Msk
 (0x1UL << 
RTC_CALIBR_DCS_Pos
è

	)

4828 
	#RTC_CALIBR_DCS
 
RTC_CALIBR_DCS_Msk


	)

4829 
	#RTC_CALIBR_DC_Pos
 (0U)

	)

4830 
	#RTC_CALIBR_DC_Msk
 (0x1FUL << 
RTC_CALIBR_DC_Pos
è

	)

4831 
	#RTC_CALIBR_DC
 
RTC_CALIBR_DC_Msk


	)

4834 
	#RTC_ALRMAR_MSK4_Pos
 (31U)

	)

4835 
	#RTC_ALRMAR_MSK4_Msk
 (0x1UL << 
RTC_ALRMAR_MSK4_Pos
è

	)

4836 
	#RTC_ALRMAR_MSK4
 
RTC_ALRMAR_MSK4_Msk


	)

4837 
	#RTC_ALRMAR_WDSEL_Pos
 (30U)

	)

4838 
	#RTC_ALRMAR_WDSEL_Msk
 (0x1UL << 
RTC_ALRMAR_WDSEL_Pos
è

	)

4839 
	#RTC_ALRMAR_WDSEL
 
RTC_ALRMAR_WDSEL_Msk


	)

4840 
	#RTC_ALRMAR_DT_Pos
 (28U)

	)

4841 
	#RTC_ALRMAR_DT_Msk
 (0x3UL << 
RTC_ALRMAR_DT_Pos
è

	)

4842 
	#RTC_ALRMAR_DT
 
RTC_ALRMAR_DT_Msk


	)

4843 
	#RTC_ALRMAR_DT_0
 (0x1UL << 
RTC_ALRMAR_DT_Pos
è

	)

4844 
	#RTC_ALRMAR_DT_1
 (0x2UL << 
RTC_ALRMAR_DT_Pos
è

	)

4845 
	#RTC_ALRMAR_DU_Pos
 (24U)

	)

4846 
	#RTC_ALRMAR_DU_Msk
 (0xFUL << 
RTC_ALRMAR_DU_Pos
è

	)

4847 
	#RTC_ALRMAR_DU
 
RTC_ALRMAR_DU_Msk


	)

4848 
	#RTC_ALRMAR_DU_0
 (0x1UL << 
RTC_ALRMAR_DU_Pos
è

	)

4849 
	#RTC_ALRMAR_DU_1
 (0x2UL << 
RTC_ALRMAR_DU_Pos
è

	)

4850 
	#RTC_ALRMAR_DU_2
 (0x4UL << 
RTC_ALRMAR_DU_Pos
è

	)

4851 
	#RTC_ALRMAR_DU_3
 (0x8UL << 
RTC_ALRMAR_DU_Pos
è

	)

4852 
	#RTC_ALRMAR_MSK3_Pos
 (23U)

	)

4853 
	#RTC_ALRMAR_MSK3_Msk
 (0x1UL << 
RTC_ALRMAR_MSK3_Pos
è

	)

4854 
	#RTC_ALRMAR_MSK3
 
RTC_ALRMAR_MSK3_Msk


	)

4855 
	#RTC_ALRMAR_PM_Pos
 (22U)

	)

4856 
	#RTC_ALRMAR_PM_Msk
 (0x1UL << 
RTC_ALRMAR_PM_Pos
è

	)

4857 
	#RTC_ALRMAR_PM
 
RTC_ALRMAR_PM_Msk


	)

4858 
	#RTC_ALRMAR_HT_Pos
 (20U)

	)

4859 
	#RTC_ALRMAR_HT_Msk
 (0x3UL << 
RTC_ALRMAR_HT_Pos
è

	)

4860 
	#RTC_ALRMAR_HT
 
RTC_ALRMAR_HT_Msk


	)

4861 
	#RTC_ALRMAR_HT_0
 (0x1UL << 
RTC_ALRMAR_HT_Pos
è

	)

4862 
	#RTC_ALRMAR_HT_1
 (0x2UL << 
RTC_ALRMAR_HT_Pos
è

	)

4863 
	#RTC_ALRMAR_HU_Pos
 (16U)

	)

4864 
	#RTC_ALRMAR_HU_Msk
 (0xFUL << 
RTC_ALRMAR_HU_Pos
è

	)

4865 
	#RTC_ALRMAR_HU
 
RTC_ALRMAR_HU_Msk


	)

4866 
	#RTC_ALRMAR_HU_0
 (0x1UL << 
RTC_ALRMAR_HU_Pos
è

	)

4867 
	#RTC_ALRMAR_HU_1
 (0x2UL << 
RTC_ALRMAR_HU_Pos
è

	)

4868 
	#RTC_ALRMAR_HU_2
 (0x4UL << 
RTC_ALRMAR_HU_Pos
è

	)

4869 
	#RTC_ALRMAR_HU_3
 (0x8UL << 
RTC_ALRMAR_HU_Pos
è

	)

4870 
	#RTC_ALRMAR_MSK2_Pos
 (15U)

	)

4871 
	#RTC_ALRMAR_MSK2_Msk
 (0x1UL << 
RTC_ALRMAR_MSK2_Pos
è

	)

4872 
	#RTC_ALRMAR_MSK2
 
RTC_ALRMAR_MSK2_Msk


	)

4873 
	#RTC_ALRMAR_MNT_Pos
 (12U)

	)

4874 
	#RTC_ALRMAR_MNT_Msk
 (0x7UL << 
RTC_ALRMAR_MNT_Pos
è

	)

4875 
	#RTC_ALRMAR_MNT
 
RTC_ALRMAR_MNT_Msk


	)

4876 
	#RTC_ALRMAR_MNT_0
 (0x1UL << 
RTC_ALRMAR_MNT_Pos
è

	)

4877 
	#RTC_ALRMAR_MNT_1
 (0x2UL << 
RTC_ALRMAR_MNT_Pos
è

	)

4878 
	#RTC_ALRMAR_MNT_2
 (0x4UL << 
RTC_ALRMAR_MNT_Pos
è

	)

4879 
	#RTC_ALRMAR_MNU_Pos
 (8U)

	)

4880 
	#RTC_ALRMAR_MNU_Msk
 (0xFUL << 
RTC_ALRMAR_MNU_Pos
è

	)

4881 
	#RTC_ALRMAR_MNU
 
RTC_ALRMAR_MNU_Msk


	)

4882 
	#RTC_ALRMAR_MNU_0
 (0x1UL << 
RTC_ALRMAR_MNU_Pos
è

	)

4883 
	#RTC_ALRMAR_MNU_1
 (0x2UL << 
RTC_ALRMAR_MNU_Pos
è

	)

4884 
	#RTC_ALRMAR_MNU_2
 (0x4UL << 
RTC_ALRMAR_MNU_Pos
è

	)

4885 
	#RTC_ALRMAR_MNU_3
 (0x8UL << 
RTC_ALRMAR_MNU_Pos
è

	)

4886 
	#RTC_ALRMAR_MSK1_Pos
 (7U)

	)

4887 
	#RTC_ALRMAR_MSK1_Msk
 (0x1UL << 
RTC_ALRMAR_MSK1_Pos
è

	)

4888 
	#RTC_ALRMAR_MSK1
 
RTC_ALRMAR_MSK1_Msk


	)

4889 
	#RTC_ALRMAR_ST_Pos
 (4U)

	)

4890 
	#RTC_ALRMAR_ST_Msk
 (0x7UL << 
RTC_ALRMAR_ST_Pos
è

	)

4891 
	#RTC_ALRMAR_ST
 
RTC_ALRMAR_ST_Msk


	)

4892 
	#RTC_ALRMAR_ST_0
 (0x1UL << 
RTC_ALRMAR_ST_Pos
è

	)

4893 
	#RTC_ALRMAR_ST_1
 (0x2UL << 
RTC_ALRMAR_ST_Pos
è

	)

4894 
	#RTC_ALRMAR_ST_2
 (0x4UL << 
RTC_ALRMAR_ST_Pos
è

	)

4895 
	#RTC_ALRMAR_SU_Pos
 (0U)

	)

4896 
	#RTC_ALRMAR_SU_Msk
 (0xFUL << 
RTC_ALRMAR_SU_Pos
è

	)

4897 
	#RTC_ALRMAR_SU
 
RTC_ALRMAR_SU_Msk


	)

4898 
	#RTC_ALRMAR_SU_0
 (0x1UL << 
RTC_ALRMAR_SU_Pos
è

	)

4899 
	#RTC_ALRMAR_SU_1
 (0x2UL << 
RTC_ALRMAR_SU_Pos
è

	)

4900 
	#RTC_ALRMAR_SU_2
 (0x4UL << 
RTC_ALRMAR_SU_Pos
è

	)

4901 
	#RTC_ALRMAR_SU_3
 (0x8UL << 
RTC_ALRMAR_SU_Pos
è

	)

4904 
	#RTC_ALRMBR_MSK4_Pos
 (31U)

	)

4905 
	#RTC_ALRMBR_MSK4_Msk
 (0x1UL << 
RTC_ALRMBR_MSK4_Pos
è

	)

4906 
	#RTC_ALRMBR_MSK4
 
RTC_ALRMBR_MSK4_Msk


	)

4907 
	#RTC_ALRMBR_WDSEL_Pos
 (30U)

	)

4908 
	#RTC_ALRMBR_WDSEL_Msk
 (0x1UL << 
RTC_ALRMBR_WDSEL_Pos
è

	)

4909 
	#RTC_ALRMBR_WDSEL
 
RTC_ALRMBR_WDSEL_Msk


	)

4910 
	#RTC_ALRMBR_DT_Pos
 (28U)

	)

4911 
	#RTC_ALRMBR_DT_Msk
 (0x3UL << 
RTC_ALRMBR_DT_Pos
è

	)

4912 
	#RTC_ALRMBR_DT
 
RTC_ALRMBR_DT_Msk


	)

4913 
	#RTC_ALRMBR_DT_0
 (0x1UL << 
RTC_ALRMBR_DT_Pos
è

	)

4914 
	#RTC_ALRMBR_DT_1
 (0x2UL << 
RTC_ALRMBR_DT_Pos
è

	)

4915 
	#RTC_ALRMBR_DU_Pos
 (24U)

	)

4916 
	#RTC_ALRMBR_DU_Msk
 (0xFUL << 
RTC_ALRMBR_DU_Pos
è

	)

4917 
	#RTC_ALRMBR_DU
 
RTC_ALRMBR_DU_Msk


	)

4918 
	#RTC_ALRMBR_DU_0
 (0x1UL << 
RTC_ALRMBR_DU_Pos
è

	)

4919 
	#RTC_ALRMBR_DU_1
 (0x2UL << 
RTC_ALRMBR_DU_Pos
è

	)

4920 
	#RTC_ALRMBR_DU_2
 (0x4UL << 
RTC_ALRMBR_DU_Pos
è

	)

4921 
	#RTC_ALRMBR_DU_3
 (0x8UL << 
RTC_ALRMBR_DU_Pos
è

	)

4922 
	#RTC_ALRMBR_MSK3_Pos
 (23U)

	)

4923 
	#RTC_ALRMBR_MSK3_Msk
 (0x1UL << 
RTC_ALRMBR_MSK3_Pos
è

	)

4924 
	#RTC_ALRMBR_MSK3
 
RTC_ALRMBR_MSK3_Msk


	)

4925 
	#RTC_ALRMBR_PM_Pos
 (22U)

	)

4926 
	#RTC_ALRMBR_PM_Msk
 (0x1UL << 
RTC_ALRMBR_PM_Pos
è

	)

4927 
	#RTC_ALRMBR_PM
 
RTC_ALRMBR_PM_Msk


	)

4928 
	#RTC_ALRMBR_HT_Pos
 (20U)

	)

4929 
	#RTC_ALRMBR_HT_Msk
 (0x3UL << 
RTC_ALRMBR_HT_Pos
è

	)

4930 
	#RTC_ALRMBR_HT
 
RTC_ALRMBR_HT_Msk


	)

4931 
	#RTC_ALRMBR_HT_0
 (0x1UL << 
RTC_ALRMBR_HT_Pos
è

	)

4932 
	#RTC_ALRMBR_HT_1
 (0x2UL << 
RTC_ALRMBR_HT_Pos
è

	)

4933 
	#RTC_ALRMBR_HU_Pos
 (16U)

	)

4934 
	#RTC_ALRMBR_HU_Msk
 (0xFUL << 
RTC_ALRMBR_HU_Pos
è

	)

4935 
	#RTC_ALRMBR_HU
 
RTC_ALRMBR_HU_Msk


	)

4936 
	#RTC_ALRMBR_HU_0
 (0x1UL << 
RTC_ALRMBR_HU_Pos
è

	)

4937 
	#RTC_ALRMBR_HU_1
 (0x2UL << 
RTC_ALRMBR_HU_Pos
è

	)

4938 
	#RTC_ALRMBR_HU_2
 (0x4UL << 
RTC_ALRMBR_HU_Pos
è

	)

4939 
	#RTC_ALRMBR_HU_3
 (0x8UL << 
RTC_ALRMBR_HU_Pos
è

	)

4940 
	#RTC_ALRMBR_MSK2_Pos
 (15U)

	)

4941 
	#RTC_ALRMBR_MSK2_Msk
 (0x1UL << 
RTC_ALRMBR_MSK2_Pos
è

	)

4942 
	#RTC_ALRMBR_MSK2
 
RTC_ALRMBR_MSK2_Msk


	)

4943 
	#RTC_ALRMBR_MNT_Pos
 (12U)

	)

4944 
	#RTC_ALRMBR_MNT_Msk
 (0x7UL << 
RTC_ALRMBR_MNT_Pos
è

	)

4945 
	#RTC_ALRMBR_MNT
 
RTC_ALRMBR_MNT_Msk


	)

4946 
	#RTC_ALRMBR_MNT_0
 (0x1UL << 
RTC_ALRMBR_MNT_Pos
è

	)

4947 
	#RTC_ALRMBR_MNT_1
 (0x2UL << 
RTC_ALRMBR_MNT_Pos
è

	)

4948 
	#RTC_ALRMBR_MNT_2
 (0x4UL << 
RTC_ALRMBR_MNT_Pos
è

	)

4949 
	#RTC_ALRMBR_MNU_Pos
 (8U)

	)

4950 
	#RTC_ALRMBR_MNU_Msk
 (0xFUL << 
RTC_ALRMBR_MNU_Pos
è

	)

4951 
	#RTC_ALRMBR_MNU
 
RTC_ALRMBR_MNU_Msk


	)

4952 
	#RTC_ALRMBR_MNU_0
 (0x1UL << 
RTC_ALRMBR_MNU_Pos
è

	)

4953 
	#RTC_ALRMBR_MNU_1
 (0x2UL << 
RTC_ALRMBR_MNU_Pos
è

	)

4954 
	#RTC_ALRMBR_MNU_2
 (0x4UL << 
RTC_ALRMBR_MNU_Pos
è

	)

4955 
	#RTC_ALRMBR_MNU_3
 (0x8UL << 
RTC_ALRMBR_MNU_Pos
è

	)

4956 
	#RTC_ALRMBR_MSK1_Pos
 (7U)

	)

4957 
	#RTC_ALRMBR_MSK1_Msk
 (0x1UL << 
RTC_ALRMBR_MSK1_Pos
è

	)

4958 
	#RTC_ALRMBR_MSK1
 
RTC_ALRMBR_MSK1_Msk


	)

4959 
	#RTC_ALRMBR_ST_Pos
 (4U)

	)

4960 
	#RTC_ALRMBR_ST_Msk
 (0x7UL << 
RTC_ALRMBR_ST_Pos
è

	)

4961 
	#RTC_ALRMBR_ST
 
RTC_ALRMBR_ST_Msk


	)

4962 
	#RTC_ALRMBR_ST_0
 (0x1UL << 
RTC_ALRMBR_ST_Pos
è

	)

4963 
	#RTC_ALRMBR_ST_1
 (0x2UL << 
RTC_ALRMBR_ST_Pos
è

	)

4964 
	#RTC_ALRMBR_ST_2
 (0x4UL << 
RTC_ALRMBR_ST_Pos
è

	)

4965 
	#RTC_ALRMBR_SU_Pos
 (0U)

	)

4966 
	#RTC_ALRMBR_SU_Msk
 (0xFUL << 
RTC_ALRMBR_SU_Pos
è

	)

4967 
	#RTC_ALRMBR_SU
 
RTC_ALRMBR_SU_Msk


	)

4968 
	#RTC_ALRMBR_SU_0
 (0x1UL << 
RTC_ALRMBR_SU_Pos
è

	)

4969 
	#RTC_ALRMBR_SU_1
 (0x2UL << 
RTC_ALRMBR_SU_Pos
è

	)

4970 
	#RTC_ALRMBR_SU_2
 (0x4UL << 
RTC_ALRMBR_SU_Pos
è

	)

4971 
	#RTC_ALRMBR_SU_3
 (0x8UL << 
RTC_ALRMBR_SU_Pos
è

	)

4974 
	#RTC_WPR_KEY_Pos
 (0U)

	)

4975 
	#RTC_WPR_KEY_Msk
 (0xFFUL << 
RTC_WPR_KEY_Pos
è

	)

4976 
	#RTC_WPR_KEY
 
RTC_WPR_KEY_Msk


	)

4979 
	#RTC_SSR_SS_Pos
 (0U)

	)

4980 
	#RTC_SSR_SS_Msk
 (0xFFFFUL << 
RTC_SSR_SS_Pos
è

	)

4981 
	#RTC_SSR_SS
 
RTC_SSR_SS_Msk


	)

4984 
	#RTC_SHIFTR_SUBFS_Pos
 (0U)

	)

4985 
	#RTC_SHIFTR_SUBFS_Msk
 (0x7FFFUL << 
RTC_SHIFTR_SUBFS_Pos
è

	)

4986 
	#RTC_SHIFTR_SUBFS
 
RTC_SHIFTR_SUBFS_Msk


	)

4987 
	#RTC_SHIFTR_ADD1S_Pos
 (31U)

	)

4988 
	#RTC_SHIFTR_ADD1S_Msk
 (0x1UL << 
RTC_SHIFTR_ADD1S_Pos
è

	)

4989 
	#RTC_SHIFTR_ADD1S
 
RTC_SHIFTR_ADD1S_Msk


	)

4992 
	#RTC_TSTR_PM_Pos
 (22U)

	)

4993 
	#RTC_TSTR_PM_Msk
 (0x1UL << 
RTC_TSTR_PM_Pos
è

	)

4994 
	#RTC_TSTR_PM
 
RTC_TSTR_PM_Msk


	)

4995 
	#RTC_TSTR_HT_Pos
 (20U)

	)

4996 
	#RTC_TSTR_HT_Msk
 (0x3UL << 
RTC_TSTR_HT_Pos
è

	)

4997 
	#RTC_TSTR_HT
 
RTC_TSTR_HT_Msk


	)

4998 
	#RTC_TSTR_HT_0
 (0x1UL << 
RTC_TSTR_HT_Pos
è

	)

4999 
	#RTC_TSTR_HT_1
 (0x2UL << 
RTC_TSTR_HT_Pos
è

	)

5000 
	#RTC_TSTR_HU_Pos
 (16U)

	)

5001 
	#RTC_TSTR_HU_Msk
 (0xFUL << 
RTC_TSTR_HU_Pos
è

	)

5002 
	#RTC_TSTR_HU
 
RTC_TSTR_HU_Msk


	)

5003 
	#RTC_TSTR_HU_0
 (0x1UL << 
RTC_TSTR_HU_Pos
è

	)

5004 
	#RTC_TSTR_HU_1
 (0x2UL << 
RTC_TSTR_HU_Pos
è

	)

5005 
	#RTC_TSTR_HU_2
 (0x4UL << 
RTC_TSTR_HU_Pos
è

	)

5006 
	#RTC_TSTR_HU_3
 (0x8UL << 
RTC_TSTR_HU_Pos
è

	)

5007 
	#RTC_TSTR_MNT_Pos
 (12U)

	)

5008 
	#RTC_TSTR_MNT_Msk
 (0x7UL << 
RTC_TSTR_MNT_Pos
è

	)

5009 
	#RTC_TSTR_MNT
 
RTC_TSTR_MNT_Msk


	)

5010 
	#RTC_TSTR_MNT_0
 (0x1UL << 
RTC_TSTR_MNT_Pos
è

	)

5011 
	#RTC_TSTR_MNT_1
 (0x2UL << 
RTC_TSTR_MNT_Pos
è

	)

5012 
	#RTC_TSTR_MNT_2
 (0x4UL << 
RTC_TSTR_MNT_Pos
è

	)

5013 
	#RTC_TSTR_MNU_Pos
 (8U)

	)

5014 
	#RTC_TSTR_MNU_Msk
 (0xFUL << 
RTC_TSTR_MNU_Pos
è

	)

5015 
	#RTC_TSTR_MNU
 
RTC_TSTR_MNU_Msk


	)

5016 
	#RTC_TSTR_MNU_0
 (0x1UL << 
RTC_TSTR_MNU_Pos
è

	)

5017 
	#RTC_TSTR_MNU_1
 (0x2UL << 
RTC_TSTR_MNU_Pos
è

	)

5018 
	#RTC_TSTR_MNU_2
 (0x4UL << 
RTC_TSTR_MNU_Pos
è

	)

5019 
	#RTC_TSTR_MNU_3
 (0x8UL << 
RTC_TSTR_MNU_Pos
è

	)

5020 
	#RTC_TSTR_ST_Pos
 (4U)

	)

5021 
	#RTC_TSTR_ST_Msk
 (0x7UL << 
RTC_TSTR_ST_Pos
è

	)

5022 
	#RTC_TSTR_ST
 
RTC_TSTR_ST_Msk


	)

5023 
	#RTC_TSTR_ST_0
 (0x1UL << 
RTC_TSTR_ST_Pos
è

	)

5024 
	#RTC_TSTR_ST_1
 (0x2UL << 
RTC_TSTR_ST_Pos
è

	)

5025 
	#RTC_TSTR_ST_2
 (0x4UL << 
RTC_TSTR_ST_Pos
è

	)

5026 
	#RTC_TSTR_SU_Pos
 (0U)

	)

5027 
	#RTC_TSTR_SU_Msk
 (0xFUL << 
RTC_TSTR_SU_Pos
è

	)

5028 
	#RTC_TSTR_SU
 
RTC_TSTR_SU_Msk


	)

5029 
	#RTC_TSTR_SU_0
 (0x1UL << 
RTC_TSTR_SU_Pos
è

	)

5030 
	#RTC_TSTR_SU_1
 (0x2UL << 
RTC_TSTR_SU_Pos
è

	)

5031 
	#RTC_TSTR_SU_2
 (0x4UL << 
RTC_TSTR_SU_Pos
è

	)

5032 
	#RTC_TSTR_SU_3
 (0x8UL << 
RTC_TSTR_SU_Pos
è

	)

5035 
	#RTC_TSDR_WDU_Pos
 (13U)

	)

5036 
	#RTC_TSDR_WDU_Msk
 (0x7UL << 
RTC_TSDR_WDU_Pos
è

	)

5037 
	#RTC_TSDR_WDU
 
RTC_TSDR_WDU_Msk


	)

5038 
	#RTC_TSDR_WDU_0
 (0x1UL << 
RTC_TSDR_WDU_Pos
è

	)

5039 
	#RTC_TSDR_WDU_1
 (0x2UL << 
RTC_TSDR_WDU_Pos
è

	)

5040 
	#RTC_TSDR_WDU_2
 (0x4UL << 
RTC_TSDR_WDU_Pos
è

	)

5041 
	#RTC_TSDR_MT_Pos
 (12U)

	)

5042 
	#RTC_TSDR_MT_Msk
 (0x1UL << 
RTC_TSDR_MT_Pos
è

	)

5043 
	#RTC_TSDR_MT
 
RTC_TSDR_MT_Msk


	)

5044 
	#RTC_TSDR_MU_Pos
 (8U)

	)

5045 
	#RTC_TSDR_MU_Msk
 (0xFUL << 
RTC_TSDR_MU_Pos
è

	)

5046 
	#RTC_TSDR_MU
 
RTC_TSDR_MU_Msk


	)

5047 
	#RTC_TSDR_MU_0
 (0x1UL << 
RTC_TSDR_MU_Pos
è

	)

5048 
	#RTC_TSDR_MU_1
 (0x2UL << 
RTC_TSDR_MU_Pos
è

	)

5049 
	#RTC_TSDR_MU_2
 (0x4UL << 
RTC_TSDR_MU_Pos
è

	)

5050 
	#RTC_TSDR_MU_3
 (0x8UL << 
RTC_TSDR_MU_Pos
è

	)

5051 
	#RTC_TSDR_DT_Pos
 (4U)

	)

5052 
	#RTC_TSDR_DT_Msk
 (0x3UL << 
RTC_TSDR_DT_Pos
è

	)

5053 
	#RTC_TSDR_DT
 
RTC_TSDR_DT_Msk


	)

5054 
	#RTC_TSDR_DT_0
 (0x1UL << 
RTC_TSDR_DT_Pos
è

	)

5055 
	#RTC_TSDR_DT_1
 (0x2UL << 
RTC_TSDR_DT_Pos
è

	)

5056 
	#RTC_TSDR_DU_Pos
 (0U)

	)

5057 
	#RTC_TSDR_DU_Msk
 (0xFUL << 
RTC_TSDR_DU_Pos
è

	)

5058 
	#RTC_TSDR_DU
 
RTC_TSDR_DU_Msk


	)

5059 
	#RTC_TSDR_DU_0
 (0x1UL << 
RTC_TSDR_DU_Pos
è

	)

5060 
	#RTC_TSDR_DU_1
 (0x2UL << 
RTC_TSDR_DU_Pos
è

	)

5061 
	#RTC_TSDR_DU_2
 (0x4UL << 
RTC_TSDR_DU_Pos
è

	)

5062 
	#RTC_TSDR_DU_3
 (0x8UL << 
RTC_TSDR_DU_Pos
è

	)

5065 
	#RTC_TSSSR_SS_Pos
 (0U)

	)

5066 
	#RTC_TSSSR_SS_Msk
 (0xFFFFUL << 
RTC_TSSSR_SS_Pos
è

	)

5067 
	#RTC_TSSSR_SS
 
RTC_TSSSR_SS_Msk


	)

5070 
	#RTC_CALR_CALP_Pos
 (15U)

	)

5071 
	#RTC_CALR_CALP_Msk
 (0x1UL << 
RTC_CALR_CALP_Pos
è

	)

5072 
	#RTC_CALR_CALP
 
RTC_CALR_CALP_Msk


	)

5073 
	#RTC_CALR_CALW8_Pos
 (14U)

	)

5074 
	#RTC_CALR_CALW8_Msk
 (0x1UL << 
RTC_CALR_CALW8_Pos
è

	)

5075 
	#RTC_CALR_CALW8
 
RTC_CALR_CALW8_Msk


	)

5076 
	#RTC_CALR_CALW16_Pos
 (13U)

	)

5077 
	#RTC_CALR_CALW16_Msk
 (0x1UL << 
RTC_CALR_CALW16_Pos
è

	)

5078 
	#RTC_CALR_CALW16
 
RTC_CALR_CALW16_Msk


	)

5079 
	#RTC_CALR_CALM_Pos
 (0U)

	)

5080 
	#RTC_CALR_CALM_Msk
 (0x1FFUL << 
RTC_CALR_CALM_Pos
è

	)

5081 
	#RTC_CALR_CALM
 
RTC_CALR_CALM_Msk


	)

5082 
	#RTC_CALR_CALM_0
 (0x001UL << 
RTC_CALR_CALM_Pos
è

	)

5083 
	#RTC_CALR_CALM_1
 (0x002UL << 
RTC_CALR_CALM_Pos
è

	)

5084 
	#RTC_CALR_CALM_2
 (0x004UL << 
RTC_CALR_CALM_Pos
è

	)

5085 
	#RTC_CALR_CALM_3
 (0x008UL << 
RTC_CALR_CALM_Pos
è

	)

5086 
	#RTC_CALR_CALM_4
 (0x010UL << 
RTC_CALR_CALM_Pos
è

	)

5087 
	#RTC_CALR_CALM_5
 (0x020UL << 
RTC_CALR_CALM_Pos
è

	)

5088 
	#RTC_CALR_CALM_6
 (0x040UL << 
RTC_CALR_CALM_Pos
è

	)

5089 
	#RTC_CALR_CALM_7
 (0x080UL << 
RTC_CALR_CALM_Pos
è

	)

5090 
	#RTC_CALR_CALM_8
 (0x100UL << 
RTC_CALR_CALM_Pos
è

	)

5093 
	#RTC_TAFCR_ALARMOUTTYPE_Pos
 (18U)

	)

5094 
	#RTC_TAFCR_ALARMOUTTYPE_Msk
 (0x1UL << 
RTC_TAFCR_ALARMOUTTYPE_Pos
è

	)

5095 
	#RTC_TAFCR_ALARMOUTTYPE
 
RTC_TAFCR_ALARMOUTTYPE_Msk


	)

5096 
	#RTC_TAFCR_TSINSEL_Pos
 (17U)

	)

5097 
	#RTC_TAFCR_TSINSEL_Msk
 (0x1UL << 
RTC_TAFCR_TSINSEL_Pos
è

	)

5098 
	#RTC_TAFCR_TSINSEL
 
RTC_TAFCR_TSINSEL_Msk


	)

5099 
	#RTC_TAFCR_TAMP1INSEL_Pos
 (16U)

	)

5100 
	#RTC_TAFCR_TAMP1INSEL_Msk
 (0x1UL << 
RTC_TAFCR_TAMP1INSEL_Pos
è

	)

5101 
	#RTC_TAFCR_TAMP1INSEL
 
RTC_TAFCR_TAMP1INSEL_Msk


	)

5102 
	#RTC_TAFCR_TAMPPUDIS_Pos
 (15U)

	)

5103 
	#RTC_TAFCR_TAMPPUDIS_Msk
 (0x1UL << 
RTC_TAFCR_TAMPPUDIS_Pos
è

	)

5104 
	#RTC_TAFCR_TAMPPUDIS
 
RTC_TAFCR_TAMPPUDIS_Msk


	)

5105 
	#RTC_TAFCR_TAMPPRCH_Pos
 (13U)

	)

5106 
	#RTC_TAFCR_TAMPPRCH_Msk
 (0x3UL << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

5107 
	#RTC_TAFCR_TAMPPRCH
 
RTC_TAFCR_TAMPPRCH_Msk


	)

5108 
	#RTC_TAFCR_TAMPPRCH_0
 (0x1UL << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

5109 
	#RTC_TAFCR_TAMPPRCH_1
 (0x2UL << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

5110 
	#RTC_TAFCR_TAMPFLT_Pos
 (11U)

	)

5111 
	#RTC_TAFCR_TAMPFLT_Msk
 (0x3UL << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

5112 
	#RTC_TAFCR_TAMPFLT
 
RTC_TAFCR_TAMPFLT_Msk


	)

5113 
	#RTC_TAFCR_TAMPFLT_0
 (0x1UL << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

5114 
	#RTC_TAFCR_TAMPFLT_1
 (0x2UL << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

5115 
	#RTC_TAFCR_TAMPFREQ_Pos
 (8U)

	)

5116 
	#RTC_TAFCR_TAMPFREQ_Msk
 (0x7UL << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

5117 
	#RTC_TAFCR_TAMPFREQ
 
RTC_TAFCR_TAMPFREQ_Msk


	)

5118 
	#RTC_TAFCR_TAMPFREQ_0
 (0x1UL << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

5119 
	#RTC_TAFCR_TAMPFREQ_1
 (0x2UL << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

5120 
	#RTC_TAFCR_TAMPFREQ_2
 (0x4UL << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

5121 
	#RTC_TAFCR_TAMPTS_Pos
 (7U)

	)

5122 
	#RTC_TAFCR_TAMPTS_Msk
 (0x1UL << 
RTC_TAFCR_TAMPTS_Pos
è

	)

5123 
	#RTC_TAFCR_TAMPTS
 
RTC_TAFCR_TAMPTS_Msk


	)

5124 
	#RTC_TAFCR_TAMP2TRG_Pos
 (4U)

	)

5125 
	#RTC_TAFCR_TAMP2TRG_Msk
 (0x1UL << 
RTC_TAFCR_TAMP2TRG_Pos
è

	)

5126 
	#RTC_TAFCR_TAMP2TRG
 
RTC_TAFCR_TAMP2TRG_Msk


	)

5127 
	#RTC_TAFCR_TAMP2E_Pos
 (3U)

	)

5128 
	#RTC_TAFCR_TAMP2E_Msk
 (0x1UL << 
RTC_TAFCR_TAMP2E_Pos
è

	)

5129 
	#RTC_TAFCR_TAMP2E
 
RTC_TAFCR_TAMP2E_Msk


	)

5130 
	#RTC_TAFCR_TAMPIE_Pos
 (2U)

	)

5131 
	#RTC_TAFCR_TAMPIE_Msk
 (0x1UL << 
RTC_TAFCR_TAMPIE_Pos
è

	)

5132 
	#RTC_TAFCR_TAMPIE
 
RTC_TAFCR_TAMPIE_Msk


	)

5133 
	#RTC_TAFCR_TAMP1TRG_Pos
 (1U)

	)

5134 
	#RTC_TAFCR_TAMP1TRG_Msk
 (0x1UL << 
RTC_TAFCR_TAMP1TRG_Pos
è

	)

5135 
	#RTC_TAFCR_TAMP1TRG
 
RTC_TAFCR_TAMP1TRG_Msk


	)

5136 
	#RTC_TAFCR_TAMP1E_Pos
 (0U)

	)

5137 
	#RTC_TAFCR_TAMP1E_Msk
 (0x1UL << 
RTC_TAFCR_TAMP1E_Pos
è

	)

5138 
	#RTC_TAFCR_TAMP1E
 
RTC_TAFCR_TAMP1E_Msk


	)

5141 
	#RTC_TAFCR_TAMPINSEL
 
RTC_TAFCR_TAMP1INSEL


	)

5144 
	#RTC_ALRMASSR_MASKSS_Pos
 (24U)

	)

5145 
	#RTC_ALRMASSR_MASKSS_Msk
 (0xFUL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

5146 
	#RTC_ALRMASSR_MASKSS
 
RTC_ALRMASSR_MASKSS_Msk


	)

5147 
	#RTC_ALRMASSR_MASKSS_0
 (0x1UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

5148 
	#RTC_ALRMASSR_MASKSS_1
 (0x2UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

5149 
	#RTC_ALRMASSR_MASKSS_2
 (0x4UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

5150 
	#RTC_ALRMASSR_MASKSS_3
 (0x8UL << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

5151 
	#RTC_ALRMASSR_SS_Pos
 (0U)

	)

5152 
	#RTC_ALRMASSR_SS_Msk
 (0x7FFFUL << 
RTC_ALRMASSR_SS_Pos
è

	)

5153 
	#RTC_ALRMASSR_SS
 
RTC_ALRMASSR_SS_Msk


	)

5156 
	#RTC_ALRMBSSR_MASKSS_Pos
 (24U)

	)

5157 
	#RTC_ALRMBSSR_MASKSS_Msk
 (0xFUL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

5158 
	#RTC_ALRMBSSR_MASKSS
 
RTC_ALRMBSSR_MASKSS_Msk


	)

5159 
	#RTC_ALRMBSSR_MASKSS_0
 (0x1UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

5160 
	#RTC_ALRMBSSR_MASKSS_1
 (0x2UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

5161 
	#RTC_ALRMBSSR_MASKSS_2
 (0x4UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

5162 
	#RTC_ALRMBSSR_MASKSS_3
 (0x8UL << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

5163 
	#RTC_ALRMBSSR_SS_Pos
 (0U)

	)

5164 
	#RTC_ALRMBSSR_SS_Msk
 (0x7FFFUL << 
RTC_ALRMBSSR_SS_Pos
è

	)

5165 
	#RTC_ALRMBSSR_SS
 
RTC_ALRMBSSR_SS_Msk


	)

5168 
	#RTC_BKP0R_Pos
 (0U)

	)

5169 
	#RTC_BKP0R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP0R_Pos
è

	)

5170 
	#RTC_BKP0R
 
RTC_BKP0R_Msk


	)

5173 
	#RTC_BKP1R_Pos
 (0U)

	)

5174 
	#RTC_BKP1R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP1R_Pos
è

	)

5175 
	#RTC_BKP1R
 
RTC_BKP1R_Msk


	)

5178 
	#RTC_BKP2R_Pos
 (0U)

	)

5179 
	#RTC_BKP2R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP2R_Pos
è

	)

5180 
	#RTC_BKP2R
 
RTC_BKP2R_Msk


	)

5183 
	#RTC_BKP3R_Pos
 (0U)

	)

5184 
	#RTC_BKP3R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP3R_Pos
è

	)

5185 
	#RTC_BKP3R
 
RTC_BKP3R_Msk


	)

5188 
	#RTC_BKP4R_Pos
 (0U)

	)

5189 
	#RTC_BKP4R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP4R_Pos
è

	)

5190 
	#RTC_BKP4R
 
RTC_BKP4R_Msk


	)

5193 
	#RTC_BKP5R_Pos
 (0U)

	)

5194 
	#RTC_BKP5R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP5R_Pos
è

	)

5195 
	#RTC_BKP5R
 
RTC_BKP5R_Msk


	)

5198 
	#RTC_BKP6R_Pos
 (0U)

	)

5199 
	#RTC_BKP6R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP6R_Pos
è

	)

5200 
	#RTC_BKP6R
 
RTC_BKP6R_Msk


	)

5203 
	#RTC_BKP7R_Pos
 (0U)

	)

5204 
	#RTC_BKP7R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP7R_Pos
è

	)

5205 
	#RTC_BKP7R
 
RTC_BKP7R_Msk


	)

5208 
	#RTC_BKP8R_Pos
 (0U)

	)

5209 
	#RTC_BKP8R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP8R_Pos
è

	)

5210 
	#RTC_BKP8R
 
RTC_BKP8R_Msk


	)

5213 
	#RTC_BKP9R_Pos
 (0U)

	)

5214 
	#RTC_BKP9R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP9R_Pos
è

	)

5215 
	#RTC_BKP9R
 
RTC_BKP9R_Msk


	)

5218 
	#RTC_BKP10R_Pos
 (0U)

	)

5219 
	#RTC_BKP10R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP10R_Pos
è

	)

5220 
	#RTC_BKP10R
 
RTC_BKP10R_Msk


	)

5223 
	#RTC_BKP11R_Pos
 (0U)

	)

5224 
	#RTC_BKP11R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP11R_Pos
è

	)

5225 
	#RTC_BKP11R
 
RTC_BKP11R_Msk


	)

5228 
	#RTC_BKP12R_Pos
 (0U)

	)

5229 
	#RTC_BKP12R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP12R_Pos
è

	)

5230 
	#RTC_BKP12R
 
RTC_BKP12R_Msk


	)

5233 
	#RTC_BKP13R_Pos
 (0U)

	)

5234 
	#RTC_BKP13R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP13R_Pos
è

	)

5235 
	#RTC_BKP13R
 
RTC_BKP13R_Msk


	)

5238 
	#RTC_BKP14R_Pos
 (0U)

	)

5239 
	#RTC_BKP14R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP14R_Pos
è

	)

5240 
	#RTC_BKP14R
 
RTC_BKP14R_Msk


	)

5243 
	#RTC_BKP15R_Pos
 (0U)

	)

5244 
	#RTC_BKP15R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP15R_Pos
è

	)

5245 
	#RTC_BKP15R
 
RTC_BKP15R_Msk


	)

5248 
	#RTC_BKP16R_Pos
 (0U)

	)

5249 
	#RTC_BKP16R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP16R_Pos
è

	)

5250 
	#RTC_BKP16R
 
RTC_BKP16R_Msk


	)

5253 
	#RTC_BKP17R_Pos
 (0U)

	)

5254 
	#RTC_BKP17R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP17R_Pos
è

	)

5255 
	#RTC_BKP17R
 
RTC_BKP17R_Msk


	)

5258 
	#RTC_BKP18R_Pos
 (0U)

	)

5259 
	#RTC_BKP18R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP18R_Pos
è

	)

5260 
	#RTC_BKP18R
 
RTC_BKP18R_Msk


	)

5263 
	#RTC_BKP19R_Pos
 (0U)

	)

5264 
	#RTC_BKP19R_Msk
 (0xFFFFFFFFUL << 
RTC_BKP19R_Pos
è

	)

5265 
	#RTC_BKP19R
 
RTC_BKP19R_Msk


	)

5268 
	#RTC_BKP_NUMBER
 0x000000014U

	)

5277 
	#SDIO_POWER_PWRCTRL_Pos
 (0U)

	)

5278 
	#SDIO_POWER_PWRCTRL_Msk
 (0x3UL << 
SDIO_POWER_PWRCTRL_Pos
è

	)

5279 
	#SDIO_POWER_PWRCTRL
 
SDIO_POWER_PWRCTRL_Msk


	)

5280 
	#SDIO_POWER_PWRCTRL_0
 (0x1UL << 
SDIO_POWER_PWRCTRL_Pos
è

	)

5281 
	#SDIO_POWER_PWRCTRL_1
 (0x2UL << 
SDIO_POWER_PWRCTRL_Pos
è

	)

5284 
	#SDIO_CLKCR_CLKDIV_Pos
 (0U)

	)

5285 
	#SDIO_CLKCR_CLKDIV_Msk
 (0xFFUL << 
SDIO_CLKCR_CLKDIV_Pos
è

	)

5286 
	#SDIO_CLKCR_CLKDIV
 
SDIO_CLKCR_CLKDIV_Msk


	)

5287 
	#SDIO_CLKCR_CLKEN_Pos
 (8U)

	)

5288 
	#SDIO_CLKCR_CLKEN_Msk
 (0x1UL << 
SDIO_CLKCR_CLKEN_Pos
è

	)

5289 
	#SDIO_CLKCR_CLKEN
 
SDIO_CLKCR_CLKEN_Msk


	)

5290 
	#SDIO_CLKCR_PWRSAV_Pos
 (9U)

	)

5291 
	#SDIO_CLKCR_PWRSAV_Msk
 (0x1UL << 
SDIO_CLKCR_PWRSAV_Pos
è

	)

5292 
	#SDIO_CLKCR_PWRSAV
 
SDIO_CLKCR_PWRSAV_Msk


	)

5293 
	#SDIO_CLKCR_BYPASS_Pos
 (10U)

	)

5294 
	#SDIO_CLKCR_BYPASS_Msk
 (0x1UL << 
SDIO_CLKCR_BYPASS_Pos
è

	)

5295 
	#SDIO_CLKCR_BYPASS
 
SDIO_CLKCR_BYPASS_Msk


	)

5297 
	#SDIO_CLKCR_WIDBUS_Pos
 (11U)

	)

5298 
	#SDIO_CLKCR_WIDBUS_Msk
 (0x3UL << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

5299 
	#SDIO_CLKCR_WIDBUS
 
SDIO_CLKCR_WIDBUS_Msk


	)

5300 
	#SDIO_CLKCR_WIDBUS_0
 (0x1UL << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

5301 
	#SDIO_CLKCR_WIDBUS_1
 (0x2UL << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

5303 
	#SDIO_CLKCR_NEGEDGE_Pos
 (13U)

	)

5304 
	#SDIO_CLKCR_NEGEDGE_Msk
 (0x1UL << 
SDIO_CLKCR_NEGEDGE_Pos
è

	)

5305 
	#SDIO_CLKCR_NEGEDGE
 
SDIO_CLKCR_NEGEDGE_Msk


	)

5306 
	#SDIO_CLKCR_HWFC_EN_Pos
 (14U)

	)

5307 
	#SDIO_CLKCR_HWFC_EN_Msk
 (0x1UL << 
SDIO_CLKCR_HWFC_EN_Pos
è

	)

5308 
	#SDIO_CLKCR_HWFC_EN
 
SDIO_CLKCR_HWFC_EN_Msk


	)

5311 
	#SDIO_ARG_CMDARG_Pos
 (0U)

	)

5312 
	#SDIO_ARG_CMDARG_Msk
 (0xFFFFFFFFUL << 
SDIO_ARG_CMDARG_Pos
è

	)

5313 
	#SDIO_ARG_CMDARG
 
SDIO_ARG_CMDARG_Msk


	)

5316 
	#SDIO_CMD_CMDINDEX_Pos
 (0U)

	)

5317 
	#SDIO_CMD_CMDINDEX_Msk
 (0x3FUL << 
SDIO_CMD_CMDINDEX_Pos
è

	)

5318 
	#SDIO_CMD_CMDINDEX
 
SDIO_CMD_CMDINDEX_Msk


	)

5320 
	#SDIO_CMD_WAITRESP_Pos
 (6U)

	)

5321 
	#SDIO_CMD_WAITRESP_Msk
 (0x3UL << 
SDIO_CMD_WAITRESP_Pos
è

	)

5322 
	#SDIO_CMD_WAITRESP
 
SDIO_CMD_WAITRESP_Msk


	)

5323 
	#SDIO_CMD_WAITRESP_0
 (0x1UL << 
SDIO_CMD_WAITRESP_Pos
è

	)

5324 
	#SDIO_CMD_WAITRESP_1
 (0x2UL << 
SDIO_CMD_WAITRESP_Pos
è

	)

5326 
	#SDIO_CMD_WAITINT_Pos
 (8U)

	)

5327 
	#SDIO_CMD_WAITINT_Msk
 (0x1UL << 
SDIO_CMD_WAITINT_Pos
è

	)

5328 
	#SDIO_CMD_WAITINT
 
SDIO_CMD_WAITINT_Msk


	)

5329 
	#SDIO_CMD_WAITPEND_Pos
 (9U)

	)

5330 
	#SDIO_CMD_WAITPEND_Msk
 (0x1UL << 
SDIO_CMD_WAITPEND_Pos
è

	)

5331 
	#SDIO_CMD_WAITPEND
 
SDIO_CMD_WAITPEND_Msk


	)

5332 
	#SDIO_CMD_CPSMEN_Pos
 (10U)

	)

5333 
	#SDIO_CMD_CPSMEN_Msk
 (0x1UL << 
SDIO_CMD_CPSMEN_Pos
è

	)

5334 
	#SDIO_CMD_CPSMEN
 
SDIO_CMD_CPSMEN_Msk


	)

5335 
	#SDIO_CMD_SDIOSUSPEND_Pos
 (11U)

	)

5336 
	#SDIO_CMD_SDIOSUSPEND_Msk
 (0x1UL << 
SDIO_CMD_SDIOSUSPEND_Pos
è

	)

5337 
	#SDIO_CMD_SDIOSUSPEND
 
SDIO_CMD_SDIOSUSPEND_Msk


	)

5338 
	#SDIO_CMD_ENCMDCOMPL_Pos
 (12U)

	)

5339 
	#SDIO_CMD_ENCMDCOMPL_Msk
 (0x1UL << 
SDIO_CMD_ENCMDCOMPL_Pos
è

	)

5340 
	#SDIO_CMD_ENCMDCOMPL
 
SDIO_CMD_ENCMDCOMPL_Msk


	)

5341 
	#SDIO_CMD_NIEN_Pos
 (13U)

	)

5342 
	#SDIO_CMD_NIEN_Msk
 (0x1UL << 
SDIO_CMD_NIEN_Pos
è

	)

5343 
	#SDIO_CMD_NIEN
 
SDIO_CMD_NIEN_Msk


	)

5344 
	#SDIO_CMD_CEATACMD_Pos
 (14U)

	)

5345 
	#SDIO_CMD_CEATACMD_Msk
 (0x1UL << 
SDIO_CMD_CEATACMD_Pos
è

	)

5346 
	#SDIO_CMD_CEATACMD
 
SDIO_CMD_CEATACMD_Msk


	)

5349 
	#SDIO_RESPCMD_RESPCMD_Pos
 (0U)

	)

5350 
	#SDIO_RESPCMD_RESPCMD_Msk
 (0x3FUL << 
SDIO_RESPCMD_RESPCMD_Pos
è

	)

5351 
	#SDIO_RESPCMD_RESPCMD
 
SDIO_RESPCMD_RESPCMD_Msk


	)

5354 
	#SDIO_RESP0_CARDSTATUS0_Pos
 (0U)

	)

5355 
	#SDIO_RESP0_CARDSTATUS0_Msk
 (0xFFFFFFFFUL << 
SDIO_RESP0_CARDSTATUS0_Pos
è

	)

5356 
	#SDIO_RESP0_CARDSTATUS0
 
SDIO_RESP0_CARDSTATUS0_Msk


	)

5359 
	#SDIO_RESP1_CARDSTATUS1_Pos
 (0U)

	)

5360 
	#SDIO_RESP1_CARDSTATUS1_Msk
 (0xFFFFFFFFUL << 
SDIO_RESP1_CARDSTATUS1_Pos
è

	)

5361 
	#SDIO_RESP1_CARDSTATUS1
 
SDIO_RESP1_CARDSTATUS1_Msk


	)

5364 
	#SDIO_RESP2_CARDSTATUS2_Pos
 (0U)

	)

5365 
	#SDIO_RESP2_CARDSTATUS2_Msk
 (0xFFFFFFFFUL << 
SDIO_RESP2_CARDSTATUS2_Pos
è

	)

5366 
	#SDIO_RESP2_CARDSTATUS2
 
SDIO_RESP2_CARDSTATUS2_Msk


	)

5369 
	#SDIO_RESP3_CARDSTATUS3_Pos
 (0U)

	)

5370 
	#SDIO_RESP3_CARDSTATUS3_Msk
 (0xFFFFFFFFUL << 
SDIO_RESP3_CARDSTATUS3_Pos
è

	)

5371 
	#SDIO_RESP3_CARDSTATUS3
 
SDIO_RESP3_CARDSTATUS3_Msk


	)

5374 
	#SDIO_RESP4_CARDSTATUS4_Pos
 (0U)

	)

5375 
	#SDIO_RESP4_CARDSTATUS4_Msk
 (0xFFFFFFFFUL << 
SDIO_RESP4_CARDSTATUS4_Pos
è

	)

5376 
	#SDIO_RESP4_CARDSTATUS4
 
SDIO_RESP4_CARDSTATUS4_Msk


	)

5379 
	#SDIO_DTIMER_DATATIME_Pos
 (0U)

	)

5380 
	#SDIO_DTIMER_DATATIME_Msk
 (0xFFFFFFFFUL << 
SDIO_DTIMER_DATATIME_Pos
è

	)

5381 
	#SDIO_DTIMER_DATATIME
 
SDIO_DTIMER_DATATIME_Msk


	)

5384 
	#SDIO_DLEN_DATALENGTH_Pos
 (0U)

	)

5385 
	#SDIO_DLEN_DATALENGTH_Msk
 (0x1FFFFFFUL << 
SDIO_DLEN_DATALENGTH_Pos
è

	)

5386 
	#SDIO_DLEN_DATALENGTH
 
SDIO_DLEN_DATALENGTH_Msk


	)

5389 
	#SDIO_DCTRL_DTEN_Pos
 (0U)

	)

5390 
	#SDIO_DCTRL_DTEN_Msk
 (0x1UL << 
SDIO_DCTRL_DTEN_Pos
è

	)

5391 
	#SDIO_DCTRL_DTEN
 
SDIO_DCTRL_DTEN_Msk


	)

5392 
	#SDIO_DCTRL_DTDIR_Pos
 (1U)

	)

5393 
	#SDIO_DCTRL_DTDIR_Msk
 (0x1UL << 
SDIO_DCTRL_DTDIR_Pos
è

	)

5394 
	#SDIO_DCTRL_DTDIR
 
SDIO_DCTRL_DTDIR_Msk


	)

5395 
	#SDIO_DCTRL_DTMODE_Pos
 (2U)

	)

5396 
	#SDIO_DCTRL_DTMODE_Msk
 (0x1UL << 
SDIO_DCTRL_DTMODE_Pos
è

	)

5397 
	#SDIO_DCTRL_DTMODE
 
SDIO_DCTRL_DTMODE_Msk


	)

5398 
	#SDIO_DCTRL_DMAEN_Pos
 (3U)

	)

5399 
	#SDIO_DCTRL_DMAEN_Msk
 (0x1UL << 
SDIO_DCTRL_DMAEN_Pos
è

	)

5400 
	#SDIO_DCTRL_DMAEN
 
SDIO_DCTRL_DMAEN_Msk


	)

5402 
	#SDIO_DCTRL_DBLOCKSIZE_Pos
 (4U)

	)

5403 
	#SDIO_DCTRL_DBLOCKSIZE_Msk
 (0xFUL << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

5404 
	#SDIO_DCTRL_DBLOCKSIZE
 
SDIO_DCTRL_DBLOCKSIZE_Msk


	)

5405 
	#SDIO_DCTRL_DBLOCKSIZE_0
 (0x1UL << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

5406 
	#SDIO_DCTRL_DBLOCKSIZE_1
 (0x2UL << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

5407 
	#SDIO_DCTRL_DBLOCKSIZE_2
 (0x4UL << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

5408 
	#SDIO_DCTRL_DBLOCKSIZE_3
 (0x8UL << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

5410 
	#SDIO_DCTRL_RWSTART_Pos
 (8U)

	)

5411 
	#SDIO_DCTRL_RWSTART_Msk
 (0x1UL << 
SDIO_DCTRL_RWSTART_Pos
è

	)

5412 
	#SDIO_DCTRL_RWSTART
 
SDIO_DCTRL_RWSTART_Msk


	)

5413 
	#SDIO_DCTRL_RWSTOP_Pos
 (9U)

	)

5414 
	#SDIO_DCTRL_RWSTOP_Msk
 (0x1UL << 
SDIO_DCTRL_RWSTOP_Pos
è

	)

5415 
	#SDIO_DCTRL_RWSTOP
 
SDIO_DCTRL_RWSTOP_Msk


	)

5416 
	#SDIO_DCTRL_RWMOD_Pos
 (10U)

	)

5417 
	#SDIO_DCTRL_RWMOD_Msk
 (0x1UL << 
SDIO_DCTRL_RWMOD_Pos
è

	)

5418 
	#SDIO_DCTRL_RWMOD
 
SDIO_DCTRL_RWMOD_Msk


	)

5419 
	#SDIO_DCTRL_SDIOEN_Pos
 (11U)

	)

5420 
	#SDIO_DCTRL_SDIOEN_Msk
 (0x1UL << 
SDIO_DCTRL_SDIOEN_Pos
è

	)

5421 
	#SDIO_DCTRL_SDIOEN
 
SDIO_DCTRL_SDIOEN_Msk


	)

5424 
	#SDIO_DCOUNT_DATACOUNT_Pos
 (0U)

	)

5425 
	#SDIO_DCOUNT_DATACOUNT_Msk
 (0x1FFFFFFUL << 
SDIO_DCOUNT_DATACOUNT_Pos
è

	)

5426 
	#SDIO_DCOUNT_DATACOUNT
 
SDIO_DCOUNT_DATACOUNT_Msk


	)

5429 
	#SDIO_STA_CCRCFAIL_Pos
 (0U)

	)

5430 
	#SDIO_STA_CCRCFAIL_Msk
 (0x1UL << 
SDIO_STA_CCRCFAIL_Pos
è

	)

5431 
	#SDIO_STA_CCRCFAIL
 
SDIO_STA_CCRCFAIL_Msk


	)

5432 
	#SDIO_STA_DCRCFAIL_Pos
 (1U)

	)

5433 
	#SDIO_STA_DCRCFAIL_Msk
 (0x1UL << 
SDIO_STA_DCRCFAIL_Pos
è

	)

5434 
	#SDIO_STA_DCRCFAIL
 
SDIO_STA_DCRCFAIL_Msk


	)

5435 
	#SDIO_STA_CTIMEOUT_Pos
 (2U)

	)

5436 
	#SDIO_STA_CTIMEOUT_Msk
 (0x1UL << 
SDIO_STA_CTIMEOUT_Pos
è

	)

5437 
	#SDIO_STA_CTIMEOUT
 
SDIO_STA_CTIMEOUT_Msk


	)

5438 
	#SDIO_STA_DTIMEOUT_Pos
 (3U)

	)

5439 
	#SDIO_STA_DTIMEOUT_Msk
 (0x1UL << 
SDIO_STA_DTIMEOUT_Pos
è

	)

5440 
	#SDIO_STA_DTIMEOUT
 
SDIO_STA_DTIMEOUT_Msk


	)

5441 
	#SDIO_STA_TXUNDERR_Pos
 (4U)

	)

5442 
	#SDIO_STA_TXUNDERR_Msk
 (0x1UL << 
SDIO_STA_TXUNDERR_Pos
è

	)

5443 
	#SDIO_STA_TXUNDERR
 
SDIO_STA_TXUNDERR_Msk


	)

5444 
	#SDIO_STA_RXOVERR_Pos
 (5U)

	)

5445 
	#SDIO_STA_RXOVERR_Msk
 (0x1UL << 
SDIO_STA_RXOVERR_Pos
è

	)

5446 
	#SDIO_STA_RXOVERR
 
SDIO_STA_RXOVERR_Msk


	)

5447 
	#SDIO_STA_CMDREND_Pos
 (6U)

	)

5448 
	#SDIO_STA_CMDREND_Msk
 (0x1UL << 
SDIO_STA_CMDREND_Pos
è

	)

5449 
	#SDIO_STA_CMDREND
 
SDIO_STA_CMDREND_Msk


	)

5450 
	#SDIO_STA_CMDSENT_Pos
 (7U)

	)

5451 
	#SDIO_STA_CMDSENT_Msk
 (0x1UL << 
SDIO_STA_CMDSENT_Pos
è

	)

5452 
	#SDIO_STA_CMDSENT
 
SDIO_STA_CMDSENT_Msk


	)

5453 
	#SDIO_STA_DATAEND_Pos
 (8U)

	)

5454 
	#SDIO_STA_DATAEND_Msk
 (0x1UL << 
SDIO_STA_DATAEND_Pos
è

	)

5455 
	#SDIO_STA_DATAEND
 
SDIO_STA_DATAEND_Msk


	)

5456 
	#SDIO_STA_STBITERR_Pos
 (9U)

	)

5457 
	#SDIO_STA_STBITERR_Msk
 (0x1UL << 
SDIO_STA_STBITERR_Pos
è

	)

5458 
	#SDIO_STA_STBITERR
 
SDIO_STA_STBITERR_Msk


	)

5459 
	#SDIO_STA_DBCKEND_Pos
 (10U)

	)

5460 
	#SDIO_STA_DBCKEND_Msk
 (0x1UL << 
SDIO_STA_DBCKEND_Pos
è

	)

5461 
	#SDIO_STA_DBCKEND
 
SDIO_STA_DBCKEND_Msk


	)

5462 
	#SDIO_STA_CMDACT_Pos
 (11U)

	)

5463 
	#SDIO_STA_CMDACT_Msk
 (0x1UL << 
SDIO_STA_CMDACT_Pos
è

	)

5464 
	#SDIO_STA_CMDACT
 
SDIO_STA_CMDACT_Msk


	)

5465 
	#SDIO_STA_TXACT_Pos
 (12U)

	)

5466 
	#SDIO_STA_TXACT_Msk
 (0x1UL << 
SDIO_STA_TXACT_Pos
è

	)

5467 
	#SDIO_STA_TXACT
 
SDIO_STA_TXACT_Msk


	)

5468 
	#SDIO_STA_RXACT_Pos
 (13U)

	)

5469 
	#SDIO_STA_RXACT_Msk
 (0x1UL << 
SDIO_STA_RXACT_Pos
è

	)

5470 
	#SDIO_STA_RXACT
 
SDIO_STA_RXACT_Msk


	)

5471 
	#SDIO_STA_TXFIFOHE_Pos
 (14U)

	)

5472 
	#SDIO_STA_TXFIFOHE_Msk
 (0x1UL << 
SDIO_STA_TXFIFOHE_Pos
è

	)

5473 
	#SDIO_STA_TXFIFOHE
 
SDIO_STA_TXFIFOHE_Msk


	)

5474 
	#SDIO_STA_RXFIFOHF_Pos
 (15U)

	)

5475 
	#SDIO_STA_RXFIFOHF_Msk
 (0x1UL << 
SDIO_STA_RXFIFOHF_Pos
è

	)

5476 
	#SDIO_STA_RXFIFOHF
 
SDIO_STA_RXFIFOHF_Msk


	)

5477 
	#SDIO_STA_TXFIFOF_Pos
 (16U)

	)

5478 
	#SDIO_STA_TXFIFOF_Msk
 (0x1UL << 
SDIO_STA_TXFIFOF_Pos
è

	)

5479 
	#SDIO_STA_TXFIFOF
 
SDIO_STA_TXFIFOF_Msk


	)

5480 
	#SDIO_STA_RXFIFOF_Pos
 (17U)

	)

5481 
	#SDIO_STA_RXFIFOF_Msk
 (0x1UL << 
SDIO_STA_RXFIFOF_Pos
è

	)

5482 
	#SDIO_STA_RXFIFOF
 
SDIO_STA_RXFIFOF_Msk


	)

5483 
	#SDIO_STA_TXFIFOE_Pos
 (18U)

	)

5484 
	#SDIO_STA_TXFIFOE_Msk
 (0x1UL << 
SDIO_STA_TXFIFOE_Pos
è

	)

5485 
	#SDIO_STA_TXFIFOE
 
SDIO_STA_TXFIFOE_Msk


	)

5486 
	#SDIO_STA_RXFIFOE_Pos
 (19U)

	)

5487 
	#SDIO_STA_RXFIFOE_Msk
 (0x1UL << 
SDIO_STA_RXFIFOE_Pos
è

	)

5488 
	#SDIO_STA_RXFIFOE
 
SDIO_STA_RXFIFOE_Msk


	)

5489 
	#SDIO_STA_TXDAVL_Pos
 (20U)

	)

5490 
	#SDIO_STA_TXDAVL_Msk
 (0x1UL << 
SDIO_STA_TXDAVL_Pos
è

	)

5491 
	#SDIO_STA_TXDAVL
 
SDIO_STA_TXDAVL_Msk


	)

5492 
	#SDIO_STA_RXDAVL_Pos
 (21U)

	)

5493 
	#SDIO_STA_RXDAVL_Msk
 (0x1UL << 
SDIO_STA_RXDAVL_Pos
è

	)

5494 
	#SDIO_STA_RXDAVL
 
SDIO_STA_RXDAVL_Msk


	)

5495 
	#SDIO_STA_SDIOIT_Pos
 (22U)

	)

5496 
	#SDIO_STA_SDIOIT_Msk
 (0x1UL << 
SDIO_STA_SDIOIT_Pos
è

	)

5497 
	#SDIO_STA_SDIOIT
 
SDIO_STA_SDIOIT_Msk


	)

5498 
	#SDIO_STA_CEATAEND_Pos
 (23U)

	)

5499 
	#SDIO_STA_CEATAEND_Msk
 (0x1UL << 
SDIO_STA_CEATAEND_Pos
è

	)

5500 
	#SDIO_STA_CEATAEND
 
SDIO_STA_CEATAEND_Msk


	)

5503 
	#SDIO_ICR_CCRCFAILC_Pos
 (0U)

	)

5504 
	#SDIO_ICR_CCRCFAILC_Msk
 (0x1UL << 
SDIO_ICR_CCRCFAILC_Pos
è

	)

5505 
	#SDIO_ICR_CCRCFAILC
 
SDIO_ICR_CCRCFAILC_Msk


	)

5506 
	#SDIO_ICR_DCRCFAILC_Pos
 (1U)

	)

5507 
	#SDIO_ICR_DCRCFAILC_Msk
 (0x1UL << 
SDIO_ICR_DCRCFAILC_Pos
è

	)

5508 
	#SDIO_ICR_DCRCFAILC
 
SDIO_ICR_DCRCFAILC_Msk


	)

5509 
	#SDIO_ICR_CTIMEOUTC_Pos
 (2U)

	)

5510 
	#SDIO_ICR_CTIMEOUTC_Msk
 (0x1UL << 
SDIO_ICR_CTIMEOUTC_Pos
è

	)

5511 
	#SDIO_ICR_CTIMEOUTC
 
SDIO_ICR_CTIMEOUTC_Msk


	)

5512 
	#SDIO_ICR_DTIMEOUTC_Pos
 (3U)

	)

5513 
	#SDIO_ICR_DTIMEOUTC_Msk
 (0x1UL << 
SDIO_ICR_DTIMEOUTC_Pos
è

	)

5514 
	#SDIO_ICR_DTIMEOUTC
 
SDIO_ICR_DTIMEOUTC_Msk


	)

5515 
	#SDIO_ICR_TXUNDERRC_Pos
 (4U)

	)

5516 
	#SDIO_ICR_TXUNDERRC_Msk
 (0x1UL << 
SDIO_ICR_TXUNDERRC_Pos
è

	)

5517 
	#SDIO_ICR_TXUNDERRC
 
SDIO_ICR_TXUNDERRC_Msk


	)

5518 
	#SDIO_ICR_RXOVERRC_Pos
 (5U)

	)

5519 
	#SDIO_ICR_RXOVERRC_Msk
 (0x1UL << 
SDIO_ICR_RXOVERRC_Pos
è

	)

5520 
	#SDIO_ICR_RXOVERRC
 
SDIO_ICR_RXOVERRC_Msk


	)

5521 
	#SDIO_ICR_CMDRENDC_Pos
 (6U)

	)

5522 
	#SDIO_ICR_CMDRENDC_Msk
 (0x1UL << 
SDIO_ICR_CMDRENDC_Pos
è

	)

5523 
	#SDIO_ICR_CMDRENDC
 
SDIO_ICR_CMDRENDC_Msk


	)

5524 
	#SDIO_ICR_CMDSENTC_Pos
 (7U)

	)

5525 
	#SDIO_ICR_CMDSENTC_Msk
 (0x1UL << 
SDIO_ICR_CMDSENTC_Pos
è

	)

5526 
	#SDIO_ICR_CMDSENTC
 
SDIO_ICR_CMDSENTC_Msk


	)

5527 
	#SDIO_ICR_DATAENDC_Pos
 (8U)

	)

5528 
	#SDIO_ICR_DATAENDC_Msk
 (0x1UL << 
SDIO_ICR_DATAENDC_Pos
è

	)

5529 
	#SDIO_ICR_DATAENDC
 
SDIO_ICR_DATAENDC_Msk


	)

5530 
	#SDIO_ICR_STBITERRC_Pos
 (9U)

	)

5531 
	#SDIO_ICR_STBITERRC_Msk
 (0x1UL << 
SDIO_ICR_STBITERRC_Pos
è

	)

5532 
	#SDIO_ICR_STBITERRC
 
SDIO_ICR_STBITERRC_Msk


	)

5533 
	#SDIO_ICR_DBCKENDC_Pos
 (10U)

	)

5534 
	#SDIO_ICR_DBCKENDC_Msk
 (0x1UL << 
SDIO_ICR_DBCKENDC_Pos
è

	)

5535 
	#SDIO_ICR_DBCKENDC
 
SDIO_ICR_DBCKENDC_Msk


	)

5536 
	#SDIO_ICR_SDIOITC_Pos
 (22U)

	)

5537 
	#SDIO_ICR_SDIOITC_Msk
 (0x1UL << 
SDIO_ICR_SDIOITC_Pos
è

	)

5538 
	#SDIO_ICR_SDIOITC
 
SDIO_ICR_SDIOITC_Msk


	)

5539 
	#SDIO_ICR_CEATAENDC_Pos
 (23U)

	)

5540 
	#SDIO_ICR_CEATAENDC_Msk
 (0x1UL << 
SDIO_ICR_CEATAENDC_Pos
è

	)

5541 
	#SDIO_ICR_CEATAENDC
 
SDIO_ICR_CEATAENDC_Msk


	)

5544 
	#SDIO_MASK_CCRCFAILIE_Pos
 (0U)

	)

5545 
	#SDIO_MASK_CCRCFAILIE_Msk
 (0x1UL << 
SDIO_MASK_CCRCFAILIE_Pos
è

	)

5546 
	#SDIO_MASK_CCRCFAILIE
 
SDIO_MASK_CCRCFAILIE_Msk


	)

5547 
	#SDIO_MASK_DCRCFAILIE_Pos
 (1U)

	)

5548 
	#SDIO_MASK_DCRCFAILIE_Msk
 (0x1UL << 
SDIO_MASK_DCRCFAILIE_Pos
è

	)

5549 
	#SDIO_MASK_DCRCFAILIE
 
SDIO_MASK_DCRCFAILIE_Msk


	)

5550 
	#SDIO_MASK_CTIMEOUTIE_Pos
 (2U)

	)

5551 
	#SDIO_MASK_CTIMEOUTIE_Msk
 (0x1UL << 
SDIO_MASK_CTIMEOUTIE_Pos
è

	)

5552 
	#SDIO_MASK_CTIMEOUTIE
 
SDIO_MASK_CTIMEOUTIE_Msk


	)

5553 
	#SDIO_MASK_DTIMEOUTIE_Pos
 (3U)

	)

5554 
	#SDIO_MASK_DTIMEOUTIE_Msk
 (0x1UL << 
SDIO_MASK_DTIMEOUTIE_Pos
è

	)

5555 
	#SDIO_MASK_DTIMEOUTIE
 
SDIO_MASK_DTIMEOUTIE_Msk


	)

5556 
	#SDIO_MASK_TXUNDERRIE_Pos
 (4U)

	)

5557 
	#SDIO_MASK_TXUNDERRIE_Msk
 (0x1UL << 
SDIO_MASK_TXUNDERRIE_Pos
è

	)

5558 
	#SDIO_MASK_TXUNDERRIE
 
SDIO_MASK_TXUNDERRIE_Msk


	)

5559 
	#SDIO_MASK_RXOVERRIE_Pos
 (5U)

	)

5560 
	#SDIO_MASK_RXOVERRIE_Msk
 (0x1UL << 
SDIO_MASK_RXOVERRIE_Pos
è

	)

5561 
	#SDIO_MASK_RXOVERRIE
 
SDIO_MASK_RXOVERRIE_Msk


	)

5562 
	#SDIO_MASK_CMDRENDIE_Pos
 (6U)

	)

5563 
	#SDIO_MASK_CMDRENDIE_Msk
 (0x1UL << 
SDIO_MASK_CMDRENDIE_Pos
è

	)

5564 
	#SDIO_MASK_CMDRENDIE
 
SDIO_MASK_CMDRENDIE_Msk


	)

5565 
	#SDIO_MASK_CMDSENTIE_Pos
 (7U)

	)

5566 
	#SDIO_MASK_CMDSENTIE_Msk
 (0x1UL << 
SDIO_MASK_CMDSENTIE_Pos
è

	)

5567 
	#SDIO_MASK_CMDSENTIE
 
SDIO_MASK_CMDSENTIE_Msk


	)

5568 
	#SDIO_MASK_DATAENDIE_Pos
 (8U)

	)

5569 
	#SDIO_MASK_DATAENDIE_Msk
 (0x1UL << 
SDIO_MASK_DATAENDIE_Pos
è

	)

5570 
	#SDIO_MASK_DATAENDIE
 
SDIO_MASK_DATAENDIE_Msk


	)

5571 
	#SDIO_MASK_STBITERRIE_Pos
 (9U)

	)

5572 
	#SDIO_MASK_STBITERRIE_Msk
 (0x1UL << 
SDIO_MASK_STBITERRIE_Pos
è

	)

5573 
	#SDIO_MASK_STBITERRIE
 
SDIO_MASK_STBITERRIE_Msk


	)

5574 
	#SDIO_MASK_DBCKENDIE_Pos
 (10U)

	)

5575 
	#SDIO_MASK_DBCKENDIE_Msk
 (0x1UL << 
SDIO_MASK_DBCKENDIE_Pos
è

	)

5576 
	#SDIO_MASK_DBCKENDIE
 
SDIO_MASK_DBCKENDIE_Msk


	)

5577 
	#SDIO_MASK_CMDACTIE_Pos
 (11U)

	)

5578 
	#SDIO_MASK_CMDACTIE_Msk
 (0x1UL << 
SDIO_MASK_CMDACTIE_Pos
è

	)

5579 
	#SDIO_MASK_CMDACTIE
 
SDIO_MASK_CMDACTIE_Msk


	)

5580 
	#SDIO_MASK_TXACTIE_Pos
 (12U)

	)

5581 
	#SDIO_MASK_TXACTIE_Msk
 (0x1UL << 
SDIO_MASK_TXACTIE_Pos
è

	)

5582 
	#SDIO_MASK_TXACTIE
 
SDIO_MASK_TXACTIE_Msk


	)

5583 
	#SDIO_MASK_RXACTIE_Pos
 (13U)

	)

5584 
	#SDIO_MASK_RXACTIE_Msk
 (0x1UL << 
SDIO_MASK_RXACTIE_Pos
è

	)

5585 
	#SDIO_MASK_RXACTIE
 
SDIO_MASK_RXACTIE_Msk


	)

5586 
	#SDIO_MASK_TXFIFOHEIE_Pos
 (14U)

	)

5587 
	#SDIO_MASK_TXFIFOHEIE_Msk
 (0x1UL << 
SDIO_MASK_TXFIFOHEIE_Pos
è

	)

5588 
	#SDIO_MASK_TXFIFOHEIE
 
SDIO_MASK_TXFIFOHEIE_Msk


	)

5589 
	#SDIO_MASK_RXFIFOHFIE_Pos
 (15U)

	)

5590 
	#SDIO_MASK_RXFIFOHFIE_Msk
 (0x1UL << 
SDIO_MASK_RXFIFOHFIE_Pos
è

	)

5591 
	#SDIO_MASK_RXFIFOHFIE
 
SDIO_MASK_RXFIFOHFIE_Msk


	)

5592 
	#SDIO_MASK_TXFIFOFIE_Pos
 (16U)

	)

5593 
	#SDIO_MASK_TXFIFOFIE_Msk
 (0x1UL << 
SDIO_MASK_TXFIFOFIE_Pos
è

	)

5594 
	#SDIO_MASK_TXFIFOFIE
 
SDIO_MASK_TXFIFOFIE_Msk


	)

5595 
	#SDIO_MASK_RXFIFOFIE_Pos
 (17U)

	)

5596 
	#SDIO_MASK_RXFIFOFIE_Msk
 (0x1UL << 
SDIO_MASK_RXFIFOFIE_Pos
è

	)

5597 
	#SDIO_MASK_RXFIFOFIE
 
SDIO_MASK_RXFIFOFIE_Msk


	)

5598 
	#SDIO_MASK_TXFIFOEIE_Pos
 (18U)

	)

5599 
	#SDIO_MASK_TXFIFOEIE_Msk
 (0x1UL << 
SDIO_MASK_TXFIFOEIE_Pos
è

	)

5600 
	#SDIO_MASK_TXFIFOEIE
 
SDIO_MASK_TXFIFOEIE_Msk


	)

5601 
	#SDIO_MASK_RXFIFOEIE_Pos
 (19U)

	)

5602 
	#SDIO_MASK_RXFIFOEIE_Msk
 (0x1UL << 
SDIO_MASK_RXFIFOEIE_Pos
è

	)

5603 
	#SDIO_MASK_RXFIFOEIE
 
SDIO_MASK_RXFIFOEIE_Msk


	)

5604 
	#SDIO_MASK_TXDAVLIE_Pos
 (20U)

	)

5605 
	#SDIO_MASK_TXDAVLIE_Msk
 (0x1UL << 
SDIO_MASK_TXDAVLIE_Pos
è

	)

5606 
	#SDIO_MASK_TXDAVLIE
 
SDIO_MASK_TXDAVLIE_Msk


	)

5607 
	#SDIO_MASK_RXDAVLIE_Pos
 (21U)

	)

5608 
	#SDIO_MASK_RXDAVLIE_Msk
 (0x1UL << 
SDIO_MASK_RXDAVLIE_Pos
è

	)

5609 
	#SDIO_MASK_RXDAVLIE
 
SDIO_MASK_RXDAVLIE_Msk


	)

5610 
	#SDIO_MASK_SDIOITIE_Pos
 (22U)

	)

5611 
	#SDIO_MASK_SDIOITIE_Msk
 (0x1UL << 
SDIO_MASK_SDIOITIE_Pos
è

	)

5612 
	#SDIO_MASK_SDIOITIE
 
SDIO_MASK_SDIOITIE_Msk


	)

5613 
	#SDIO_MASK_CEATAENDIE_Pos
 (23U)

	)

5614 
	#SDIO_MASK_CEATAENDIE_Msk
 (0x1UL << 
SDIO_MASK_CEATAENDIE_Pos
è

	)

5615 
	#SDIO_MASK_CEATAENDIE
 
SDIO_MASK_CEATAENDIE_Msk


	)

5618 
	#SDIO_FIFOCNT_FIFOCOUNT_Pos
 (0U)

	)

5619 
	#SDIO_FIFOCNT_FIFOCOUNT_Msk
 (0xFFFFFFUL << 
SDIO_FIFOCNT_FIFOCOUNT_Pos
è

	)

5620 
	#SDIO_FIFOCNT_FIFOCOUNT
 
SDIO_FIFOCNT_FIFOCOUNT_Msk


	)

5623 
	#SDIO_FIFO_FIFODATA_Pos
 (0U)

	)

5624 
	#SDIO_FIFO_FIFODATA_Msk
 (0xFFFFFFFFUL << 
SDIO_FIFO_FIFODATA_Pos
è

	)

5625 
	#SDIO_FIFO_FIFODATA
 
SDIO_FIFO_FIFODATA_Msk


	)

5632 
	#SPI_I2S_FULLDUPLEX_SUPPORT


	)

5635 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

5636 
	#SPI_CR1_CPHA_Msk
 (0x1UL << 
SPI_CR1_CPHA_Pos
è

	)

5637 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

5638 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

5639 
	#SPI_CR1_CPOL_Msk
 (0x1UL << 
SPI_CR1_CPOL_Pos
è

	)

5640 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

5641 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

5642 
	#SPI_CR1_MSTR_Msk
 (0x1UL << 
SPI_CR1_MSTR_Pos
è

	)

5643 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

5645 
	#SPI_CR1_BR_Pos
 (3U)

	)

5646 
	#SPI_CR1_BR_Msk
 (0x7UL << 
SPI_CR1_BR_Pos
è

	)

5647 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

5648 
	#SPI_CR1_BR_0
 (0x1UL << 
SPI_CR1_BR_Pos
è

	)

5649 
	#SPI_CR1_BR_1
 (0x2UL << 
SPI_CR1_BR_Pos
è

	)

5650 
	#SPI_CR1_BR_2
 (0x4UL << 
SPI_CR1_BR_Pos
è

	)

5652 
	#SPI_CR1_SPE_Pos
 (6U)

	)

5653 
	#SPI_CR1_SPE_Msk
 (0x1UL << 
SPI_CR1_SPE_Pos
è

	)

5654 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

5655 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

5656 
	#SPI_CR1_LSBFIRST_Msk
 (0x1UL << 
SPI_CR1_LSBFIRST_Pos
è

	)

5657 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

5658 
	#SPI_CR1_SSI_Pos
 (8U)

	)

5659 
	#SPI_CR1_SSI_Msk
 (0x1UL << 
SPI_CR1_SSI_Pos
è

	)

5660 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

5661 
	#SPI_CR1_SSM_Pos
 (9U)

	)

5662 
	#SPI_CR1_SSM_Msk
 (0x1UL << 
SPI_CR1_SSM_Pos
è

	)

5663 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

5664 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

5665 
	#SPI_CR1_RXONLY_Msk
 (0x1UL << 
SPI_CR1_RXONLY_Pos
è

	)

5666 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

5667 
	#SPI_CR1_DFF_Pos
 (11U)

	)

5668 
	#SPI_CR1_DFF_Msk
 (0x1UL << 
SPI_CR1_DFF_Pos
è

	)

5669 
	#SPI_CR1_DFF
 
SPI_CR1_DFF_Msk


	)

5670 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

5671 
	#SPI_CR1_CRCNEXT_Msk
 (0x1UL << 
SPI_CR1_CRCNEXT_Pos
è

	)

5672 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

5673 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

5674 
	#SPI_CR1_CRCEN_Msk
 (0x1UL << 
SPI_CR1_CRCEN_Pos
è

	)

5675 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

5676 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

5677 
	#SPI_CR1_BIDIOE_Msk
 (0x1UL << 
SPI_CR1_BIDIOE_Pos
è

	)

5678 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

5679 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

5680 
	#SPI_CR1_BIDIMODE_Msk
 (0x1UL << 
SPI_CR1_BIDIMODE_Pos
è

	)

5681 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

5684 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

5685 
	#SPI_CR2_RXDMAEN_Msk
 (0x1UL << 
SPI_CR2_RXDMAEN_Pos
è

	)

5686 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

5687 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

5688 
	#SPI_CR2_TXDMAEN_Msk
 (0x1UL << 
SPI_CR2_TXDMAEN_Pos
è

	)

5689 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

5690 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

5691 
	#SPI_CR2_SSOE_Msk
 (0x1UL << 
SPI_CR2_SSOE_Pos
è

	)

5692 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

5693 
	#SPI_CR2_FRF_Pos
 (4U)

	)

5694 
	#SPI_CR2_FRF_Msk
 (0x1UL << 
SPI_CR2_FRF_Pos
è

	)

5695 
	#SPI_CR2_FRF
 
SPI_CR2_FRF_Msk


	)

5696 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

5697 
	#SPI_CR2_ERRIE_Msk
 (0x1UL << 
SPI_CR2_ERRIE_Pos
è

	)

5698 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

5699 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

5700 
	#SPI_CR2_RXNEIE_Msk
 (0x1UL << 
SPI_CR2_RXNEIE_Pos
è

	)

5701 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

5702 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

5703 
	#SPI_CR2_TXEIE_Msk
 (0x1UL << 
SPI_CR2_TXEIE_Pos
è

	)

5704 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

5707 
	#SPI_SR_RXNE_Pos
 (0U)

	)

5708 
	#SPI_SR_RXNE_Msk
 (0x1UL << 
SPI_SR_RXNE_Pos
è

	)

5709 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

5710 
	#SPI_SR_TXE_Pos
 (1U)

	)

5711 
	#SPI_SR_TXE_Msk
 (0x1UL << 
SPI_SR_TXE_Pos
è

	)

5712 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

5713 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

5714 
	#SPI_SR_CHSIDE_Msk
 (0x1UL << 
SPI_SR_CHSIDE_Pos
è

	)

5715 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

5716 
	#SPI_SR_UDR_Pos
 (3U)

	)

5717 
	#SPI_SR_UDR_Msk
 (0x1UL << 
SPI_SR_UDR_Pos
è

	)

5718 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

5719 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

5720 
	#SPI_SR_CRCERR_Msk
 (0x1UL << 
SPI_SR_CRCERR_Pos
è

	)

5721 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

5722 
	#SPI_SR_MODF_Pos
 (5U)

	)

5723 
	#SPI_SR_MODF_Msk
 (0x1UL << 
SPI_SR_MODF_Pos
è

	)

5724 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

5725 
	#SPI_SR_OVR_Pos
 (6U)

	)

5726 
	#SPI_SR_OVR_Msk
 (0x1UL << 
SPI_SR_OVR_Pos
è

	)

5727 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

5728 
	#SPI_SR_BSY_Pos
 (7U)

	)

5729 
	#SPI_SR_BSY_Msk
 (0x1UL << 
SPI_SR_BSY_Pos
è

	)

5730 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

5731 
	#SPI_SR_FRE_Pos
 (8U)

	)

5732 
	#SPI_SR_FRE_Msk
 (0x1UL << 
SPI_SR_FRE_Pos
è

	)

5733 
	#SPI_SR_FRE
 
SPI_SR_FRE_Msk


	)

5736 
	#SPI_DR_DR_Pos
 (0U)

	)

5737 
	#SPI_DR_DR_Msk
 (0xFFFFUL << 
SPI_DR_DR_Pos
è

	)

5738 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

5741 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

5742 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFUL << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

5743 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

5746 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

5747 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFUL << 
SPI_RXCRCR_RXCRC_Pos
è

	)

5748 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

5751 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

5752 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFUL << 
SPI_TXCRCR_TXCRC_Pos
è

	)

5753 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

5756 
	#SPI_I2SCFGR_CHLEN_Pos
 (0U)

	)

5757 
	#SPI_I2SCFGR_CHLEN_Msk
 (0x1UL << 
SPI_I2SCFGR_CHLEN_Pos
è

	)

5758 
	#SPI_I2SCFGR_CHLEN
 
SPI_I2SCFGR_CHLEN_Msk


	)

5760 
	#SPI_I2SCFGR_DATLEN_Pos
 (1U)

	)

5761 
	#SPI_I2SCFGR_DATLEN_Msk
 (0x3UL << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

5762 
	#SPI_I2SCFGR_DATLEN
 
SPI_I2SCFGR_DATLEN_Msk


	)

5763 
	#SPI_I2SCFGR_DATLEN_0
 (0x1UL << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

5764 
	#SPI_I2SCFGR_DATLEN_1
 (0x2UL << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

5766 
	#SPI_I2SCFGR_CKPOL_Pos
 (3U)

	)

5767 
	#SPI_I2SCFGR_CKPOL_Msk
 (0x1UL << 
SPI_I2SCFGR_CKPOL_Pos
è

	)

5768 
	#SPI_I2SCFGR_CKPOL
 
SPI_I2SCFGR_CKPOL_Msk


	)

5770 
	#SPI_I2SCFGR_I2SSTD_Pos
 (4U)

	)

5771 
	#SPI_I2SCFGR_I2SSTD_Msk
 (0x3UL << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

5772 
	#SPI_I2SCFGR_I2SSTD
 
SPI_I2SCFGR_I2SSTD_Msk


	)

5773 
	#SPI_I2SCFGR_I2SSTD_0
 (0x1UL << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

5774 
	#SPI_I2SCFGR_I2SSTD_1
 (0x2UL << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

5776 
	#SPI_I2SCFGR_PCMSYNC_Pos
 (7U)

	)

5777 
	#SPI_I2SCFGR_PCMSYNC_Msk
 (0x1UL << 
SPI_I2SCFGR_PCMSYNC_Pos
è

	)

5778 
	#SPI_I2SCFGR_PCMSYNC
 
SPI_I2SCFGR_PCMSYNC_Msk


	)

5780 
	#SPI_I2SCFGR_I2SCFG_Pos
 (8U)

	)

5781 
	#SPI_I2SCFGR_I2SCFG_Msk
 (0x3UL << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

5782 
	#SPI_I2SCFGR_I2SCFG
 
SPI_I2SCFGR_I2SCFG_Msk


	)

5783 
	#SPI_I2SCFGR_I2SCFG_0
 (0x1UL << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

5784 
	#SPI_I2SCFGR_I2SCFG_1
 (0x2UL << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

5786 
	#SPI_I2SCFGR_I2SE_Pos
 (10U)

	)

5787 
	#SPI_I2SCFGR_I2SE_Msk
 (0x1UL << 
SPI_I2SCFGR_I2SE_Pos
è

	)

5788 
	#SPI_I2SCFGR_I2SE
 
SPI_I2SCFGR_I2SE_Msk


	)

5789 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

5790 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1UL << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

5791 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

5794 
	#SPI_I2SPR_I2SDIV_Pos
 (0U)

	)

5795 
	#SPI_I2SPR_I2SDIV_Msk
 (0xFFUL << 
SPI_I2SPR_I2SDIV_Pos
è

	)

5796 
	#SPI_I2SPR_I2SDIV
 
SPI_I2SPR_I2SDIV_Msk


	)

5797 
	#SPI_I2SPR_ODD_Pos
 (8U)

	)

5798 
	#SPI_I2SPR_ODD_Msk
 (0x1UL << 
SPI_I2SPR_ODD_Pos
è

	)

5799 
	#SPI_I2SPR_ODD
 
SPI_I2SPR_ODD_Msk


	)

5800 
	#SPI_I2SPR_MCKOE_Pos
 (9U)

	)

5801 
	#SPI_I2SPR_MCKOE_Msk
 (0x1UL << 
SPI_I2SPR_MCKOE_Pos
è

	)

5802 
	#SPI_I2SPR_MCKOE
 
SPI_I2SPR_MCKOE_Msk


	)

5810 
	#SYSCFG_MEMRMP_MEM_MODE_Pos
 (0U)

	)

5811 
	#SYSCFG_MEMRMP_MEM_MODE_Msk
 (0x3UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

5812 
	#SYSCFG_MEMRMP_MEM_MODE
 
SYSCFG_MEMRMP_MEM_MODE_Msk


	)

5813 
	#SYSCFG_MEMRMP_MEM_MODE_0
 (0x1UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

5814 
	#SYSCFG_MEMRMP_MEM_MODE_1
 (0x2UL << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

5816 
	#SYSCFG_PMC_ADC1DC2_Pos
 (16U)

	)

5817 
	#SYSCFG_PMC_ADC1DC2_Msk
 (0x1UL << 
SYSCFG_PMC_ADC1DC2_Pos
è

	)

5818 
	#SYSCFG_PMC_ADC1DC2
 
SYSCFG_PMC_ADC1DC2_Msk


	)

5821 
	#SYSCFG_EXTICR1_EXTI0_Pos
 (0U)

	)

5822 
	#SYSCFG_EXTICR1_EXTI0_Msk
 (0xFUL << 
SYSCFG_EXTICR1_EXTI0_Pos
è

	)

5823 
	#SYSCFG_EXTICR1_EXTI0
 
SYSCFG_EXTICR1_EXTI0_Msk


	)

5824 
	#SYSCFG_EXTICR1_EXTI1_Pos
 (4U)

	)

5825 
	#SYSCFG_EXTICR1_EXTI1_Msk
 (0xFUL << 
SYSCFG_EXTICR1_EXTI1_Pos
è

	)

5826 
	#SYSCFG_EXTICR1_EXTI1
 
SYSCFG_EXTICR1_EXTI1_Msk


	)

5827 
	#SYSCFG_EXTICR1_EXTI2_Pos
 (8U)

	)

5828 
	#SYSCFG_EXTICR1_EXTI2_Msk
 (0xFUL << 
SYSCFG_EXTICR1_EXTI2_Pos
è

	)

5829 
	#SYSCFG_EXTICR1_EXTI2
 
SYSCFG_EXTICR1_EXTI2_Msk


	)

5830 
	#SYSCFG_EXTICR1_EXTI3_Pos
 (12U)

	)

5831 
	#SYSCFG_EXTICR1_EXTI3_Msk
 (0xFUL << 
SYSCFG_EXTICR1_EXTI3_Pos
è

	)

5832 
	#SYSCFG_EXTICR1_EXTI3
 
SYSCFG_EXTICR1_EXTI3_Msk


	)

5836 
	#SYSCFG_EXTICR1_EXTI0_PA
 0x0000U

	)

5837 
	#SYSCFG_EXTICR1_EXTI0_PB
 0x0001U

	)

5838 
	#SYSCFG_EXTICR1_EXTI0_PC
 0x0002U

	)

5839 
	#SYSCFG_EXTICR1_EXTI0_PD
 0x0003U

	)

5840 
	#SYSCFG_EXTICR1_EXTI0_PE
 0x0004U

	)

5841 
	#SYSCFG_EXTICR1_EXTI0_PH
 0x0007U

	)

5846 
	#SYSCFG_EXTICR1_EXTI1_PA
 0x0000U

	)

5847 
	#SYSCFG_EXTICR1_EXTI1_PB
 0x0010U

	)

5848 
	#SYSCFG_EXTICR1_EXTI1_PC
 0x0020U

	)

5849 
	#SYSCFG_EXTICR1_EXTI1_PD
 0x0030U

	)

5850 
	#SYSCFG_EXTICR1_EXTI1_PE
 0x0040U

	)

5851 
	#SYSCFG_EXTICR1_EXTI1_PH
 0x0070U

	)

5856 
	#SYSCFG_EXTICR1_EXTI2_PA
 0x0000U

	)

5857 
	#SYSCFG_EXTICR1_EXTI2_PB
 0x0100U

	)

5858 
	#SYSCFG_EXTICR1_EXTI2_PC
 0x0200U

	)

5859 
	#SYSCFG_EXTICR1_EXTI2_PD
 0x0300U

	)

5860 
	#SYSCFG_EXTICR1_EXTI2_PE
 0x0400U

	)

5861 
	#SYSCFG_EXTICR1_EXTI2_PH
 0x0700U

	)

5866 
	#SYSCFG_EXTICR1_EXTI3_PA
 0x0000U

	)

5867 
	#SYSCFG_EXTICR1_EXTI3_PB
 0x1000U

	)

5868 
	#SYSCFG_EXTICR1_EXTI3_PC
 0x2000U

	)

5869 
	#SYSCFG_EXTICR1_EXTI3_PD
 0x3000U

	)

5870 
	#SYSCFG_EXTICR1_EXTI3_PE
 0x4000U

	)

5871 
	#SYSCFG_EXTICR1_EXTI3_PH
 0x7000U

	)

5874 
	#SYSCFG_EXTICR2_EXTI4_Pos
 (0U)

	)

5875 
	#SYSCFG_EXTICR2_EXTI4_Msk
 (0xFUL << 
SYSCFG_EXTICR2_EXTI4_Pos
è

	)

5876 
	#SYSCFG_EXTICR2_EXTI4
 
SYSCFG_EXTICR2_EXTI4_Msk


	)

5877 
	#SYSCFG_EXTICR2_EXTI5_Pos
 (4U)

	)

5878 
	#SYSCFG_EXTICR2_EXTI5_Msk
 (0xFUL << 
SYSCFG_EXTICR2_EXTI5_Pos
è

	)

5879 
	#SYSCFG_EXTICR2_EXTI5
 
SYSCFG_EXTICR2_EXTI5_Msk


	)

5880 
	#SYSCFG_EXTICR2_EXTI6_Pos
 (8U)

	)

5881 
	#SYSCFG_EXTICR2_EXTI6_Msk
 (0xFUL << 
SYSCFG_EXTICR2_EXTI6_Pos
è

	)

5882 
	#SYSCFG_EXTICR2_EXTI6
 
SYSCFG_EXTICR2_EXTI6_Msk


	)

5883 
	#SYSCFG_EXTICR2_EXTI7_Pos
 (12U)

	)

5884 
	#SYSCFG_EXTICR2_EXTI7_Msk
 (0xFUL << 
SYSCFG_EXTICR2_EXTI7_Pos
è

	)

5885 
	#SYSCFG_EXTICR2_EXTI7
 
SYSCFG_EXTICR2_EXTI7_Msk


	)

5890 
	#SYSCFG_EXTICR2_EXTI4_PA
 0x0000U

	)

5891 
	#SYSCFG_EXTICR2_EXTI4_PB
 0x0001U

	)

5892 
	#SYSCFG_EXTICR2_EXTI4_PC
 0x0002U

	)

5893 
	#SYSCFG_EXTICR2_EXTI4_PD
 0x0003U

	)

5894 
	#SYSCFG_EXTICR2_EXTI4_PE
 0x0004U

	)

5895 
	#SYSCFG_EXTICR2_EXTI4_PH
 0x0007U

	)

5900 
	#SYSCFG_EXTICR2_EXTI5_PA
 0x0000U

	)

5901 
	#SYSCFG_EXTICR2_EXTI5_PB
 0x0010U

	)

5902 
	#SYSCFG_EXTICR2_EXTI5_PC
 0x0020U

	)

5903 
	#SYSCFG_EXTICR2_EXTI5_PD
 0x0030U

	)

5904 
	#SYSCFG_EXTICR2_EXTI5_PE
 0x0040U

	)

5905 
	#SYSCFG_EXTICR2_EXTI5_PH
 0x0070U

	)

5910 
	#SYSCFG_EXTICR2_EXTI6_PA
 0x0000U

	)

5911 
	#SYSCFG_EXTICR2_EXTI6_PB
 0x0100U

	)

5912 
	#SYSCFG_EXTICR2_EXTI6_PC
 0x0200U

	)

5913 
	#SYSCFG_EXTICR2_EXTI6_PD
 0x0300U

	)

5914 
	#SYSCFG_EXTICR2_EXTI6_PE
 0x0400U

	)

5915 
	#SYSCFG_EXTICR2_EXTI6_PH
 0x0700U

	)

5920 
	#SYSCFG_EXTICR2_EXTI7_PA
 0x0000U

	)

5921 
	#SYSCFG_EXTICR2_EXTI7_PB
 0x1000U

	)

5922 
	#SYSCFG_EXTICR2_EXTI7_PC
 0x2000U

	)

5923 
	#SYSCFG_EXTICR2_EXTI7_PD
 0x3000U

	)

5924 
	#SYSCFG_EXTICR2_EXTI7_PE
 0x4000U

	)

5925 
	#SYSCFG_EXTICR2_EXTI7_PH
 0x7000U

	)

5928 
	#SYSCFG_EXTICR3_EXTI8_Pos
 (0U)

	)

5929 
	#SYSCFG_EXTICR3_EXTI8_Msk
 (0xFUL << 
SYSCFG_EXTICR3_EXTI8_Pos
è

	)

5930 
	#SYSCFG_EXTICR3_EXTI8
 
SYSCFG_EXTICR3_EXTI8_Msk


	)

5931 
	#SYSCFG_EXTICR3_EXTI9_Pos
 (4U)

	)

5932 
	#SYSCFG_EXTICR3_EXTI9_Msk
 (0xFUL << 
SYSCFG_EXTICR3_EXTI9_Pos
è

	)

5933 
	#SYSCFG_EXTICR3_EXTI9
 
SYSCFG_EXTICR3_EXTI9_Msk


	)

5934 
	#SYSCFG_EXTICR3_EXTI10_Pos
 (8U)

	)

5935 
	#SYSCFG_EXTICR3_EXTI10_Msk
 (0xFUL << 
SYSCFG_EXTICR3_EXTI10_Pos
è

	)

5936 
	#SYSCFG_EXTICR3_EXTI10
 
SYSCFG_EXTICR3_EXTI10_Msk


	)

5937 
	#SYSCFG_EXTICR3_EXTI11_Pos
 (12U)

	)

5938 
	#SYSCFG_EXTICR3_EXTI11_Msk
 (0xFUL << 
SYSCFG_EXTICR3_EXTI11_Pos
è

	)

5939 
	#SYSCFG_EXTICR3_EXTI11
 
SYSCFG_EXTICR3_EXTI11_Msk


	)

5944 
	#SYSCFG_EXTICR3_EXTI8_PA
 0x0000U

	)

5945 
	#SYSCFG_EXTICR3_EXTI8_PB
 0x0001U

	)

5946 
	#SYSCFG_EXTICR3_EXTI8_PC
 0x0002U

	)

5947 
	#SYSCFG_EXTICR3_EXTI8_PD
 0x0003U

	)

5948 
	#SYSCFG_EXTICR3_EXTI8_PE
 0x0004U

	)

5949 
	#SYSCFG_EXTICR3_EXTI8_PH
 0x0007U

	)

5954 
	#SYSCFG_EXTICR3_EXTI9_PA
 0x0000U

	)

5955 
	#SYSCFG_EXTICR3_EXTI9_PB
 0x0010U

	)

5956 
	#SYSCFG_EXTICR3_EXTI9_PC
 0x0020U

	)

5957 
	#SYSCFG_EXTICR3_EXTI9_PD
 0x0030U

	)

5958 
	#SYSCFG_EXTICR3_EXTI9_PE
 0x0040U

	)

5959 
	#SYSCFG_EXTICR3_EXTI9_PH
 0x0070U

	)

5964 
	#SYSCFG_EXTICR3_EXTI10_PA
 0x0000U

	)

5965 
	#SYSCFG_EXTICR3_EXTI10_PB
 0x0100U

	)

5966 
	#SYSCFG_EXTICR3_EXTI10_PC
 0x0200U

	)

5967 
	#SYSCFG_EXTICR3_EXTI10_PD
 0x0300U

	)

5968 
	#SYSCFG_EXTICR3_EXTI10_PE
 0x0400U

	)

5969 
	#SYSCFG_EXTICR3_EXTI10_PH
 0x0700U

	)

5974 
	#SYSCFG_EXTICR3_EXTI11_PA
 0x0000U

	)

5975 
	#SYSCFG_EXTICR3_EXTI11_PB
 0x1000U

	)

5976 
	#SYSCFG_EXTICR3_EXTI11_PC
 0x2000U

	)

5977 
	#SYSCFG_EXTICR3_EXTI11_PD
 0x3000U

	)

5978 
	#SYSCFG_EXTICR3_EXTI11_PE
 0x4000U

	)

5979 
	#SYSCFG_EXTICR3_EXTI11_PH
 0x7000U

	)

5982 
	#SYSCFG_EXTICR4_EXTI12_Pos
 (0U)

	)

5983 
	#SYSCFG_EXTICR4_EXTI12_Msk
 (0xFUL << 
SYSCFG_EXTICR4_EXTI12_Pos
è

	)

5984 
	#SYSCFG_EXTICR4_EXTI12
 
SYSCFG_EXTICR4_EXTI12_Msk


	)

5985 
	#SYSCFG_EXTICR4_EXTI13_Pos
 (4U)

	)

5986 
	#SYSCFG_EXTICR4_EXTI13_Msk
 (0xFUL << 
SYSCFG_EXTICR4_EXTI13_Pos
è

	)

5987 
	#SYSCFG_EXTICR4_EXTI13
 
SYSCFG_EXTICR4_EXTI13_Msk


	)

5988 
	#SYSCFG_EXTICR4_EXTI14_Pos
 (8U)

	)

5989 
	#SYSCFG_EXTICR4_EXTI14_Msk
 (0xFUL << 
SYSCFG_EXTICR4_EXTI14_Pos
è

	)

5990 
	#SYSCFG_EXTICR4_EXTI14
 
SYSCFG_EXTICR4_EXTI14_Msk


	)

5991 
	#SYSCFG_EXTICR4_EXTI15_Pos
 (12U)

	)

5992 
	#SYSCFG_EXTICR4_EXTI15_Msk
 (0xFUL << 
SYSCFG_EXTICR4_EXTI15_Pos
è

	)

5993 
	#SYSCFG_EXTICR4_EXTI15
 
SYSCFG_EXTICR4_EXTI15_Msk


	)

5998 
	#SYSCFG_EXTICR4_EXTI12_PA
 0x0000U

	)

5999 
	#SYSCFG_EXTICR4_EXTI12_PB
 0x0001U

	)

6000 
	#SYSCFG_EXTICR4_EXTI12_PC
 0x0002U

	)

6001 
	#SYSCFG_EXTICR4_EXTI12_PD
 0x0003U

	)

6002 
	#SYSCFG_EXTICR4_EXTI12_PE
 0x0004U

	)

6003 
	#SYSCFG_EXTICR4_EXTI12_PH
 0x0007U

	)

6008 
	#SYSCFG_EXTICR4_EXTI13_PA
 0x0000U

	)

6009 
	#SYSCFG_EXTICR4_EXTI13_PB
 0x0010U

	)

6010 
	#SYSCFG_EXTICR4_EXTI13_PC
 0x0020U

	)

6011 
	#SYSCFG_EXTICR4_EXTI13_PD
 0x0030U

	)

6012 
	#SYSCFG_EXTICR4_EXTI13_PE
 0x0040U

	)

6013 
	#SYSCFG_EXTICR4_EXTI13_PH
 0x0070U

	)

6018 
	#SYSCFG_EXTICR4_EXTI14_PA
 0x0000U

	)

6019 
	#SYSCFG_EXTICR4_EXTI14_PB
 0x0100U

	)

6020 
	#SYSCFG_EXTICR4_EXTI14_PC
 0x0200U

	)

6021 
	#SYSCFG_EXTICR4_EXTI14_PD
 0x0300U

	)

6022 
	#SYSCFG_EXTICR4_EXTI14_PE
 0x0400U

	)

6023 
	#SYSCFG_EXTICR4_EXTI14_PH
 0x0700U

	)

6028 
	#SYSCFG_EXTICR4_EXTI15_PA
 0x0000U

	)

6029 
	#SYSCFG_EXTICR4_EXTI15_PB
 0x1000U

	)

6030 
	#SYSCFG_EXTICR4_EXTI15_PC
 0x2000U

	)

6031 
	#SYSCFG_EXTICR4_EXTI15_PD
 0x3000U

	)

6032 
	#SYSCFG_EXTICR4_EXTI15_PE
 0x4000U

	)

6033 
	#SYSCFG_EXTICR4_EXTI15_PH
 0x7000U

	)

6036 
	#SYSCFG_CMPCR_CMP_PD_Pos
 (0U)

	)

6037 
	#SYSCFG_CMPCR_CMP_PD_Msk
 (0x1UL << 
SYSCFG_CMPCR_CMP_PD_Pos
è

	)

6038 
	#SYSCFG_CMPCR_CMP_PD
 
SYSCFG_CMPCR_CMP_PD_Msk


	)

6039 
	#SYSCFG_CMPCR_READY_Pos
 (8U)

	)

6040 
	#SYSCFG_CMPCR_READY_Msk
 (0x1UL << 
SYSCFG_CMPCR_READY_Pos
è

	)

6041 
	#SYSCFG_CMPCR_READY
 
SYSCFG_CMPCR_READY_Msk


	)

6049 
	#TIM_CR1_CEN_Pos
 (0U)

	)

6050 
	#TIM_CR1_CEN_Msk
 (0x1UL << 
TIM_CR1_CEN_Pos
è

	)

6051 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

6052 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

6053 
	#TIM_CR1_UDIS_Msk
 (0x1UL << 
TIM_CR1_UDIS_Pos
è

	)

6054 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

6055 
	#TIM_CR1_URS_Pos
 (2U)

	)

6056 
	#TIM_CR1_URS_Msk
 (0x1UL << 
TIM_CR1_URS_Pos
è

	)

6057 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

6058 
	#TIM_CR1_OPM_Pos
 (3U)

	)

6059 
	#TIM_CR1_OPM_Msk
 (0x1UL << 
TIM_CR1_OPM_Pos
è

	)

6060 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

6061 
	#TIM_CR1_DIR_Pos
 (4U)

	)

6062 
	#TIM_CR1_DIR_Msk
 (0x1UL << 
TIM_CR1_DIR_Pos
è

	)

6063 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

6065 
	#TIM_CR1_CMS_Pos
 (5U)

	)

6066 
	#TIM_CR1_CMS_Msk
 (0x3UL << 
TIM_CR1_CMS_Pos
è

	)

6067 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

6068 
	#TIM_CR1_CMS_0
 (0x1UL << 
TIM_CR1_CMS_Pos
è

	)

6069 
	#TIM_CR1_CMS_1
 (0x2UL << 
TIM_CR1_CMS_Pos
è

	)

6071 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

6072 
	#TIM_CR1_ARPE_Msk
 (0x1UL << 
TIM_CR1_ARPE_Pos
è

	)

6073 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

6075 
	#TIM_CR1_CKD_Pos
 (8U)

	)

6076 
	#TIM_CR1_CKD_Msk
 (0x3UL << 
TIM_CR1_CKD_Pos
è

	)

6077 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

6078 
	#TIM_CR1_CKD_0
 (0x1UL << 
TIM_CR1_CKD_Pos
è

	)

6079 
	#TIM_CR1_CKD_1
 (0x2UL << 
TIM_CR1_CKD_Pos
è

	)

6082 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

6083 
	#TIM_CR2_CCPC_Msk
 (0x1UL << 
TIM_CR2_CCPC_Pos
è

	)

6084 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

6085 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

6086 
	#TIM_CR2_CCUS_Msk
 (0x1UL << 
TIM_CR2_CCUS_Pos
è

	)

6087 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

6088 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

6089 
	#TIM_CR2_CCDS_Msk
 (0x1UL << 
TIM_CR2_CCDS_Pos
è

	)

6090 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

6092 
	#TIM_CR2_MMS_Pos
 (4U)

	)

6093 
	#TIM_CR2_MMS_Msk
 (0x7UL << 
TIM_CR2_MMS_Pos
è

	)

6094 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

6095 
	#TIM_CR2_MMS_0
 (0x1UL << 
TIM_CR2_MMS_Pos
è

	)

6096 
	#TIM_CR2_MMS_1
 (0x2UL << 
TIM_CR2_MMS_Pos
è

	)

6097 
	#TIM_CR2_MMS_2
 (0x4UL << 
TIM_CR2_MMS_Pos
è

	)

6099 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

6100 
	#TIM_CR2_TI1S_Msk
 (0x1UL << 
TIM_CR2_TI1S_Pos
è

	)

6101 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

6102 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

6103 
	#TIM_CR2_OIS1_Msk
 (0x1UL << 
TIM_CR2_OIS1_Pos
è

	)

6104 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

6105 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

6106 
	#TIM_CR2_OIS1N_Msk
 (0x1UL << 
TIM_CR2_OIS1N_Pos
è

	)

6107 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

6108 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

6109 
	#TIM_CR2_OIS2_Msk
 (0x1UL << 
TIM_CR2_OIS2_Pos
è

	)

6110 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

6111 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

6112 
	#TIM_CR2_OIS2N_Msk
 (0x1UL << 
TIM_CR2_OIS2N_Pos
è

	)

6113 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

6114 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

6115 
	#TIM_CR2_OIS3_Msk
 (0x1UL << 
TIM_CR2_OIS3_Pos
è

	)

6116 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

6117 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

6118 
	#TIM_CR2_OIS3N_Msk
 (0x1UL << 
TIM_CR2_OIS3N_Pos
è

	)

6119 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

6120 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

6121 
	#TIM_CR2_OIS4_Msk
 (0x1UL << 
TIM_CR2_OIS4_Pos
è

	)

6122 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

6125 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

6126 
	#TIM_SMCR_SMS_Msk
 (0x7UL << 
TIM_SMCR_SMS_Pos
è

	)

6127 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

6128 
	#TIM_SMCR_SMS_0
 (0x1UL << 
TIM_SMCR_SMS_Pos
è

	)

6129 
	#TIM_SMCR_SMS_1
 (0x2UL << 
TIM_SMCR_SMS_Pos
è

	)

6130 
	#TIM_SMCR_SMS_2
 (0x4UL << 
TIM_SMCR_SMS_Pos
è

	)

6132 
	#TIM_SMCR_TS_Pos
 (4U)

	)

6133 
	#TIM_SMCR_TS_Msk
 (0x7UL << 
TIM_SMCR_TS_Pos
è

	)

6134 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

6135 
	#TIM_SMCR_TS_0
 (0x1UL << 
TIM_SMCR_TS_Pos
è

	)

6136 
	#TIM_SMCR_TS_1
 (0x2UL << 
TIM_SMCR_TS_Pos
è

	)

6137 
	#TIM_SMCR_TS_2
 (0x4UL << 
TIM_SMCR_TS_Pos
è

	)

6139 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

6140 
	#TIM_SMCR_MSM_Msk
 (0x1UL << 
TIM_SMCR_MSM_Pos
è

	)

6141 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

6143 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

6144 
	#TIM_SMCR_ETF_Msk
 (0xFUL << 
TIM_SMCR_ETF_Pos
è

	)

6145 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

6146 
	#TIM_SMCR_ETF_0
 (0x1UL << 
TIM_SMCR_ETF_Pos
è

	)

6147 
	#TIM_SMCR_ETF_1
 (0x2UL << 
TIM_SMCR_ETF_Pos
è

	)

6148 
	#TIM_SMCR_ETF_2
 (0x4UL << 
TIM_SMCR_ETF_Pos
è

	)

6149 
	#TIM_SMCR_ETF_3
 (0x8UL << 
TIM_SMCR_ETF_Pos
è

	)

6151 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

6152 
	#TIM_SMCR_ETPS_Msk
 (0x3UL << 
TIM_SMCR_ETPS_Pos
è

	)

6153 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

6154 
	#TIM_SMCR_ETPS_0
 (0x1UL << 
TIM_SMCR_ETPS_Pos
è

	)

6155 
	#TIM_SMCR_ETPS_1
 (0x2UL << 
TIM_SMCR_ETPS_Pos
è

	)

6157 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

6158 
	#TIM_SMCR_ECE_Msk
 (0x1UL << 
TIM_SMCR_ECE_Pos
è

	)

6159 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

6160 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

6161 
	#TIM_SMCR_ETP_Msk
 (0x1UL << 
TIM_SMCR_ETP_Pos
è

	)

6162 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

6165 
	#TIM_DIER_UIE_Pos
 (0U)

	)

6166 
	#TIM_DIER_UIE_Msk
 (0x1UL << 
TIM_DIER_UIE_Pos
è

	)

6167 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

6168 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

6169 
	#TIM_DIER_CC1IE_Msk
 (0x1UL << 
TIM_DIER_CC1IE_Pos
è

	)

6170 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

6171 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

6172 
	#TIM_DIER_CC2IE_Msk
 (0x1UL << 
TIM_DIER_CC2IE_Pos
è

	)

6173 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

6174 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

6175 
	#TIM_DIER_CC3IE_Msk
 (0x1UL << 
TIM_DIER_CC3IE_Pos
è

	)

6176 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

6177 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

6178 
	#TIM_DIER_CC4IE_Msk
 (0x1UL << 
TIM_DIER_CC4IE_Pos
è

	)

6179 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

6180 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

6181 
	#TIM_DIER_COMIE_Msk
 (0x1UL << 
TIM_DIER_COMIE_Pos
è

	)

6182 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

6183 
	#TIM_DIER_TIE_Pos
 (6U)

	)

6184 
	#TIM_DIER_TIE_Msk
 (0x1UL << 
TIM_DIER_TIE_Pos
è

	)

6185 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

6186 
	#TIM_DIER_BIE_Pos
 (7U)

	)

6187 
	#TIM_DIER_BIE_Msk
 (0x1UL << 
TIM_DIER_BIE_Pos
è

	)

6188 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

6189 
	#TIM_DIER_UDE_Pos
 (8U)

	)

6190 
	#TIM_DIER_UDE_Msk
 (0x1UL << 
TIM_DIER_UDE_Pos
è

	)

6191 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

6192 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

6193 
	#TIM_DIER_CC1DE_Msk
 (0x1UL << 
TIM_DIER_CC1DE_Pos
è

	)

6194 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

6195 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

6196 
	#TIM_DIER_CC2DE_Msk
 (0x1UL << 
TIM_DIER_CC2DE_Pos
è

	)

6197 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

6198 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

6199 
	#TIM_DIER_CC3DE_Msk
 (0x1UL << 
TIM_DIER_CC3DE_Pos
è

	)

6200 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

6201 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

6202 
	#TIM_DIER_CC4DE_Msk
 (0x1UL << 
TIM_DIER_CC4DE_Pos
è

	)

6203 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

6204 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

6205 
	#TIM_DIER_COMDE_Msk
 (0x1UL << 
TIM_DIER_COMDE_Pos
è

	)

6206 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

6207 
	#TIM_DIER_TDE_Pos
 (14U)

	)

6208 
	#TIM_DIER_TDE_Msk
 (0x1UL << 
TIM_DIER_TDE_Pos
è

	)

6209 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

6212 
	#TIM_SR_UIF_Pos
 (0U)

	)

6213 
	#TIM_SR_UIF_Msk
 (0x1UL << 
TIM_SR_UIF_Pos
è

	)

6214 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

6215 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

6216 
	#TIM_SR_CC1IF_Msk
 (0x1UL << 
TIM_SR_CC1IF_Pos
è

	)

6217 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

6218 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

6219 
	#TIM_SR_CC2IF_Msk
 (0x1UL << 
TIM_SR_CC2IF_Pos
è

	)

6220 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

6221 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

6222 
	#TIM_SR_CC3IF_Msk
 (0x1UL << 
TIM_SR_CC3IF_Pos
è

	)

6223 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

6224 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

6225 
	#TIM_SR_CC4IF_Msk
 (0x1UL << 
TIM_SR_CC4IF_Pos
è

	)

6226 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

6227 
	#TIM_SR_COMIF_Pos
 (5U)

	)

6228 
	#TIM_SR_COMIF_Msk
 (0x1UL << 
TIM_SR_COMIF_Pos
è

	)

6229 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

6230 
	#TIM_SR_TIF_Pos
 (6U)

	)

6231 
	#TIM_SR_TIF_Msk
 (0x1UL << 
TIM_SR_TIF_Pos
è

	)

6232 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

6233 
	#TIM_SR_BIF_Pos
 (7U)

	)

6234 
	#TIM_SR_BIF_Msk
 (0x1UL << 
TIM_SR_BIF_Pos
è

	)

6235 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

6236 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

6237 
	#TIM_SR_CC1OF_Msk
 (0x1UL << 
TIM_SR_CC1OF_Pos
è

	)

6238 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

6239 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

6240 
	#TIM_SR_CC2OF_Msk
 (0x1UL << 
TIM_SR_CC2OF_Pos
è

	)

6241 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

6242 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

6243 
	#TIM_SR_CC3OF_Msk
 (0x1UL << 
TIM_SR_CC3OF_Pos
è

	)

6244 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

6245 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

6246 
	#TIM_SR_CC4OF_Msk
 (0x1UL << 
TIM_SR_CC4OF_Pos
è

	)

6247 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

6250 
	#TIM_EGR_UG_Pos
 (0U)

	)

6251 
	#TIM_EGR_UG_Msk
 (0x1UL << 
TIM_EGR_UG_Pos
è

	)

6252 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

6253 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

6254 
	#TIM_EGR_CC1G_Msk
 (0x1UL << 
TIM_EGR_CC1G_Pos
è

	)

6255 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

6256 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

6257 
	#TIM_EGR_CC2G_Msk
 (0x1UL << 
TIM_EGR_CC2G_Pos
è

	)

6258 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

6259 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

6260 
	#TIM_EGR_CC3G_Msk
 (0x1UL << 
TIM_EGR_CC3G_Pos
è

	)

6261 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

6262 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

6263 
	#TIM_EGR_CC4G_Msk
 (0x1UL << 
TIM_EGR_CC4G_Pos
è

	)

6264 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

6265 
	#TIM_EGR_COMG_Pos
 (5U)

	)

6266 
	#TIM_EGR_COMG_Msk
 (0x1UL << 
TIM_EGR_COMG_Pos
è

	)

6267 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

6268 
	#TIM_EGR_TG_Pos
 (6U)

	)

6269 
	#TIM_EGR_TG_Msk
 (0x1UL << 
TIM_EGR_TG_Pos
è

	)

6270 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

6271 
	#TIM_EGR_BG_Pos
 (7U)

	)

6272 
	#TIM_EGR_BG_Msk
 (0x1UL << 
TIM_EGR_BG_Pos
è

	)

6273 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

6276 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

6277 
	#TIM_CCMR1_CC1S_Msk
 (0x3UL << 
TIM_CCMR1_CC1S_Pos
è

	)

6278 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

6279 
	#TIM_CCMR1_CC1S_0
 (0x1UL << 
TIM_CCMR1_CC1S_Pos
è

	)

6280 
	#TIM_CCMR1_CC1S_1
 (0x2UL << 
TIM_CCMR1_CC1S_Pos
è

	)

6282 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

6283 
	#TIM_CCMR1_OC1FE_Msk
 (0x1UL << 
TIM_CCMR1_OC1FE_Pos
è

	)

6284 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

6285 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

6286 
	#TIM_CCMR1_OC1PE_Msk
 (0x1UL << 
TIM_CCMR1_OC1PE_Pos
è

	)

6287 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

6289 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

6290 
	#TIM_CCMR1_OC1M_Msk
 (0x7UL << 
TIM_CCMR1_OC1M_Pos
è

	)

6291 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

6292 
	#TIM_CCMR1_OC1M_0
 (0x1UL << 
TIM_CCMR1_OC1M_Pos
è

	)

6293 
	#TIM_CCMR1_OC1M_1
 (0x2UL << 
TIM_CCMR1_OC1M_Pos
è

	)

6294 
	#TIM_CCMR1_OC1M_2
 (0x4UL << 
TIM_CCMR1_OC1M_Pos
è

	)

6296 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

6297 
	#TIM_CCMR1_OC1CE_Msk
 (0x1UL << 
TIM_CCMR1_OC1CE_Pos
è

	)

6298 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

6300 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

6301 
	#TIM_CCMR1_CC2S_Msk
 (0x3UL << 
TIM_CCMR1_CC2S_Pos
è

	)

6302 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

6303 
	#TIM_CCMR1_CC2S_0
 (0x1UL << 
TIM_CCMR1_CC2S_Pos
è

	)

6304 
	#TIM_CCMR1_CC2S_1
 (0x2UL << 
TIM_CCMR1_CC2S_Pos
è

	)

6306 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

6307 
	#TIM_CCMR1_OC2FE_Msk
 (0x1UL << 
TIM_CCMR1_OC2FE_Pos
è

	)

6308 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

6309 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

6310 
	#TIM_CCMR1_OC2PE_Msk
 (0x1UL << 
TIM_CCMR1_OC2PE_Pos
è

	)

6311 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

6313 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

6314 
	#TIM_CCMR1_OC2M_Msk
 (0x7UL << 
TIM_CCMR1_OC2M_Pos
è

	)

6315 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

6316 
	#TIM_CCMR1_OC2M_0
 (0x1UL << 
TIM_CCMR1_OC2M_Pos
è

	)

6317 
	#TIM_CCMR1_OC2M_1
 (0x2UL << 
TIM_CCMR1_OC2M_Pos
è

	)

6318 
	#TIM_CCMR1_OC2M_2
 (0x4UL << 
TIM_CCMR1_OC2M_Pos
è

	)

6320 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

6321 
	#TIM_CCMR1_OC2CE_Msk
 (0x1UL << 
TIM_CCMR1_OC2CE_Pos
è

	)

6322 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

6326 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

6327 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3UL << 
TIM_CCMR1_IC1PSC_Pos
è

	)

6328 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

6329 
	#TIM_CCMR1_IC1PSC_0
 (0x1UL << 
TIM_CCMR1_IC1PSC_Pos
è

	)

6330 
	#TIM_CCMR1_IC1PSC_1
 (0x2UL << 
TIM_CCMR1_IC1PSC_Pos
è

	)

6332 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

6333 
	#TIM_CCMR1_IC1F_Msk
 (0xFUL << 
TIM_CCMR1_IC1F_Pos
è

	)

6334 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

6335 
	#TIM_CCMR1_IC1F_0
 (0x1UL << 
TIM_CCMR1_IC1F_Pos
è

	)

6336 
	#TIM_CCMR1_IC1F_1
 (0x2UL << 
TIM_CCMR1_IC1F_Pos
è

	)

6337 
	#TIM_CCMR1_IC1F_2
 (0x4UL << 
TIM_CCMR1_IC1F_Pos
è

	)

6338 
	#TIM_CCMR1_IC1F_3
 (0x8UL << 
TIM_CCMR1_IC1F_Pos
è

	)

6340 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

6341 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3UL << 
TIM_CCMR1_IC2PSC_Pos
è

	)

6342 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

6343 
	#TIM_CCMR1_IC2PSC_0
 (0x1UL << 
TIM_CCMR1_IC2PSC_Pos
è

	)

6344 
	#TIM_CCMR1_IC2PSC_1
 (0x2UL << 
TIM_CCMR1_IC2PSC_Pos
è

	)

6346 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

6347 
	#TIM_CCMR1_IC2F_Msk
 (0xFUL << 
TIM_CCMR1_IC2F_Pos
è

	)

6348 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

6349 
	#TIM_CCMR1_IC2F_0
 (0x1UL << 
TIM_CCMR1_IC2F_Pos
è

	)

6350 
	#TIM_CCMR1_IC2F_1
 (0x2UL << 
TIM_CCMR1_IC2F_Pos
è

	)

6351 
	#TIM_CCMR1_IC2F_2
 (0x4UL << 
TIM_CCMR1_IC2F_Pos
è

	)

6352 
	#TIM_CCMR1_IC2F_3
 (0x8UL << 
TIM_CCMR1_IC2F_Pos
è

	)

6355 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

6356 
	#TIM_CCMR2_CC3S_Msk
 (0x3UL << 
TIM_CCMR2_CC3S_Pos
è

	)

6357 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

6358 
	#TIM_CCMR2_CC3S_0
 (0x1UL << 
TIM_CCMR2_CC3S_Pos
è

	)

6359 
	#TIM_CCMR2_CC3S_1
 (0x2UL << 
TIM_CCMR2_CC3S_Pos
è

	)

6361 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

6362 
	#TIM_CCMR2_OC3FE_Msk
 (0x1UL << 
TIM_CCMR2_OC3FE_Pos
è

	)

6363 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

6364 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

6365 
	#TIM_CCMR2_OC3PE_Msk
 (0x1UL << 
TIM_CCMR2_OC3PE_Pos
è

	)

6366 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

6368 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

6369 
	#TIM_CCMR2_OC3M_Msk
 (0x7UL << 
TIM_CCMR2_OC3M_Pos
è

	)

6370 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

6371 
	#TIM_CCMR2_OC3M_0
 (0x1UL << 
TIM_CCMR2_OC3M_Pos
è

	)

6372 
	#TIM_CCMR2_OC3M_1
 (0x2UL << 
TIM_CCMR2_OC3M_Pos
è

	)

6373 
	#TIM_CCMR2_OC3M_2
 (0x4UL << 
TIM_CCMR2_OC3M_Pos
è

	)

6375 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

6376 
	#TIM_CCMR2_OC3CE_Msk
 (0x1UL << 
TIM_CCMR2_OC3CE_Pos
è

	)

6377 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

6379 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

6380 
	#TIM_CCMR2_CC4S_Msk
 (0x3UL << 
TIM_CCMR2_CC4S_Pos
è

	)

6381 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

6382 
	#TIM_CCMR2_CC4S_0
 (0x1UL << 
TIM_CCMR2_CC4S_Pos
è

	)

6383 
	#TIM_CCMR2_CC4S_1
 (0x2UL << 
TIM_CCMR2_CC4S_Pos
è

	)

6385 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

6386 
	#TIM_CCMR2_OC4FE_Msk
 (0x1UL << 
TIM_CCMR2_OC4FE_Pos
è

	)

6387 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

6388 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

6389 
	#TIM_CCMR2_OC4PE_Msk
 (0x1UL << 
TIM_CCMR2_OC4PE_Pos
è

	)

6390 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

6392 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

6393 
	#TIM_CCMR2_OC4M_Msk
 (0x7UL << 
TIM_CCMR2_OC4M_Pos
è

	)

6394 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

6395 
	#TIM_CCMR2_OC4M_0
 (0x1UL << 
TIM_CCMR2_OC4M_Pos
è

	)

6396 
	#TIM_CCMR2_OC4M_1
 (0x2UL << 
TIM_CCMR2_OC4M_Pos
è

	)

6397 
	#TIM_CCMR2_OC4M_2
 (0x4UL << 
TIM_CCMR2_OC4M_Pos
è

	)

6399 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

6400 
	#TIM_CCMR2_OC4CE_Msk
 (0x1UL << 
TIM_CCMR2_OC4CE_Pos
è

	)

6401 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

6405 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

6406 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3UL << 
TIM_CCMR2_IC3PSC_Pos
è

	)

6407 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

6408 
	#TIM_CCMR2_IC3PSC_0
 (0x1UL << 
TIM_CCMR2_IC3PSC_Pos
è

	)

6409 
	#TIM_CCMR2_IC3PSC_1
 (0x2UL << 
TIM_CCMR2_IC3PSC_Pos
è

	)

6411 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

6412 
	#TIM_CCMR2_IC3F_Msk
 (0xFUL << 
TIM_CCMR2_IC3F_Pos
è

	)

6413 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

6414 
	#TIM_CCMR2_IC3F_0
 (0x1UL << 
TIM_CCMR2_IC3F_Pos
è

	)

6415 
	#TIM_CCMR2_IC3F_1
 (0x2UL << 
TIM_CCMR2_IC3F_Pos
è

	)

6416 
	#TIM_CCMR2_IC3F_2
 (0x4UL << 
TIM_CCMR2_IC3F_Pos
è

	)

6417 
	#TIM_CCMR2_IC3F_3
 (0x8UL << 
TIM_CCMR2_IC3F_Pos
è

	)

6419 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

6420 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3UL << 
TIM_CCMR2_IC4PSC_Pos
è

	)

6421 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

6422 
	#TIM_CCMR2_IC4PSC_0
 (0x1UL << 
TIM_CCMR2_IC4PSC_Pos
è

	)

6423 
	#TIM_CCMR2_IC4PSC_1
 (0x2UL << 
TIM_CCMR2_IC4PSC_Pos
è

	)

6425 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

6426 
	#TIM_CCMR2_IC4F_Msk
 (0xFUL << 
TIM_CCMR2_IC4F_Pos
è

	)

6427 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

6428 
	#TIM_CCMR2_IC4F_0
 (0x1UL << 
TIM_CCMR2_IC4F_Pos
è

	)

6429 
	#TIM_CCMR2_IC4F_1
 (0x2UL << 
TIM_CCMR2_IC4F_Pos
è

	)

6430 
	#TIM_CCMR2_IC4F_2
 (0x4UL << 
TIM_CCMR2_IC4F_Pos
è

	)

6431 
	#TIM_CCMR2_IC4F_3
 (0x8UL << 
TIM_CCMR2_IC4F_Pos
è

	)

6434 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

6435 
	#TIM_CCER_CC1E_Msk
 (0x1UL << 
TIM_CCER_CC1E_Pos
è

	)

6436 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

6437 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

6438 
	#TIM_CCER_CC1P_Msk
 (0x1UL << 
TIM_CCER_CC1P_Pos
è

	)

6439 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

6440 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

6441 
	#TIM_CCER_CC1NE_Msk
 (0x1UL << 
TIM_CCER_CC1NE_Pos
è

	)

6442 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

6443 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

6444 
	#TIM_CCER_CC1NP_Msk
 (0x1UL << 
TIM_CCER_CC1NP_Pos
è

	)

6445 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

6446 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

6447 
	#TIM_CCER_CC2E_Msk
 (0x1UL << 
TIM_CCER_CC2E_Pos
è

	)

6448 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

6449 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

6450 
	#TIM_CCER_CC2P_Msk
 (0x1UL << 
TIM_CCER_CC2P_Pos
è

	)

6451 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

6452 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

6453 
	#TIM_CCER_CC2NE_Msk
 (0x1UL << 
TIM_CCER_CC2NE_Pos
è

	)

6454 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

6455 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

6456 
	#TIM_CCER_CC2NP_Msk
 (0x1UL << 
TIM_CCER_CC2NP_Pos
è

	)

6457 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

6458 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

6459 
	#TIM_CCER_CC3E_Msk
 (0x1UL << 
TIM_CCER_CC3E_Pos
è

	)

6460 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

6461 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

6462 
	#TIM_CCER_CC3P_Msk
 (0x1UL << 
TIM_CCER_CC3P_Pos
è

	)

6463 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

6464 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

6465 
	#TIM_CCER_CC3NE_Msk
 (0x1UL << 
TIM_CCER_CC3NE_Pos
è

	)

6466 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

6467 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

6468 
	#TIM_CCER_CC3NP_Msk
 (0x1UL << 
TIM_CCER_CC3NP_Pos
è

	)

6469 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

6470 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

6471 
	#TIM_CCER_CC4E_Msk
 (0x1UL << 
TIM_CCER_CC4E_Pos
è

	)

6472 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

6473 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

6474 
	#TIM_CCER_CC4P_Msk
 (0x1UL << 
TIM_CCER_CC4P_Pos
è

	)

6475 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

6476 
	#TIM_CCER_CC4NP_Pos
 (15U)

	)

6477 
	#TIM_CCER_CC4NP_Msk
 (0x1UL << 
TIM_CCER_CC4NP_Pos
è

	)

6478 
	#TIM_CCER_CC4NP
 
TIM_CCER_CC4NP_Msk


	)

6481 
	#TIM_CNT_CNT_Pos
 (0U)

	)

6482 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFUL << 
TIM_CNT_CNT_Pos
è

	)

6483 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

6486 
	#TIM_PSC_PSC_Pos
 (0U)

	)

6487 
	#TIM_PSC_PSC_Msk
 (0xFFFFUL << 
TIM_PSC_PSC_Pos
è

	)

6488 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

6491 
	#TIM_ARR_ARR_Pos
 (0U)

	)

6492 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFUL << 
TIM_ARR_ARR_Pos
è

	)

6493 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

6496 
	#TIM_RCR_REP_Pos
 (0U)

	)

6497 
	#TIM_RCR_REP_Msk
 (0xFFUL << 
TIM_RCR_REP_Pos
è

	)

6498 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

6501 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

6502 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFUL << 
TIM_CCR1_CCR1_Pos
è

	)

6503 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

6506 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

6507 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFUL << 
TIM_CCR2_CCR2_Pos
è

	)

6508 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

6511 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

6512 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFUL << 
TIM_CCR3_CCR3_Pos
è

	)

6513 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

6516 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

6517 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFUL << 
TIM_CCR4_CCR4_Pos
è

	)

6518 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

6521 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

6522 
	#TIM_BDTR_DTG_Msk
 (0xFFUL << 
TIM_BDTR_DTG_Pos
è

	)

6523 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

6524 
	#TIM_BDTR_DTG_0
 (0x01UL << 
TIM_BDTR_DTG_Pos
è

	)

6525 
	#TIM_BDTR_DTG_1
 (0x02UL << 
TIM_BDTR_DTG_Pos
è

	)

6526 
	#TIM_BDTR_DTG_2
 (0x04UL << 
TIM_BDTR_DTG_Pos
è

	)

6527 
	#TIM_BDTR_DTG_3
 (0x08UL << 
TIM_BDTR_DTG_Pos
è

	)

6528 
	#TIM_BDTR_DTG_4
 (0x10UL << 
TIM_BDTR_DTG_Pos
è

	)

6529 
	#TIM_BDTR_DTG_5
 (0x20UL << 
TIM_BDTR_DTG_Pos
è

	)

6530 
	#TIM_BDTR_DTG_6
 (0x40UL << 
TIM_BDTR_DTG_Pos
è

	)

6531 
	#TIM_BDTR_DTG_7
 (0x80UL << 
TIM_BDTR_DTG_Pos
è

	)

6533 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

6534 
	#TIM_BDTR_LOCK_Msk
 (0x3UL << 
TIM_BDTR_LOCK_Pos
è

	)

6535 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

6536 
	#TIM_BDTR_LOCK_0
 (0x1UL << 
TIM_BDTR_LOCK_Pos
è

	)

6537 
	#TIM_BDTR_LOCK_1
 (0x2UL << 
TIM_BDTR_LOCK_Pos
è

	)

6539 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

6540 
	#TIM_BDTR_OSSI_Msk
 (0x1UL << 
TIM_BDTR_OSSI_Pos
è

	)

6541 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

6542 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

6543 
	#TIM_BDTR_OSSR_Msk
 (0x1UL << 
TIM_BDTR_OSSR_Pos
è

	)

6544 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

6545 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

6546 
	#TIM_BDTR_BKE_Msk
 (0x1UL << 
TIM_BDTR_BKE_Pos
è

	)

6547 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

6548 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

6549 
	#TIM_BDTR_BKP_Msk
 (0x1UL << 
TIM_BDTR_BKP_Pos
è

	)

6550 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

6551 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

6552 
	#TIM_BDTR_AOE_Msk
 (0x1UL << 
TIM_BDTR_AOE_Pos
è

	)

6553 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

6554 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

6555 
	#TIM_BDTR_MOE_Msk
 (0x1UL << 
TIM_BDTR_MOE_Pos
è

	)

6556 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

6559 
	#TIM_DCR_DBA_Pos
 (0U)

	)

6560 
	#TIM_DCR_DBA_Msk
 (0x1FUL << 
TIM_DCR_DBA_Pos
è

	)

6561 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

6562 
	#TIM_DCR_DBA_0
 (0x01UL << 
TIM_DCR_DBA_Pos
è

	)

6563 
	#TIM_DCR_DBA_1
 (0x02UL << 
TIM_DCR_DBA_Pos
è

	)

6564 
	#TIM_DCR_DBA_2
 (0x04UL << 
TIM_DCR_DBA_Pos
è

	)

6565 
	#TIM_DCR_DBA_3
 (0x08UL << 
TIM_DCR_DBA_Pos
è

	)

6566 
	#TIM_DCR_DBA_4
 (0x10UL << 
TIM_DCR_DBA_Pos
è

	)

6568 
	#TIM_DCR_DBL_Pos
 (8U)

	)

6569 
	#TIM_DCR_DBL_Msk
 (0x1FUL << 
TIM_DCR_DBL_Pos
è

	)

6570 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

6571 
	#TIM_DCR_DBL_0
 (0x01UL << 
TIM_DCR_DBL_Pos
è

	)

6572 
	#TIM_DCR_DBL_1
 (0x02UL << 
TIM_DCR_DBL_Pos
è

	)

6573 
	#TIM_DCR_DBL_2
 (0x04UL << 
TIM_DCR_DBL_Pos
è

	)

6574 
	#TIM_DCR_DBL_3
 (0x08UL << 
TIM_DCR_DBL_Pos
è

	)

6575 
	#TIM_DCR_DBL_4
 (0x10UL << 
TIM_DCR_DBL_Pos
è

	)

6578 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

6579 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFUL << 
TIM_DMAR_DMAB_Pos
è

	)

6580 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

6583 
	#TIM_OR_TI1_RMP_Pos
 (0U)

	)

6584 
	#TIM_OR_TI1_RMP_Msk
 (0x3UL << 
TIM_OR_TI1_RMP_Pos
è

	)

6585 
	#TIM_OR_TI1_RMP
 
TIM_OR_TI1_RMP_Msk


	)

6586 
	#TIM_OR_TI1_RMP_0
 (0x1UL << 
TIM_OR_TI1_RMP_Pos
è

	)

6587 
	#TIM_OR_TI1_RMP_1
 (0x2UL << 
TIM_OR_TI1_RMP_Pos
è

	)

6589 
	#TIM_OR_TI4_RMP_Pos
 (6U)

	)

6590 
	#TIM_OR_TI4_RMP_Msk
 (0x3UL << 
TIM_OR_TI4_RMP_Pos
è

	)

6591 
	#TIM_OR_TI4_RMP
 
TIM_OR_TI4_RMP_Msk


	)

6592 
	#TIM_OR_TI4_RMP_0
 (0x1UL << 
TIM_OR_TI4_RMP_Pos
è

	)

6593 
	#TIM_OR_TI4_RMP_1
 (0x2UL << 
TIM_OR_TI4_RMP_Pos
è

	)

6594 
	#TIM_OR_ITR1_RMP_Pos
 (10U)

	)

6595 
	#TIM_OR_ITR1_RMP_Msk
 (0x3UL << 
TIM_OR_ITR1_RMP_Pos
è

	)

6596 
	#TIM_OR_ITR1_RMP
 
TIM_OR_ITR1_RMP_Msk


	)

6597 
	#TIM_OR_ITR1_RMP_0
 (0x1UL << 
TIM_OR_ITR1_RMP_Pos
è

	)

6598 
	#TIM_OR_ITR1_RMP_1
 (0x2UL << 
TIM_OR_ITR1_RMP_Pos
è

	)

6607 
	#USART_SR_PE_Pos
 (0U)

	)

6608 
	#USART_SR_PE_Msk
 (0x1UL << 
USART_SR_PE_Pos
è

	)

6609 
	#USART_SR_PE
 
USART_SR_PE_Msk


	)

6610 
	#USART_SR_FE_Pos
 (1U)

	)

6611 
	#USART_SR_FE_Msk
 (0x1UL << 
USART_SR_FE_Pos
è

	)

6612 
	#USART_SR_FE
 
USART_SR_FE_Msk


	)

6613 
	#USART_SR_NE_Pos
 (2U)

	)

6614 
	#USART_SR_NE_Msk
 (0x1UL << 
USART_SR_NE_Pos
è

	)

6615 
	#USART_SR_NE
 
USART_SR_NE_Msk


	)

6616 
	#USART_SR_ORE_Pos
 (3U)

	)

6617 
	#USART_SR_ORE_Msk
 (0x1UL << 
USART_SR_ORE_Pos
è

	)

6618 
	#USART_SR_ORE
 
USART_SR_ORE_Msk


	)

6619 
	#USART_SR_IDLE_Pos
 (4U)

	)

6620 
	#USART_SR_IDLE_Msk
 (0x1UL << 
USART_SR_IDLE_Pos
è

	)

6621 
	#USART_SR_IDLE
 
USART_SR_IDLE_Msk


	)

6622 
	#USART_SR_RXNE_Pos
 (5U)

	)

6623 
	#USART_SR_RXNE_Msk
 (0x1UL << 
USART_SR_RXNE_Pos
è

	)

6624 
	#USART_SR_RXNE
 
USART_SR_RXNE_Msk


	)

6625 
	#USART_SR_TC_Pos
 (6U)

	)

6626 
	#USART_SR_TC_Msk
 (0x1UL << 
USART_SR_TC_Pos
è

	)

6627 
	#USART_SR_TC
 
USART_SR_TC_Msk


	)

6628 
	#USART_SR_TXE_Pos
 (7U)

	)

6629 
	#USART_SR_TXE_Msk
 (0x1UL << 
USART_SR_TXE_Pos
è

	)

6630 
	#USART_SR_TXE
 
USART_SR_TXE_Msk


	)

6631 
	#USART_SR_LBD_Pos
 (8U)

	)

6632 
	#USART_SR_LBD_Msk
 (0x1UL << 
USART_SR_LBD_Pos
è

	)

6633 
	#USART_SR_LBD
 
USART_SR_LBD_Msk


	)

6634 
	#USART_SR_CTS_Pos
 (9U)

	)

6635 
	#USART_SR_CTS_Msk
 (0x1UL << 
USART_SR_CTS_Pos
è

	)

6636 
	#USART_SR_CTS
 
USART_SR_CTS_Msk


	)

6639 
	#USART_DR_DR_Pos
 (0U)

	)

6640 
	#USART_DR_DR_Msk
 (0x1FFUL << 
USART_DR_DR_Pos
è

	)

6641 
	#USART_DR_DR
 
USART_DR_DR_Msk


	)

6644 
	#USART_BRR_DIV_F¿ùiÚ_Pos
 (0U)

	)

6645 
	#USART_BRR_DIV_F¿ùiÚ_Msk
 (0xFUL << 
USART_BRR_DIV_F¿ùiÚ_Pos
è

	)

6646 
	#USART_BRR_DIV_F¿ùiÚ
 
USART_BRR_DIV_F¿ùiÚ_Msk


	)

6647 
	#USART_BRR_DIV_Mªtis§_Pos
 (4U)

	)

6648 
	#USART_BRR_DIV_Mªtis§_Msk
 (0xFFFUL << 
USART_BRR_DIV_Mªtis§_Pos
è

	)

6649 
	#USART_BRR_DIV_Mªtis§
 
USART_BRR_DIV_Mªtis§_Msk


	)

6652 
	#USART_CR1_SBK_Pos
 (0U)

	)

6653 
	#USART_CR1_SBK_Msk
 (0x1UL << 
USART_CR1_SBK_Pos
è

	)

6654 
	#USART_CR1_SBK
 
USART_CR1_SBK_Msk


	)

6655 
	#USART_CR1_RWU_Pos
 (1U)

	)

6656 
	#USART_CR1_RWU_Msk
 (0x1UL << 
USART_CR1_RWU_Pos
è

	)

6657 
	#USART_CR1_RWU
 
USART_CR1_RWU_Msk


	)

6658 
	#USART_CR1_RE_Pos
 (2U)

	)

6659 
	#USART_CR1_RE_Msk
 (0x1UL << 
USART_CR1_RE_Pos
è

	)

6660 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

6661 
	#USART_CR1_TE_Pos
 (3U)

	)

6662 
	#USART_CR1_TE_Msk
 (0x1UL << 
USART_CR1_TE_Pos
è

	)

6663 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

6664 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

6665 
	#USART_CR1_IDLEIE_Msk
 (0x1UL << 
USART_CR1_IDLEIE_Pos
è

	)

6666 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

6667 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

6668 
	#USART_CR1_RXNEIE_Msk
 (0x1UL << 
USART_CR1_RXNEIE_Pos
è

	)

6669 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

6670 
	#USART_CR1_TCIE_Pos
 (6U)

	)

6671 
	#USART_CR1_TCIE_Msk
 (0x1UL << 
USART_CR1_TCIE_Pos
è

	)

6672 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

6673 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

6674 
	#USART_CR1_TXEIE_Msk
 (0x1UL << 
USART_CR1_TXEIE_Pos
è

	)

6675 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

6676 
	#USART_CR1_PEIE_Pos
 (8U)

	)

6677 
	#USART_CR1_PEIE_Msk
 (0x1UL << 
USART_CR1_PEIE_Pos
è

	)

6678 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

6679 
	#USART_CR1_PS_Pos
 (9U)

	)

6680 
	#USART_CR1_PS_Msk
 (0x1UL << 
USART_CR1_PS_Pos
è

	)

6681 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

6682 
	#USART_CR1_PCE_Pos
 (10U)

	)

6683 
	#USART_CR1_PCE_Msk
 (0x1UL << 
USART_CR1_PCE_Pos
è

	)

6684 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

6685 
	#USART_CR1_WAKE_Pos
 (11U)

	)

6686 
	#USART_CR1_WAKE_Msk
 (0x1UL << 
USART_CR1_WAKE_Pos
è

	)

6687 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

6688 
	#USART_CR1_M_Pos
 (12U)

	)

6689 
	#USART_CR1_M_Msk
 (0x1UL << 
USART_CR1_M_Pos
è

	)

6690 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

6691 
	#USART_CR1_UE_Pos
 (13U)

	)

6692 
	#USART_CR1_UE_Msk
 (0x1UL << 
USART_CR1_UE_Pos
è

	)

6693 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

6694 
	#USART_CR1_OVER8_Pos
 (15U)

	)

6695 
	#USART_CR1_OVER8_Msk
 (0x1UL << 
USART_CR1_OVER8_Pos
è

	)

6696 
	#USART_CR1_OVER8
 
USART_CR1_OVER8_Msk


	)

6699 
	#USART_CR2_ADD_Pos
 (0U)

	)

6700 
	#USART_CR2_ADD_Msk
 (0xFUL << 
USART_CR2_ADD_Pos
è

	)

6701 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

6702 
	#USART_CR2_LBDL_Pos
 (5U)

	)

6703 
	#USART_CR2_LBDL_Msk
 (0x1UL << 
USART_CR2_LBDL_Pos
è

	)

6704 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

6705 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

6706 
	#USART_CR2_LBDIE_Msk
 (0x1UL << 
USART_CR2_LBDIE_Pos
è

	)

6707 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

6708 
	#USART_CR2_LBCL_Pos
 (8U)

	)

6709 
	#USART_CR2_LBCL_Msk
 (0x1UL << 
USART_CR2_LBCL_Pos
è

	)

6710 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

6711 
	#USART_CR2_CPHA_Pos
 (9U)

	)

6712 
	#USART_CR2_CPHA_Msk
 (0x1UL << 
USART_CR2_CPHA_Pos
è

	)

6713 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

6714 
	#USART_CR2_CPOL_Pos
 (10U)

	)

6715 
	#USART_CR2_CPOL_Msk
 (0x1UL << 
USART_CR2_CPOL_Pos
è

	)

6716 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

6717 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

6718 
	#USART_CR2_CLKEN_Msk
 (0x1UL << 
USART_CR2_CLKEN_Pos
è

	)

6719 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

6721 
	#USART_CR2_STOP_Pos
 (12U)

	)

6722 
	#USART_CR2_STOP_Msk
 (0x3UL << 
USART_CR2_STOP_Pos
è

	)

6723 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

6724 
	#USART_CR2_STOP_0
 (0x1UL << 
USART_CR2_STOP_Pos
è

	)

6725 
	#USART_CR2_STOP_1
 (0x2UL << 
USART_CR2_STOP_Pos
è

	)

6727 
	#USART_CR2_LINEN_Pos
 (14U)

	)

6728 
	#USART_CR2_LINEN_Msk
 (0x1UL << 
USART_CR2_LINEN_Pos
è

	)

6729 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

6732 
	#USART_CR3_EIE_Pos
 (0U)

	)

6733 
	#USART_CR3_EIE_Msk
 (0x1UL << 
USART_CR3_EIE_Pos
è

	)

6734 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

6735 
	#USART_CR3_IREN_Pos
 (1U)

	)

6736 
	#USART_CR3_IREN_Msk
 (0x1UL << 
USART_CR3_IREN_Pos
è

	)

6737 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

6738 
	#USART_CR3_IRLP_Pos
 (2U)

	)

6739 
	#USART_CR3_IRLP_Msk
 (0x1UL << 
USART_CR3_IRLP_Pos
è

	)

6740 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

6741 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

6742 
	#USART_CR3_HDSEL_Msk
 (0x1UL << 
USART_CR3_HDSEL_Pos
è

	)

6743 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

6744 
	#USART_CR3_NACK_Pos
 (4U)

	)

6745 
	#USART_CR3_NACK_Msk
 (0x1UL << 
USART_CR3_NACK_Pos
è

	)

6746 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

6747 
	#USART_CR3_SCEN_Pos
 (5U)

	)

6748 
	#USART_CR3_SCEN_Msk
 (0x1UL << 
USART_CR3_SCEN_Pos
è

	)

6749 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

6750 
	#USART_CR3_DMAR_Pos
 (6U)

	)

6751 
	#USART_CR3_DMAR_Msk
 (0x1UL << 
USART_CR3_DMAR_Pos
è

	)

6752 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

6753 
	#USART_CR3_DMAT_Pos
 (7U)

	)

6754 
	#USART_CR3_DMAT_Msk
 (0x1UL << 
USART_CR3_DMAT_Pos
è

	)

6755 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

6756 
	#USART_CR3_RTSE_Pos
 (8U)

	)

6757 
	#USART_CR3_RTSE_Msk
 (0x1UL << 
USART_CR3_RTSE_Pos
è

	)

6758 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

6759 
	#USART_CR3_CTSE_Pos
 (9U)

	)

6760 
	#USART_CR3_CTSE_Msk
 (0x1UL << 
USART_CR3_CTSE_Pos
è

	)

6761 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

6762 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

6763 
	#USART_CR3_CTSIE_Msk
 (0x1UL << 
USART_CR3_CTSIE_Pos
è

	)

6764 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

6765 
	#USART_CR3_ONEBIT_Pos
 (11U)

	)

6766 
	#USART_CR3_ONEBIT_Msk
 (0x1UL << 
USART_CR3_ONEBIT_Pos
è

	)

6767 
	#USART_CR3_ONEBIT
 
USART_CR3_ONEBIT_Msk


	)

6770 
	#USART_GTPR_PSC_Pos
 (0U)

	)

6771 
	#USART_GTPR_PSC_Msk
 (0xFFUL << 
USART_GTPR_PSC_Pos
è

	)

6772 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

6773 
	#USART_GTPR_PSC_0
 (0x01UL << 
USART_GTPR_PSC_Pos
è

	)

6774 
	#USART_GTPR_PSC_1
 (0x02UL << 
USART_GTPR_PSC_Pos
è

	)

6775 
	#USART_GTPR_PSC_2
 (0x04UL << 
USART_GTPR_PSC_Pos
è

	)

6776 
	#USART_GTPR_PSC_3
 (0x08UL << 
USART_GTPR_PSC_Pos
è

	)

6777 
	#USART_GTPR_PSC_4
 (0x10UL << 
USART_GTPR_PSC_Pos
è

	)

6778 
	#USART_GTPR_PSC_5
 (0x20UL << 
USART_GTPR_PSC_Pos
è

	)

6779 
	#USART_GTPR_PSC_6
 (0x40UL << 
USART_GTPR_PSC_Pos
è

	)

6780 
	#USART_GTPR_PSC_7
 (0x80UL << 
USART_GTPR_PSC_Pos
è

	)

6782 
	#USART_GTPR_GT_Pos
 (8U)

	)

6783 
	#USART_GTPR_GT_Msk
 (0xFFUL << 
USART_GTPR_GT_Pos
è

	)

6784 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

6792 
	#WWDG_CR_T_Pos
 (0U)

	)

6793 
	#WWDG_CR_T_Msk
 (0x7FUL << 
WWDG_CR_T_Pos
è

	)

6794 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

6795 
	#WWDG_CR_T_0
 (0x01UL << 
WWDG_CR_T_Pos
è

	)

6796 
	#WWDG_CR_T_1
 (0x02UL << 
WWDG_CR_T_Pos
è

	)

6797 
	#WWDG_CR_T_2
 (0x04UL << 
WWDG_CR_T_Pos
è

	)

6798 
	#WWDG_CR_T_3
 (0x08UL << 
WWDG_CR_T_Pos
è

	)

6799 
	#WWDG_CR_T_4
 (0x10UL << 
WWDG_CR_T_Pos
è

	)

6800 
	#WWDG_CR_T_5
 (0x20UL << 
WWDG_CR_T_Pos
è

	)

6801 
	#WWDG_CR_T_6
 (0x40UL << 
WWDG_CR_T_Pos
è

	)

6803 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

6804 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

6805 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

6806 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

6807 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

6808 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

6809 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

6811 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

6812 
	#WWDG_CR_WDGA_Msk
 (0x1UL << 
WWDG_CR_WDGA_Pos
è

	)

6813 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

6816 
	#WWDG_CFR_W_Pos
 (0U)

	)

6817 
	#WWDG_CFR_W_Msk
 (0x7FUL << 
WWDG_CFR_W_Pos
è

	)

6818 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

6819 
	#WWDG_CFR_W_0
 (0x01UL << 
WWDG_CFR_W_Pos
è

	)

6820 
	#WWDG_CFR_W_1
 (0x02UL << 
WWDG_CFR_W_Pos
è

	)

6821 
	#WWDG_CFR_W_2
 (0x04UL << 
WWDG_CFR_W_Pos
è

	)

6822 
	#WWDG_CFR_W_3
 (0x08UL << 
WWDG_CFR_W_Pos
è

	)

6823 
	#WWDG_CFR_W_4
 (0x10UL << 
WWDG_CFR_W_Pos
è

	)

6824 
	#WWDG_CFR_W_5
 (0x20UL << 
WWDG_CFR_W_Pos
è

	)

6825 
	#WWDG_CFR_W_6
 (0x40UL << 
WWDG_CFR_W_Pos
è

	)

6827 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

6828 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

6829 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

6830 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

6831 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

6832 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

6833 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

6835 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

6836 
	#WWDG_CFR_WDGTB_Msk
 (0x3UL << 
WWDG_CFR_WDGTB_Pos
è

	)

6837 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

6838 
	#WWDG_CFR_WDGTB_0
 (0x1UL << 
WWDG_CFR_WDGTB_Pos
è

	)

6839 
	#WWDG_CFR_WDGTB_1
 (0x2UL << 
WWDG_CFR_WDGTB_Pos
è

	)

6841 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

6842 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

6844 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

6845 
	#WWDG_CFR_EWI_Msk
 (0x1UL << 
WWDG_CFR_EWI_Pos
è

	)

6846 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

6849 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

6850 
	#WWDG_SR_EWIF_Msk
 (0x1UL << 
WWDG_SR_EWIF_Pos
è

	)

6851 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

6860 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

6861 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFUL << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

6862 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

6863 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

6864 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFUL << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

6865 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

6868 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

6869 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1UL << 
DBGMCU_CR_DBG_SLEEP_Pos
è

	)

6870 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

6871 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

6872 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1UL << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

6873 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

6874 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

6875 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1UL << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

6876 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

6877 
	#DBGMCU_CR_TRACE_IOEN_Pos
 (5U)

	)

6878 
	#DBGMCU_CR_TRACE_IOEN_Msk
 (0x1UL << 
DBGMCU_CR_TRACE_IOEN_Pos
è

	)

6879 
	#DBGMCU_CR_TRACE_IOEN
 
DBGMCU_CR_TRACE_IOEN_Msk


	)

6881 
	#DBGMCU_CR_TRACE_MODE_Pos
 (6U)

	)

6882 
	#DBGMCU_CR_TRACE_MODE_Msk
 (0x3UL << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

6883 
	#DBGMCU_CR_TRACE_MODE
 
DBGMCU_CR_TRACE_MODE_Msk


	)

6884 
	#DBGMCU_CR_TRACE_MODE_0
 (0x1UL << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

6885 
	#DBGMCU_CR_TRACE_MODE_1
 (0x2UL << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

6888 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
 (0U)

	)

6889 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
è

	)

6890 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk


	)

6891 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
 (1U)

	)

6892 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
è

	)

6893 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk


	)

6894 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
 (2U)

	)

6895 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
è

	)

6896 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 
DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk


	)

6897 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
 (3U)

	)

6898 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
è

	)

6899 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 
DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk


	)

6900 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
 (10U)

	)

6901 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
è

	)

6902 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk


	)

6903 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
 (11U)

	)

6904 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
è

	)

6905 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk


	)

6906 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
 (12U)

	)

6907 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
è

	)

6908 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk


	)

6909 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
 (21U)

	)

6910 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
è

	)

6911 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk


	)

6912 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
 (22U)

	)

6913 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
è

	)

6914 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk


	)

6915 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
 (23U)

	)

6916 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
 (0x1UL << 
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
è

	)

6917 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk


	)

6919 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

6922 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
 (0U)

	)

6923 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
 (0x1UL << 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
è

	)

6924 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk


	)

6925 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
 (16U)

	)

6926 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
 (0x1UL << 
DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
è

	)

6927 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP
 
DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk


	)

6928 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
 (17U)

	)

6929 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
 (0x1UL << 
DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
è

	)

6930 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP
 
DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk


	)

6931 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
 (18U)

	)

6932 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
 (0x1UL << 
DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
è

	)

6933 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP
 
DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk


	)

6941 
	#USB_OTG_GOTGCTL_SRQSCS_Pos
 (0U)

	)

6942 
	#USB_OTG_GOTGCTL_SRQSCS_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_SRQSCS_Pos
è

	)

6943 
	#USB_OTG_GOTGCTL_SRQSCS
 
USB_OTG_GOTGCTL_SRQSCS_Msk


	)

6944 
	#USB_OTG_GOTGCTL_SRQ_Pos
 (1U)

	)

6945 
	#USB_OTG_GOTGCTL_SRQ_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_SRQ_Pos
è

	)

6946 
	#USB_OTG_GOTGCTL_SRQ
 
USB_OTG_GOTGCTL_SRQ_Msk


	)

6947 
	#USB_OTG_GOTGCTL_HNGSCS_Pos
 (8U)

	)

6948 
	#USB_OTG_GOTGCTL_HNGSCS_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_HNGSCS_Pos
è

	)

6949 
	#USB_OTG_GOTGCTL_HNGSCS
 
USB_OTG_GOTGCTL_HNGSCS_Msk


	)

6950 
	#USB_OTG_GOTGCTL_HNPRQ_Pos
 (9U)

	)

6951 
	#USB_OTG_GOTGCTL_HNPRQ_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_HNPRQ_Pos
è

	)

6952 
	#USB_OTG_GOTGCTL_HNPRQ
 
USB_OTG_GOTGCTL_HNPRQ_Msk


	)

6953 
	#USB_OTG_GOTGCTL_HSHNPEN_Pos
 (10U)

	)

6954 
	#USB_OTG_GOTGCTL_HSHNPEN_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_HSHNPEN_Pos
è

	)

6955 
	#USB_OTG_GOTGCTL_HSHNPEN
 
USB_OTG_GOTGCTL_HSHNPEN_Msk


	)

6956 
	#USB_OTG_GOTGCTL_DHNPEN_Pos
 (11U)

	)

6957 
	#USB_OTG_GOTGCTL_DHNPEN_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_DHNPEN_Pos
è

	)

6958 
	#USB_OTG_GOTGCTL_DHNPEN
 
USB_OTG_GOTGCTL_DHNPEN_Msk


	)

6959 
	#USB_OTG_GOTGCTL_CIDSTS_Pos
 (16U)

	)

6960 
	#USB_OTG_GOTGCTL_CIDSTS_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_CIDSTS_Pos
è

	)

6961 
	#USB_OTG_GOTGCTL_CIDSTS
 
USB_OTG_GOTGCTL_CIDSTS_Msk


	)

6962 
	#USB_OTG_GOTGCTL_DBCT_Pos
 (17U)

	)

6963 
	#USB_OTG_GOTGCTL_DBCT_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_DBCT_Pos
è

	)

6964 
	#USB_OTG_GOTGCTL_DBCT
 
USB_OTG_GOTGCTL_DBCT_Msk


	)

6965 
	#USB_OTG_GOTGCTL_ASVLD_Pos
 (18U)

	)

6966 
	#USB_OTG_GOTGCTL_ASVLD_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_ASVLD_Pos
è

	)

6967 
	#USB_OTG_GOTGCTL_ASVLD
 
USB_OTG_GOTGCTL_ASVLD_Msk


	)

6968 
	#USB_OTG_GOTGCTL_BSVLD_Pos
 (19U)

	)

6969 
	#USB_OTG_GOTGCTL_BSVLD_Msk
 (0x1UL << 
USB_OTG_GOTGCTL_BSVLD_Pos
è

	)

6970 
	#USB_OTG_GOTGCTL_BSVLD
 
USB_OTG_GOTGCTL_BSVLD_Msk


	)

6974 
	#USB_OTG_HCFG_FSLSPCS_Pos
 (0U)

	)

6975 
	#USB_OTG_HCFG_FSLSPCS_Msk
 (0x3UL << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

6976 
	#USB_OTG_HCFG_FSLSPCS
 
USB_OTG_HCFG_FSLSPCS_Msk


	)

6977 
	#USB_OTG_HCFG_FSLSPCS_0
 (0x1UL << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

6978 
	#USB_OTG_HCFG_FSLSPCS_1
 (0x2UL << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

6979 
	#USB_OTG_HCFG_FSLSS_Pos
 (2U)

	)

6980 
	#USB_OTG_HCFG_FSLSS_Msk
 (0x1UL << 
USB_OTG_HCFG_FSLSS_Pos
è

	)

6981 
	#USB_OTG_HCFG_FSLSS
 
USB_OTG_HCFG_FSLSS_Msk


	)

6985 
	#USB_OTG_DCFG_DSPD_Pos
 (0U)

	)

6986 
	#USB_OTG_DCFG_DSPD_Msk
 (0x3UL << 
USB_OTG_DCFG_DSPD_Pos
è

	)

6987 
	#USB_OTG_DCFG_DSPD
 
USB_OTG_DCFG_DSPD_Msk


	)

6988 
	#USB_OTG_DCFG_DSPD_0
 (0x1UL << 
USB_OTG_DCFG_DSPD_Pos
è

	)

6989 
	#USB_OTG_DCFG_DSPD_1
 (0x2UL << 
USB_OTG_DCFG_DSPD_Pos
è

	)

6990 
	#USB_OTG_DCFG_NZLSOHSK_Pos
 (2U)

	)

6991 
	#USB_OTG_DCFG_NZLSOHSK_Msk
 (0x1UL << 
USB_OTG_DCFG_NZLSOHSK_Pos
è

	)

6992 
	#USB_OTG_DCFG_NZLSOHSK
 
USB_OTG_DCFG_NZLSOHSK_Msk


	)

6994 
	#USB_OTG_DCFG_DAD_Pos
 (4U)

	)

6995 
	#USB_OTG_DCFG_DAD_Msk
 (0x7FUL << 
USB_OTG_DCFG_DAD_Pos
è

	)

6996 
	#USB_OTG_DCFG_DAD
 
USB_OTG_DCFG_DAD_Msk


	)

6997 
	#USB_OTG_DCFG_DAD_0
 (0x01UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

6998 
	#USB_OTG_DCFG_DAD_1
 (0x02UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

6999 
	#USB_OTG_DCFG_DAD_2
 (0x04UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

7000 
	#USB_OTG_DCFG_DAD_3
 (0x08UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

7001 
	#USB_OTG_DCFG_DAD_4
 (0x10UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

7002 
	#USB_OTG_DCFG_DAD_5
 (0x20UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

7003 
	#USB_OTG_DCFG_DAD_6
 (0x40UL << 
USB_OTG_DCFG_DAD_Pos
è

	)

7005 
	#USB_OTG_DCFG_PFIVL_Pos
 (11U)

	)

7006 
	#USB_OTG_DCFG_PFIVL_Msk
 (0x3UL << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

7007 
	#USB_OTG_DCFG_PFIVL
 
USB_OTG_DCFG_PFIVL_Msk


	)

7008 
	#USB_OTG_DCFG_PFIVL_0
 (0x1UL << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

7009 
	#USB_OTG_DCFG_PFIVL_1
 (0x2UL << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

7011 
	#USB_OTG_DCFG_XCVRDLY_Pos
 (14U)

	)

7012 
	#USB_OTG_DCFG_XCVRDLY_Msk
 (0x1UL << 
USB_OTG_DCFG_XCVRDLY_Pos
è

	)

7013 
	#USB_OTG_DCFG_XCVRDLY
 
USB_OTG_DCFG_XCVRDLY_Msk


	)

7015 
	#USB_OTG_DCFG_ERRATIM_Pos
 (15U)

	)

7016 
	#USB_OTG_DCFG_ERRATIM_Msk
 (0x1UL << 
USB_OTG_DCFG_ERRATIM_Pos
è

	)

7017 
	#USB_OTG_DCFG_ERRATIM
 
USB_OTG_DCFG_ERRATIM_Msk


	)

7019 
	#USB_OTG_DCFG_PERSCHIVL_Pos
 (24U)

	)

7020 
	#USB_OTG_DCFG_PERSCHIVL_Msk
 (0x3UL << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

7021 
	#USB_OTG_DCFG_PERSCHIVL
 
USB_OTG_DCFG_PERSCHIVL_Msk


	)

7022 
	#USB_OTG_DCFG_PERSCHIVL_0
 (0x1UL << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

7023 
	#USB_OTG_DCFG_PERSCHIVL_1
 (0x2UL << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

7026 
	#USB_OTG_PCGCR_STPPCLK_Pos
 (0U)

	)

7027 
	#USB_OTG_PCGCR_STPPCLK_Msk
 (0x1UL << 
USB_OTG_PCGCR_STPPCLK_Pos
è

	)

7028 
	#USB_OTG_PCGCR_STPPCLK
 
USB_OTG_PCGCR_STPPCLK_Msk


	)

7029 
	#USB_OTG_PCGCR_GATEHCLK_Pos
 (1U)

	)

7030 
	#USB_OTG_PCGCR_GATEHCLK_Msk
 (0x1UL << 
USB_OTG_PCGCR_GATEHCLK_Pos
è

	)

7031 
	#USB_OTG_PCGCR_GATEHCLK
 
USB_OTG_PCGCR_GATEHCLK_Msk


	)

7032 
	#USB_OTG_PCGCR_PHYSUSP_Pos
 (4U)

	)

7033 
	#USB_OTG_PCGCR_PHYSUSP_Msk
 (0x1UL << 
USB_OTG_PCGCR_PHYSUSP_Pos
è

	)

7034 
	#USB_OTG_PCGCR_PHYSUSP
 
USB_OTG_PCGCR_PHYSUSP_Msk


	)

7037 
	#USB_OTG_GOTGINT_SEDET_Pos
 (2U)

	)

7038 
	#USB_OTG_GOTGINT_SEDET_Msk
 (0x1UL << 
USB_OTG_GOTGINT_SEDET_Pos
è

	)

7039 
	#USB_OTG_GOTGINT_SEDET
 
USB_OTG_GOTGINT_SEDET_Msk


	)

7040 
	#USB_OTG_GOTGINT_SRSSCHG_Pos
 (8U)

	)

7041 
	#USB_OTG_GOTGINT_SRSSCHG_Msk
 (0x1UL << 
USB_OTG_GOTGINT_SRSSCHG_Pos
è

	)

7042 
	#USB_OTG_GOTGINT_SRSSCHG
 
USB_OTG_GOTGINT_SRSSCHG_Msk


	)

7043 
	#USB_OTG_GOTGINT_HNSSCHG_Pos
 (9U)

	)

7044 
	#USB_OTG_GOTGINT_HNSSCHG_Msk
 (0x1UL << 
USB_OTG_GOTGINT_HNSSCHG_Pos
è

	)

7045 
	#USB_OTG_GOTGINT_HNSSCHG
 
USB_OTG_GOTGINT_HNSSCHG_Msk


	)

7046 
	#USB_OTG_GOTGINT_HNGDET_Pos
 (17U)

	)

7047 
	#USB_OTG_GOTGINT_HNGDET_Msk
 (0x1UL << 
USB_OTG_GOTGINT_HNGDET_Pos
è

	)

7048 
	#USB_OTG_GOTGINT_HNGDET
 
USB_OTG_GOTGINT_HNGDET_Msk


	)

7049 
	#USB_OTG_GOTGINT_ADTOCHG_Pos
 (18U)

	)

7050 
	#USB_OTG_GOTGINT_ADTOCHG_Msk
 (0x1UL << 
USB_OTG_GOTGINT_ADTOCHG_Pos
è

	)

7051 
	#USB_OTG_GOTGINT_ADTOCHG
 
USB_OTG_GOTGINT_ADTOCHG_Msk


	)

7052 
	#USB_OTG_GOTGINT_DBCDNE_Pos
 (19U)

	)

7053 
	#USB_OTG_GOTGINT_DBCDNE_Msk
 (0x1UL << 
USB_OTG_GOTGINT_DBCDNE_Pos
è

	)

7054 
	#USB_OTG_GOTGINT_DBCDNE
 
USB_OTG_GOTGINT_DBCDNE_Msk


	)

7057 
	#USB_OTG_DCTL_RWUSIG_Pos
 (0U)

	)

7058 
	#USB_OTG_DCTL_RWUSIG_Msk
 (0x1UL << 
USB_OTG_DCTL_RWUSIG_Pos
è

	)

7059 
	#USB_OTG_DCTL_RWUSIG
 
USB_OTG_DCTL_RWUSIG_Msk


	)

7060 
	#USB_OTG_DCTL_SDIS_Pos
 (1U)

	)

7061 
	#USB_OTG_DCTL_SDIS_Msk
 (0x1UL << 
USB_OTG_DCTL_SDIS_Pos
è

	)

7062 
	#USB_OTG_DCTL_SDIS
 
USB_OTG_DCTL_SDIS_Msk


	)

7063 
	#USB_OTG_DCTL_GINSTS_Pos
 (2U)

	)

7064 
	#USB_OTG_DCTL_GINSTS_Msk
 (0x1UL << 
USB_OTG_DCTL_GINSTS_Pos
è

	)

7065 
	#USB_OTG_DCTL_GINSTS
 
USB_OTG_DCTL_GINSTS_Msk


	)

7066 
	#USB_OTG_DCTL_GONSTS_Pos
 (3U)

	)

7067 
	#USB_OTG_DCTL_GONSTS_Msk
 (0x1UL << 
USB_OTG_DCTL_GONSTS_Pos
è

	)

7068 
	#USB_OTG_DCTL_GONSTS
 
USB_OTG_DCTL_GONSTS_Msk


	)

7070 
	#USB_OTG_DCTL_TCTL_Pos
 (4U)

	)

7071 
	#USB_OTG_DCTL_TCTL_Msk
 (0x7UL << 
USB_OTG_DCTL_TCTL_Pos
è

	)

7072 
	#USB_OTG_DCTL_TCTL
 
USB_OTG_DCTL_TCTL_Msk


	)

7073 
	#USB_OTG_DCTL_TCTL_0
 (0x1UL << 
USB_OTG_DCTL_TCTL_Pos
è

	)

7074 
	#USB_OTG_DCTL_TCTL_1
 (0x2UL << 
USB_OTG_DCTL_TCTL_Pos
è

	)

7075 
	#USB_OTG_DCTL_TCTL_2
 (0x4UL << 
USB_OTG_DCTL_TCTL_Pos
è

	)

7076 
	#USB_OTG_DCTL_SGINAK_Pos
 (7U)

	)

7077 
	#USB_OTG_DCTL_SGINAK_Msk
 (0x1UL << 
USB_OTG_DCTL_SGINAK_Pos
è

	)

7078 
	#USB_OTG_DCTL_SGINAK
 
USB_OTG_DCTL_SGINAK_Msk


	)

7079 
	#USB_OTG_DCTL_CGINAK_Pos
 (8U)

	)

7080 
	#USB_OTG_DCTL_CGINAK_Msk
 (0x1UL << 
USB_OTG_DCTL_CGINAK_Pos
è

	)

7081 
	#USB_OTG_DCTL_CGINAK
 
USB_OTG_DCTL_CGINAK_Msk


	)

7082 
	#USB_OTG_DCTL_SGONAK_Pos
 (9U)

	)

7083 
	#USB_OTG_DCTL_SGONAK_Msk
 (0x1UL << 
USB_OTG_DCTL_SGONAK_Pos
è

	)

7084 
	#USB_OTG_DCTL_SGONAK
 
USB_OTG_DCTL_SGONAK_Msk


	)

7085 
	#USB_OTG_DCTL_CGONAK_Pos
 (10U)

	)

7086 
	#USB_OTG_DCTL_CGONAK_Msk
 (0x1UL << 
USB_OTG_DCTL_CGONAK_Pos
è

	)

7087 
	#USB_OTG_DCTL_CGONAK
 
USB_OTG_DCTL_CGONAK_Msk


	)

7088 
	#USB_OTG_DCTL_POPRGDNE_Pos
 (11U)

	)

7089 
	#USB_OTG_DCTL_POPRGDNE_Msk
 (0x1UL << 
USB_OTG_DCTL_POPRGDNE_Pos
è

	)

7090 
	#USB_OTG_DCTL_POPRGDNE
 
USB_OTG_DCTL_POPRGDNE_Msk


	)

7093 
	#USB_OTG_HFIR_FRIVL_Pos
 (0U)

	)

7094 
	#USB_OTG_HFIR_FRIVL_Msk
 (0xFFFFUL << 
USB_OTG_HFIR_FRIVL_Pos
è

	)

7095 
	#USB_OTG_HFIR_FRIVL
 
USB_OTG_HFIR_FRIVL_Msk


	)

7098 
	#USB_OTG_HFNUM_FRNUM_Pos
 (0U)

	)

7099 
	#USB_OTG_HFNUM_FRNUM_Msk
 (0xFFFFUL << 
USB_OTG_HFNUM_FRNUM_Pos
è

	)

7100 
	#USB_OTG_HFNUM_FRNUM
 
USB_OTG_HFNUM_FRNUM_Msk


	)

7101 
	#USB_OTG_HFNUM_FTREM_Pos
 (16U)

	)

7102 
	#USB_OTG_HFNUM_FTREM_Msk
 (0xFFFFUL << 
USB_OTG_HFNUM_FTREM_Pos
è

	)

7103 
	#USB_OTG_HFNUM_FTREM
 
USB_OTG_HFNUM_FTREM_Msk


	)

7106 
	#USB_OTG_DSTS_SUSPSTS_Pos
 (0U)

	)

7107 
	#USB_OTG_DSTS_SUSPSTS_Msk
 (0x1UL << 
USB_OTG_DSTS_SUSPSTS_Pos
è

	)

7108 
	#USB_OTG_DSTS_SUSPSTS
 
USB_OTG_DSTS_SUSPSTS_Msk


	)

7110 
	#USB_OTG_DSTS_ENUMSPD_Pos
 (1U)

	)

7111 
	#USB_OTG_DSTS_ENUMSPD_Msk
 (0x3UL << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

7112 
	#USB_OTG_DSTS_ENUMSPD
 
USB_OTG_DSTS_ENUMSPD_Msk


	)

7113 
	#USB_OTG_DSTS_ENUMSPD_0
 (0x1UL << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

7114 
	#USB_OTG_DSTS_ENUMSPD_1
 (0x2UL << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

7115 
	#USB_OTG_DSTS_EERR_Pos
 (3U)

	)

7116 
	#USB_OTG_DSTS_EERR_Msk
 (0x1UL << 
USB_OTG_DSTS_EERR_Pos
è

	)

7117 
	#USB_OTG_DSTS_EERR
 
USB_OTG_DSTS_EERR_Msk


	)

7118 
	#USB_OTG_DSTS_FNSOF_Pos
 (8U)

	)

7119 
	#USB_OTG_DSTS_FNSOF_Msk
 (0x3FFFUL << 
USB_OTG_DSTS_FNSOF_Pos
è

	)

7120 
	#USB_OTG_DSTS_FNSOF
 
USB_OTG_DSTS_FNSOF_Msk


	)

7123 
	#USB_OTG_GAHBCFG_GINT_Pos
 (0U)

	)

7124 
	#USB_OTG_GAHBCFG_GINT_Msk
 (0x1UL << 
USB_OTG_GAHBCFG_GINT_Pos
è

	)

7125 
	#USB_OTG_GAHBCFG_GINT
 
USB_OTG_GAHBCFG_GINT_Msk


	)

7126 
	#USB_OTG_GAHBCFG_HBSTLEN_Pos
 (1U)

	)

7127 
	#USB_OTG_GAHBCFG_HBSTLEN_Msk
 (0xFUL << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

7128 
	#USB_OTG_GAHBCFG_HBSTLEN
 
USB_OTG_GAHBCFG_HBSTLEN_Msk


	)

7129 
	#USB_OTG_GAHBCFG_HBSTLEN_0
 (0x0UL << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

7130 
	#USB_OTG_GAHBCFG_HBSTLEN_1
 (0x1UL << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

7131 
	#USB_OTG_GAHBCFG_HBSTLEN_2
 (0x3UL << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

7132 
	#USB_OTG_GAHBCFG_HBSTLEN_3
 (0x5UL << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

7133 
	#USB_OTG_GAHBCFG_HBSTLEN_4
 (0x7UL << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

7134 
	#USB_OTG_GAHBCFG_DMAEN_Pos
 (5U)

	)

7135 
	#USB_OTG_GAHBCFG_DMAEN_Msk
 (0x1UL << 
USB_OTG_GAHBCFG_DMAEN_Pos
è

	)

7136 
	#USB_OTG_GAHBCFG_DMAEN
 
USB_OTG_GAHBCFG_DMAEN_Msk


	)

7137 
	#USB_OTG_GAHBCFG_TXFELVL_Pos
 (7U)

	)

7138 
	#USB_OTG_GAHBCFG_TXFELVL_Msk
 (0x1UL << 
USB_OTG_GAHBCFG_TXFELVL_Pos
è

	)

7139 
	#USB_OTG_GAHBCFG_TXFELVL
 
USB_OTG_GAHBCFG_TXFELVL_Msk


	)

7140 
	#USB_OTG_GAHBCFG_PTXFELVL_Pos
 (8U)

	)

7141 
	#USB_OTG_GAHBCFG_PTXFELVL_Msk
 (0x1UL << 
USB_OTG_GAHBCFG_PTXFELVL_Pos
è

	)

7142 
	#USB_OTG_GAHBCFG_PTXFELVL
 
USB_OTG_GAHBCFG_PTXFELVL_Msk


	)

7146 
	#USB_OTG_GUSBCFG_TOCAL_Pos
 (0U)

	)

7147 
	#USB_OTG_GUSBCFG_TOCAL_Msk
 (0x7UL << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

7148 
	#USB_OTG_GUSBCFG_TOCAL
 
USB_OTG_GUSBCFG_TOCAL_Msk


	)

7149 
	#USB_OTG_GUSBCFG_TOCAL_0
 (0x1UL << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

7150 
	#USB_OTG_GUSBCFG_TOCAL_1
 (0x2UL << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

7151 
	#USB_OTG_GUSBCFG_TOCAL_2
 (0x4UL << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

7152 
	#USB_OTG_GUSBCFG_PHYSEL_Pos
 (6U)

	)

7153 
	#USB_OTG_GUSBCFG_PHYSEL_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_PHYSEL_Pos
è

	)

7154 
	#USB_OTG_GUSBCFG_PHYSEL
 
USB_OTG_GUSBCFG_PHYSEL_Msk


	)

7155 
	#USB_OTG_GUSBCFG_SRPCAP_Pos
 (8U)

	)

7156 
	#USB_OTG_GUSBCFG_SRPCAP_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_SRPCAP_Pos
è

	)

7157 
	#USB_OTG_GUSBCFG_SRPCAP
 
USB_OTG_GUSBCFG_SRPCAP_Msk


	)

7158 
	#USB_OTG_GUSBCFG_HNPCAP_Pos
 (9U)

	)

7159 
	#USB_OTG_GUSBCFG_HNPCAP_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_HNPCAP_Pos
è

	)

7160 
	#USB_OTG_GUSBCFG_HNPCAP
 
USB_OTG_GUSBCFG_HNPCAP_Msk


	)

7161 
	#USB_OTG_GUSBCFG_TRDT_Pos
 (10U)

	)

7162 
	#USB_OTG_GUSBCFG_TRDT_Msk
 (0xFUL << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

7163 
	#USB_OTG_GUSBCFG_TRDT
 
USB_OTG_GUSBCFG_TRDT_Msk


	)

7164 
	#USB_OTG_GUSBCFG_TRDT_0
 (0x1UL << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

7165 
	#USB_OTG_GUSBCFG_TRDT_1
 (0x2UL << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

7166 
	#USB_OTG_GUSBCFG_TRDT_2
 (0x4UL << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

7167 
	#USB_OTG_GUSBCFG_TRDT_3
 (0x8UL << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

7168 
	#USB_OTG_GUSBCFG_PHYLPCS_Pos
 (15U)

	)

7169 
	#USB_OTG_GUSBCFG_PHYLPCS_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_PHYLPCS_Pos
è

	)

7170 
	#USB_OTG_GUSBCFG_PHYLPCS
 
USB_OTG_GUSBCFG_PHYLPCS_Msk


	)

7171 
	#USB_OTG_GUSBCFG_ULPIFSLS_Pos
 (17U)

	)

7172 
	#USB_OTG_GUSBCFG_ULPIFSLS_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_ULPIFSLS_Pos
è

	)

7173 
	#USB_OTG_GUSBCFG_ULPIFSLS
 
USB_OTG_GUSBCFG_ULPIFSLS_Msk


	)

7174 
	#USB_OTG_GUSBCFG_ULPIAR_Pos
 (18U)

	)

7175 
	#USB_OTG_GUSBCFG_ULPIAR_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_ULPIAR_Pos
è

	)

7176 
	#USB_OTG_GUSBCFG_ULPIAR
 
USB_OTG_GUSBCFG_ULPIAR_Msk


	)

7177 
	#USB_OTG_GUSBCFG_ULPICSM_Pos
 (19U)

	)

7178 
	#USB_OTG_GUSBCFG_ULPICSM_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_ULPICSM_Pos
è

	)

7179 
	#USB_OTG_GUSBCFG_ULPICSM
 
USB_OTG_GUSBCFG_ULPICSM_Msk


	)

7180 
	#USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
 (20U)

	)

7181 
	#USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
è

	)

7182 
	#USB_OTG_GUSBCFG_ULPIEVBUSD
 
USB_OTG_GUSBCFG_ULPIEVBUSD_Msk


	)

7183 
	#USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
 (21U)

	)

7184 
	#USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
è

	)

7185 
	#USB_OTG_GUSBCFG_ULPIEVBUSI
 
USB_OTG_GUSBCFG_ULPIEVBUSI_Msk


	)

7186 
	#USB_OTG_GUSBCFG_TSDPS_Pos
 (22U)

	)

7187 
	#USB_OTG_GUSBCFG_TSDPS_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_TSDPS_Pos
è

	)

7188 
	#USB_OTG_GUSBCFG_TSDPS
 
USB_OTG_GUSBCFG_TSDPS_Msk


	)

7189 
	#USB_OTG_GUSBCFG_PCCI_Pos
 (23U)

	)

7190 
	#USB_OTG_GUSBCFG_PCCI_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_PCCI_Pos
è

	)

7191 
	#USB_OTG_GUSBCFG_PCCI
 
USB_OTG_GUSBCFG_PCCI_Msk


	)

7192 
	#USB_OTG_GUSBCFG_PTCI_Pos
 (24U)

	)

7193 
	#USB_OTG_GUSBCFG_PTCI_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_PTCI_Pos
è

	)

7194 
	#USB_OTG_GUSBCFG_PTCI
 
USB_OTG_GUSBCFG_PTCI_Msk


	)

7195 
	#USB_OTG_GUSBCFG_ULPIIPD_Pos
 (25U)

	)

7196 
	#USB_OTG_GUSBCFG_ULPIIPD_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_ULPIIPD_Pos
è

	)

7197 
	#USB_OTG_GUSBCFG_ULPIIPD
 
USB_OTG_GUSBCFG_ULPIIPD_Msk


	)

7198 
	#USB_OTG_GUSBCFG_FHMOD_Pos
 (29U)

	)

7199 
	#USB_OTG_GUSBCFG_FHMOD_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_FHMOD_Pos
è

	)

7200 
	#USB_OTG_GUSBCFG_FHMOD
 
USB_OTG_GUSBCFG_FHMOD_Msk


	)

7201 
	#USB_OTG_GUSBCFG_FDMOD_Pos
 (30U)

	)

7202 
	#USB_OTG_GUSBCFG_FDMOD_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_FDMOD_Pos
è

	)

7203 
	#USB_OTG_GUSBCFG_FDMOD
 
USB_OTG_GUSBCFG_FDMOD_Msk


	)

7204 
	#USB_OTG_GUSBCFG_CTXPKT_Pos
 (31U)

	)

7205 
	#USB_OTG_GUSBCFG_CTXPKT_Msk
 (0x1UL << 
USB_OTG_GUSBCFG_CTXPKT_Pos
è

	)

7206 
	#USB_OTG_GUSBCFG_CTXPKT
 
USB_OTG_GUSBCFG_CTXPKT_Msk


	)

7209 
	#USB_OTG_GRSTCTL_CSRST_Pos
 (0U)

	)

7210 
	#USB_OTG_GRSTCTL_CSRST_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_CSRST_Pos
è

	)

7211 
	#USB_OTG_GRSTCTL_CSRST
 
USB_OTG_GRSTCTL_CSRST_Msk


	)

7212 
	#USB_OTG_GRSTCTL_HSRST_Pos
 (1U)

	)

7213 
	#USB_OTG_GRSTCTL_HSRST_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_HSRST_Pos
è

	)

7214 
	#USB_OTG_GRSTCTL_HSRST
 
USB_OTG_GRSTCTL_HSRST_Msk


	)

7215 
	#USB_OTG_GRSTCTL_FCRST_Pos
 (2U)

	)

7216 
	#USB_OTG_GRSTCTL_FCRST_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_FCRST_Pos
è

	)

7217 
	#USB_OTG_GRSTCTL_FCRST
 
USB_OTG_GRSTCTL_FCRST_Msk


	)

7218 
	#USB_OTG_GRSTCTL_RXFFLSH_Pos
 (4U)

	)

7219 
	#USB_OTG_GRSTCTL_RXFFLSH_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_RXFFLSH_Pos
è

	)

7220 
	#USB_OTG_GRSTCTL_RXFFLSH
 
USB_OTG_GRSTCTL_RXFFLSH_Msk


	)

7221 
	#USB_OTG_GRSTCTL_TXFFLSH_Pos
 (5U)

	)

7222 
	#USB_OTG_GRSTCTL_TXFFLSH_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_TXFFLSH_Pos
è

	)

7223 
	#USB_OTG_GRSTCTL_TXFFLSH
 
USB_OTG_GRSTCTL_TXFFLSH_Msk


	)

7226 
	#USB_OTG_GRSTCTL_TXFNUM_Pos
 (6U)

	)

7227 
	#USB_OTG_GRSTCTL_TXFNUM_Msk
 (0x1FUL << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

7228 
	#USB_OTG_GRSTCTL_TXFNUM
 
USB_OTG_GRSTCTL_TXFNUM_Msk


	)

7229 
	#USB_OTG_GRSTCTL_TXFNUM_0
 (0x01UL << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

7230 
	#USB_OTG_GRSTCTL_TXFNUM_1
 (0x02UL << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

7231 
	#USB_OTG_GRSTCTL_TXFNUM_2
 (0x04UL << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

7232 
	#USB_OTG_GRSTCTL_TXFNUM_3
 (0x08UL << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

7233 
	#USB_OTG_GRSTCTL_TXFNUM_4
 (0x10UL << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

7234 
	#USB_OTG_GRSTCTL_DMAREQ_Pos
 (30U)

	)

7235 
	#USB_OTG_GRSTCTL_DMAREQ_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_DMAREQ_Pos
è

	)

7236 
	#USB_OTG_GRSTCTL_DMAREQ
 
USB_OTG_GRSTCTL_DMAREQ_Msk


	)

7237 
	#USB_OTG_GRSTCTL_AHBIDL_Pos
 (31U)

	)

7238 
	#USB_OTG_GRSTCTL_AHBIDL_Msk
 (0x1UL << 
USB_OTG_GRSTCTL_AHBIDL_Pos
è

	)

7239 
	#USB_OTG_GRSTCTL_AHBIDL
 
USB_OTG_GRSTCTL_AHBIDL_Msk


	)

7242 
	#USB_OTG_DIEPMSK_XFRCM_Pos
 (0U)

	)

7243 
	#USB_OTG_DIEPMSK_XFRCM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_XFRCM_Pos
è

	)

7244 
	#USB_OTG_DIEPMSK_XFRCM
 
USB_OTG_DIEPMSK_XFRCM_Msk


	)

7245 
	#USB_OTG_DIEPMSK_EPDM_Pos
 (1U)

	)

7246 
	#USB_OTG_DIEPMSK_EPDM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_EPDM_Pos
è

	)

7247 
	#USB_OTG_DIEPMSK_EPDM
 
USB_OTG_DIEPMSK_EPDM_Msk


	)

7248 
	#USB_OTG_DIEPMSK_TOM_Pos
 (3U)

	)

7249 
	#USB_OTG_DIEPMSK_TOM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_TOM_Pos
è

	)

7250 
	#USB_OTG_DIEPMSK_TOM
 
USB_OTG_DIEPMSK_TOM_Msk


	)

7251 
	#USB_OTG_DIEPMSK_ITTXFEMSK_Pos
 (4U)

	)

7252 
	#USB_OTG_DIEPMSK_ITTXFEMSK_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_ITTXFEMSK_Pos
è

	)

7253 
	#USB_OTG_DIEPMSK_ITTXFEMSK
 
USB_OTG_DIEPMSK_ITTXFEMSK_Msk


	)

7254 
	#USB_OTG_DIEPMSK_INEPNMM_Pos
 (5U)

	)

7255 
	#USB_OTG_DIEPMSK_INEPNMM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_INEPNMM_Pos
è

	)

7256 
	#USB_OTG_DIEPMSK_INEPNMM
 
USB_OTG_DIEPMSK_INEPNMM_Msk


	)

7257 
	#USB_OTG_DIEPMSK_INEPNEM_Pos
 (6U)

	)

7258 
	#USB_OTG_DIEPMSK_INEPNEM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_INEPNEM_Pos
è

	)

7259 
	#USB_OTG_DIEPMSK_INEPNEM
 
USB_OTG_DIEPMSK_INEPNEM_Msk


	)

7260 
	#USB_OTG_DIEPMSK_TXFURM_Pos
 (8U)

	)

7261 
	#USB_OTG_DIEPMSK_TXFURM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_TXFURM_Pos
è

	)

7262 
	#USB_OTG_DIEPMSK_TXFURM
 
USB_OTG_DIEPMSK_TXFURM_Msk


	)

7263 
	#USB_OTG_DIEPMSK_BIM_Pos
 (9U)

	)

7264 
	#USB_OTG_DIEPMSK_BIM_Msk
 (0x1UL << 
USB_OTG_DIEPMSK_BIM_Pos
è

	)

7265 
	#USB_OTG_DIEPMSK_BIM
 
USB_OTG_DIEPMSK_BIM_Msk


	)

7268 
	#USB_OTG_HPTXSTS_PTXFSAVL_Pos
 (0U)

	)

7269 
	#USB_OTG_HPTXSTS_PTXFSAVL_Msk
 (0xFFFFUL << 
USB_OTG_HPTXSTS_PTXFSAVL_Pos
è

	)

7270 
	#USB_OTG_HPTXSTS_PTXFSAVL
 
USB_OTG_HPTXSTS_PTXFSAVL_Msk


	)

7271 
	#USB_OTG_HPTXSTS_PTXQSAV_Pos
 (16U)

	)

7272 
	#USB_OTG_HPTXSTS_PTXQSAV_Msk
 (0xFFUL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7273 
	#USB_OTG_HPTXSTS_PTXQSAV
 
USB_OTG_HPTXSTS_PTXQSAV_Msk


	)

7274 
	#USB_OTG_HPTXSTS_PTXQSAV_0
 (0x01UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7275 
	#USB_OTG_HPTXSTS_PTXQSAV_1
 (0x02UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7276 
	#USB_OTG_HPTXSTS_PTXQSAV_2
 (0x04UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7277 
	#USB_OTG_HPTXSTS_PTXQSAV_3
 (0x08UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7278 
	#USB_OTG_HPTXSTS_PTXQSAV_4
 (0x10UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7279 
	#USB_OTG_HPTXSTS_PTXQSAV_5
 (0x20UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7280 
	#USB_OTG_HPTXSTS_PTXQSAV_6
 (0x40UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7281 
	#USB_OTG_HPTXSTS_PTXQSAV_7
 (0x80UL << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

7283 
	#USB_OTG_HPTXSTS_PTXQTOP_Pos
 (24U)

	)

7284 
	#USB_OTG_HPTXSTS_PTXQTOP_Msk
 (0xFFUL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7285 
	#USB_OTG_HPTXSTS_PTXQTOP
 
USB_OTG_HPTXSTS_PTXQTOP_Msk


	)

7286 
	#USB_OTG_HPTXSTS_PTXQTOP_0
 (0x01UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7287 
	#USB_OTG_HPTXSTS_PTXQTOP_1
 (0x02UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7288 
	#USB_OTG_HPTXSTS_PTXQTOP_2
 (0x04UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7289 
	#USB_OTG_HPTXSTS_PTXQTOP_3
 (0x08UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7290 
	#USB_OTG_HPTXSTS_PTXQTOP_4
 (0x10UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7291 
	#USB_OTG_HPTXSTS_PTXQTOP_5
 (0x20UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7292 
	#USB_OTG_HPTXSTS_PTXQTOP_6
 (0x40UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7293 
	#USB_OTG_HPTXSTS_PTXQTOP_7
 (0x80UL << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

7296 
	#USB_OTG_HAINT_HAINT_Pos
 (0U)

	)

7297 
	#USB_OTG_HAINT_HAINT_Msk
 (0xFFFFUL << 
USB_OTG_HAINT_HAINT_Pos
è

	)

7298 
	#USB_OTG_HAINT_HAINT
 
USB_OTG_HAINT_HAINT_Msk


	)

7301 
	#USB_OTG_DOEPMSK_XFRCM_Pos
 (0U)

	)

7302 
	#USB_OTG_DOEPMSK_XFRCM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_XFRCM_Pos
è

	)

7303 
	#USB_OTG_DOEPMSK_XFRCM
 
USB_OTG_DOEPMSK_XFRCM_Msk


	)

7304 
	#USB_OTG_DOEPMSK_EPDM_Pos
 (1U)

	)

7305 
	#USB_OTG_DOEPMSK_EPDM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_EPDM_Pos
è

	)

7306 
	#USB_OTG_DOEPMSK_EPDM
 
USB_OTG_DOEPMSK_EPDM_Msk


	)

7307 
	#USB_OTG_DOEPMSK_AHBERRM_Pos
 (2U)

	)

7308 
	#USB_OTG_DOEPMSK_AHBERRM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_AHBERRM_Pos
è

	)

7309 
	#USB_OTG_DOEPMSK_AHBERRM
 
USB_OTG_DOEPMSK_AHBERRM_Msk


	)

7310 
	#USB_OTG_DOEPMSK_STUPM_Pos
 (3U)

	)

7311 
	#USB_OTG_DOEPMSK_STUPM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_STUPM_Pos
è

	)

7312 
	#USB_OTG_DOEPMSK_STUPM
 
USB_OTG_DOEPMSK_STUPM_Msk


	)

7313 
	#USB_OTG_DOEPMSK_OTEPDM_Pos
 (4U)

	)

7314 
	#USB_OTG_DOEPMSK_OTEPDM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_OTEPDM_Pos
è

	)

7315 
	#USB_OTG_DOEPMSK_OTEPDM
 
USB_OTG_DOEPMSK_OTEPDM_Msk


	)

7316 
	#USB_OTG_DOEPMSK_OTEPSPRM_Pos
 (5U)

	)

7317 
	#USB_OTG_DOEPMSK_OTEPSPRM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_OTEPSPRM_Pos
è

	)

7318 
	#USB_OTG_DOEPMSK_OTEPSPRM
 
USB_OTG_DOEPMSK_OTEPSPRM_Msk


	)

7319 
	#USB_OTG_DOEPMSK_B2BSTUP_Pos
 (6U)

	)

7320 
	#USB_OTG_DOEPMSK_B2BSTUP_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_B2BSTUP_Pos
è

	)

7321 
	#USB_OTG_DOEPMSK_B2BSTUP
 
USB_OTG_DOEPMSK_B2BSTUP_Msk


	)

7322 
	#USB_OTG_DOEPMSK_OPEM_Pos
 (8U)

	)

7323 
	#USB_OTG_DOEPMSK_OPEM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_OPEM_Pos
è

	)

7324 
	#USB_OTG_DOEPMSK_OPEM
 
USB_OTG_DOEPMSK_OPEM_Msk


	)

7325 
	#USB_OTG_DOEPMSK_BOIM_Pos
 (9U)

	)

7326 
	#USB_OTG_DOEPMSK_BOIM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_BOIM_Pos
è

	)

7327 
	#USB_OTG_DOEPMSK_BOIM
 
USB_OTG_DOEPMSK_BOIM_Msk


	)

7328 
	#USB_OTG_DOEPMSK_BERRM_Pos
 (12U)

	)

7329 
	#USB_OTG_DOEPMSK_BERRM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_BERRM_Pos
è

	)

7330 
	#USB_OTG_DOEPMSK_BERRM
 
USB_OTG_DOEPMSK_BERRM_Msk


	)

7331 
	#USB_OTG_DOEPMSK_NAKM_Pos
 (13U)

	)

7332 
	#USB_OTG_DOEPMSK_NAKM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_NAKM_Pos
è

	)

7333 
	#USB_OTG_DOEPMSK_NAKM
 
USB_OTG_DOEPMSK_NAKM_Msk


	)

7334 
	#USB_OTG_DOEPMSK_NYETM_Pos
 (14U)

	)

7335 
	#USB_OTG_DOEPMSK_NYETM_Msk
 (0x1UL << 
USB_OTG_DOEPMSK_NYETM_Pos
è

	)

7336 
	#USB_OTG_DOEPMSK_NYETM
 
USB_OTG_DOEPMSK_NYETM_Msk


	)

7338 
	#USB_OTG_GINTSTS_CMOD_Pos
 (0U)

	)

7339 
	#USB_OTG_GINTSTS_CMOD_Msk
 (0x1UL << 
USB_OTG_GINTSTS_CMOD_Pos
è

	)

7340 
	#USB_OTG_GINTSTS_CMOD
 
USB_OTG_GINTSTS_CMOD_Msk


	)

7341 
	#USB_OTG_GINTSTS_MMIS_Pos
 (1U)

	)

7342 
	#USB_OTG_GINTSTS_MMIS_Msk
 (0x1UL << 
USB_OTG_GINTSTS_MMIS_Pos
è

	)

7343 
	#USB_OTG_GINTSTS_MMIS
 
USB_OTG_GINTSTS_MMIS_Msk


	)

7344 
	#USB_OTG_GINTSTS_OTGINT_Pos
 (2U)

	)

7345 
	#USB_OTG_GINTSTS_OTGINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_OTGINT_Pos
è

	)

7346 
	#USB_OTG_GINTSTS_OTGINT
 
USB_OTG_GINTSTS_OTGINT_Msk


	)

7347 
	#USB_OTG_GINTSTS_SOF_Pos
 (3U)

	)

7348 
	#USB_OTG_GINTSTS_SOF_Msk
 (0x1UL << 
USB_OTG_GINTSTS_SOF_Pos
è

	)

7349 
	#USB_OTG_GINTSTS_SOF
 
USB_OTG_GINTSTS_SOF_Msk


	)

7350 
	#USB_OTG_GINTSTS_RXFLVL_Pos
 (4U)

	)

7351 
	#USB_OTG_GINTSTS_RXFLVL_Msk
 (0x1UL << 
USB_OTG_GINTSTS_RXFLVL_Pos
è

	)

7352 
	#USB_OTG_GINTSTS_RXFLVL
 
USB_OTG_GINTSTS_RXFLVL_Msk


	)

7353 
	#USB_OTG_GINTSTS_NPTXFE_Pos
 (5U)

	)

7354 
	#USB_OTG_GINTSTS_NPTXFE_Msk
 (0x1UL << 
USB_OTG_GINTSTS_NPTXFE_Pos
è

	)

7355 
	#USB_OTG_GINTSTS_NPTXFE
 
USB_OTG_GINTSTS_NPTXFE_Msk


	)

7356 
	#USB_OTG_GINTSTS_GINAKEFF_Pos
 (6U)

	)

7357 
	#USB_OTG_GINTSTS_GINAKEFF_Msk
 (0x1UL << 
USB_OTG_GINTSTS_GINAKEFF_Pos
è

	)

7358 
	#USB_OTG_GINTSTS_GINAKEFF
 
USB_OTG_GINTSTS_GINAKEFF_Msk


	)

7359 
	#USB_OTG_GINTSTS_BOUTNAKEFF_Pos
 (7U)

	)

7360 
	#USB_OTG_GINTSTS_BOUTNAKEFF_Msk
 (0x1UL << 
USB_OTG_GINTSTS_BOUTNAKEFF_Pos
è

	)

7361 
	#USB_OTG_GINTSTS_BOUTNAKEFF
 
USB_OTG_GINTSTS_BOUTNAKEFF_Msk


	)

7362 
	#USB_OTG_GINTSTS_ESUSP_Pos
 (10U)

	)

7363 
	#USB_OTG_GINTSTS_ESUSP_Msk
 (0x1UL << 
USB_OTG_GINTSTS_ESUSP_Pos
è

	)

7364 
	#USB_OTG_GINTSTS_ESUSP
 
USB_OTG_GINTSTS_ESUSP_Msk


	)

7365 
	#USB_OTG_GINTSTS_USBSUSP_Pos
 (11U)

	)

7366 
	#USB_OTG_GINTSTS_USBSUSP_Msk
 (0x1UL << 
USB_OTG_GINTSTS_USBSUSP_Pos
è

	)

7367 
	#USB_OTG_GINTSTS_USBSUSP
 
USB_OTG_GINTSTS_USBSUSP_Msk


	)

7368 
	#USB_OTG_GINTSTS_USBRST_Pos
 (12U)

	)

7369 
	#USB_OTG_GINTSTS_USBRST_Msk
 (0x1UL << 
USB_OTG_GINTSTS_USBRST_Pos
è

	)

7370 
	#USB_OTG_GINTSTS_USBRST
 
USB_OTG_GINTSTS_USBRST_Msk


	)

7371 
	#USB_OTG_GINTSTS_ENUMDNE_Pos
 (13U)

	)

7372 
	#USB_OTG_GINTSTS_ENUMDNE_Msk
 (0x1UL << 
USB_OTG_GINTSTS_ENUMDNE_Pos
è

	)

7373 
	#USB_OTG_GINTSTS_ENUMDNE
 
USB_OTG_GINTSTS_ENUMDNE_Msk


	)

7374 
	#USB_OTG_GINTSTS_ISOODRP_Pos
 (14U)

	)

7375 
	#USB_OTG_GINTSTS_ISOODRP_Msk
 (0x1UL << 
USB_OTG_GINTSTS_ISOODRP_Pos
è

	)

7376 
	#USB_OTG_GINTSTS_ISOODRP
 
USB_OTG_GINTSTS_ISOODRP_Msk


	)

7377 
	#USB_OTG_GINTSTS_EOPF_Pos
 (15U)

	)

7378 
	#USB_OTG_GINTSTS_EOPF_Msk
 (0x1UL << 
USB_OTG_GINTSTS_EOPF_Pos
è

	)

7379 
	#USB_OTG_GINTSTS_EOPF
 
USB_OTG_GINTSTS_EOPF_Msk


	)

7380 
	#USB_OTG_GINTSTS_IEPINT_Pos
 (18U)

	)

7381 
	#USB_OTG_GINTSTS_IEPINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_IEPINT_Pos
è

	)

7382 
	#USB_OTG_GINTSTS_IEPINT
 
USB_OTG_GINTSTS_IEPINT_Msk


	)

7383 
	#USB_OTG_GINTSTS_OEPINT_Pos
 (19U)

	)

7384 
	#USB_OTG_GINTSTS_OEPINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_OEPINT_Pos
è

	)

7385 
	#USB_OTG_GINTSTS_OEPINT
 
USB_OTG_GINTSTS_OEPINT_Msk


	)

7386 
	#USB_OTG_GINTSTS_IISOIXFR_Pos
 (20U)

	)

7387 
	#USB_OTG_GINTSTS_IISOIXFR_Msk
 (0x1UL << 
USB_OTG_GINTSTS_IISOIXFR_Pos
è

	)

7388 
	#USB_OTG_GINTSTS_IISOIXFR
 
USB_OTG_GINTSTS_IISOIXFR_Msk


	)

7389 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
 (21U)

	)

7390 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
è

	)

7391 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk


	)

7392 
	#USB_OTG_GINTSTS_DATAFSUSP_Pos
 (22U)

	)

7393 
	#USB_OTG_GINTSTS_DATAFSUSP_Msk
 (0x1UL << 
USB_OTG_GINTSTS_DATAFSUSP_Pos
è

	)

7394 
	#USB_OTG_GINTSTS_DATAFSUSP
 
USB_OTG_GINTSTS_DATAFSUSP_Msk


	)

7395 
	#USB_OTG_GINTSTS_HPRTINT_Pos
 (24U)

	)

7396 
	#USB_OTG_GINTSTS_HPRTINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_HPRTINT_Pos
è

	)

7397 
	#USB_OTG_GINTSTS_HPRTINT
 
USB_OTG_GINTSTS_HPRTINT_Msk


	)

7398 
	#USB_OTG_GINTSTS_HCINT_Pos
 (25U)

	)

7399 
	#USB_OTG_GINTSTS_HCINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_HCINT_Pos
è

	)

7400 
	#USB_OTG_GINTSTS_HCINT
 
USB_OTG_GINTSTS_HCINT_Msk


	)

7401 
	#USB_OTG_GINTSTS_PTXFE_Pos
 (26U)

	)

7402 
	#USB_OTG_GINTSTS_PTXFE_Msk
 (0x1UL << 
USB_OTG_GINTSTS_PTXFE_Pos
è

	)

7403 
	#USB_OTG_GINTSTS_PTXFE
 
USB_OTG_GINTSTS_PTXFE_Msk


	)

7404 
	#USB_OTG_GINTSTS_CIDSCHG_Pos
 (28U)

	)

7405 
	#USB_OTG_GINTSTS_CIDSCHG_Msk
 (0x1UL << 
USB_OTG_GINTSTS_CIDSCHG_Pos
è

	)

7406 
	#USB_OTG_GINTSTS_CIDSCHG
 
USB_OTG_GINTSTS_CIDSCHG_Msk


	)

7407 
	#USB_OTG_GINTSTS_DISCINT_Pos
 (29U)

	)

7408 
	#USB_OTG_GINTSTS_DISCINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_DISCINT_Pos
è

	)

7409 
	#USB_OTG_GINTSTS_DISCINT
 
USB_OTG_GINTSTS_DISCINT_Msk


	)

7410 
	#USB_OTG_GINTSTS_SRQINT_Pos
 (30U)

	)

7411 
	#USB_OTG_GINTSTS_SRQINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_SRQINT_Pos
è

	)

7412 
	#USB_OTG_GINTSTS_SRQINT
 
USB_OTG_GINTSTS_SRQINT_Msk


	)

7413 
	#USB_OTG_GINTSTS_WKUINT_Pos
 (31U)

	)

7414 
	#USB_OTG_GINTSTS_WKUINT_Msk
 (0x1UL << 
USB_OTG_GINTSTS_WKUINT_Pos
è

	)

7415 
	#USB_OTG_GINTSTS_WKUINT
 
USB_OTG_GINTSTS_WKUINT_Msk


	)

7418 
	#USB_OTG_GINTMSK_MMISM_Pos
 (1U)

	)

7419 
	#USB_OTG_GINTMSK_MMISM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_MMISM_Pos
è

	)

7420 
	#USB_OTG_GINTMSK_MMISM
 
USB_OTG_GINTMSK_MMISM_Msk


	)

7421 
	#USB_OTG_GINTMSK_OTGINT_Pos
 (2U)

	)

7422 
	#USB_OTG_GINTMSK_OTGINT_Msk
 (0x1UL << 
USB_OTG_GINTMSK_OTGINT_Pos
è

	)

7423 
	#USB_OTG_GINTMSK_OTGINT
 
USB_OTG_GINTMSK_OTGINT_Msk


	)

7424 
	#USB_OTG_GINTMSK_SOFM_Pos
 (3U)

	)

7425 
	#USB_OTG_GINTMSK_SOFM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_SOFM_Pos
è

	)

7426 
	#USB_OTG_GINTMSK_SOFM
 
USB_OTG_GINTMSK_SOFM_Msk


	)

7427 
	#USB_OTG_GINTMSK_RXFLVLM_Pos
 (4U)

	)

7428 
	#USB_OTG_GINTMSK_RXFLVLM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_RXFLVLM_Pos
è

	)

7429 
	#USB_OTG_GINTMSK_RXFLVLM
 
USB_OTG_GINTMSK_RXFLVLM_Msk


	)

7430 
	#USB_OTG_GINTMSK_NPTXFEM_Pos
 (5U)

	)

7431 
	#USB_OTG_GINTMSK_NPTXFEM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_NPTXFEM_Pos
è

	)

7432 
	#USB_OTG_GINTMSK_NPTXFEM
 
USB_OTG_GINTMSK_NPTXFEM_Msk


	)

7433 
	#USB_OTG_GINTMSK_GINAKEFFM_Pos
 (6U)

	)

7434 
	#USB_OTG_GINTMSK_GINAKEFFM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_GINAKEFFM_Pos
è

	)

7435 
	#USB_OTG_GINTMSK_GINAKEFFM
 
USB_OTG_GINTMSK_GINAKEFFM_Msk


	)

7436 
	#USB_OTG_GINTMSK_GONAKEFFM_Pos
 (7U)

	)

7437 
	#USB_OTG_GINTMSK_GONAKEFFM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_GONAKEFFM_Pos
è

	)

7438 
	#USB_OTG_GINTMSK_GONAKEFFM
 
USB_OTG_GINTMSK_GONAKEFFM_Msk


	)

7439 
	#USB_OTG_GINTMSK_ESUSPM_Pos
 (10U)

	)

7440 
	#USB_OTG_GINTMSK_ESUSPM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_ESUSPM_Pos
è

	)

7441 
	#USB_OTG_GINTMSK_ESUSPM
 
USB_OTG_GINTMSK_ESUSPM_Msk


	)

7442 
	#USB_OTG_GINTMSK_USBSUSPM_Pos
 (11U)

	)

7443 
	#USB_OTG_GINTMSK_USBSUSPM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_USBSUSPM_Pos
è

	)

7444 
	#USB_OTG_GINTMSK_USBSUSPM
 
USB_OTG_GINTMSK_USBSUSPM_Msk


	)

7445 
	#USB_OTG_GINTMSK_USBRST_Pos
 (12U)

	)

7446 
	#USB_OTG_GINTMSK_USBRST_Msk
 (0x1UL << 
USB_OTG_GINTMSK_USBRST_Pos
è

	)

7447 
	#USB_OTG_GINTMSK_USBRST
 
USB_OTG_GINTMSK_USBRST_Msk


	)

7448 
	#USB_OTG_GINTMSK_ENUMDNEM_Pos
 (13U)

	)

7449 
	#USB_OTG_GINTMSK_ENUMDNEM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_ENUMDNEM_Pos
è

	)

7450 
	#USB_OTG_GINTMSK_ENUMDNEM
 
USB_OTG_GINTMSK_ENUMDNEM_Msk


	)

7451 
	#USB_OTG_GINTMSK_ISOODRPM_Pos
 (14U)

	)

7452 
	#USB_OTG_GINTMSK_ISOODRPM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_ISOODRPM_Pos
è

	)

7453 
	#USB_OTG_GINTMSK_ISOODRPM
 
USB_OTG_GINTMSK_ISOODRPM_Msk


	)

7454 
	#USB_OTG_GINTMSK_EOPFM_Pos
 (15U)

	)

7455 
	#USB_OTG_GINTMSK_EOPFM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_EOPFM_Pos
è

	)

7456 
	#USB_OTG_GINTMSK_EOPFM
 
USB_OTG_GINTMSK_EOPFM_Msk


	)

7457 
	#USB_OTG_GINTMSK_EPMISM_Pos
 (17U)

	)

7458 
	#USB_OTG_GINTMSK_EPMISM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_EPMISM_Pos
è

	)

7459 
	#USB_OTG_GINTMSK_EPMISM
 
USB_OTG_GINTMSK_EPMISM_Msk


	)

7460 
	#USB_OTG_GINTMSK_IEPINT_Pos
 (18U)

	)

7461 
	#USB_OTG_GINTMSK_IEPINT_Msk
 (0x1UL << 
USB_OTG_GINTMSK_IEPINT_Pos
è

	)

7462 
	#USB_OTG_GINTMSK_IEPINT
 
USB_OTG_GINTMSK_IEPINT_Msk


	)

7463 
	#USB_OTG_GINTMSK_OEPINT_Pos
 (19U)

	)

7464 
	#USB_OTG_GINTMSK_OEPINT_Msk
 (0x1UL << 
USB_OTG_GINTMSK_OEPINT_Pos
è

	)

7465 
	#USB_OTG_GINTMSK_OEPINT
 
USB_OTG_GINTMSK_OEPINT_Msk


	)

7466 
	#USB_OTG_GINTMSK_IISOIXFRM_Pos
 (20U)

	)

7467 
	#USB_OTG_GINTMSK_IISOIXFRM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_IISOIXFRM_Pos
è

	)

7468 
	#USB_OTG_GINTMSK_IISOIXFRM
 
USB_OTG_GINTMSK_IISOIXFRM_Msk


	)

7469 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
 (21U)

	)

7470 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
è

	)

7471 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk


	)

7472 
	#USB_OTG_GINTMSK_FSUSPM_Pos
 (22U)

	)

7473 
	#USB_OTG_GINTMSK_FSUSPM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_FSUSPM_Pos
è

	)

7474 
	#USB_OTG_GINTMSK_FSUSPM
 
USB_OTG_GINTMSK_FSUSPM_Msk


	)

7475 
	#USB_OTG_GINTMSK_PRTIM_Pos
 (24U)

	)

7476 
	#USB_OTG_GINTMSK_PRTIM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_PRTIM_Pos
è

	)

7477 
	#USB_OTG_GINTMSK_PRTIM
 
USB_OTG_GINTMSK_PRTIM_Msk


	)

7478 
	#USB_OTG_GINTMSK_HCIM_Pos
 (25U)

	)

7479 
	#USB_OTG_GINTMSK_HCIM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_HCIM_Pos
è

	)

7480 
	#USB_OTG_GINTMSK_HCIM
 
USB_OTG_GINTMSK_HCIM_Msk


	)

7481 
	#USB_OTG_GINTMSK_PTXFEM_Pos
 (26U)

	)

7482 
	#USB_OTG_GINTMSK_PTXFEM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_PTXFEM_Pos
è

	)

7483 
	#USB_OTG_GINTMSK_PTXFEM
 
USB_OTG_GINTMSK_PTXFEM_Msk


	)

7484 
	#USB_OTG_GINTMSK_CIDSCHGM_Pos
 (28U)

	)

7485 
	#USB_OTG_GINTMSK_CIDSCHGM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_CIDSCHGM_Pos
è

	)

7486 
	#USB_OTG_GINTMSK_CIDSCHGM
 
USB_OTG_GINTMSK_CIDSCHGM_Msk


	)

7487 
	#USB_OTG_GINTMSK_DISCINT_Pos
 (29U)

	)

7488 
	#USB_OTG_GINTMSK_DISCINT_Msk
 (0x1UL << 
USB_OTG_GINTMSK_DISCINT_Pos
è

	)

7489 
	#USB_OTG_GINTMSK_DISCINT
 
USB_OTG_GINTMSK_DISCINT_Msk


	)

7490 
	#USB_OTG_GINTMSK_SRQIM_Pos
 (30U)

	)

7491 
	#USB_OTG_GINTMSK_SRQIM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_SRQIM_Pos
è

	)

7492 
	#USB_OTG_GINTMSK_SRQIM
 
USB_OTG_GINTMSK_SRQIM_Msk


	)

7493 
	#USB_OTG_GINTMSK_WUIM_Pos
 (31U)

	)

7494 
	#USB_OTG_GINTMSK_WUIM_Msk
 (0x1UL << 
USB_OTG_GINTMSK_WUIM_Pos
è

	)

7495 
	#USB_OTG_GINTMSK_WUIM
 
USB_OTG_GINTMSK_WUIM_Msk


	)

7498 
	#USB_OTG_DAINT_IEPINT_Pos
 (0U)

	)

7499 
	#USB_OTG_DAINT_IEPINT_Msk
 (0xFFFFUL << 
USB_OTG_DAINT_IEPINT_Pos
è

	)

7500 
	#USB_OTG_DAINT_IEPINT
 
USB_OTG_DAINT_IEPINT_Msk


	)

7501 
	#USB_OTG_DAINT_OEPINT_Pos
 (16U)

	)

7502 
	#USB_OTG_DAINT_OEPINT_Msk
 (0xFFFFUL << 
USB_OTG_DAINT_OEPINT_Pos
è

	)

7503 
	#USB_OTG_DAINT_OEPINT
 
USB_OTG_DAINT_OEPINT_Msk


	)

7506 
	#USB_OTG_HAINTMSK_HAINTM_Pos
 (0U)

	)

7507 
	#USB_OTG_HAINTMSK_HAINTM_Msk
 (0xFFFFUL << 
USB_OTG_HAINTMSK_HAINTM_Pos
è

	)

7508 
	#USB_OTG_HAINTMSK_HAINTM
 
USB_OTG_HAINTMSK_HAINTM_Msk


	)

7511 
	#USB_OTG_GRXSTSP_EPNUM_Pos
 (0U)

	)

7512 
	#USB_OTG_GRXSTSP_EPNUM_Msk
 (0xFUL << 
USB_OTG_GRXSTSP_EPNUM_Pos
è

	)

7513 
	#USB_OTG_GRXSTSP_EPNUM
 
USB_OTG_GRXSTSP_EPNUM_Msk


	)

7514 
	#USB_OTG_GRXSTSP_BCNT_Pos
 (4U)

	)

7515 
	#USB_OTG_GRXSTSP_BCNT_Msk
 (0x7FFUL << 
USB_OTG_GRXSTSP_BCNT_Pos
è

	)

7516 
	#USB_OTG_GRXSTSP_BCNT
 
USB_OTG_GRXSTSP_BCNT_Msk


	)

7517 
	#USB_OTG_GRXSTSP_DPID_Pos
 (15U)

	)

7518 
	#USB_OTG_GRXSTSP_DPID_Msk
 (0x3UL << 
USB_OTG_GRXSTSP_DPID_Pos
è

	)

7519 
	#USB_OTG_GRXSTSP_DPID
 
USB_OTG_GRXSTSP_DPID_Msk


	)

7520 
	#USB_OTG_GRXSTSP_PKTSTS_Pos
 (17U)

	)

7521 
	#USB_OTG_GRXSTSP_PKTSTS_Msk
 (0xFUL << 
USB_OTG_GRXSTSP_PKTSTS_Pos
è

	)

7522 
	#USB_OTG_GRXSTSP_PKTSTS
 
USB_OTG_GRXSTSP_PKTSTS_Msk


	)

7525 
	#USB_OTG_DAINTMSK_IEPM_Pos
 (0U)

	)

7526 
	#USB_OTG_DAINTMSK_IEPM_Msk
 (0xFFFFUL << 
USB_OTG_DAINTMSK_IEPM_Pos
è

	)

7527 
	#USB_OTG_DAINTMSK_IEPM
 
USB_OTG_DAINTMSK_IEPM_Msk


	)

7528 
	#USB_OTG_DAINTMSK_OEPM_Pos
 (16U)

	)

7529 
	#USB_OTG_DAINTMSK_OEPM_Msk
 (0xFFFFUL << 
USB_OTG_DAINTMSK_OEPM_Pos
è

	)

7530 
	#USB_OTG_DAINTMSK_OEPM
 
USB_OTG_DAINTMSK_OEPM_Msk


	)

7533 
	#USB_OTG_GRXFSIZ_RXFD_Pos
 (0U)

	)

7534 
	#USB_OTG_GRXFSIZ_RXFD_Msk
 (0xFFFFUL << 
USB_OTG_GRXFSIZ_RXFD_Pos
è

	)

7535 
	#USB_OTG_GRXFSIZ_RXFD
 
USB_OTG_GRXFSIZ_RXFD_Msk


	)

7538 
	#USB_OTG_DVBUSDIS_VBUSDT_Pos
 (0U)

	)

7539 
	#USB_OTG_DVBUSDIS_VBUSDT_Msk
 (0xFFFFUL << 
USB_OTG_DVBUSDIS_VBUSDT_Pos
è

	)

7540 
	#USB_OTG_DVBUSDIS_VBUSDT
 
USB_OTG_DVBUSDIS_VBUSDT_Msk


	)

7543 
	#USB_OTG_NPTXFSA_Pos
 (0U)

	)

7544 
	#USB_OTG_NPTXFSA_Msk
 (0xFFFFUL << 
USB_OTG_NPTXFSA_Pos
è

	)

7545 
	#USB_OTG_NPTXFSA
 
USB_OTG_NPTXFSA_Msk


	)

7546 
	#USB_OTG_NPTXFD_Pos
 (16U)

	)

7547 
	#USB_OTG_NPTXFD_Msk
 (0xFFFFUL << 
USB_OTG_NPTXFD_Pos
è

	)

7548 
	#USB_OTG_NPTXFD
 
USB_OTG_NPTXFD_Msk


	)

7549 
	#USB_OTG_TX0FSA_Pos
 (0U)

	)

7550 
	#USB_OTG_TX0FSA_Msk
 (0xFFFFUL << 
USB_OTG_TX0FSA_Pos
è

	)

7551 
	#USB_OTG_TX0FSA
 
USB_OTG_TX0FSA_Msk


	)

7552 
	#USB_OTG_TX0FD_Pos
 (16U)

	)

7553 
	#USB_OTG_TX0FD_Msk
 (0xFFFFUL << 
USB_OTG_TX0FD_Pos
è

	)

7554 
	#USB_OTG_TX0FD
 
USB_OTG_TX0FD_Msk


	)

7557 
	#USB_OTG_DVBUSPULSE_DVBUSP_Pos
 (0U)

	)

7558 
	#USB_OTG_DVBUSPULSE_DVBUSP_Msk
 (0xFFFUL << 
USB_OTG_DVBUSPULSE_DVBUSP_Pos
è

	)

7559 
	#USB_OTG_DVBUSPULSE_DVBUSP
 
USB_OTG_DVBUSPULSE_DVBUSP_Msk


	)

7562 
	#USB_OTG_GNPTXSTS_NPTXFSAV_Pos
 (0U)

	)

7563 
	#USB_OTG_GNPTXSTS_NPTXFSAV_Msk
 (0xFFFFUL << 
USB_OTG_GNPTXSTS_NPTXFSAV_Pos
è

	)

7564 
	#USB_OTG_GNPTXSTS_NPTXFSAV
 
USB_OTG_GNPTXSTS_NPTXFSAV_Msk


	)

7566 
	#USB_OTG_GNPTXSTS_NPTQXSAV_Pos
 (16U)

	)

7567 
	#USB_OTG_GNPTXSTS_NPTQXSAV_Msk
 (0xFFUL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7568 
	#USB_OTG_GNPTXSTS_NPTQXSAV
 
USB_OTG_GNPTXSTS_NPTQXSAV_Msk


	)

7569 
	#USB_OTG_GNPTXSTS_NPTQXSAV_0
 (0x01UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7570 
	#USB_OTG_GNPTXSTS_NPTQXSAV_1
 (0x02UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7571 
	#USB_OTG_GNPTXSTS_NPTQXSAV_2
 (0x04UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7572 
	#USB_OTG_GNPTXSTS_NPTQXSAV_3
 (0x08UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7573 
	#USB_OTG_GNPTXSTS_NPTQXSAV_4
 (0x10UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7574 
	#USB_OTG_GNPTXSTS_NPTQXSAV_5
 (0x20UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7575 
	#USB_OTG_GNPTXSTS_NPTQXSAV_6
 (0x40UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7576 
	#USB_OTG_GNPTXSTS_NPTQXSAV_7
 (0x80UL << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

7578 
	#USB_OTG_GNPTXSTS_NPTXQTOP_Pos
 (24U)

	)

7579 
	#USB_OTG_GNPTXSTS_NPTXQTOP_Msk
 (0x7FUL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7580 
	#USB_OTG_GNPTXSTS_NPTXQTOP
 
USB_OTG_GNPTXSTS_NPTXQTOP_Msk


	)

7581 
	#USB_OTG_GNPTXSTS_NPTXQTOP_0
 (0x01UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7582 
	#USB_OTG_GNPTXSTS_NPTXQTOP_1
 (0x02UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7583 
	#USB_OTG_GNPTXSTS_NPTXQTOP_2
 (0x04UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7584 
	#USB_OTG_GNPTXSTS_NPTXQTOP_3
 (0x08UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7585 
	#USB_OTG_GNPTXSTS_NPTXQTOP_4
 (0x10UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7586 
	#USB_OTG_GNPTXSTS_NPTXQTOP_5
 (0x20UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7587 
	#USB_OTG_GNPTXSTS_NPTXQTOP_6
 (0x40UL << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

7590 
	#USB_OTG_DTHRCTL_NONISOTHREN_Pos
 (0U)

	)

7591 
	#USB_OTG_DTHRCTL_NONISOTHREN_Msk
 (0x1UL << 
USB_OTG_DTHRCTL_NONISOTHREN_Pos
è

	)

7592 
	#USB_OTG_DTHRCTL_NONISOTHREN
 
USB_OTG_DTHRCTL_NONISOTHREN_Msk


	)

7593 
	#USB_OTG_DTHRCTL_ISOTHREN_Pos
 (1U)

	)

7594 
	#USB_OTG_DTHRCTL_ISOTHREN_Msk
 (0x1UL << 
USB_OTG_DTHRCTL_ISOTHREN_Pos
è

	)

7595 
	#USB_OTG_DTHRCTL_ISOTHREN
 
USB_OTG_DTHRCTL_ISOTHREN_Msk


	)

7597 
	#USB_OTG_DTHRCTL_TXTHRLEN_Pos
 (2U)

	)

7598 
	#USB_OTG_DTHRCTL_TXTHRLEN_Msk
 (0x1FFUL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7599 
	#USB_OTG_DTHRCTL_TXTHRLEN
 
USB_OTG_DTHRCTL_TXTHRLEN_Msk


	)

7600 
	#USB_OTG_DTHRCTL_TXTHRLEN_0
 (0x001UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7601 
	#USB_OTG_DTHRCTL_TXTHRLEN_1
 (0x002UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7602 
	#USB_OTG_DTHRCTL_TXTHRLEN_2
 (0x004UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7603 
	#USB_OTG_DTHRCTL_TXTHRLEN_3
 (0x008UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7604 
	#USB_OTG_DTHRCTL_TXTHRLEN_4
 (0x010UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7605 
	#USB_OTG_DTHRCTL_TXTHRLEN_5
 (0x020UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7606 
	#USB_OTG_DTHRCTL_TXTHRLEN_6
 (0x040UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7607 
	#USB_OTG_DTHRCTL_TXTHRLEN_7
 (0x080UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7608 
	#USB_OTG_DTHRCTL_TXTHRLEN_8
 (0x100UL << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

7609 
	#USB_OTG_DTHRCTL_RXTHREN_Pos
 (16U)

	)

7610 
	#USB_OTG_DTHRCTL_RXTHREN_Msk
 (0x1UL << 
USB_OTG_DTHRCTL_RXTHREN_Pos
è

	)

7611 
	#USB_OTG_DTHRCTL_RXTHREN
 
USB_OTG_DTHRCTL_RXTHREN_Msk


	)

7613 
	#USB_OTG_DTHRCTL_RXTHRLEN_Pos
 (17U)

	)

7614 
	#USB_OTG_DTHRCTL_RXTHRLEN_Msk
 (0x1FFUL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7615 
	#USB_OTG_DTHRCTL_RXTHRLEN
 
USB_OTG_DTHRCTL_RXTHRLEN_Msk


	)

7616 
	#USB_OTG_DTHRCTL_RXTHRLEN_0
 (0x001UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7617 
	#USB_OTG_DTHRCTL_RXTHRLEN_1
 (0x002UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7618 
	#USB_OTG_DTHRCTL_RXTHRLEN_2
 (0x004UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7619 
	#USB_OTG_DTHRCTL_RXTHRLEN_3
 (0x008UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7620 
	#USB_OTG_DTHRCTL_RXTHRLEN_4
 (0x010UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7621 
	#USB_OTG_DTHRCTL_RXTHRLEN_5
 (0x020UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7622 
	#USB_OTG_DTHRCTL_RXTHRLEN_6
 (0x040UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7623 
	#USB_OTG_DTHRCTL_RXTHRLEN_7
 (0x080UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7624 
	#USB_OTG_DTHRCTL_RXTHRLEN_8
 (0x100UL << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

7625 
	#USB_OTG_DTHRCTL_ARPEN_Pos
 (27U)

	)

7626 
	#USB_OTG_DTHRCTL_ARPEN_Msk
 (0x1UL << 
USB_OTG_DTHRCTL_ARPEN_Pos
è

	)

7627 
	#USB_OTG_DTHRCTL_ARPEN
 
USB_OTG_DTHRCTL_ARPEN_Msk


	)

7630 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
 (0U)

	)

7631 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
 (0xFFFFUL << 
USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
è

	)

7632 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM
 
USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk


	)

7635 
	#USB_OTG_DEACHINT_IEP1INT_Pos
 (1U)

	)

7636 
	#USB_OTG_DEACHINT_IEP1INT_Msk
 (0x1UL << 
USB_OTG_DEACHINT_IEP1INT_Pos
è

	)

7637 
	#USB_OTG_DEACHINT_IEP1INT
 
USB_OTG_DEACHINT_IEP1INT_Msk


	)

7638 
	#USB_OTG_DEACHINT_OEP1INT_Pos
 (17U)

	)

7639 
	#USB_OTG_DEACHINT_OEP1INT_Msk
 (0x1UL << 
USB_OTG_DEACHINT_OEP1INT_Pos
è

	)

7640 
	#USB_OTG_DEACHINT_OEP1INT
 
USB_OTG_DEACHINT_OEP1INT_Msk


	)

7643 
	#USB_OTG_GCCFG_PWRDWN_Pos
 (16U)

	)

7644 
	#USB_OTG_GCCFG_PWRDWN_Msk
 (0x1UL << 
USB_OTG_GCCFG_PWRDWN_Pos
è

	)

7645 
	#USB_OTG_GCCFG_PWRDWN
 
USB_OTG_GCCFG_PWRDWN_Msk


	)

7646 
	#USB_OTG_GCCFG_I2CPADEN_Pos
 (17U)

	)

7647 
	#USB_OTG_GCCFG_I2CPADEN_Msk
 (0x1UL << 
USB_OTG_GCCFG_I2CPADEN_Pos
è

	)

7648 
	#USB_OTG_GCCFG_I2CPADEN
 
USB_OTG_GCCFG_I2CPADEN_Msk


	)

7649 
	#USB_OTG_GCCFG_VBUSASEN_Pos
 (18U)

	)

7650 
	#USB_OTG_GCCFG_VBUSASEN_Msk
 (0x1UL << 
USB_OTG_GCCFG_VBUSASEN_Pos
è

	)

7651 
	#USB_OTG_GCCFG_VBUSASEN
 
USB_OTG_GCCFG_VBUSASEN_Msk


	)

7652 
	#USB_OTG_GCCFG_VBUSBSEN_Pos
 (19U)

	)

7653 
	#USB_OTG_GCCFG_VBUSBSEN_Msk
 (0x1UL << 
USB_OTG_GCCFG_VBUSBSEN_Pos
è

	)

7654 
	#USB_OTG_GCCFG_VBUSBSEN
 
USB_OTG_GCCFG_VBUSBSEN_Msk


	)

7655 
	#USB_OTG_GCCFG_SOFOUTEN_Pos
 (20U)

	)

7656 
	#USB_OTG_GCCFG_SOFOUTEN_Msk
 (0x1UL << 
USB_OTG_GCCFG_SOFOUTEN_Pos
è

	)

7657 
	#USB_OTG_GCCFG_SOFOUTEN
 
USB_OTG_GCCFG_SOFOUTEN_Msk


	)

7658 
	#USB_OTG_GCCFG_NOVBUSSENS_Pos
 (21U)

	)

7659 
	#USB_OTG_GCCFG_NOVBUSSENS_Msk
 (0x1UL << 
USB_OTG_GCCFG_NOVBUSSENS_Pos
è

	)

7660 
	#USB_OTG_GCCFG_NOVBUSSENS
 
USB_OTG_GCCFG_NOVBUSSENS_Msk


	)

7663 
	#USB_OTG_DEACHINTMSK_IEP1INTM_Pos
 (1U)

	)

7664 
	#USB_OTG_DEACHINTMSK_IEP1INTM_Msk
 (0x1UL << 
USB_OTG_DEACHINTMSK_IEP1INTM_Pos
è

	)

7665 
	#USB_OTG_DEACHINTMSK_IEP1INTM
 
USB_OTG_DEACHINTMSK_IEP1INTM_Msk


	)

7666 
	#USB_OTG_DEACHINTMSK_OEP1INTM_Pos
 (17U)

	)

7667 
	#USB_OTG_DEACHINTMSK_OEP1INTM_Msk
 (0x1UL << 
USB_OTG_DEACHINTMSK_OEP1INTM_Pos
è

	)

7668 
	#USB_OTG_DEACHINTMSK_OEP1INTM
 
USB_OTG_DEACHINTMSK_OEP1INTM_Msk


	)

7671 
	#USB_OTG_CID_PRODUCT_ID_Pos
 (0U)

	)

7672 
	#USB_OTG_CID_PRODUCT_ID_Msk
 (0xFFFFFFFFUL << 
USB_OTG_CID_PRODUCT_ID_Pos
è

	)

7673 
	#USB_OTG_CID_PRODUCT_ID
 
USB_OTG_CID_PRODUCT_ID_Msk


	)

7676 
	#USB_OTG_DIEPEACHMSK1_XFRCM_Pos
 (0U)

	)

7677 
	#USB_OTG_DIEPEACHMSK1_XFRCM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_XFRCM_Pos
è

	)

7678 
	#USB_OTG_DIEPEACHMSK1_XFRCM
 
USB_OTG_DIEPEACHMSK1_XFRCM_Msk


	)

7679 
	#USB_OTG_DIEPEACHMSK1_EPDM_Pos
 (1U)

	)

7680 
	#USB_OTG_DIEPEACHMSK1_EPDM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_EPDM_Pos
è

	)

7681 
	#USB_OTG_DIEPEACHMSK1_EPDM
 
USB_OTG_DIEPEACHMSK1_EPDM_Msk


	)

7682 
	#USB_OTG_DIEPEACHMSK1_TOM_Pos
 (3U)

	)

7683 
	#USB_OTG_DIEPEACHMSK1_TOM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_TOM_Pos
è

	)

7684 
	#USB_OTG_DIEPEACHMSK1_TOM
 
USB_OTG_DIEPEACHMSK1_TOM_Msk


	)

7685 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
 (4U)

	)

7686 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
è

	)

7687 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK
 
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk


	)

7688 
	#USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
 (5U)

	)

7689 
	#USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
è

	)

7690 
	#USB_OTG_DIEPEACHMSK1_INEPNMM
 
USB_OTG_DIEPEACHMSK1_INEPNMM_Msk


	)

7691 
	#USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
 (6U)

	)

7692 
	#USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
è

	)

7693 
	#USB_OTG_DIEPEACHMSK1_INEPNEM
 
USB_OTG_DIEPEACHMSK1_INEPNEM_Msk


	)

7694 
	#USB_OTG_DIEPEACHMSK1_TXFURM_Pos
 (8U)

	)

7695 
	#USB_OTG_DIEPEACHMSK1_TXFURM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_TXFURM_Pos
è

	)

7696 
	#USB_OTG_DIEPEACHMSK1_TXFURM
 
USB_OTG_DIEPEACHMSK1_TXFURM_Msk


	)

7697 
	#USB_OTG_DIEPEACHMSK1_BIM_Pos
 (9U)

	)

7698 
	#USB_OTG_DIEPEACHMSK1_BIM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_BIM_Pos
è

	)

7699 
	#USB_OTG_DIEPEACHMSK1_BIM
 
USB_OTG_DIEPEACHMSK1_BIM_Msk


	)

7700 
	#USB_OTG_DIEPEACHMSK1_NAKM_Pos
 (13U)

	)

7701 
	#USB_OTG_DIEPEACHMSK1_NAKM_Msk
 (0x1UL << 
USB_OTG_DIEPEACHMSK1_NAKM_Pos
è

	)

7702 
	#USB_OTG_DIEPEACHMSK1_NAKM
 
USB_OTG_DIEPEACHMSK1_NAKM_Msk


	)

7705 
	#USB_OTG_HPRT_PCSTS_Pos
 (0U)

	)

7706 
	#USB_OTG_HPRT_PCSTS_Msk
 (0x1UL << 
USB_OTG_HPRT_PCSTS_Pos
è

	)

7707 
	#USB_OTG_HPRT_PCSTS
 
USB_OTG_HPRT_PCSTS_Msk


	)

7708 
	#USB_OTG_HPRT_PCDET_Pos
 (1U)

	)

7709 
	#USB_OTG_HPRT_PCDET_Msk
 (0x1UL << 
USB_OTG_HPRT_PCDET_Pos
è

	)

7710 
	#USB_OTG_HPRT_PCDET
 
USB_OTG_HPRT_PCDET_Msk


	)

7711 
	#USB_OTG_HPRT_PENA_Pos
 (2U)

	)

7712 
	#USB_OTG_HPRT_PENA_Msk
 (0x1UL << 
USB_OTG_HPRT_PENA_Pos
è

	)

7713 
	#USB_OTG_HPRT_PENA
 
USB_OTG_HPRT_PENA_Msk


	)

7714 
	#USB_OTG_HPRT_PENCHNG_Pos
 (3U)

	)

7715 
	#USB_OTG_HPRT_PENCHNG_Msk
 (0x1UL << 
USB_OTG_HPRT_PENCHNG_Pos
è

	)

7716 
	#USB_OTG_HPRT_PENCHNG
 
USB_OTG_HPRT_PENCHNG_Msk


	)

7717 
	#USB_OTG_HPRT_POCA_Pos
 (4U)

	)

7718 
	#USB_OTG_HPRT_POCA_Msk
 (0x1UL << 
USB_OTG_HPRT_POCA_Pos
è

	)

7719 
	#USB_OTG_HPRT_POCA
 
USB_OTG_HPRT_POCA_Msk


	)

7720 
	#USB_OTG_HPRT_POCCHNG_Pos
 (5U)

	)

7721 
	#USB_OTG_HPRT_POCCHNG_Msk
 (0x1UL << 
USB_OTG_HPRT_POCCHNG_Pos
è

	)

7722 
	#USB_OTG_HPRT_POCCHNG
 
USB_OTG_HPRT_POCCHNG_Msk


	)

7723 
	#USB_OTG_HPRT_PRES_Pos
 (6U)

	)

7724 
	#USB_OTG_HPRT_PRES_Msk
 (0x1UL << 
USB_OTG_HPRT_PRES_Pos
è

	)

7725 
	#USB_OTG_HPRT_PRES
 
USB_OTG_HPRT_PRES_Msk


	)

7726 
	#USB_OTG_HPRT_PSUSP_Pos
 (7U)

	)

7727 
	#USB_OTG_HPRT_PSUSP_Msk
 (0x1UL << 
USB_OTG_HPRT_PSUSP_Pos
è

	)

7728 
	#USB_OTG_HPRT_PSUSP
 
USB_OTG_HPRT_PSUSP_Msk


	)

7729 
	#USB_OTG_HPRT_PRST_Pos
 (8U)

	)

7730 
	#USB_OTG_HPRT_PRST_Msk
 (0x1UL << 
USB_OTG_HPRT_PRST_Pos
è

	)

7731 
	#USB_OTG_HPRT_PRST
 
USB_OTG_HPRT_PRST_Msk


	)

7733 
	#USB_OTG_HPRT_PLSTS_Pos
 (10U)

	)

7734 
	#USB_OTG_HPRT_PLSTS_Msk
 (0x3UL << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

7735 
	#USB_OTG_HPRT_PLSTS
 
USB_OTG_HPRT_PLSTS_Msk


	)

7736 
	#USB_OTG_HPRT_PLSTS_0
 (0x1UL << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

7737 
	#USB_OTG_HPRT_PLSTS_1
 (0x2UL << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

7738 
	#USB_OTG_HPRT_PPWR_Pos
 (12U)

	)

7739 
	#USB_OTG_HPRT_PPWR_Msk
 (0x1UL << 
USB_OTG_HPRT_PPWR_Pos
è

	)

7740 
	#USB_OTG_HPRT_PPWR
 
USB_OTG_HPRT_PPWR_Msk


	)

7742 
	#USB_OTG_HPRT_PTCTL_Pos
 (13U)

	)

7743 
	#USB_OTG_HPRT_PTCTL_Msk
 (0xFUL << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

7744 
	#USB_OTG_HPRT_PTCTL
 
USB_OTG_HPRT_PTCTL_Msk


	)

7745 
	#USB_OTG_HPRT_PTCTL_0
 (0x1UL << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

7746 
	#USB_OTG_HPRT_PTCTL_1
 (0x2UL << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

7747 
	#USB_OTG_HPRT_PTCTL_2
 (0x4UL << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

7748 
	#USB_OTG_HPRT_PTCTL_3
 (0x8UL << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

7750 
	#USB_OTG_HPRT_PSPD_Pos
 (17U)

	)

7751 
	#USB_OTG_HPRT_PSPD_Msk
 (0x3UL << 
USB_OTG_HPRT_PSPD_Pos
è

	)

7752 
	#USB_OTG_HPRT_PSPD
 
USB_OTG_HPRT_PSPD_Msk


	)

7753 
	#USB_OTG_HPRT_PSPD_0
 (0x1UL << 
USB_OTG_HPRT_PSPD_Pos
è

	)

7754 
	#USB_OTG_HPRT_PSPD_1
 (0x2UL << 
USB_OTG_HPRT_PSPD_Pos
è

	)

7757 
	#USB_OTG_DOEPEACHMSK1_XFRCM_Pos
 (0U)

	)

7758 
	#USB_OTG_DOEPEACHMSK1_XFRCM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_XFRCM_Pos
è

	)

7759 
	#USB_OTG_DOEPEACHMSK1_XFRCM
 
USB_OTG_DOEPEACHMSK1_XFRCM_Msk


	)

7760 
	#USB_OTG_DOEPEACHMSK1_EPDM_Pos
 (1U)

	)

7761 
	#USB_OTG_DOEPEACHMSK1_EPDM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_EPDM_Pos
è

	)

7762 
	#USB_OTG_DOEPEACHMSK1_EPDM
 
USB_OTG_DOEPEACHMSK1_EPDM_Msk


	)

7763 
	#USB_OTG_DOEPEACHMSK1_TOM_Pos
 (3U)

	)

7764 
	#USB_OTG_DOEPEACHMSK1_TOM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_TOM_Pos
è

	)

7765 
	#USB_OTG_DOEPEACHMSK1_TOM
 
USB_OTG_DOEPEACHMSK1_TOM_Msk


	)

7766 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
 (4U)

	)

7767 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
è

	)

7768 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK
 
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk


	)

7769 
	#USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
 (5U)

	)

7770 
	#USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
è

	)

7771 
	#USB_OTG_DOEPEACHMSK1_INEPNMM
 
USB_OTG_DOEPEACHMSK1_INEPNMM_Msk


	)

7772 
	#USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
 (6U)

	)

7773 
	#USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
è

	)

7774 
	#USB_OTG_DOEPEACHMSK1_INEPNEM
 
USB_OTG_DOEPEACHMSK1_INEPNEM_Msk


	)

7775 
	#USB_OTG_DOEPEACHMSK1_TXFURM_Pos
 (8U)

	)

7776 
	#USB_OTG_DOEPEACHMSK1_TXFURM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_TXFURM_Pos
è

	)

7777 
	#USB_OTG_DOEPEACHMSK1_TXFURM
 
USB_OTG_DOEPEACHMSK1_TXFURM_Msk


	)

7778 
	#USB_OTG_DOEPEACHMSK1_BIM_Pos
 (9U)

	)

7779 
	#USB_OTG_DOEPEACHMSK1_BIM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_BIM_Pos
è

	)

7780 
	#USB_OTG_DOEPEACHMSK1_BIM
 
USB_OTG_DOEPEACHMSK1_BIM_Msk


	)

7781 
	#USB_OTG_DOEPEACHMSK1_BERRM_Pos
 (12U)

	)

7782 
	#USB_OTG_DOEPEACHMSK1_BERRM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_BERRM_Pos
è

	)

7783 
	#USB_OTG_DOEPEACHMSK1_BERRM
 
USB_OTG_DOEPEACHMSK1_BERRM_Msk


	)

7784 
	#USB_OTG_DOEPEACHMSK1_NAKM_Pos
 (13U)

	)

7785 
	#USB_OTG_DOEPEACHMSK1_NAKM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_NAKM_Pos
è

	)

7786 
	#USB_OTG_DOEPEACHMSK1_NAKM
 
USB_OTG_DOEPEACHMSK1_NAKM_Msk


	)

7787 
	#USB_OTG_DOEPEACHMSK1_NYETM_Pos
 (14U)

	)

7788 
	#USB_OTG_DOEPEACHMSK1_NYETM_Msk
 (0x1UL << 
USB_OTG_DOEPEACHMSK1_NYETM_Pos
è

	)

7789 
	#USB_OTG_DOEPEACHMSK1_NYETM
 
USB_OTG_DOEPEACHMSK1_NYETM_Msk


	)

7792 
	#USB_OTG_HPTXFSIZ_PTXSA_Pos
 (0U)

	)

7793 
	#USB_OTG_HPTXFSIZ_PTXSA_Msk
 (0xFFFFUL << 
USB_OTG_HPTXFSIZ_PTXSA_Pos
è

	)

7794 
	#USB_OTG_HPTXFSIZ_PTXSA
 
USB_OTG_HPTXFSIZ_PTXSA_Msk


	)

7795 
	#USB_OTG_HPTXFSIZ_PTXFD_Pos
 (16U)

	)

7796 
	#USB_OTG_HPTXFSIZ_PTXFD_Msk
 (0xFFFFUL << 
USB_OTG_HPTXFSIZ_PTXFD_Pos
è

	)

7797 
	#USB_OTG_HPTXFSIZ_PTXFD
 
USB_OTG_HPTXFSIZ_PTXFD_Msk


	)

7800 
	#USB_OTG_DIEPCTL_MPSIZ_Pos
 (0U)

	)

7801 
	#USB_OTG_DIEPCTL_MPSIZ_Msk
 (0x7FFUL << 
USB_OTG_DIEPCTL_MPSIZ_Pos
è

	)

7802 
	#USB_OTG_DIEPCTL_MPSIZ
 
USB_OTG_DIEPCTL_MPSIZ_Msk


	)

7803 
	#USB_OTG_DIEPCTL_USBAEP_Pos
 (15U)

	)

7804 
	#USB_OTG_DIEPCTL_USBAEP_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_USBAEP_Pos
è

	)

7805 
	#USB_OTG_DIEPCTL_USBAEP
 
USB_OTG_DIEPCTL_USBAEP_Msk


	)

7806 
	#USB_OTG_DIEPCTL_EONUM_DPID_Pos
 (16U)

	)

7807 
	#USB_OTG_DIEPCTL_EONUM_DPID_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_EONUM_DPID_Pos
è

	)

7808 
	#USB_OTG_DIEPCTL_EONUM_DPID
 
USB_OTG_DIEPCTL_EONUM_DPID_Msk


	)

7809 
	#USB_OTG_DIEPCTL_NAKSTS_Pos
 (17U)

	)

7810 
	#USB_OTG_DIEPCTL_NAKSTS_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_NAKSTS_Pos
è

	)

7811 
	#USB_OTG_DIEPCTL_NAKSTS
 
USB_OTG_DIEPCTL_NAKSTS_Msk


	)

7813 
	#USB_OTG_DIEPCTL_EPTYP_Pos
 (18U)

	)

7814 
	#USB_OTG_DIEPCTL_EPTYP_Msk
 (0x3UL << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

7815 
	#USB_OTG_DIEPCTL_EPTYP
 
USB_OTG_DIEPCTL_EPTYP_Msk


	)

7816 
	#USB_OTG_DIEPCTL_EPTYP_0
 (0x1UL << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

7817 
	#USB_OTG_DIEPCTL_EPTYP_1
 (0x2UL << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

7818 
	#USB_OTG_DIEPCTL_STALL_Pos
 (21U)

	)

7819 
	#USB_OTG_DIEPCTL_STALL_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_STALL_Pos
è

	)

7820 
	#USB_OTG_DIEPCTL_STALL
 
USB_OTG_DIEPCTL_STALL_Msk


	)

7822 
	#USB_OTG_DIEPCTL_TXFNUM_Pos
 (22U)

	)

7823 
	#USB_OTG_DIEPCTL_TXFNUM_Msk
 (0xFUL << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

7824 
	#USB_OTG_DIEPCTL_TXFNUM
 
USB_OTG_DIEPCTL_TXFNUM_Msk


	)

7825 
	#USB_OTG_DIEPCTL_TXFNUM_0
 (0x1UL << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

7826 
	#USB_OTG_DIEPCTL_TXFNUM_1
 (0x2UL << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

7827 
	#USB_OTG_DIEPCTL_TXFNUM_2
 (0x4UL << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

7828 
	#USB_OTG_DIEPCTL_TXFNUM_3
 (0x8UL << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

7829 
	#USB_OTG_DIEPCTL_CNAK_Pos
 (26U)

	)

7830 
	#USB_OTG_DIEPCTL_CNAK_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_CNAK_Pos
è

	)

7831 
	#USB_OTG_DIEPCTL_CNAK
 
USB_OTG_DIEPCTL_CNAK_Msk


	)

7832 
	#USB_OTG_DIEPCTL_SNAK_Pos
 (27U)

	)

7833 
	#USB_OTG_DIEPCTL_SNAK_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_SNAK_Pos
è

	)

7834 
	#USB_OTG_DIEPCTL_SNAK
 
USB_OTG_DIEPCTL_SNAK_Msk


	)

7835 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
 (28U)

	)

7836 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
è

	)

7837 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM
 
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk


	)

7838 
	#USB_OTG_DIEPCTL_SODDFRM_Pos
 (29U)

	)

7839 
	#USB_OTG_DIEPCTL_SODDFRM_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_SODDFRM_Pos
è

	)

7840 
	#USB_OTG_DIEPCTL_SODDFRM
 
USB_OTG_DIEPCTL_SODDFRM_Msk


	)

7841 
	#USB_OTG_DIEPCTL_EPDIS_Pos
 (30U)

	)

7842 
	#USB_OTG_DIEPCTL_EPDIS_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_EPDIS_Pos
è

	)

7843 
	#USB_OTG_DIEPCTL_EPDIS
 
USB_OTG_DIEPCTL_EPDIS_Msk


	)

7844 
	#USB_OTG_DIEPCTL_EPENA_Pos
 (31U)

	)

7845 
	#USB_OTG_DIEPCTL_EPENA_Msk
 (0x1UL << 
USB_OTG_DIEPCTL_EPENA_Pos
è

	)

7846 
	#USB_OTG_DIEPCTL_EPENA
 
USB_OTG_DIEPCTL_EPENA_Msk


	)

7849 
	#USB_OTG_HCCHAR_MPSIZ_Pos
 (0U)

	)

7850 
	#USB_OTG_HCCHAR_MPSIZ_Msk
 (0x7FFUL << 
USB_OTG_HCCHAR_MPSIZ_Pos
è

	)

7851 
	#USB_OTG_HCCHAR_MPSIZ
 
USB_OTG_HCCHAR_MPSIZ_Msk


	)

7853 
	#USB_OTG_HCCHAR_EPNUM_Pos
 (11U)

	)

7854 
	#USB_OTG_HCCHAR_EPNUM_Msk
 (0xFUL << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

7855 
	#USB_OTG_HCCHAR_EPNUM
 
USB_OTG_HCCHAR_EPNUM_Msk


	)

7856 
	#USB_OTG_HCCHAR_EPNUM_0
 (0x1UL << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

7857 
	#USB_OTG_HCCHAR_EPNUM_1
 (0x2UL << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

7858 
	#USB_OTG_HCCHAR_EPNUM_2
 (0x4UL << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

7859 
	#USB_OTG_HCCHAR_EPNUM_3
 (0x8UL << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

7860 
	#USB_OTG_HCCHAR_EPDIR_Pos
 (15U)

	)

7861 
	#USB_OTG_HCCHAR_EPDIR_Msk
 (0x1UL << 
USB_OTG_HCCHAR_EPDIR_Pos
è

	)

7862 
	#USB_OTG_HCCHAR_EPDIR
 
USB_OTG_HCCHAR_EPDIR_Msk


	)

7863 
	#USB_OTG_HCCHAR_LSDEV_Pos
 (17U)

	)

7864 
	#USB_OTG_HCCHAR_LSDEV_Msk
 (0x1UL << 
USB_OTG_HCCHAR_LSDEV_Pos
è

	)

7865 
	#USB_OTG_HCCHAR_LSDEV
 
USB_OTG_HCCHAR_LSDEV_Msk


	)

7867 
	#USB_OTG_HCCHAR_EPTYP_Pos
 (18U)

	)

7868 
	#USB_OTG_HCCHAR_EPTYP_Msk
 (0x3UL << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

7869 
	#USB_OTG_HCCHAR_EPTYP
 
USB_OTG_HCCHAR_EPTYP_Msk


	)

7870 
	#USB_OTG_HCCHAR_EPTYP_0
 (0x1UL << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

7871 
	#USB_OTG_HCCHAR_EPTYP_1
 (0x2UL << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

7873 
	#USB_OTG_HCCHAR_MC_Pos
 (20U)

	)

7874 
	#USB_OTG_HCCHAR_MC_Msk
 (0x3UL << 
USB_OTG_HCCHAR_MC_Pos
è

	)

7875 
	#USB_OTG_HCCHAR_MC
 
USB_OTG_HCCHAR_MC_Msk


	)

7876 
	#USB_OTG_HCCHAR_MC_0
 (0x1UL << 
USB_OTG_HCCHAR_MC_Pos
è

	)

7877 
	#USB_OTG_HCCHAR_MC_1
 (0x2UL << 
USB_OTG_HCCHAR_MC_Pos
è

	)

7879 
	#USB_OTG_HCCHAR_DAD_Pos
 (22U)

	)

7880 
	#USB_OTG_HCCHAR_DAD_Msk
 (0x7FUL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7881 
	#USB_OTG_HCCHAR_DAD
 
USB_OTG_HCCHAR_DAD_Msk


	)

7882 
	#USB_OTG_HCCHAR_DAD_0
 (0x01UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7883 
	#USB_OTG_HCCHAR_DAD_1
 (0x02UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7884 
	#USB_OTG_HCCHAR_DAD_2
 (0x04UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7885 
	#USB_OTG_HCCHAR_DAD_3
 (0x08UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7886 
	#USB_OTG_HCCHAR_DAD_4
 (0x10UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7887 
	#USB_OTG_HCCHAR_DAD_5
 (0x20UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7888 
	#USB_OTG_HCCHAR_DAD_6
 (0x40UL << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

7889 
	#USB_OTG_HCCHAR_ODDFRM_Pos
 (29U)

	)

7890 
	#USB_OTG_HCCHAR_ODDFRM_Msk
 (0x1UL << 
USB_OTG_HCCHAR_ODDFRM_Pos
è

	)

7891 
	#USB_OTG_HCCHAR_ODDFRM
 
USB_OTG_HCCHAR_ODDFRM_Msk


	)

7892 
	#USB_OTG_HCCHAR_CHDIS_Pos
 (30U)

	)

7893 
	#USB_OTG_HCCHAR_CHDIS_Msk
 (0x1UL << 
USB_OTG_HCCHAR_CHDIS_Pos
è

	)

7894 
	#USB_OTG_HCCHAR_CHDIS
 
USB_OTG_HCCHAR_CHDIS_Msk


	)

7895 
	#USB_OTG_HCCHAR_CHENA_Pos
 (31U)

	)

7896 
	#USB_OTG_HCCHAR_CHENA_Msk
 (0x1UL << 
USB_OTG_HCCHAR_CHENA_Pos
è

	)

7897 
	#USB_OTG_HCCHAR_CHENA
 
USB_OTG_HCCHAR_CHENA_Msk


	)

7901 
	#USB_OTG_HCSPLT_PRTADDR_Pos
 (0U)

	)

7902 
	#USB_OTG_HCSPLT_PRTADDR_Msk
 (0x7FUL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7903 
	#USB_OTG_HCSPLT_PRTADDR
 
USB_OTG_HCSPLT_PRTADDR_Msk


	)

7904 
	#USB_OTG_HCSPLT_PRTADDR_0
 (0x01UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7905 
	#USB_OTG_HCSPLT_PRTADDR_1
 (0x02UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7906 
	#USB_OTG_HCSPLT_PRTADDR_2
 (0x04UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7907 
	#USB_OTG_HCSPLT_PRTADDR_3
 (0x08UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7908 
	#USB_OTG_HCSPLT_PRTADDR_4
 (0x10UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7909 
	#USB_OTG_HCSPLT_PRTADDR_5
 (0x20UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7910 
	#USB_OTG_HCSPLT_PRTADDR_6
 (0x40UL << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

7912 
	#USB_OTG_HCSPLT_HUBADDR_Pos
 (7U)

	)

7913 
	#USB_OTG_HCSPLT_HUBADDR_Msk
 (0x7FUL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7914 
	#USB_OTG_HCSPLT_HUBADDR
 
USB_OTG_HCSPLT_HUBADDR_Msk


	)

7915 
	#USB_OTG_HCSPLT_HUBADDR_0
 (0x01UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7916 
	#USB_OTG_HCSPLT_HUBADDR_1
 (0x02UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7917 
	#USB_OTG_HCSPLT_HUBADDR_2
 (0x04UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7918 
	#USB_OTG_HCSPLT_HUBADDR_3
 (0x08UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7919 
	#USB_OTG_HCSPLT_HUBADDR_4
 (0x10UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7920 
	#USB_OTG_HCSPLT_HUBADDR_5
 (0x20UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7921 
	#USB_OTG_HCSPLT_HUBADDR_6
 (0x40UL << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

7923 
	#USB_OTG_HCSPLT_XACTPOS_Pos
 (14U)

	)

7924 
	#USB_OTG_HCSPLT_XACTPOS_Msk
 (0x3UL << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

7925 
	#USB_OTG_HCSPLT_XACTPOS
 
USB_OTG_HCSPLT_XACTPOS_Msk


	)

7926 
	#USB_OTG_HCSPLT_XACTPOS_0
 (0x1UL << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

7927 
	#USB_OTG_HCSPLT_XACTPOS_1
 (0x2UL << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

7928 
	#USB_OTG_HCSPLT_COMPLSPLT_Pos
 (16U)

	)

7929 
	#USB_OTG_HCSPLT_COMPLSPLT_Msk
 (0x1UL << 
USB_OTG_HCSPLT_COMPLSPLT_Pos
è

	)

7930 
	#USB_OTG_HCSPLT_COMPLSPLT
 
USB_OTG_HCSPLT_COMPLSPLT_Msk


	)

7931 
	#USB_OTG_HCSPLT_SPLITEN_Pos
 (31U)

	)

7932 
	#USB_OTG_HCSPLT_SPLITEN_Msk
 (0x1UL << 
USB_OTG_HCSPLT_SPLITEN_Pos
è

	)

7933 
	#USB_OTG_HCSPLT_SPLITEN
 
USB_OTG_HCSPLT_SPLITEN_Msk


	)

7936 
	#USB_OTG_HCINT_XFRC_Pos
 (0U)

	)

7937 
	#USB_OTG_HCINT_XFRC_Msk
 (0x1UL << 
USB_OTG_HCINT_XFRC_Pos
è

	)

7938 
	#USB_OTG_HCINT_XFRC
 
USB_OTG_HCINT_XFRC_Msk


	)

7939 
	#USB_OTG_HCINT_CHH_Pos
 (1U)

	)

7940 
	#USB_OTG_HCINT_CHH_Msk
 (0x1UL << 
USB_OTG_HCINT_CHH_Pos
è

	)

7941 
	#USB_OTG_HCINT_CHH
 
USB_OTG_HCINT_CHH_Msk


	)

7942 
	#USB_OTG_HCINT_AHBERR_Pos
 (2U)

	)

7943 
	#USB_OTG_HCINT_AHBERR_Msk
 (0x1UL << 
USB_OTG_HCINT_AHBERR_Pos
è

	)

7944 
	#USB_OTG_HCINT_AHBERR
 
USB_OTG_HCINT_AHBERR_Msk


	)

7945 
	#USB_OTG_HCINT_STALL_Pos
 (3U)

	)

7946 
	#USB_OTG_HCINT_STALL_Msk
 (0x1UL << 
USB_OTG_HCINT_STALL_Pos
è

	)

7947 
	#USB_OTG_HCINT_STALL
 
USB_OTG_HCINT_STALL_Msk


	)

7948 
	#USB_OTG_HCINT_NAK_Pos
 (4U)

	)

7949 
	#USB_OTG_HCINT_NAK_Msk
 (0x1UL << 
USB_OTG_HCINT_NAK_Pos
è

	)

7950 
	#USB_OTG_HCINT_NAK
 
USB_OTG_HCINT_NAK_Msk


	)

7951 
	#USB_OTG_HCINT_ACK_Pos
 (5U)

	)

7952 
	#USB_OTG_HCINT_ACK_Msk
 (0x1UL << 
USB_OTG_HCINT_ACK_Pos
è

	)

7953 
	#USB_OTG_HCINT_ACK
 
USB_OTG_HCINT_ACK_Msk


	)

7954 
	#USB_OTG_HCINT_NYET_Pos
 (6U)

	)

7955 
	#USB_OTG_HCINT_NYET_Msk
 (0x1UL << 
USB_OTG_HCINT_NYET_Pos
è

	)

7956 
	#USB_OTG_HCINT_NYET
 
USB_OTG_HCINT_NYET_Msk


	)

7957 
	#USB_OTG_HCINT_TXERR_Pos
 (7U)

	)

7958 
	#USB_OTG_HCINT_TXERR_Msk
 (0x1UL << 
USB_OTG_HCINT_TXERR_Pos
è

	)

7959 
	#USB_OTG_HCINT_TXERR
 
USB_OTG_HCINT_TXERR_Msk


	)

7960 
	#USB_OTG_HCINT_BBERR_Pos
 (8U)

	)

7961 
	#USB_OTG_HCINT_BBERR_Msk
 (0x1UL << 
USB_OTG_HCINT_BBERR_Pos
è

	)

7962 
	#USB_OTG_HCINT_BBERR
 
USB_OTG_HCINT_BBERR_Msk


	)

7963 
	#USB_OTG_HCINT_FRMOR_Pos
 (9U)

	)

7964 
	#USB_OTG_HCINT_FRMOR_Msk
 (0x1UL << 
USB_OTG_HCINT_FRMOR_Pos
è

	)

7965 
	#USB_OTG_HCINT_FRMOR
 
USB_OTG_HCINT_FRMOR_Msk


	)

7966 
	#USB_OTG_HCINT_DTERR_Pos
 (10U)

	)

7967 
	#USB_OTG_HCINT_DTERR_Msk
 (0x1UL << 
USB_OTG_HCINT_DTERR_Pos
è

	)

7968 
	#USB_OTG_HCINT_DTERR
 
USB_OTG_HCINT_DTERR_Msk


	)

7971 
	#USB_OTG_DIEPINT_XFRC_Pos
 (0U)

	)

7972 
	#USB_OTG_DIEPINT_XFRC_Msk
 (0x1UL << 
USB_OTG_DIEPINT_XFRC_Pos
è

	)

7973 
	#USB_OTG_DIEPINT_XFRC
 
USB_OTG_DIEPINT_XFRC_Msk


	)

7974 
	#USB_OTG_DIEPINT_EPDISD_Pos
 (1U)

	)

7975 
	#USB_OTG_DIEPINT_EPDISD_Msk
 (0x1UL << 
USB_OTG_DIEPINT_EPDISD_Pos
è

	)

7976 
	#USB_OTG_DIEPINT_EPDISD
 
USB_OTG_DIEPINT_EPDISD_Msk


	)

7977 
	#USB_OTG_DIEPINT_AHBERR_Pos
 (2U)

	)

7978 
	#USB_OTG_DIEPINT_AHBERR_Msk
 (0x1UL << 
USB_OTG_DIEPINT_AHBERR_Pos
è

	)

7979 
	#USB_OTG_DIEPINT_AHBERR
 
USB_OTG_DIEPINT_AHBERR_Msk


	)

7980 
	#USB_OTG_DIEPINT_TOC_Pos
 (3U)

	)

7981 
	#USB_OTG_DIEPINT_TOC_Msk
 (0x1UL << 
USB_OTG_DIEPINT_TOC_Pos
è

	)

7982 
	#USB_OTG_DIEPINT_TOC
 
USB_OTG_DIEPINT_TOC_Msk


	)

7983 
	#USB_OTG_DIEPINT_ITTXFE_Pos
 (4U)

	)

7984 
	#USB_OTG_DIEPINT_ITTXFE_Msk
 (0x1UL << 
USB_OTG_DIEPINT_ITTXFE_Pos
è

	)

7985 
	#USB_OTG_DIEPINT_ITTXFE
 
USB_OTG_DIEPINT_ITTXFE_Msk


	)

7986 
	#USB_OTG_DIEPINT_INEPNM_Pos
 (5U)

	)

7987 
	#USB_OTG_DIEPINT_INEPNM_Msk
 (0x1UL << 
USB_OTG_DIEPINT_INEPNM_Pos
è

	)

7988 
	#USB_OTG_DIEPINT_INEPNM
 
USB_OTG_DIEPINT_INEPNM_Msk


	)

7989 
	#USB_OTG_DIEPINT_INEPNE_Pos
 (6U)

	)

7990 
	#USB_OTG_DIEPINT_INEPNE_Msk
 (0x1UL << 
USB_OTG_DIEPINT_INEPNE_Pos
è

	)

7991 
	#USB_OTG_DIEPINT_INEPNE
 
USB_OTG_DIEPINT_INEPNE_Msk


	)

7992 
	#USB_OTG_DIEPINT_TXFE_Pos
 (7U)

	)

7993 
	#USB_OTG_DIEPINT_TXFE_Msk
 (0x1UL << 
USB_OTG_DIEPINT_TXFE_Pos
è

	)

7994 
	#USB_OTG_DIEPINT_TXFE
 
USB_OTG_DIEPINT_TXFE_Msk


	)

7995 
	#USB_OTG_DIEPINT_TXFIFOUDRN_Pos
 (8U)

	)

7996 
	#USB_OTG_DIEPINT_TXFIFOUDRN_Msk
 (0x1UL << 
USB_OTG_DIEPINT_TXFIFOUDRN_Pos
è

	)

7997 
	#USB_OTG_DIEPINT_TXFIFOUDRN
 
USB_OTG_DIEPINT_TXFIFOUDRN_Msk


	)

7998 
	#USB_OTG_DIEPINT_BNA_Pos
 (9U)

	)

7999 
	#USB_OTG_DIEPINT_BNA_Msk
 (0x1UL << 
USB_OTG_DIEPINT_BNA_Pos
è

	)

8000 
	#USB_OTG_DIEPINT_BNA
 
USB_OTG_DIEPINT_BNA_Msk


	)

8001 
	#USB_OTG_DIEPINT_PKTDRPSTS_Pos
 (11U)

	)

8002 
	#USB_OTG_DIEPINT_PKTDRPSTS_Msk
 (0x1UL << 
USB_OTG_DIEPINT_PKTDRPSTS_Pos
è

	)

8003 
	#USB_OTG_DIEPINT_PKTDRPSTS
 
USB_OTG_DIEPINT_PKTDRPSTS_Msk


	)

8004 
	#USB_OTG_DIEPINT_BERR_Pos
 (12U)

	)

8005 
	#USB_OTG_DIEPINT_BERR_Msk
 (0x1UL << 
USB_OTG_DIEPINT_BERR_Pos
è

	)

8006 
	#USB_OTG_DIEPINT_BERR
 
USB_OTG_DIEPINT_BERR_Msk


	)

8007 
	#USB_OTG_DIEPINT_NAK_Pos
 (13U)

	)

8008 
	#USB_OTG_DIEPINT_NAK_Msk
 (0x1UL << 
USB_OTG_DIEPINT_NAK_Pos
è

	)

8009 
	#USB_OTG_DIEPINT_NAK
 
USB_OTG_DIEPINT_NAK_Msk


	)

8012 
	#USB_OTG_HCINTMSK_XFRCM_Pos
 (0U)

	)

8013 
	#USB_OTG_HCINTMSK_XFRCM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_XFRCM_Pos
è

	)

8014 
	#USB_OTG_HCINTMSK_XFRCM
 
USB_OTG_HCINTMSK_XFRCM_Msk


	)

8015 
	#USB_OTG_HCINTMSK_CHHM_Pos
 (1U)

	)

8016 
	#USB_OTG_HCINTMSK_CHHM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_CHHM_Pos
è

	)

8017 
	#USB_OTG_HCINTMSK_CHHM
 
USB_OTG_HCINTMSK_CHHM_Msk


	)

8018 
	#USB_OTG_HCINTMSK_AHBERR_Pos
 (2U)

	)

8019 
	#USB_OTG_HCINTMSK_AHBERR_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_AHBERR_Pos
è

	)

8020 
	#USB_OTG_HCINTMSK_AHBERR
 
USB_OTG_HCINTMSK_AHBERR_Msk


	)

8021 
	#USB_OTG_HCINTMSK_STALLM_Pos
 (3U)

	)

8022 
	#USB_OTG_HCINTMSK_STALLM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_STALLM_Pos
è

	)

8023 
	#USB_OTG_HCINTMSK_STALLM
 
USB_OTG_HCINTMSK_STALLM_Msk


	)

8024 
	#USB_OTG_HCINTMSK_NAKM_Pos
 (4U)

	)

8025 
	#USB_OTG_HCINTMSK_NAKM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_NAKM_Pos
è

	)

8026 
	#USB_OTG_HCINTMSK_NAKM
 
USB_OTG_HCINTMSK_NAKM_Msk


	)

8027 
	#USB_OTG_HCINTMSK_ACKM_Pos
 (5U)

	)

8028 
	#USB_OTG_HCINTMSK_ACKM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_ACKM_Pos
è

	)

8029 
	#USB_OTG_HCINTMSK_ACKM
 
USB_OTG_HCINTMSK_ACKM_Msk


	)

8030 
	#USB_OTG_HCINTMSK_NYET_Pos
 (6U)

	)

8031 
	#USB_OTG_HCINTMSK_NYET_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_NYET_Pos
è

	)

8032 
	#USB_OTG_HCINTMSK_NYET
 
USB_OTG_HCINTMSK_NYET_Msk


	)

8033 
	#USB_OTG_HCINTMSK_TXERRM_Pos
 (7U)

	)

8034 
	#USB_OTG_HCINTMSK_TXERRM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_TXERRM_Pos
è

	)

8035 
	#USB_OTG_HCINTMSK_TXERRM
 
USB_OTG_HCINTMSK_TXERRM_Msk


	)

8036 
	#USB_OTG_HCINTMSK_BBERRM_Pos
 (8U)

	)

8037 
	#USB_OTG_HCINTMSK_BBERRM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_BBERRM_Pos
è

	)

8038 
	#USB_OTG_HCINTMSK_BBERRM
 
USB_OTG_HCINTMSK_BBERRM_Msk


	)

8039 
	#USB_OTG_HCINTMSK_FRMORM_Pos
 (9U)

	)

8040 
	#USB_OTG_HCINTMSK_FRMORM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_FRMORM_Pos
è

	)

8041 
	#USB_OTG_HCINTMSK_FRMORM
 
USB_OTG_HCINTMSK_FRMORM_Msk


	)

8042 
	#USB_OTG_HCINTMSK_DTERRM_Pos
 (10U)

	)

8043 
	#USB_OTG_HCINTMSK_DTERRM_Msk
 (0x1UL << 
USB_OTG_HCINTMSK_DTERRM_Pos
è

	)

8044 
	#USB_OTG_HCINTMSK_DTERRM
 
USB_OTG_HCINTMSK_DTERRM_Msk


	)

8048 
	#USB_OTG_DIEPTSIZ_XFRSIZ_Pos
 (0U)

	)

8049 
	#USB_OTG_DIEPTSIZ_XFRSIZ_Msk
 (0x7FFFFUL << 
USB_OTG_DIEPTSIZ_XFRSIZ_Pos
è

	)

8050 
	#USB_OTG_DIEPTSIZ_XFRSIZ
 
USB_OTG_DIEPTSIZ_XFRSIZ_Msk


	)

8051 
	#USB_OTG_DIEPTSIZ_PKTCNT_Pos
 (19U)

	)

8052 
	#USB_OTG_DIEPTSIZ_PKTCNT_Msk
 (0x3FFUL << 
USB_OTG_DIEPTSIZ_PKTCNT_Pos
è

	)

8053 
	#USB_OTG_DIEPTSIZ_PKTCNT
 
USB_OTG_DIEPTSIZ_PKTCNT_Msk


	)

8054 
	#USB_OTG_DIEPTSIZ_MULCNT_Pos
 (29U)

	)

8055 
	#USB_OTG_DIEPTSIZ_MULCNT_Msk
 (0x3UL << 
USB_OTG_DIEPTSIZ_MULCNT_Pos
è

	)

8056 
	#USB_OTG_DIEPTSIZ_MULCNT
 
USB_OTG_DIEPTSIZ_MULCNT_Msk


	)

8058 
	#USB_OTG_HCTSIZ_XFRSIZ_Pos
 (0U)

	)

8059 
	#USB_OTG_HCTSIZ_XFRSIZ_Msk
 (0x7FFFFUL << 
USB_OTG_HCTSIZ_XFRSIZ_Pos
è

	)

8060 
	#USB_OTG_HCTSIZ_XFRSIZ
 
USB_OTG_HCTSIZ_XFRSIZ_Msk


	)

8061 
	#USB_OTG_HCTSIZ_PKTCNT_Pos
 (19U)

	)

8062 
	#USB_OTG_HCTSIZ_PKTCNT_Msk
 (0x3FFUL << 
USB_OTG_HCTSIZ_PKTCNT_Pos
è

	)

8063 
	#USB_OTG_HCTSIZ_PKTCNT
 
USB_OTG_HCTSIZ_PKTCNT_Msk


	)

8064 
	#USB_OTG_HCTSIZ_DOPING_Pos
 (31U)

	)

8065 
	#USB_OTG_HCTSIZ_DOPING_Msk
 (0x1UL << 
USB_OTG_HCTSIZ_DOPING_Pos
è

	)

8066 
	#USB_OTG_HCTSIZ_DOPING
 
USB_OTG_HCTSIZ_DOPING_Msk


	)

8067 
	#USB_OTG_HCTSIZ_DPID_Pos
 (29U)

	)

8068 
	#USB_OTG_HCTSIZ_DPID_Msk
 (0x3UL << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

8069 
	#USB_OTG_HCTSIZ_DPID
 
USB_OTG_HCTSIZ_DPID_Msk


	)

8070 
	#USB_OTG_HCTSIZ_DPID_0
 (0x1UL << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

8071 
	#USB_OTG_HCTSIZ_DPID_1
 (0x2UL << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

8074 
	#USB_OTG_DIEPDMA_DMAADDR_Pos
 (0U)

	)

8075 
	#USB_OTG_DIEPDMA_DMAADDR_Msk
 (0xFFFFFFFFUL << 
USB_OTG_DIEPDMA_DMAADDR_Pos
è

	)

8076 
	#USB_OTG_DIEPDMA_DMAADDR
 
USB_OTG_DIEPDMA_DMAADDR_Msk


	)

8079 
	#USB_OTG_HCDMA_DMAADDR_Pos
 (0U)

	)

8080 
	#USB_OTG_HCDMA_DMAADDR_Msk
 (0xFFFFFFFFUL << 
USB_OTG_HCDMA_DMAADDR_Pos
è

	)

8081 
	#USB_OTG_HCDMA_DMAADDR
 
USB_OTG_HCDMA_DMAADDR_Msk


	)

8084 
	#USB_OTG_DTXFSTS_INEPTFSAV_Pos
 (0U)

	)

8085 
	#USB_OTG_DTXFSTS_INEPTFSAV_Msk
 (0xFFFFUL << 
USB_OTG_DTXFSTS_INEPTFSAV_Pos
è

	)

8086 
	#USB_OTG_DTXFSTS_INEPTFSAV
 
USB_OTG_DTXFSTS_INEPTFSAV_Msk


	)

8089 
	#USB_OTG_DIEPTXF_INEPTXSA_Pos
 (0U)

	)

8090 
	#USB_OTG_DIEPTXF_INEPTXSA_Msk
 (0xFFFFUL << 
USB_OTG_DIEPTXF_INEPTXSA_Pos
è

	)

8091 
	#USB_OTG_DIEPTXF_INEPTXSA
 
USB_OTG_DIEPTXF_INEPTXSA_Msk


	)

8092 
	#USB_OTG_DIEPTXF_INEPTXFD_Pos
 (16U)

	)

8093 
	#USB_OTG_DIEPTXF_INEPTXFD_Msk
 (0xFFFFUL << 
USB_OTG_DIEPTXF_INEPTXFD_Pos
è

	)

8094 
	#USB_OTG_DIEPTXF_INEPTXFD
 
USB_OTG_DIEPTXF_INEPTXFD_Msk


	)

8098 
	#USB_OTG_DOEPCTL_MPSIZ_Pos
 (0U)

	)

8099 
	#USB_OTG_DOEPCTL_MPSIZ_Msk
 (0x7FFUL << 
USB_OTG_DOEPCTL_MPSIZ_Pos
è

	)

8100 
	#USB_OTG_DOEPCTL_MPSIZ
 
USB_OTG_DOEPCTL_MPSIZ_Msk


	)

8101 
	#USB_OTG_DOEPCTL_USBAEP_Pos
 (15U)

	)

8102 
	#USB_OTG_DOEPCTL_USBAEP_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_USBAEP_Pos
è

	)

8103 
	#USB_OTG_DOEPCTL_USBAEP
 
USB_OTG_DOEPCTL_USBAEP_Msk


	)

8104 
	#USB_OTG_DOEPCTL_NAKSTS_Pos
 (17U)

	)

8105 
	#USB_OTG_DOEPCTL_NAKSTS_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_NAKSTS_Pos
è

	)

8106 
	#USB_OTG_DOEPCTL_NAKSTS
 
USB_OTG_DOEPCTL_NAKSTS_Msk


	)

8107 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
 (28U)

	)

8108 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
è

	)

8109 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM
 
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk


	)

8110 
	#USB_OTG_DOEPCTL_SODDFRM_Pos
 (29U)

	)

8111 
	#USB_OTG_DOEPCTL_SODDFRM_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_SODDFRM_Pos
è

	)

8112 
	#USB_OTG_DOEPCTL_SODDFRM
 
USB_OTG_DOEPCTL_SODDFRM_Msk


	)

8113 
	#USB_OTG_DOEPCTL_EPTYP_Pos
 (18U)

	)

8114 
	#USB_OTG_DOEPCTL_EPTYP_Msk
 (0x3UL << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

8115 
	#USB_OTG_DOEPCTL_EPTYP
 
USB_OTG_DOEPCTL_EPTYP_Msk


	)

8116 
	#USB_OTG_DOEPCTL_EPTYP_0
 (0x1UL << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

8117 
	#USB_OTG_DOEPCTL_EPTYP_1
 (0x2UL << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

8118 
	#USB_OTG_DOEPCTL_SNPM_Pos
 (20U)

	)

8119 
	#USB_OTG_DOEPCTL_SNPM_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_SNPM_Pos
è

	)

8120 
	#USB_OTG_DOEPCTL_SNPM
 
USB_OTG_DOEPCTL_SNPM_Msk


	)

8121 
	#USB_OTG_DOEPCTL_STALL_Pos
 (21U)

	)

8122 
	#USB_OTG_DOEPCTL_STALL_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_STALL_Pos
è

	)

8123 
	#USB_OTG_DOEPCTL_STALL
 
USB_OTG_DOEPCTL_STALL_Msk


	)

8124 
	#USB_OTG_DOEPCTL_CNAK_Pos
 (26U)

	)

8125 
	#USB_OTG_DOEPCTL_CNAK_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_CNAK_Pos
è

	)

8126 
	#USB_OTG_DOEPCTL_CNAK
 
USB_OTG_DOEPCTL_CNAK_Msk


	)

8127 
	#USB_OTG_DOEPCTL_SNAK_Pos
 (27U)

	)

8128 
	#USB_OTG_DOEPCTL_SNAK_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_SNAK_Pos
è

	)

8129 
	#USB_OTG_DOEPCTL_SNAK
 
USB_OTG_DOEPCTL_SNAK_Msk


	)

8130 
	#USB_OTG_DOEPCTL_EPDIS_Pos
 (30U)

	)

8131 
	#USB_OTG_DOEPCTL_EPDIS_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_EPDIS_Pos
è

	)

8132 
	#USB_OTG_DOEPCTL_EPDIS
 
USB_OTG_DOEPCTL_EPDIS_Msk


	)

8133 
	#USB_OTG_DOEPCTL_EPENA_Pos
 (31U)

	)

8134 
	#USB_OTG_DOEPCTL_EPENA_Msk
 (0x1UL << 
USB_OTG_DOEPCTL_EPENA_Pos
è

	)

8135 
	#USB_OTG_DOEPCTL_EPENA
 
USB_OTG_DOEPCTL_EPENA_Msk


	)

8138 
	#USB_OTG_DOEPINT_XFRC_Pos
 (0U)

	)

8139 
	#USB_OTG_DOEPINT_XFRC_Msk
 (0x1UL << 
USB_OTG_DOEPINT_XFRC_Pos
è

	)

8140 
	#USB_OTG_DOEPINT_XFRC
 
USB_OTG_DOEPINT_XFRC_Msk


	)

8141 
	#USB_OTG_DOEPINT_EPDISD_Pos
 (1U)

	)

8142 
	#USB_OTG_DOEPINT_EPDISD_Msk
 (0x1UL << 
USB_OTG_DOEPINT_EPDISD_Pos
è

	)

8143 
	#USB_OTG_DOEPINT_EPDISD
 
USB_OTG_DOEPINT_EPDISD_Msk


	)

8144 
	#USB_OTG_DOEPINT_AHBERR_Pos
 (2U)

	)

8145 
	#USB_OTG_DOEPINT_AHBERR_Msk
 (0x1UL << 
USB_OTG_DOEPINT_AHBERR_Pos
è

	)

8146 
	#USB_OTG_DOEPINT_AHBERR
 
USB_OTG_DOEPINT_AHBERR_Msk


	)

8147 
	#USB_OTG_DOEPINT_STUP_Pos
 (3U)

	)

8148 
	#USB_OTG_DOEPINT_STUP_Msk
 (0x1UL << 
USB_OTG_DOEPINT_STUP_Pos
è

	)

8149 
	#USB_OTG_DOEPINT_STUP
 
USB_OTG_DOEPINT_STUP_Msk


	)

8150 
	#USB_OTG_DOEPINT_OTEPDIS_Pos
 (4U)

	)

8151 
	#USB_OTG_DOEPINT_OTEPDIS_Msk
 (0x1UL << 
USB_OTG_DOEPINT_OTEPDIS_Pos
è

	)

8152 
	#USB_OTG_DOEPINT_OTEPDIS
 
USB_OTG_DOEPINT_OTEPDIS_Msk


	)

8153 
	#USB_OTG_DOEPINT_OTEPSPR_Pos
 (5U)

	)

8154 
	#USB_OTG_DOEPINT_OTEPSPR_Msk
 (0x1UL << 
USB_OTG_DOEPINT_OTEPSPR_Pos
è

	)

8155 
	#USB_OTG_DOEPINT_OTEPSPR
 
USB_OTG_DOEPINT_OTEPSPR_Msk


	)

8156 
	#USB_OTG_DOEPINT_B2BSTUP_Pos
 (6U)

	)

8157 
	#USB_OTG_DOEPINT_B2BSTUP_Msk
 (0x1UL << 
USB_OTG_DOEPINT_B2BSTUP_Pos
è

	)

8158 
	#USB_OTG_DOEPINT_B2BSTUP
 
USB_OTG_DOEPINT_B2BSTUP_Msk


	)

8159 
	#USB_OTG_DOEPINT_OUTPKTERR_Pos
 (8U)

	)

8160 
	#USB_OTG_DOEPINT_OUTPKTERR_Msk
 (0x1UL << 
USB_OTG_DOEPINT_OUTPKTERR_Pos
è

	)

8161 
	#USB_OTG_DOEPINT_OUTPKTERR
 
USB_OTG_DOEPINT_OUTPKTERR_Msk


	)

8162 
	#USB_OTG_DOEPINT_NAK_Pos
 (13U)

	)

8163 
	#USB_OTG_DOEPINT_NAK_Msk
 (0x1UL << 
USB_OTG_DOEPINT_NAK_Pos
è

	)

8164 
	#USB_OTG_DOEPINT_NAK
 
USB_OTG_DOEPINT_NAK_Msk


	)

8165 
	#USB_OTG_DOEPINT_NYET_Pos
 (14U)

	)

8166 
	#USB_OTG_DOEPINT_NYET_Msk
 (0x1UL << 
USB_OTG_DOEPINT_NYET_Pos
è

	)

8167 
	#USB_OTG_DOEPINT_NYET
 
USB_OTG_DOEPINT_NYET_Msk


	)

8168 
	#USB_OTG_DOEPINT_STPKTRX_Pos
 (15U)

	)

8169 
	#USB_OTG_DOEPINT_STPKTRX_Msk
 (0x1UL << 
USB_OTG_DOEPINT_STPKTRX_Pos
è

	)

8170 
	#USB_OTG_DOEPINT_STPKTRX
 
USB_OTG_DOEPINT_STPKTRX_Msk


	)

8173 
	#USB_OTG_DOEPTSIZ_XFRSIZ_Pos
 (0U)

	)

8174 
	#USB_OTG_DOEPTSIZ_XFRSIZ_Msk
 (0x7FFFFUL << 
USB_OTG_DOEPTSIZ_XFRSIZ_Pos
è

	)

8175 
	#USB_OTG_DOEPTSIZ_XFRSIZ
 
USB_OTG_DOEPTSIZ_XFRSIZ_Msk


	)

8176 
	#USB_OTG_DOEPTSIZ_PKTCNT_Pos
 (19U)

	)

8177 
	#USB_OTG_DOEPTSIZ_PKTCNT_Msk
 (0x3FFUL << 
USB_OTG_DOEPTSIZ_PKTCNT_Pos
è

	)

8178 
	#USB_OTG_DOEPTSIZ_PKTCNT
 
USB_OTG_DOEPTSIZ_PKTCNT_Msk


	)

8180 
	#USB_OTG_DOEPTSIZ_STUPCNT_Pos
 (29U)

	)

8181 
	#USB_OTG_DOEPTSIZ_STUPCNT_Msk
 (0x3UL << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

8182 
	#USB_OTG_DOEPTSIZ_STUPCNT
 
USB_OTG_DOEPTSIZ_STUPCNT_Msk


	)

8183 
	#USB_OTG_DOEPTSIZ_STUPCNT_0
 (0x1UL << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

8184 
	#USB_OTG_DOEPTSIZ_STUPCNT_1
 (0x2UL << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

8187 
	#USB_OTG_PCGCCTL_STOPCLK_Pos
 (0U)

	)

8188 
	#USB_OTG_PCGCCTL_STOPCLK_Msk
 (0x1UL << 
USB_OTG_PCGCCTL_STOPCLK_Pos
è

	)

8189 
	#USB_OTG_PCGCCTL_STOPCLK
 
USB_OTG_PCGCCTL_STOPCLK_Msk


	)

8190 
	#USB_OTG_PCGCCTL_GATECLK_Pos
 (1U)

	)

8191 
	#USB_OTG_PCGCCTL_GATECLK_Msk
 (0x1UL << 
USB_OTG_PCGCCTL_GATECLK_Pos
è

	)

8192 
	#USB_OTG_PCGCCTL_GATECLK
 
USB_OTG_PCGCCTL_GATECLK_Msk


	)

8193 
	#USB_OTG_PCGCCTL_PHYSUSP_Pos
 (4U)

	)

8194 
	#USB_OTG_PCGCCTL_PHYSUSP_Msk
 (0x1UL << 
USB_OTG_PCGCCTL_PHYSUSP_Pos
è

	)

8195 
	#USB_OTG_PCGCCTL_PHYSUSP
 
USB_OTG_PCGCCTL_PHYSUSP_Msk


	)

8199 
	#USB_OTG_CHNUM_Pos
 (0U)

	)

8200 
	#USB_OTG_CHNUM_Msk
 (0xFUL << 
USB_OTG_CHNUM_Pos
è

	)

8201 
	#USB_OTG_CHNUM
 
USB_OTG_CHNUM_Msk


	)

8202 
	#USB_OTG_CHNUM_0
 (0x1UL << 
USB_OTG_CHNUM_Pos
è

	)

8203 
	#USB_OTG_CHNUM_1
 (0x2UL << 
USB_OTG_CHNUM_Pos
è

	)

8204 
	#USB_OTG_CHNUM_2
 (0x4UL << 
USB_OTG_CHNUM_Pos
è

	)

8205 
	#USB_OTG_CHNUM_3
 (0x8UL << 
USB_OTG_CHNUM_Pos
è

	)

8206 
	#USB_OTG_BCNT_Pos
 (4U)

	)

8207 
	#USB_OTG_BCNT_Msk
 (0x7FFUL << 
USB_OTG_BCNT_Pos
è

	)

8208 
	#USB_OTG_BCNT
 
USB_OTG_BCNT_Msk


	)

8210 
	#USB_OTG_DPID_Pos
 (15U)

	)

8211 
	#USB_OTG_DPID_Msk
 (0x3UL << 
USB_OTG_DPID_Pos
è

	)

8212 
	#USB_OTG_DPID
 
USB_OTG_DPID_Msk


	)

8213 
	#USB_OTG_DPID_0
 (0x1UL << 
USB_OTG_DPID_Pos
è

	)

8214 
	#USB_OTG_DPID_1
 (0x2UL << 
USB_OTG_DPID_Pos
è

	)

8216 
	#USB_OTG_PKTSTS_Pos
 (17U)

	)

8217 
	#USB_OTG_PKTSTS_Msk
 (0xFUL << 
USB_OTG_PKTSTS_Pos
è

	)

8218 
	#USB_OTG_PKTSTS
 
USB_OTG_PKTSTS_Msk


	)

8219 
	#USB_OTG_PKTSTS_0
 (0x1UL << 
USB_OTG_PKTSTS_Pos
è

	)

8220 
	#USB_OTG_PKTSTS_1
 (0x2UL << 
USB_OTG_PKTSTS_Pos
è

	)

8221 
	#USB_OTG_PKTSTS_2
 (0x4UL << 
USB_OTG_PKTSTS_Pos
è

	)

8222 
	#USB_OTG_PKTSTS_3
 (0x8UL << 
USB_OTG_PKTSTS_Pos
è

	)

8224 
	#USB_OTG_EPNUM_Pos
 (0U)

	)

8225 
	#USB_OTG_EPNUM_Msk
 (0xFUL << 
USB_OTG_EPNUM_Pos
è

	)

8226 
	#USB_OTG_EPNUM
 
USB_OTG_EPNUM_Msk


	)

8227 
	#USB_OTG_EPNUM_0
 (0x1UL << 
USB_OTG_EPNUM_Pos
è

	)

8228 
	#USB_OTG_EPNUM_1
 (0x2UL << 
USB_OTG_EPNUM_Pos
è

	)

8229 
	#USB_OTG_EPNUM_2
 (0x4UL << 
USB_OTG_EPNUM_Pos
è

	)

8230 
	#USB_OTG_EPNUM_3
 (0x8UL << 
USB_OTG_EPNUM_Pos
è

	)

8232 
	#USB_OTG_FRMNUM_Pos
 (21U)

	)

8233 
	#USB_OTG_FRMNUM_Msk
 (0xFUL << 
USB_OTG_FRMNUM_Pos
è

	)

8234 
	#USB_OTG_FRMNUM
 
USB_OTG_FRMNUM_Msk


	)

8235 
	#USB_OTG_FRMNUM_0
 (0x1UL << 
USB_OTG_FRMNUM_Pos
è

	)

8236 
	#USB_OTG_FRMNUM_1
 (0x2UL << 
USB_OTG_FRMNUM_Pos
è

	)

8237 
	#USB_OTG_FRMNUM_2
 (0x4UL << 
USB_OTG_FRMNUM_Pos
è

	)

8238 
	#USB_OTG_FRMNUM_3
 (0x8UL << 
USB_OTG_FRMNUM_Pos
è

	)

8252 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

8254 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1_COMMON
)

	)

8256 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

8260 
	#IS_DMA_STREAM_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_SŒ—m0
è|| \

	)

8261 ((
INSTANCE
è=ð
DMA1_SŒ—m1
) || \

8262 ((
INSTANCE
è=ð
DMA1_SŒ—m2
) || \

8263 ((
INSTANCE
è=ð
DMA1_SŒ—m3
) || \

8264 ((
INSTANCE
è=ð
DMA1_SŒ—m4
) || \

8265 ((
INSTANCE
è=ð
DMA1_SŒ—m5
) || \

8266 ((
INSTANCE
è=ð
DMA1_SŒ—m6
) || \

8267 ((
INSTANCE
è=ð
DMA1_SŒ—m7
) || \

8268 ((
INSTANCE
è=ð
DMA2_SŒ—m0
) || \

8269 ((
INSTANCE
è=ð
DMA2_SŒ—m1
) || \

8270 ((
INSTANCE
è=ð
DMA2_SŒ—m2
) || \

8271 ((
INSTANCE
è=ð
DMA2_SŒ—m3
) || \

8272 ((
INSTANCE
è=ð
DMA2_SŒ—m4
) || \

8273 ((
INSTANCE
è=ð
DMA2_SŒ—m5
) || \

8274 ((
INSTANCE
è=ð
DMA2_SŒ—m6
) || \

8275 ((
INSTANCE
è=ð
DMA2_SŒ—m7
))

8278 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

8279 ((
INSTANCE
è=ð
GPIOB
) || \

8280 ((
INSTANCE
è=ð
GPIOC
) || \

8281 ((
INSTANCE
è=ð
GPIOD
) || \

8282 ((
INSTANCE
è=ð
GPIOE
) || \

8283 ((
INSTANCE
è=ð
GPIOH
))

8286 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
è|| \

	)

8287 ((
INSTANCE
è=ð
I2C2
) || \

8288 ((
INSTANCE
è=ð
I2C3
))

8291 
	#IS_SMBUS_ALL_INSTANCE
 
IS_I2C_ALL_INSTANCE


	)

8295 
	#IS_I2S_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI2
è|| \

	)

8296 ((
INSTANCE
è=ð
SPI3
))

8299 
	#IS_I2S_EXT_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2S2ext
)|| \

	)

8300 ((
INSTANCE
è=ð
I2S3ext
))

8302 
	#IS_I2S_ALL_INSTANCE_EXT
 
IS_I2S_EXT_ALL_INSTANCE


	)

8306 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

8310 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
è|| \

	)

8311 ((
INSTANCE
è=ð
SPI2
) || \

8312 ((
INSTANCE
è=ð
SPI3
) || \

8313 ((
INSTANCE
è=ð
SPI4
))

8317 
	#IS_TIM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8318 ((
INSTANCE
è=ð
TIM2
) || \

8319 ((
INSTANCE
è=ð
TIM3
) || \

8320 ((
INSTANCE
è=ð
TIM4
) || \

8321 ((
INSTANCE
è=ð
TIM5
) || \

8322 ((
INSTANCE
è=ð
TIM9
) || \

8323 ((
INSTANCE
è=ð
TIM10
) || \

8324 ((
INSTANCE
è=ð
TIM11
))

8328 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8329 ((
INSTANCE
è=ð
TIM2
) || \

8330 ((
INSTANCE
è=ð
TIM3
) || \

8331 ((
INSTANCE
è=ð
TIM4
) || \

8332 ((
INSTANCE
è=ð
TIM5
) || \

8333 ((
INSTANCE
è=ð
TIM9
) || \

8334 ((
INSTANCE
è=ð
TIM10
) || \

8335 ((
INSTANCE
è=ð
TIM11
))

8338 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8339 ((
INSTANCE
è=ð
TIM2
) || \

8340 ((
INSTANCE
è=ð
TIM3
) || \

8341 ((
INSTANCE
è=ð
TIM4
) || \

8342 ((
INSTANCE
è=ð
TIM5
) || \

8343 ((
INSTANCE
è=ð
TIM9
))

8346 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8347 ((
INSTANCE
è=ð
TIM2
) || \

8348 ((
INSTANCE
è=ð
TIM3
) || \

8349 ((
INSTANCE
è=ð
TIM4
) || \

8350 ((
INSTANCE
è=ð
TIM5
))

8353 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8354 ((
INSTANCE
è=ð
TIM2
) || \

8355 ((
INSTANCE
è=ð
TIM3
) || \

8356 ((
INSTANCE
è=ð
TIM4
) || \

8357 ((
INSTANCE
è=ð
TIM5
))

8360 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM1
)

	)

8363 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8364 ((
INSTANCE
è=ð
TIM2
) || \

8365 ((
INSTANCE
è=ð
TIM3
) || \

8366 ((
INSTANCE
è=ð
TIM4
) || \

8367 ((
INSTANCE
è=ð
TIM5
))

8370 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8371 ((
INSTANCE
è=ð
TIM2
) || \

8372 ((
INSTANCE
è=ð
TIM3
) || \

8373 ((
INSTANCE
è=ð
TIM4
) || \

8374 ((
INSTANCE
è=ð
TIM5
))

8377 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8378 ((
INSTANCE
è=ð
TIM2
) || \

8379 ((
INSTANCE
è=ð
TIM3
) || \

8380 ((
INSTANCE
è=ð
TIM4
) || \

8381 ((
INSTANCE
è=ð
TIM5
))

8384 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8385 ((
INSTANCE
è=ð
TIM2
) || \

8386 ((
INSTANCE
è=ð
TIM3
) || \

8387 ((
INSTANCE
è=ð
TIM4
) || \

8388 ((
INSTANCE
è=ð
TIM5
))

8391 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8392 ((
INSTANCE
è=ð
TIM2
) || \

8393 ((
INSTANCE
è=ð
TIM3
) || \

8394 ((
INSTANCE
è=ð
TIM4
) || \

8395 ((
INSTANCE
è=ð
TIM5
))

8398 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8399 ((
INSTANCE
è=ð
TIM2
) || \

8400 ((
INSTANCE
è=ð
TIM3
) || \

8401 ((
INSTANCE
è=ð
TIM4
) || \

8402 ((
INSTANCE
è=ð
TIM5
))

8405 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8406 ((
INSTANCE
è=ð
TIM2
) || \

8407 ((
INSTANCE
è=ð
TIM3
) || \

8408 ((
INSTANCE
è=ð
TIM4
) || \

8409 ((
INSTANCE
è=ð
TIM5
) || \

8410 ((
INSTANCE
è=ð
TIM9
))

8413 
	#IS_TIM_SYNCHRO_INSTANCE
(
INSTANCE
è
	`IS_TIM_MASTER_INSTANCE
(INSTANCE)

	)

8416 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
)(((INSTANCEè=ð
TIM2
è|| \

	)

8417 ((
INSTANCE
è=ð
TIM5
))

8420 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8421 ((
INSTANCE
è=ð
TIM2
) || \

8422 ((
INSTANCE
è=ð
TIM3
) || \

8423 ((
INSTANCE
è=ð
TIM4
) || \

8424 ((
INSTANCE
è=ð
TIM5
))

8427 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

8428 ((
INSTANCE
è=ð
TIM5
) || \

8429 ((
INSTANCE
è=ð
TIM11
))

8432 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

8433 ((((
INSTANCE
è=ð
TIM1
) && \

8434 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8435 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

8436 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

8437 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

8439 (((
INSTANCE
è=ð
TIM2
) && \

8440 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8441 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

8442 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

8443 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

8445 (((
INSTANCE
è=ð
TIM3
) && \

8446 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8447 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

8448 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

8449 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

8451 (((
INSTANCE
è=ð
TIM4
) && \

8452 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8453 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

8454 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

8455 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

8457 (((
INSTANCE
è=ð
TIM5
) && \

8458 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8459 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

8460 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

8461 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

8463 (((
INSTANCE
è=ð
TIM9
) && \

8464 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8465 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

8467 (((
INSTANCE
è=ð
TIM10
) && \

8468 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

8470 (((
INSTANCE
è=ð
TIM11
) && \

8471 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))))

8474 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

8475 ((((
INSTANCE
è=ð
TIM1
) && \

8476 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

8477 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

8478 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))))

8481 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8482 ((
INSTANCE
è=ð
TIM2
) || \

8483 ((
INSTANCE
è=ð
TIM3
) || \

8484 ((
INSTANCE
è=ð
TIM4
) || \

8485 ((
INSTANCE
è=ð
TIM5
))

8488 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8489 ((
INSTANCE
è=ð
TIM2
) || \

8490 ((
INSTANCE
è=ð
TIM3
) || \

8491 ((
INSTANCE
è=ð
TIM4
) || \

8492 ((
INSTANCE
è=ð
TIM5
) || \

8493 ((
INSTANCE
è=ð
TIM9
) || \

8494 ((
INSTANCE
è=ð
TIM10
) || \

8495 ((
INSTANCE
è=ð
TIM11
))

8500 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM1
)

	)

8503 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8504 ((
INSTANCE
è=ð
TIM2
) || \

8505 ((
INSTANCE
è=ð
TIM3
) || \

8506 ((
INSTANCE
è=ð
TIM4
) || \

8507 ((
INSTANCE
è=ð
TIM5
))

8510 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8511 ((
INSTANCE
è=ð
TIM2
) || \

8512 ((
INSTANCE
è=ð
TIM3
) || \

8513 ((
INSTANCE
è=ð
TIM4
) || \

8514 ((
INSTANCE
è=ð
TIM5
) || \

8515 ((
INSTANCE
è=ð
TIM9
))

8518 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
)|| \

	)

8519 ((
INSTANCE
è=ð
TIM2
) || \

8520 ((
INSTANCE
è=ð
TIM3
) || \

8521 ((
INSTANCE
è=ð
TIM4
) || \

8522 ((
INSTANCE
è=ð
TIM5
))

8525 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8526 ((
INSTANCE
è=ð
TIM2
) || \

8527 ((
INSTANCE
è=ð
TIM3
) || \

8528 ((
INSTANCE
è=ð
TIM4
) || \

8529 ((
INSTANCE
è=ð
TIM5
) || \

8530 ((
INSTANCE
è=ð
TIM9
))

8533 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8534 ((
INSTANCE
è=ð
TIM2
) || \

8535 ((
INSTANCE
è=ð
TIM3
) || \

8536 ((
INSTANCE
è=ð
TIM4
) || \

8537 ((
INSTANCE
è=ð
TIM5
) || \

8538 ((
INSTANCE
è=ð
TIM9
))

8541 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
))

	)

8544 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8545 ((
INSTANCE
è=ð
TIM2
) || \

8546 ((
INSTANCE
è=ð
TIM3
) || \

8547 ((
INSTANCE
è=ð
TIM4
) || \

8548 ((
INSTANCE
è=ð
TIM5
) || \

8549 ((
INSTANCE
è=ð
TIM9
))

8551 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

8552 ((
INSTANCE
è=ð
TIM2
) || \

8553 ((
INSTANCE
è=ð
TIM3
) || \

8554 ((
INSTANCE
è=ð
TIM4
) || \

8555 ((
INSTANCE
è=ð
TIM5
))

8557 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
))

	)

8560 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

8561 ((
INSTANCE
è=ð
USART2
) || \

8562 ((
INSTANCE
è=ð
USART6
))

8565 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

8566 ((
INSTANCE
è=ð
USART2
) || \

8567 ((
INSTANCE
è=ð
USART6
))

8570 
	#IS_UART_INSTANCE
 
IS_UART_HALFDUPLEX_INSTANCE


	)

8573 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

8574 ((
INSTANCE
è=ð
USART2
) || \

8575 ((
INSTANCE
è=ð
USART6
))

8577 
	#IS_UART_LIN_INSTANCE
 
IS_UART_HALFDUPLEX_INSTANCE


	)

8580 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

8581 ((
INSTANCE
è=ð
USART2
) || \

8582 ((
INSTANCE
è=ð
USART6
))

8585 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

8586 ((
INSTANCE
è=ð
USART2
) || \

8587 ((
INSTANCE
è=ð
USART6
))

8590 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
))

	)

8593 
	#IS_HCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
))

	)

8596 
	#IS_SDIO_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SDIO
)

	)

8599 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

8602 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

8605 
	#USB_OTG_FS_HOST_MAX_CHANNEL_NBR
 8U

	)

8606 
	#USB_OTG_FS_MAX_IN_ENDPOINTS
 4U

	)

8607 
	#USB_OTG_FS_MAX_OUT_ENDPOINTS
 4U

	)

8608 
	#USB_OTG_FS_TOTAL_FIFO_SIZE
 1280U

	)

8613 
	#RCC_PLLCFGR_RST_VALUE
 0x24003010U

	)

8614 
	#RCC_PLLI2SCFGR_RST_VALUE
 0x20003000U

	)

8616 
	#RCC_MAX_FREQUENCY
 84000000U

	)

8617 
	#RCC_MAX_FREQUENCY_SCALE3
 60000000U

	)

8618 
	#RCC_MAX_FREQUENCY_SCALE2
 
RCC_MAX_FREQUENCY


	)

8619 
	#RCC_PLLVCO_OUTPUT_MIN
 192000000U

	)

8620 
	#RCC_PLLVCO_INPUT_MIN
 950000U

	)

8621 
	#RCC_PLLVCO_INPUT_MAX
 2100000U

	)

8622 
	#RCC_PLLVCO_OUTPUT_MAX
 432000000U

	)

8624 
	#RCC_PLLN_MIN_VALUE
 192U

	)

8625 
	#RCC_PLLN_MAX_VALUE
 432U

	)

8627 
	#FLASH_SCALE2_LATENCY1_FREQ
 30000000U

	)

8628 
	#FLASH_SCALE2_LATENCY2_FREQ
 60000000U

	)

8630 
	#FLASH_SCALE3_LATENCY1_FREQ
 30000000U

	)

8631 
	#FLASH_SCALE3_LATENCY2_FREQ
 60000000U

	)

8646 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h

54 #iâdeà
__STM32F4xx_H


55 
	#__STM32F4xx_H


	)

57 #ifdeà
__ýlu¥lus


68 #ià!
defšed
 (
STM32F4
)

69 
	#STM32F4


	)

75 #ià!
defšed
 (
STM32F405xx
è&& !defšed (
STM32F415xx
è&& !defšed (
STM32F407xx
è&& !defšed (
STM32F417xx
) && \

76 !
defšed
 (
STM32F427xx
è&& !defšed (
STM32F437xx
è&& !defšed (
STM32F429xx
è&& !defšed (
STM32F439xx
) && \

77 !
defšed
 (
STM32F401xC
è&& !defšed (
STM32F401xE
è&& !defšed (
STM32F410Tx
è&& !defšed (
STM32F410Cx
) && \

78 !
defšed
 (
STM32F410Rx
è&& !defšed (
STM32F411xE
è&& !defšed (
STM32F446xx
è&& !defšed (
STM32F469xx
) && \

79 !
defšed
 (
STM32F479xx
è&& !defšed (
STM32F412Cx
è&& !defšed (
STM32F412Rx
è&& !defšed (
STM32F412Vx
) && \

80 !
defšed
 (
STM32F412Zx
è&& !defšed (
STM32F413xx
è&& !
	$defšed
 (
STM32F423xx
)

115 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

127 
	#__STM32F4xx_CMSIS_VERSION_MAIN
 (0x02Uè

	)

128 
	#__STM32F4xx_CMSIS_VERSION_SUB1
 (0x06Uè

	)

129 
	#__STM32F4xx_CMSIS_VERSION_SUB2
 (0x03Uè

	)

130 
	#__STM32F4xx_CMSIS_VERSION_RC
 (0x00Uè

	)

131 
	#__STM32F4xx_CMSIS_VERSION
 ((
__STM32F4xx_CMSIS_VERSION_MAIN
 << 24)\

	)

132 |(
__STM32F4xx_CMSIS_VERSION_SUB1
 << 16)\

133 |(
__STM32F4xx_CMSIS_VERSION_SUB2
 << 8 )\

134 |(
__STM32F4xx_CMSIS_VERSION
))

144 #ià
	`defšed
(
STM32F405xx
)

145 
	~"¡m32f405xx.h
"

146 #–ià
	`defšed
(
STM32F415xx
)

147 
	~"¡m32f415xx.h
"

148 #–ià
	`defšed
(
STM32F407xx
)

149 
	~"¡m32f407xx.h
"

150 #–ià
	`defšed
(
STM32F417xx
)

151 
	~"¡m32f417xx.h
"

152 #–ià
	`defšed
(
STM32F427xx
)

153 
	~"¡m32f427xx.h
"

154 #–ià
	`defšed
(
STM32F437xx
)

155 
	~"¡m32f437xx.h
"

156 #–ià
	`defšed
(
STM32F429xx
)

157 
	~"¡m32f429xx.h
"

158 #–ià
	`defšed
(
STM32F439xx
)

159 
	~"¡m32f439xx.h
"

160 #–ià
	`defšed
(
STM32F401xC
)

161 
	~"¡m32f401xc.h
"

162 #–ià
	`defšed
(
STM32F401xE
)

163 
	~"¡m32f401xe.h
"

164 #–ià
	`defšed
(
STM32F410Tx
)

165 
	~"¡m32f410tx.h
"

166 #–ià
	`defšed
(
STM32F410Cx
)

167 
	~"¡m32f410cx.h
"

168 #–ià
	`defšed
(
STM32F410Rx
)

169 
	~"¡m32f410rx.h
"

170 #–ià
	`defšed
(
STM32F411xE
)

171 
	~"¡m32f411xe.h
"

172 #–ià
	`defšed
(
STM32F446xx
)

173 
	~"¡m32f446xx.h
"

174 #–ià
	`defšed
(
STM32F469xx
)

175 
	~"¡m32f469xx.h
"

176 #–ià
	`defšed
(
STM32F479xx
)

177 
	~"¡m32f479xx.h
"

178 #–ià
	`defšed
(
STM32F412Cx
)

179 
	~"¡m32f412cx.h
"

180 #–ià
	`defšed
(
STM32F412Zx
)

181 
	~"¡m32f412zx.h
"

182 #–ià
	`defšed
(
STM32F412Rx
)

183 
	~"¡m32f412rx.h
"

184 #–ià
	`defšed
(
STM32F412Vx
)

185 
	~"¡m32f412vx.h
"

186 #–ià
	`defšed
(
STM32F413xx
)

187 
	~"¡m32f413xx.h
"

188 #–ià
	`defšed
(
STM32F423xx
)

189 
	~"¡m32f423xx.h
"

203 
RESET
 = 0U,

204 
SET
 = !
RESET


205 } 
	tFÏgStus
, 
	tITStus
;

209 
DISABLE
 = 0U,

210 
ENABLE
 = !
DISABLE


211 } 
	tFunùiÚ®S‹
;

212 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

216 
SUCCESS
 = 0U,

217 
ERROR
 = !
SUCCESS


218 } 
	tE¼ÜStus
;

228 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

230 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

232 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

234 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

236 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

238 
	#READ_REG
(
REG
è((REG))

	)

240 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

242 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

249 #ià
	`defšed
 (
USE_HAL_DRIVER
)

250 
	~"¡m32f4xx_h®.h
"

253 #ifdeà
__ýlu¥lus


254 
	}
}

	@Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h

47 #iâdeà
__SYSTEM_STM32F4XX_H


48 
	#__SYSTEM_STM32F4XX_H


	)

50 #ifdeà
__ýlu¥lus


74 
ušt32_t
 
Sy¡emCÜeClock
;

76 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16];

77 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8];

103 
Sy¡emIn™
();

104 
Sy¡emCÜeClockUpd©e
();

109 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/cmsis_armcc.h

25 #iâdeà
__CMSIS_ARMCC_H


26 
	#__CMSIS_ARMCC_H


	)

29 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 400677)

34 #ià((
defšed
 (
__TARGET_ARCH_6_M
 ) && (__TARGET_ARCH_6_M == 1)) || \

35 (
defšed
 (
__TARGET_ARCH_6S_M
 ) && (
	g__TARGET_ARCH_6S_M
 == 1)) )

36 
	#__ARM_ARCH_6M__
 1

	)

39 #ià(
defšed
 (
__TARGET_ARCH_7_M
 ) && (__TARGET_ARCH_7_M == 1))

40 
	#__ARM_ARCH_7M__
 1

	)

43 #ià(
defšed
 (
__TARGET_ARCH_7E_M
) && (__TARGET_ARCH_7E_M == 1))

44 
	#__ARM_ARCH_7EM__
 1

	)

52 #iâdeà 
__ASM


53 
	#__ASM
 
__asm


	)

55 #iâdeà 
__INLINE


56 
	#__INLINE
 
__šlše


	)

58 #iâdeà 
__STATIC_INLINE


59 
	#__STATIC_INLINE
 
__šlše


	)

61 #iâdeà 
__STATIC_FORCEINLINE


62 
	#__STATIC_FORCEINLINE
 
__fÜûšlše


	)

64 #iâdeà 
__NO_RETURN


65 
	#__NO_RETURN
 
	`__deþ¥ec
(
nÜ‘uº
)

	)

67 #iâdeà 
__USED


68 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

70 #iâdeà 
__WEAK


71 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

73 #iâdeà 
__PACKED


74 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
))

	)

76 #iâdeà 
__PACKED_STRUCT


77 
	#__PACKED_STRUCT
 
__·cked
 

	)

79 #iâdeà 
__PACKED_UNION


80 
	#__PACKED_UNION
 
__·cked
 

	)

82 #iâdeà 
__UNALIGNED_UINT32


83 
	#__UNALIGNED_UINT32
(
x
è(*((
__·cked
 
ušt32_t
 *)(x)))

	)

85 #iâdeà 
__UNALIGNED_UINT16_WRITE


86 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è((*((
__·cked
 
ušt16_t
 *)×ddr))èð(v®))

	)

88 #iâdeà 
__UNALIGNED_UINT16_READ


89 
	#__UNALIGNED_UINT16_READ
(
addr
è(*((cÚ¡ 
__·cked
 
ušt16_t
 *)×ddr)))

	)

91 #iâdeà 
__UNALIGNED_UINT32_WRITE


92 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è((*((
__·cked
 
ušt32_t
 *)×ddr))èð(v®))

	)

94 #iâdeà 
__UNALIGNED_UINT32_READ


95 
	#__UNALIGNED_UINT32_READ
(
addr
è(*((cÚ¡ 
__·cked
 
ušt32_t
 *)×ddr)))

	)

97 #iâdeà 
__ALIGNED


98 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

100 #iâdeà 
__RESTRICT


101 
	#__RESTRICT
 
__»¡riù


	)

130 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

132 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

133 (
__»gCÚŒÞ
);

134 
	}
}

142 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

144 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

145 
__»gCÚŒÞ
 = 
cÚŒÞ
;

146 
	}
}

154 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

156 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

157 (
__»gIPSR
);

158 
	}
}

166 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

168 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

169 (
__»gAPSR
);

170 
	}
}

178 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

180 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

181 (
__»gXPSR
);

182 
	}
}

190 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

192 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

193 (
__»gProûssSckPoš‹r
);

194 
	}
}

202 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

204 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

205 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

206 
	}
}

214 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

216 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

217 (
__»gMašSckPoš‹r
);

218 
	}
}

226 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

228 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

229 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

230 
	}
}

238 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

240 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

241 (
__»gPriMask
);

242 
	}
}

250 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

252 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

253 
__»gPriMask
 = (
´iMask
);

254 
	}
}

257 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

258 (
defšed
 (
__ARM_ARCH_7EM__
è&& (
	g__ARM_ARCH_7EM__
 == 1)) )

265 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

273 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

281 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

283 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

284 (
__»gBa£Pri
);

285 
	}
}

293 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

295 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

296 
__»gBa£Pri
 = (
ba£Pri
 & 0xFFU);

297 
	}
}

306 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

308 
ušt32_t
 
__»gBa£PriMax
 
	`__ASM
("basepri_max");

309 
__»gBa£PriMax
 = (
ba£Pri
 & 0xFFU);

310 
	}
}

318 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

320 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

321 (
__»gFauÉMask
);

322 
	}
}

330 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

332 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

333 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1U);

334 
	}
}

337 (
defšed
 (
__ARM_ARCH_7EM__
è&& (
	g__ARM_ARCH_7EM__
 == 1)) ) */

345 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

347 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

348 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

349 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

350 (
__»gåsü
);

354 
	}
}

362 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

364 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

365 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

366 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

367 
__»gåsü
 = (
åsü
);

369 ()
åsü
;

371 
	}
}

387 
	#__NOP
 
__nÝ


	)

394 
	#__WFI
 
__wfi


	)

402 
	#__WFE
 
__wã


	)

409 
	#__SEV
 
__£v


	)

418 
	#__ISB
(èdØ{\

	)

419 
__scheduË_b¬r›r
();\

420 
__isb
(0xF);\

421 
__scheduË_b¬r›r
();\

429 
	#__DSB
(èdØ{\

	)

430 
	`__scheduË_b¬r›r
();\

431 
	`__dsb
(0xF);\

432 
	`__scheduË_b¬r›r
();\

433 
	}
} 0U)

440 
	#__DMB
(èdØ{\

	)

441 
	`__scheduË_b¬r›r
();\

442 
	`__dmb
(0xF);\

443 
	`__scheduË_b¬r›r
();\

444 
	}
} 0U)

453 
	#__REV
 
__»v


	)

462 #iâdeà
__NO_EMBEDDED_ASM


463 
	`__©Œibu‹__
((
	`£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

465 
»v16
 
r0
,„0

466 
bx
 
Ì


467 
	}
}

477 #iâdeà
__NO_EMBEDDED_ASM


478 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št16_t
 
	$__REVSH
(
št16_t
 
v®ue
)

480 
»vsh
 
r0
,„0

481 
bx
 
Ì


482 
	}
}

493 
	#__ROR
 
__rÜ


	)

503 
	#__BKPT
(
v®ue
è
	`__b»akpošt
(v®ue)

	)

512 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

513 (
defšed
 (
__ARM_ARCH_7EM__
è&& (
	g__ARM_ARCH_7EM__
 == 1)) )

514 
	#__RBIT
 
__rb™


	)

516 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

518 
ušt32_t
 
»suÉ
;

519 
ušt32_t
 
s
 = (4U * 8U) - 1U;

521 
»suÉ
 = 
v®ue
;

522 
v®ue
 >>= 1U; value != 0U; value >>= 1U)

524 
»suÉ
 <<= 1U;

525 
»suÉ
 |ð
v®ue
 & 1U;

526 
s
--;

528 
»suÉ
 <<ð
s
;

529  
»suÉ
;

530 
	}
}

540 
	#__CLZ
 
__þz


	)

543 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

544 (
defšed
 (
__ARM_ARCH_7EM__
è&& (
	g__ARM_ARCH_7EM__
 == 1)) )

552 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

553 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

555 
	#__LDREXB
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt8_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

565 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

566 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

568 
	#__LDREXH
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt16_t
è
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

578 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

579 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

581 
	#__LDREXW
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt32_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

593 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

594 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

596 
	#__STREXB
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

608 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

609 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

611 
	#__STREXH
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

623 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

624 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

626 
	#__STREXW
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

634 
	#__CLREX
 
__þ»x


	)

644 
	#__SSAT
 
__s§t


	)

654 
	#__USAT
 
__u§t


	)

664 #iâdeà
__NO_EMBEDDED_ASM


665 
__©Œibu‹__
((
£ùiÚ
(".¼x_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

667 
¼x
 
r0
,„0

668 
bx
 
Ì


669 
	}
}

679 
	#__LDRBT
(
±r
è((
ušt8_t
 ) 
	`__ld¹
ÕŒ))

	)

688 
	#__LDRHT
(
±r
è((
ušt16_t
è
	`__ld¹
ÕŒ))

	)

697 
	#__LDRT
(
±r
è((
ušt32_t
 ) 
	`__ld¹
ÕŒ))

	)

706 
	#__STRBT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

715 
	#__STRHT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

724 
	#__STRT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

727 (
defšed
 (
__ARM_ARCH_7EM__
è&& (
	g__ARM_ARCH_7EM__
 == 1)) ) */

736 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__SSAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

738 ià((
§t
 >= 1U) && (sat <= 32U))

740 cÚ¡ 
št32_t
 
max
 = (št32_t)((1U << (
§t
 - 1U)) - 1U);

741 cÚ¡ 
št32_t
 
mš
 = -1 - 
max
 ;

742 ià(
v®
 > 
max
)

744  
max
;

746 ià(
v®
 < 
mš
)

748  
mš
;

751  
v®
;

752 
	}
}

761 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

763 ià(
§t
 <= 31U)

765 cÚ¡ 
ušt32_t
 
max
 = ((1U << 
§t
) - 1U);

766 ià(
v®
 > (
št32_t
)
max
)

768  
max
;

770 ià(
v®
 < 0)

775  (
ušt32_t
)
v®
;

776 
	}
}

779 (
defšed
 (
__ARM_ARCH_7EM__
è&& (
	g__ARM_ARCH_7EM__
 == 1)) ) */

790 #ià((
defšed
 (
__ARM_ARCH_7EM__
) && (__ARM_ARCH_7EM__ == 1)) )

792 
	#__SADD8
 
__§dd8


	)

793 
	#__QADD8
 
__qadd8


	)

794 
	#__SHADD8
 
__shadd8


	)

795 
	#__UADD8
 
__uadd8


	)

796 
	#__UQADD8
 
__uqadd8


	)

797 
	#__UHADD8
 
__uhadd8


	)

798 
	#__SSUB8
 
__ssub8


	)

799 
	#__QSUB8
 
__qsub8


	)

800 
	#__SHSUB8
 
__shsub8


	)

801 
	#__USUB8
 
__usub8


	)

802 
	#__UQSUB8
 
__uqsub8


	)

803 
	#__UHSUB8
 
__uhsub8


	)

804 
	#__SADD16
 
__§dd16


	)

805 
	#__QADD16
 
__qadd16


	)

806 
	#__SHADD16
 
__shadd16


	)

807 
	#__UADD16
 
__uadd16


	)

808 
	#__UQADD16
 
__uqadd16


	)

809 
	#__UHADD16
 
__uhadd16


	)

810 
	#__SSUB16
 
__ssub16


	)

811 
	#__QSUB16
 
__qsub16


	)

812 
	#__SHSUB16
 
__shsub16


	)

813 
	#__USUB16
 
__usub16


	)

814 
	#__UQSUB16
 
__uqsub16


	)

815 
	#__UHSUB16
 
__uhsub16


	)

816 
	#__SASX
 
__§sx


	)

817 
	#__QASX
 
__qasx


	)

818 
	#__SHASX
 
__shasx


	)

819 
	#__UASX
 
__uasx


	)

820 
	#__UQASX
 
__uqasx


	)

821 
	#__UHASX
 
__uhasx


	)

822 
	#__SSAX
 
__s§x


	)

823 
	#__QSAX
 
__q§x


	)

824 
	#__SHSAX
 
__sh§x


	)

825 
	#__USAX
 
__u§x


	)

826 
	#__UQSAX
 
__uq§x


	)

827 
	#__UHSAX
 
__uh§x


	)

828 
	#__USAD8
 
__u§d8


	)

829 
	#__USADA8
 
__u§da8


	)

830 
	#__SSAT16
 
__s§t16


	)

831 
	#__USAT16
 
__u§t16


	)

832 
	#__UXTB16
 
__uxtb16


	)

833 
	#__UXTAB16
 
__uxb16


	)

834 
	#__SXTB16
 
__sxtb16


	)

835 
	#__SXTAB16
 
__sxb16


	)

836 
	#__SMUAD
 
__smuad


	)

837 
	#__SMUADX
 
__smuadx


	)

838 
	#__SMLAD
 
__smÏd


	)

839 
	#__SMLADX
 
__smÏdx


	)

840 
	#__SMLALD
 
__smÏld


	)

841 
	#__SMLALDX
 
__smÏldx


	)

842 
	#__SMUSD
 
__smusd


	)

843 
	#__SMUSDX
 
__smusdx


	)

844 
	#__SMLSD
 
__smlsd


	)

845 
	#__SMLSDX
 
__smlsdx


	)

846 
	#__SMLSLD
 
__sml¦d


	)

847 
	#__SMLSLDX
 
__sml¦dx


	)

848 
	#__SEL
 
__£l


	)

849 
	#__QADD
 
__qadd


	)

850 
	#__QSUB
 
__qsub


	)

852 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

853 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

855 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

856 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

858 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
èÐ(
št32_t
)((((
št64_t
)(ARG1è* (ARG2)è+ \

	)

859 ((
	gšt64_t
)(
	gARG3
) << 32U) ) >> 32U))

	@Drivers/CMSIS/Include/cmsis_armclang.h

27 #iâdeà
__CMSIS_ARMCLANG_H


28 
	#__CMSIS_ARMCLANG_H


	)

30 #´agm¨
þªg
 
sy¡em_h—d”


32 #iâdeà
__ARM_COMPAT_H


33 
	~<¬m_com·t.h
>

37 #iâdeà 
__ASM


38 
	#__ASM
 
__asm


	)

40 #iâdeà 
__INLINE


41 
	#__INLINE
 
__šlše


	)

43 #iâdeà 
__STATIC_INLINE


44 
	#__STATIC_INLINE
 
__šlše


	)

46 #iâdeà 
__STATIC_FORCEINLINE


47 
	#__STATIC_FORCEINLINE
 
	`__©Œibu‹__
((
®ways_šlše
)è
__šlše


	)

49 #iâdeà 
__NO_RETURN


50 
	#__NO_RETURN
 
	`__©Œibu‹__
((
__nÜ‘uº__
))

	)

52 #iâdeà 
__USED


53 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

55 #iâdeà 
__WEAK


56 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

58 #iâdeà 
__PACKED


59 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

61 #iâdeà 
__PACKED_STRUCT


62 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

64 #iâdeà 
__PACKED_UNION


65 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

67 #iâdeà 
__UNALIGNED_UINT32


68 #´agm¨
þªg
 
dŸgno¡ic
 
push


69 #´agm¨
þªg
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

71 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

72 #´agm¨
þªg
 
dŸgno¡ic
 
pÝ


73 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

75 #iâdeà 
__UNALIGNED_UINT16_WRITE


76 #´agm¨
þªg
 
dŸgno¡ic
 
push


77 #´agm¨
þªg
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

79 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

80 #´agm¨
þªg
 
dŸgno¡ic
 
pÝ


81 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

83 #iâdeà 
__UNALIGNED_UINT16_READ


84 #´agm¨
þªg
 
dŸgno¡ic
 
push


85 #´agm¨
þªg
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

87 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

88 #´agm¨
þªg
 
dŸgno¡ic
 
pÝ


89 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

91 #iâdeà 
__UNALIGNED_UINT32_WRITE


92 #´agm¨
þªg
 
dŸgno¡ic
 
push


93 #´agm¨
þªg
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

95 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

96 #´agm¨
þªg
 
dŸgno¡ic
 
pÝ


97 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

99 #iâdeà 
__UNALIGNED_UINT32_READ


100 #´agm¨
þªg
 
dŸgno¡ic
 
push


101 #´agm¨
þªg
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

103 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

104 #´agm¨
þªg
 
dŸgno¡ic
 
pÝ


105 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

107 #iâdeà 
__ALIGNED


108 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

110 #iâdeà 
__RESTRICT


111 
	#__RESTRICT
 
__»¡riù


	)

142 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

144 
ušt32_t
 
»suÉ
;

146 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

147 (
»suÉ
);

148 
	}
}

151 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

157 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

159 
ušt32_t
 
»suÉ
;

161 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

162 (
»suÉ
);

163 
	}
}

172 
__STATIC_FORCEINLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

174 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

175 
	}
}

178 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

184 
__STATIC_FORCEINLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

186 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

187 
	}
}

196 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_IPSR
()

198 
ušt32_t
 
»suÉ
;

200 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

201 (
»suÉ
);

202 
	}
}

210 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_APSR
()

212 
ušt32_t
 
»suÉ
;

214 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

215 (
»suÉ
);

216 
	}
}

224 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_xPSR
()

226 
ušt32_t
 
»suÉ
;

228 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

229 (
»suÉ
);

230 
	}
}

238 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSP
()

240 
ušt32_t
 
»suÉ
;

242 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

243 (
»suÉ
);

244 
	}
}

247 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

253 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

255 
ušt32_t
 
»suÉ
;

257 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

258 (
»suÉ
);

259 
	}
}

268 
__STATIC_FORCEINLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

270 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : );

271 
	}
}

274 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

280 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

282 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : );

283 
	}
}

292 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSP
()

294 
ušt32_t
 
»suÉ
;

296 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

297 (
»suÉ
);

298 
	}
}

301 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

307 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

309 
ušt32_t
 
»suÉ
;

311 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

312 (
»suÉ
);

313 
	}
}

322 
__STATIC_FORCEINLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

324 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : );

325 
	}
}

328 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

334 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

336 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : );

337 
	}
}

341 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

347 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_SP_NS
()

349 
ušt32_t
 
»suÉ
;

351 
__ASM
 vÞ©ž("MRS %0, sp_ns" : "ô" (
»suÉ
) );

352 (
»suÉ
);

353 
	}
}

361 
__STATIC_FORCEINLINE
 
	$__TZ_£t_SP_NS
(
ušt32_t
 
tÝOfSck
)

363 
__ASM
 vÞ©ž("MSR sp_ns, %0" : : "r" (
tÝOfSck
) : );

364 
	}
}

373 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

375 
ušt32_t
 
»suÉ
;

377 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

378 (
»suÉ
);

379 
	}
}

382 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

388 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) );

393 (
»suÉ
);

394 
	}
}

403 
__STATIC_FORCEINLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

405 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

406 
	}
}

409 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

415 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

417 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

418 
	}
}

422 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

423 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

424 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

430 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

438 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

446 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

448 
ušt32_t
 
»suÉ
;

450 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

451 (
»suÉ
);

452 
	}
}

455 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

461 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

463 
ušt32_t
 
»suÉ
;

465 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

466 (
»suÉ
);

467 
	}
}

476 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

478 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
ba£Pri
) : "memory");

479 
	}
}

482 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

488 
__STATIC_FORCEINLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
ba£Pri
)

490 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
ba£Pri
) : "memory");

491 
	}
}

501 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

503 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
ba£Pri
) : "memory");

504 
	}
}

512 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

514 
ušt32_t
 
»suÉ
;

516 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

517 (
»suÉ
);

518 
	}
}

521 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

527 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

529 
ušt32_t
 
»suÉ
;

531 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

532 (
»suÉ
);

533 
	}
}

542 
__STATIC_FORCEINLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

544 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

545 
	}
}

548 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

554 
__STATIC_FORCEINLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

556 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

557 
	}
}

561 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

562 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

565 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

566 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

577 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

579 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

580 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

584 
ušt32_t
 
»suÉ
;

585 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

586  
»suÉ
;

588 
	}
}

590 #ià(
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3))

600 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

602 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

606 
ušt32_t
 
»suÉ
;

607 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

608  
»suÉ
;

610 
	}
}

623 
__STATIC_FORCEINLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

625 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

626 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

628 ()
ProcSckPŒLim™
;

630 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

632 
	}
}

635 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

645 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

647 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

649 ()
ProcSckPŒLim™
;

651 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

653 
	}
}

665 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

667 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

668 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

672 
ušt32_t
 
»suÉ
;

673 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

674  
»suÉ
;

676 
	}
}

679 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

688 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

690 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

694 
ušt32_t
 
»suÉ
;

695 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

696  
»suÉ
;

698 
	}
}

710 
__STATIC_FORCEINLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

712 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

713 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

715 ()
MašSckPŒLim™
;

717 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

719 
	}
}

722 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

731 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

733 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

735 ()
MašSckPŒLim™
;

737 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

739 
	}
}

743 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

750 #ià((
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

751 (
defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

752 
	#__g‘_FPSCR
 (
ušt32_t
)
__bužtš_¬m_g‘_åsü


	)

754 
	#__g‘_FPSCR
(è((
ušt32_t
)0U)

	)

762 #ià((
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

763 (
defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

764 
	#__£t_FPSCR
 
__bužtš_¬m_£t_åsü


	)

766 
	#__£t_FPSCR
(
x
è(()(x))

	)

782 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

783 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

784 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

786 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

787 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

794 
	#__NOP
 
__bužtš_¬m_nÝ


	)

800 
	#__WFI
 
__bužtš_¬m_wfi


	)

808 
	#__WFE
 
__bužtš_¬m_wã


	)

815 
	#__SEV
 
__bužtš_¬m_£v


	)

824 
	#__ISB
(è
	`__bužtš_¬m_isb
(0xF);

	)

831 
	#__DSB
(è
	`__bužtš_¬m_dsb
(0xF);

	)

839 
	#__DMB
(è
	`__bužtš_¬m_dmb
(0xF);

	)

848 
	#__REV
(
v®ue
è
	`__bužtš_bsw­32
(v®ue)

	)

857 
	#__REV16
(
v®ue
è
	`__ROR
(
	`__REV
(v®ue), 16)

	)

866 
	#__REVSH
(
v®ue
è(
št16_t
)
	`__bužtš_bsw­16
(v®ue)

	)

876 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

878 
Ý2
 %= 32U;

879 ià(
Ý2
 == 0U)

881  
Ý1
;

883  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

884 
	}
}

894 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

903 
	#__RBIT
 
__bužtš_¬m_rb™


	)

911 
	#__CLZ
 (
ušt8_t
)
__bužtš_þz


	)

914 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

915 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

916 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

917 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

924 
	#__LDREXB
 (
ušt8_t
)
__bužtš_¬m_ld»x


	)

933 
	#__LDREXH
 (
ušt16_t
)
__bužtš_¬m_ld»x


	)

942 
	#__LDREXW
 (
ušt32_t
)
__bužtš_¬m_ld»x


	)

953 
	#__STREXB
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

964 
	#__STREXH
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

975 
	#__STREXW
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

982 
	#__CLREX
 
__bužtš_¬m_þ»x


	)

985 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

986 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

987 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */

990 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

991 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

992 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1001 
	#__SSAT
 
__bužtš_¬m_s§t


	)

1011 
	#__USAT
 
__bužtš_¬m_u§t


	)

1021 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1023 
ušt32_t
 
»suÉ
;

1025 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1026 (
»suÉ
);

1027 
	}
}

1036 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1038 
ušt32_t
 
»suÉ
;

1040 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1041  ((
ušt8_t
è
»suÉ
);

1042 
	}
}

1051 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1053 
ušt32_t
 
»suÉ
;

1055 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1056  ((
ušt16_t
è
»suÉ
);

1057 
	}
}

1066 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1068 
ušt32_t
 
»suÉ
;

1070 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1071 (
»suÉ
);

1072 
	}
}

1081 
__STATIC_FORCEINLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1083 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1084 
	}
}

1093 
__STATIC_FORCEINLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1095 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1096 
	}
}

1105 
__STATIC_FORCEINLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1107 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1108 
	}
}

1111 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1112 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1121 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SSAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1123 ià((
§t
 >= 1U) && (sat <= 32U))

1125 cÚ¡ 
št32_t
 
max
 = (št32_t)((1U << (
§t
 - 1U)) - 1U);

1126 cÚ¡ 
št32_t
 
mš
 = -1 - 
max
 ;

1127 ià(
v®
 > 
max
)

1129  
max
;

1131 ià(
v®
 < 
mš
)

1133  
mš
;

1136  
v®
;

1137 
	}
}

1146 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1148 ià(
§t
 <= 31U)

1150 cÚ¡ 
ušt32_t
 
max
 = ((1U << 
§t
) - 1U);

1151 ià(
v®
 > (
št32_t
)
max
)

1153  
max
;

1155 ià(
v®
 < 0)

1160  (
ušt32_t
)
v®
;

1161 
	}
}

1164 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1165 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1168 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1169 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1176 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1178 
ušt32_t
 
»suÉ
;

1180 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1181  ((
ušt8_t
è
»suÉ
);

1182 
	}
}

1191 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1193 
ušt32_t
 
»suÉ
;

1195 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1196  ((
ušt16_t
è
»suÉ
);

1197 
	}
}

1206 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1208 
ušt32_t
 
»suÉ
;

1210 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1211 (
»suÉ
);

1212 
	}
}

1221 
__STATIC_FORCEINLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1223 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1224 
	}
}

1233 
__STATIC_FORCEINLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1235 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1236 
	}
}

1245 
__STATIC_FORCEINLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1247 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1248 
	}
}

1257 
	#__LDAEXB
 (
ušt8_t
)
__bužtš_¬m_ld«x


	)

1266 
	#__LDAEXH
 (
ušt16_t
)
__bužtš_¬m_ld«x


	)

1275 
	#__LDAEX
 (
ušt32_t
)
__bužtš_¬m_ld«x


	)

1286 
	#__STLEXB
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1297 
	#__STLEXH
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1308 
	#__STLEX
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1311 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

1322 #ià(
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1))

1324 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1326 
ušt32_t
 
»suÉ
;

1328 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1329 (
»suÉ
);

1330 
	}
}

1332 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1334 
ušt32_t
 
»suÉ
;

1336 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1337 (
»suÉ
);

1338 
	}
}

1340 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1342 
ušt32_t
 
»suÉ
;

1344 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1345 (
»suÉ
);

1346 
	}
}

1348 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1350 
ušt32_t
 
»suÉ
;

1352 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1353 (
»suÉ
);

1354 
	}
}

1356 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1358 
ušt32_t
 
»suÉ
;

1360 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1361 (
»suÉ
);

1362 
	}
}

1364 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1366 
ušt32_t
 
»suÉ
;

1368 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1369 (
»suÉ
);

1370 
	}
}

1373 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1375 
ušt32_t
 
»suÉ
;

1377 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1378 (
»suÉ
);

1379 
	}
}

1381 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1383 
ušt32_t
 
»suÉ
;

1385 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1386 (
»suÉ
);

1387 
	}
}

1389 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1391 
ušt32_t
 
»suÉ
;

1393 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1394 (
»suÉ
);

1395 
	}
}

1397 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1399 
ušt32_t
 
»suÉ
;

1401 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1402 (
»suÉ
);

1403 
	}
}

1405 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1407 
ušt32_t
 
»suÉ
;

1409 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1410 (
»suÉ
);

1411 
	}
}

1413 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1415 
ušt32_t
 
»suÉ
;

1417 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1418 (
»suÉ
);

1419 
	}
}

1422 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1424 
ušt32_t
 
»suÉ
;

1426 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1427 (
»suÉ
);

1428 
	}
}

1430 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1432 
ušt32_t
 
»suÉ
;

1434 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1435 (
»suÉ
);

1436 
	}
}

1438 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1440 
ušt32_t
 
»suÉ
;

1442 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1443 (
»suÉ
);

1444 
	}
}

1446 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1448 
ušt32_t
 
»suÉ
;

1450 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1451 (
»suÉ
);

1452 
	}
}

1454 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1456 
ušt32_t
 
»suÉ
;

1458 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1459 (
»suÉ
);

1460 
	}
}

1462 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1464 
ušt32_t
 
»suÉ
;

1466 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1467 (
»suÉ
);

1468 
	}
}

1470 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1472 
ušt32_t
 
»suÉ
;

1474 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1475 (
»suÉ
);

1476 
	}
}

1478 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1480 
ušt32_t
 
»suÉ
;

1482 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1483 (
»suÉ
);

1484 
	}
}

1486 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1488 
ušt32_t
 
»suÉ
;

1490 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1491 (
»suÉ
);

1492 
	}
}

1494 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1496 
ušt32_t
 
»suÉ
;

1498 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1499 (
»suÉ
);

1500 
	}
}

1502 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1504 
ušt32_t
 
»suÉ
;

1506 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1507 (
»suÉ
);

1508 
	}
}

1510 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1512 
ušt32_t
 
»suÉ
;

1514 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1515 (
»suÉ
);

1516 
	}
}

1518 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1520 
ušt32_t
 
»suÉ
;

1522 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1523 (
»suÉ
);

1524 
	}
}

1526 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1528 
ušt32_t
 
»suÉ
;

1530 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1531 (
»suÉ
);

1532 
	}
}

1534 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1536 
ušt32_t
 
»suÉ
;

1538 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1539 (
»suÉ
);

1540 
	}
}

1542 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1544 
ušt32_t
 
»suÉ
;

1546 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1547 (
»suÉ
);

1548 
	}
}

1550 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1552 
ušt32_t
 
»suÉ
;

1554 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1555 (
»suÉ
);

1556 
	}
}

1558 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1560 
ušt32_t
 
»suÉ
;

1562 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1563 (
»suÉ
);

1564 
	}
}

1566 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1568 
ušt32_t
 
»suÉ
;

1570 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1571 (
»suÉ
);

1572 
	}
}

1574 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1576 
ušt32_t
 
»suÉ
;

1578 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1579 (
»suÉ
);

1580 
	}
}

1582 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1584 
ušt32_t
 
»suÉ
;

1586 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1587 (
»suÉ
);

1588 
	}
}

1590 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1592 
ušt32_t
 
»suÉ
;

1594 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1595 (
»suÉ
);

1596 
	}
}

1598 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1600 
ušt32_t
 
»suÉ
;

1602 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1603 (
»suÉ
);

1604 
	}
}

1606 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1608 
ušt32_t
 
»suÉ
;

1610 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1611 (
»suÉ
);

1612 
	}
}

1614 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1616 
ušt32_t
 
»suÉ
;

1618 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1619 (
»suÉ
);

1620 
	}
}

1622 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1624 
ušt32_t
 
»suÉ
;

1626 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1627 (
»suÉ
);

1628 
	}
}

1630 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1632 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1633 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1634 
	g__RES
; \

1637 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1639 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1640 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1641 
	g__RES
; \

1644 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1646 
ušt32_t
 
»suÉ
;

1648 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1649 (
»suÉ
);

1650 
	}
}

1652 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1654 
ušt32_t
 
»suÉ
;

1656 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1657 (
»suÉ
);

1658 
	}
}

1660 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1662 
ušt32_t
 
»suÉ
;

1664 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1665 (
»suÉ
);

1666 
	}
}

1668 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1670 
ušt32_t
 
»suÉ
;

1672 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1673 (
»suÉ
);

1674 
	}
}

1676 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1678 
ušt32_t
 
»suÉ
;

1680 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1681 (
»suÉ
);

1682 
	}
}

1684 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1686 
ušt32_t
 
»suÉ
;

1688 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1689 (
»suÉ
);

1690 
	}
}

1692 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1694 
ušt32_t
 
»suÉ
;

1696 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1697 (
»suÉ
);

1698 
	}
}

1700 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1702 
ušt32_t
 
»suÉ
;

1704 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1705 (
»suÉ
);

1706 
	}
}

1708 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1710 
	uÎ»g_u
{

1711 
ušt32_t
 
w32
[2];

1712 
ušt64_t
 
w64
;

1713 } 
Îr
;

1714 
Îr
.
w64
 = 
acc
;

1716 #iâdeà
__ARMEB__


1717 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1719 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1722 (
Îr
.
w64
);

1723 
	}
}

1725 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1727 
	uÎ»g_u
{

1728 
ušt32_t
 
w32
[2];

1729 
ušt64_t
 
w64
;

1730 } 
Îr
;

1731 
Îr
.
w64
 = 
acc
;

1733 #iâdeà
__ARMEB__


1734 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1736 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1739 (
Îr
.
w64
);

1740 
	}
}

1742 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1744 
ušt32_t
 
»suÉ
;

1746 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1747 (
»suÉ
);

1748 
	}
}

1750 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1752 
ušt32_t
 
»suÉ
;

1754 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1755 (
»suÉ
);

1756 
	}
}

1758 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1760 
ušt32_t
 
»suÉ
;

1762 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1763 (
»suÉ
);

1764 
	}
}

1766 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1768 
ušt32_t
 
»suÉ
;

1770 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1771 (
»suÉ
);

1772 
	}
}

1774 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1776 
	uÎ»g_u
{

1777 
ušt32_t
 
w32
[2];

1778 
ušt64_t
 
w64
;

1779 } 
Îr
;

1780 
Îr
.
w64
 = 
acc
;

1782 #iâdeà
__ARMEB__


1783 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1785 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1788 (
Îr
.
w64
);

1789 
	}
}

1791 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1793 
	uÎ»g_u
{

1794 
ušt32_t
 
w32
[2];

1795 
ušt64_t
 
w64
;

1796 } 
Îr
;

1797 
Îr
.
w64
 = 
acc
;

1799 #iâdeà
__ARMEB__


1800 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1802 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1805 (
Îr
.
w64
);

1806 
	}
}

1808 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1810 
ušt32_t
 
»suÉ
;

1812 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1813 (
»suÉ
);

1814 
	}
}

1816 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1818 
št32_t
 
»suÉ
;

1820 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1821 (
»suÉ
);

1822 
	}
}

1824 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1826 
št32_t
 
»suÉ
;

1828 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1829 (
»suÉ
);

1830 
	}
}

1833 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1835 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1836 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1837 
	g__RES
; \

1840 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1842 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1843 ià(
	gARG3
 == 0) \

1844 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1846 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1847 
	g__RES
; \

1851 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

1852 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

1854 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

1855 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

1857 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1859 
št32_t
 
»suÉ
;

1861 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1862 (
»suÉ
);

1863 
	}
}

	@Drivers/CMSIS/Include/cmsis_compiler.h

25 #iâdeà
__CMSIS_COMPILER_H


26 
	#__CMSIS_COMPILER_H


	)

28 
	~<¡dšt.h
>

33 #ià 
defšed
 ( 
__CC_ARM
 )

34 
	~"cmsis_¬mcc.h
"

40 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

41 
	~"cmsis_¬mþªg.h
"

47 #–ià
defšed
 ( 
__GNUC__
 )

48 
	~"cmsis_gcc.h
"

54 #–ià
defšed
 ( 
__ICCARM__
 )

55 
	~<cmsis_icÿrm.h
>

61 #–ià
defšed
 ( 
__TI_ARM__
 )

62 
	~<cmsis_ccs.h
>

64 #iâdeà 
__ASM


65 
	#__ASM
 
__asm


	)

67 #iâdeà 
__INLINE


68 
	#__INLINE
 
šlše


	)

70 #iâdeà 
__STATIC_INLINE


71 
	#__STATIC_INLINE
 
šlše


	)

73 #iâdeà 
__STATIC_FORCEINLINE


74 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

76 #iâdeà 
__NO_RETURN


77 
	#__NO_RETURN
 
	`__©Œibu‹__
((
nÜ‘uº
))

	)

79 #iâdeà 
__USED


80 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

82 #iâdeà 
__WEAK


83 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

85 #iâdeà 
__PACKED


86 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
))

	)

88 #iâdeà 
__PACKED_STRUCT


89 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
))

	)

91 #iâdeà 
__PACKED_UNION


92 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
))

	)

94 #iâdeà 
__UNALIGNED_UINT32


95 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

96 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

98 #iâdeà 
__UNALIGNED_UINT16_WRITE


99 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

100 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

102 #iâdeà 
__UNALIGNED_UINT16_READ


103 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

104 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

106 #iâdeà 
__UNALIGNED_UINT32_WRITE


107 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

108 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

110 #iâdeà 
__UNALIGNED_UINT32_READ


111 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

112 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

114 #iâdeà 
__ALIGNED


115 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

117 #iâdeà 
__RESTRICT


118 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

119 
	#__RESTRICT


	)

126 #–ià
defšed
 ( 
__TASKING__
 )

133 #iâdeà 
__ASM


134 
	#__ASM
 
__asm


	)

136 #iâdeà 
__INLINE


137 
	#__INLINE
 
šlše


	)

139 #iâdeà 
__STATIC_INLINE


140 
	#__STATIC_INLINE
 
šlše


	)

142 #iâdeà 
__STATIC_FORCEINLINE


143 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

145 #iâdeà 
__NO_RETURN


146 
	#__NO_RETURN
 
	`__©Œibu‹__
((
nÜ‘uº
))

	)

148 #iâdeà 
__USED


149 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

151 #iâdeà 
__WEAK


152 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

154 #iâdeà 
__PACKED


155 
	#__PACKED
 
__·cked__


	)

157 #iâdeà 
__PACKED_STRUCT


158 
	#__PACKED_STRUCT
 
__·cked__


	)

160 #iâdeà 
__PACKED_UNION


161 
	#__PACKED_UNION
 
__·cked__


	)

163 #iâdeà 
__UNALIGNED_UINT32


164 
__·cked__
 
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

165 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

167 #iâdeà 
__UNALIGNED_UINT16_WRITE


168 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

169 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

171 #iâdeà 
__UNALIGNED_UINT16_READ


172 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

173 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

175 #iâdeà 
__UNALIGNED_UINT32_WRITE


176 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

177 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

179 #iâdeà 
__UNALIGNED_UINT32_READ


180 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

181 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

183 #iâdeà 
__ALIGNED


184 
	#__ALIGNED
(
x
è
	`__®ign
(x)

	)

186 #iâdeà 
__RESTRICT


187 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

188 
	#__RESTRICT


	)

195 #–ià
defšed
 ( 
__CSMC__
 )

196 
	~<cmsis_csm.h
>

198 #iâdeà 
__ASM


199 
	#__ASM
 
_asm


	)

201 #iâdeà 
__INLINE


202 
	#__INLINE
 
šlše


	)

204 #iâdeà 
__STATIC_INLINE


205 
	#__STATIC_INLINE
 
šlše


	)

207 #iâdeà 
__STATIC_FORCEINLINE


208 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

210 #iâdeà 
__NO_RETURN


212 
	#__NO_RETURN


	)

214 #iâdeà 
__USED


215 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__USED
. __USED 
is
 
ignÜed
.

216 
	#__USED


	)

218 #iâdeà 
__WEAK


219 
	#__WEAK
 
__w—k


	)

221 #iâdeà 
__PACKED


222 
	#__PACKED
 @
·cked


	)

224 #iâdeà 
__PACKED_STRUCT


225 
	#__PACKED_STRUCT
 @
·cked
 

	)

227 #iâdeà 
__PACKED_UNION


228 
	#__PACKED_UNION
 @
·cked
 

	)

230 #iâdeà 
__UNALIGNED_UINT32


231 @
·cked
 
	sT_UINT32
 { 
ušt32_t
 
	mv
; };

232 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

234 #iâdeà 
__UNALIGNED_UINT16_WRITE


235 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

236 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

238 #iâdeà 
__UNALIGNED_UINT16_READ


239 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

240 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

242 #iâdeà 
__UNALIGNED_UINT32_WRITE


243 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

244 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

246 #iâdeà 
__UNALIGNED_UINT32_READ


247 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

248 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

250 #iâdeà 
__ALIGNED


251 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__ALIGNED
. __ALIGNED 
is
 
ignÜed
.

252 
	#__ALIGNED
(
x
)

	)

254 #iâdeà 
__RESTRICT


255 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__RESTRICT
. __RESTRICT 
is
 
ignÜed
.

256 
	#__RESTRICT


	)

261 #”rÜ 
Unknown
 
compž”
.

	@Drivers/CMSIS/Include/cmsis_gcc.h

25 #iâdeà
__CMSIS_GCC_H


26 
	#__CMSIS_GCC_H


	)

29 #´agm¨
GCC
 
dŸgno¡ic
 
push


30 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

31 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

32 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

35 #iâdeà
__has_bužtš


36 
	#__has_bužtš
(
x
è(0)

	)

40 #iâdeà 
__ASM


41 
	#__ASM
 
__asm


	)

43 #iâdeà 
__INLINE


44 
	#__INLINE
 
šlše


	)

46 #iâdeà 
__STATIC_INLINE


47 
	#__STATIC_INLINE
 
šlše


	)

49 #iâdeà 
__STATIC_FORCEINLINE


50 
	#__STATIC_FORCEINLINE
 
	`__©Œibu‹__
((
®ways_šlše
)è
šlše


	)

52 #iâdeà 
__NO_RETURN


53 
	#__NO_RETURN
 
	`__©Œibu‹__
((
__nÜ‘uº__
))

	)

55 #iâdeà 
__USED


56 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

58 #iâdeà 
__WEAK


59 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

61 #iâdeà 
__PACKED


62 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

64 #iâdeà 
__PACKED_STRUCT


65 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

67 #iâdeà 
__PACKED_UNION


68 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

70 #iâdeà 
__UNALIGNED_UINT32


71 #´agm¨
GCC
 
dŸgno¡ic
 
push


72 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

73 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

74 
__©Œibu‹__
((
·cked
)è
	gT_UINT32
 { 
ušt32_t
 
	gv
; };

75 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


76 
	#__UNALIGNED_UINT32
(
x
è(((
T_UINT32
 *)(x))->
v
)

	)

78 #iâdeà 
__UNALIGNED_UINT16_WRITE


79 #´agm¨
GCC
 
dŸgno¡ic
 
push


80 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

81 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

82 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
ušt16_t
 
	gv
; };

83 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


84 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
v®
è()((((
T_UINT16_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

86 #iâdeà 
__UNALIGNED_UINT16_READ


87 #´agm¨
GCC
 
dŸgno¡ic
 
push


88 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

89 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

90 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
ušt16_t
 
	gv
; };

91 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


92 
	#__UNALIGNED_UINT16_READ
(
addr
è(((cÚ¡ 
T_UINT16_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

94 #iâdeà 
__UNALIGNED_UINT32_WRITE


95 #´agm¨
GCC
 
dŸgno¡ic
 
push


96 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

97 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

98 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
ušt32_t
 
	gv
; };

99 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


100 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
v®
è()((((
T_UINT32_WRITE
 *)(*)×ddr))->
v
èð(v®))

	)

102 #iâdeà 
__UNALIGNED_UINT32_READ


103 #´agm¨
GCC
 
dŸgno¡ic
 
push


104 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wpacked"

105 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wattributes"

106 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
ušt32_t
 
	gv
; };

107 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


108 
	#__UNALIGNED_UINT32_READ
(
addr
è(((cÚ¡ 
T_UINT32_READ
 *)(cÚ¡ *)×ddr))->
v
)

	)

110 #iâdeà 
__ALIGNED


111 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

113 #iâdeà 
__RESTRICT


114 
	#__RESTRICT
 
__»¡riù


	)

129 
__STATIC_FORCEINLINE
 
	$__’abË_œq
()

131 
__ASM
 volatile ("cpsie i" : : : "memory");

132 
	}
}

140 
__STATIC_FORCEINLINE
 
	$__di§bË_œq
()

142 
__ASM
 volatile ("cpsid i" : : : "memory");

143 
	}
}

151 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

153 
ušt32_t
 
»suÉ
;

155 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

156 (
»suÉ
);

157 
	}
}

160 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

166 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

168 
ušt32_t
 
»suÉ
;

170 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

171 (
»suÉ
);

172 
	}
}

181 
__STATIC_FORCEINLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

183 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

184 
	}
}

187 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

193 
__STATIC_FORCEINLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

195 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

196 
	}
}

205 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_IPSR
()

207 
ušt32_t
 
»suÉ
;

209 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

210 (
»suÉ
);

211 
	}
}

219 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_APSR
()

221 
ušt32_t
 
»suÉ
;

223 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

224 (
»suÉ
);

225 
	}
}

233 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_xPSR
()

235 
ušt32_t
 
»suÉ
;

237 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

238 (
»suÉ
);

239 
	}
}

247 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSP
()

249 
ušt32_t
 
»suÉ
;

251 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

252 (
»suÉ
);

253 
	}
}

256 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

262 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

264 
ušt32_t
 
»suÉ
;

266 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

267 (
»suÉ
);

268 
	}
}

277 
__STATIC_FORCEINLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

279 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : );

280 
	}
}

283 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

289 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

291 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : );

292 
	}
}

301 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSP
()

303 
ušt32_t
 
»suÉ
;

305 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

306 (
»suÉ
);

307 
	}
}

310 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

316 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

318 
ušt32_t
 
»suÉ
;

320 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

321 (
»suÉ
);

322 
	}
}

331 
__STATIC_FORCEINLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

333 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : );

334 
	}
}

337 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

343 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

345 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : );

346 
	}
}

350 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

356 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_SP_NS
()

358 
ušt32_t
 
»suÉ
;

360 
__ASM
 vÞ©ž("MRS %0, sp_ns" : "ô" (
»suÉ
) );

361 (
»suÉ
);

362 
	}
}

370 
__STATIC_FORCEINLINE
 
	$__TZ_£t_SP_NS
(
ušt32_t
 
tÝOfSck
)

372 
__ASM
 vÞ©ž("MSR sp_ns, %0" : : "r" (
tÝOfSck
) : );

373 
	}
}

382 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

384 
ušt32_t
 
»suÉ
;

386 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) :: "memory");

387 (
»suÉ
);

388 
	}
}

391 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

397 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

399 
ušt32_t
 
»suÉ
;

401 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) :: "memory");

402 (
»suÉ
);

403 
	}
}

412 
__STATIC_FORCEINLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

414 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

415 
	}
}

418 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

424 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

426 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

427 
	}
}

431 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

432 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

433 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

439 
__STATIC_FORCEINLINE
 
	$__’abË_çuÉ_œq
()

441 
__ASM
 volatile ("cpsie f" : : : "memory");

442 
	}
}

450 
__STATIC_FORCEINLINE
 
	$__di§bË_çuÉ_œq
()

452 
__ASM
 volatile ("cpsid f" : : : "memory");

453 
	}
}

461 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

463 
ušt32_t
 
»suÉ
;

465 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

466 (
»suÉ
);

467 
	}
}

470 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

476 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

478 
ušt32_t
 
»suÉ
;

480 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

481 (
»suÉ
);

482 
	}
}

491 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

493 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
ba£Pri
) : "memory");

494 
	}
}

497 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

503 
__STATIC_FORCEINLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
ba£Pri
)

505 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
ba£Pri
) : "memory");

506 
	}
}

516 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

518 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
ba£Pri
) : "memory");

519 
	}
}

527 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

529 
ušt32_t
 
»suÉ
;

531 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

532 (
»suÉ
);

533 
	}
}

536 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

542 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

544 
ušt32_t
 
»suÉ
;

546 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

547 (
»suÉ
);

548 
	}
}

557 
__STATIC_FORCEINLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

559 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

560 
	}
}

563 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

569 
__STATIC_FORCEINLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

571 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

572 
	}
}

576 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

577 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

580 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

581 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

592 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

594 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

595 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

599 
ušt32_t
 
»suÉ
;

600 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

601  
»suÉ
;

603 
	}
}

605 #ià(
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3))

614 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

616 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

620 
ušt32_t
 
»suÉ
;

621 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

622  
»suÉ
;

624 
	}
}

637 
__STATIC_FORCEINLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

639 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

640 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

642 ()
ProcSckPŒLim™
;

644 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

646 
	}
}

649 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

658 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

660 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

662 ()
ProcSckPŒLim™
;

664 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

666 
	}
}

679 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

681 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

682 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

686 
ušt32_t
 
»suÉ
;

687 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

688  
»suÉ
;

690 
	}
}

693 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

702 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

704 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

708 
ušt32_t
 
»suÉ
;

709 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

710  
»suÉ
;

712 
	}
}

725 
__STATIC_FORCEINLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

727 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

728 (!
	`defšed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

730 ()
MašSckPŒLim™
;

732 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

734 
	}
}

737 #ià(
defšed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

746 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

748 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

750 ()
MašSckPŒLim™
;

752 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

754 
	}
}

758 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

766 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

768 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

769 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

770 #ià
	`__has_bužtš
(
__bužtš_¬m_g‘_åsü
)

774  
	`__bužtš_¬m_g‘_åsü
();

776 
ušt32_t
 
»suÉ
;

778 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

779 (
»suÉ
);

784 
	}
}

792 
__STATIC_FORCEINLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

794 #ià((
	`defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

795 (
	`defšed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

796 #ià
	`__has_bužtš
(
__bužtš_¬m_£t_åsü
)

800 
	`__bužtš_¬m_£t_åsü
(
åsü
);

802 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc", "memory");

805 ()
åsü
;

807 
	}
}

822 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

823 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

824 
	#__CMSIS_GCC_RW_REG
(
r
è"+l" (r)

	)

825 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

827 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

828 
	#__CMSIS_GCC_RW_REG
(
r
è"+r" (r)

	)

829 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

836 
	#__NOP
(è
__ASM
 vÞ©ž("nÝ")

	)

842 
	#__WFI
(è
__ASM
 vÞ©ž("wfi")

	)

850 
	#__WFE
(è
__ASM
 vÞ©ž("wã")

	)

857 
	#__SEV
(è
__ASM
 vÞ©ž("£v")

	)

866 
__STATIC_FORCEINLINE
 
	$__ISB
()

868 
__ASM
 volatile ("isb 0xF":::"memory");

869 
	}
}

877 
__STATIC_FORCEINLINE
 
	$__DSB
()

879 
__ASM
 volatile ("dsb 0xF":::"memory");

880 
	}
}

888 
__STATIC_FORCEINLINE
 
	$__DMB
()

890 
__ASM
 volatile ("dmb 0xF":::"memory");

891 
	}
}

900 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

902 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

903  
	`__bužtš_bsw­32
(
v®ue
);

905 
ušt32_t
 
»suÉ
;

907 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

908  
»suÉ
;

910 
	}
}

919 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

921 
ušt32_t
 
»suÉ
;

923 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

924  
»suÉ
;

925 
	}
}

934 
__STATIC_FORCEINLINE
 
št16_t
 
	$__REVSH
(
št16_t
 
v®ue
)

936 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

937  (
št16_t
)
	`__bužtš_bsw­16
(
v®ue
);

939 
št16_t
 
»suÉ
;

941 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

942  
»suÉ
;

944 
	}
}

954 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

956 
Ý2
 %= 32U;

957 ià(
Ý2
 == 0U)

959  
Ý1
;

961  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

962 
	}
}

972 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

981 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

983 
ušt32_t
 
»suÉ
;

985 #ià((
	`defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

986 (
	`defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

987 (
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

988 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

990 
ušt32_t
 
s
 = (4U * 8U) - 1U;

992 
»suÉ
 = 
v®ue
;

993 
v®ue
 >>= 1U; value != 0U; value >>= 1U)

995 
»suÉ
 <<= 1U;

996 
»suÉ
 |ð
v®ue
 & 1U;

997 
s
--;

999 
»suÉ
 <<ð
s
;

1001  
»suÉ
;

1002 
	}
}

1011 
	#__CLZ
 (
ušt8_t
)
__bužtš_þz


	)

1014 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1015 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1016 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1017 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1024 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

1026 
ušt32_t
 
»suÉ
;

1028 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1029 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1034 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

1036  ((
ušt8_t
è
»suÉ
);

1037 
	}
}

1046 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

1048 
ušt32_t
 
»suÉ
;

1050 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1051 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1056 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

1058  ((
ušt16_t
è
»suÉ
);

1059 
	}
}

1068 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

1070 
ušt32_t
 
»suÉ
;

1072 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

1073 (
»suÉ
);

1074 
	}
}

1085 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

1087 
ušt32_t
 
»suÉ
;

1089 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

1090 (
»suÉ
);

1091 
	}
}

1102 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

1104 
ušt32_t
 
»suÉ
;

1106 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

1107 (
»suÉ
);

1108 
	}
}

1119 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

1121 
ušt32_t
 
»suÉ
;

1123 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

1124 (
»suÉ
);

1125 
	}
}

1132 
__STATIC_FORCEINLINE
 
	$__CLREX
()

1134 
__ASM
 volatile ("clrex" ::: "memory");

1135 
	}
}

1138 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1139 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1140 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */

1143 #ià((
defšed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1144 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1145 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1153 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

1154 
	g__ex‹nsiÚ__
 \

1156 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1157 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1158 
	g__RES
; \

1169 
	#__USAT
(
ARG1
,
ARG2
è\

	)

1170 
	g__ex‹nsiÚ__
 \

1172 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1173 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1174 
	g__RES
; \

1185 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1187 
ušt32_t
 
»suÉ
;

1189 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1190 (
»suÉ
);

1191 
	}
}

1200 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1202 
ušt32_t
 
»suÉ
;

1204 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1205 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1210 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
±r
) : "memory" );

1212  ((
ušt8_t
è
»suÉ
);

1213 
	}
}

1222 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1224 
ušt32_t
 
»suÉ
;

1226 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

1227 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1232 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
±r
) : "memory" );

1234  ((
ušt16_t
è
»suÉ
);

1235 
	}
}

1244 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1246 
ušt32_t
 
»suÉ
;

1248 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1249 (
»suÉ
);

1250 
	}
}

1259 
__STATIC_FORCEINLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1261 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1262 
	}
}

1271 
__STATIC_FORCEINLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1273 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1274 
	}
}

1283 
__STATIC_FORCEINLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1285 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1286 
	}
}

1289 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1290 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1299 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SSAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1301 ià((
§t
 >= 1U) && (sat <= 32U))

1303 cÚ¡ 
št32_t
 
max
 = (št32_t)((1U << (
§t
 - 1U)) - 1U);

1304 cÚ¡ 
št32_t
 
mš
 = -1 - 
max
 ;

1305 ià(
v®
 > 
max
)

1307  
max
;

1309 ià(
v®
 < 
mš
)

1311  
mš
;

1314  
v®
;

1315 
	}
}

1324 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

1326 ià(
§t
 <= 31U)

1328 cÚ¡ 
ušt32_t
 
max
 = ((1U << 
§t
) - 1U);

1329 ià(
v®
 > (
št32_t
)
max
)

1331  
max
;

1333 ià(
v®
 < 0)

1338  (
ušt32_t
)
v®
;

1339 
	}
}

1342 (
defšed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1343 (
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1346 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1347 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1354 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1356 
ušt32_t
 
»suÉ
;

1358 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1359  ((
ušt8_t
è
»suÉ
);

1360 
	}
}

1369 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1371 
ušt32_t
 
»suÉ
;

1373 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1374  ((
ušt16_t
è
»suÉ
);

1375 
	}
}

1384 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1386 
ušt32_t
 
»suÉ
;

1388 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1389 (
»suÉ
);

1390 
	}
}

1399 
__STATIC_FORCEINLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1401 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1402 
	}
}

1411 
__STATIC_FORCEINLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1413 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1414 
	}
}

1423 
__STATIC_FORCEINLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1425 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1426 
	}
}

1435 
__STATIC_FORCEINLINE
 
ušt8_t
 
	$__LDAEXB
(vÞ©ž
ušt8_t
 *
±r
)

1437 
ušt32_t
 
»suÉ
;

1439 
__ASM
 vÞ©ž("ld«xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1440  ((
ušt8_t
è
»suÉ
);

1441 
	}
}

1450 
__STATIC_FORCEINLINE
 
ušt16_t
 
	$__LDAEXH
(vÞ©ž
ušt16_t
 *
±r
)

1452 
ušt32_t
 
»suÉ
;

1454 
__ASM
 vÞ©ž("ld«xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1455  ((
ušt16_t
è
»suÉ
);

1456 
	}
}

1465 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__LDAEX
(vÞ©ž
ušt32_t
 *
±r
)

1467 
ušt32_t
 
»suÉ
;

1469 
__ASM
 vÞ©ž("ld«x %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1470 (
»suÉ
);

1471 
	}
}

1482 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1484 
ušt32_t
 
»suÉ
;

1486 
__ASM
 vÞ©ž("¡Ëxb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1487 (
»suÉ
);

1488 
	}
}

1499 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1501 
ušt32_t
 
»suÉ
;

1503 
__ASM
 vÞ©ž("¡Ëxh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1504 (
»suÉ
);

1505 
	}
}

1516 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__STLEX
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1518 
ušt32_t
 
»suÉ
;

1520 
__ASM
 vÞ©ž("¡Ëx %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1521 (
»suÉ
);

1522 
	}
}

1525 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

1536 #ià(
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1))

1538 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1540 
ušt32_t
 
»suÉ
;

1542 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1543 (
»suÉ
);

1544 
	}
}

1546 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1548 
ušt32_t
 
»suÉ
;

1550 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1551 (
»suÉ
);

1552 
	}
}

1554 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1556 
ušt32_t
 
»suÉ
;

1558 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1559 (
»suÉ
);

1560 
	}
}

1562 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1564 
ušt32_t
 
»suÉ
;

1566 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1567 (
»suÉ
);

1568 
	}
}

1570 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1572 
ušt32_t
 
»suÉ
;

1574 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1575 (
»suÉ
);

1576 
	}
}

1578 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1580 
ušt32_t
 
»suÉ
;

1582 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1583 (
»suÉ
);

1584 
	}
}

1587 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1589 
ušt32_t
 
»suÉ
;

1591 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1592 (
»suÉ
);

1593 
	}
}

1595 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1597 
ušt32_t
 
»suÉ
;

1599 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1600 (
»suÉ
);

1601 
	}
}

1603 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1605 
ušt32_t
 
»suÉ
;

1607 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1608 (
»suÉ
);

1609 
	}
}

1611 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1613 
ušt32_t
 
»suÉ
;

1615 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1616 (
»suÉ
);

1617 
	}
}

1619 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1621 
ušt32_t
 
»suÉ
;

1623 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1624 (
»suÉ
);

1625 
	}
}

1627 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1629 
ušt32_t
 
»suÉ
;

1631 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1632 (
»suÉ
);

1633 
	}
}

1636 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1638 
ušt32_t
 
»suÉ
;

1640 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1641 (
»suÉ
);

1642 
	}
}

1644 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1646 
ušt32_t
 
»suÉ
;

1648 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1649 (
»suÉ
);

1650 
	}
}

1652 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1654 
ušt32_t
 
»suÉ
;

1656 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1657 (
»suÉ
);

1658 
	}
}

1660 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1662 
ušt32_t
 
»suÉ
;

1664 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1665 (
»suÉ
);

1666 
	}
}

1668 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1670 
ušt32_t
 
»suÉ
;

1672 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1673 (
»suÉ
);

1674 
	}
}

1676 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1678 
ušt32_t
 
»suÉ
;

1680 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1681 (
»suÉ
);

1682 
	}
}

1684 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1686 
ušt32_t
 
»suÉ
;

1688 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1689 (
»suÉ
);

1690 
	}
}

1692 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1694 
ušt32_t
 
»suÉ
;

1696 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1697 (
»suÉ
);

1698 
	}
}

1700 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1702 
ušt32_t
 
»suÉ
;

1704 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1705 (
»suÉ
);

1706 
	}
}

1708 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1710 
ušt32_t
 
»suÉ
;

1712 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1713 (
»suÉ
);

1714 
	}
}

1716 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1718 
ušt32_t
 
»suÉ
;

1720 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1721 (
»suÉ
);

1722 
	}
}

1724 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1726 
ušt32_t
 
»suÉ
;

1728 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1729 (
»suÉ
);

1730 
	}
}

1732 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1734 
ušt32_t
 
»suÉ
;

1736 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1737 (
»suÉ
);

1738 
	}
}

1740 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1742 
ušt32_t
 
»suÉ
;

1744 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1745 (
»suÉ
);

1746 
	}
}

1748 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1750 
ušt32_t
 
»suÉ
;

1752 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1753 (
»suÉ
);

1754 
	}
}

1756 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1758 
ušt32_t
 
»suÉ
;

1760 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1761 (
»suÉ
);

1762 
	}
}

1764 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1766 
ušt32_t
 
»suÉ
;

1768 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1769 (
»suÉ
);

1770 
	}
}

1772 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1774 
ušt32_t
 
»suÉ
;

1776 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1777 (
»suÉ
);

1778 
	}
}

1780 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1782 
ušt32_t
 
»suÉ
;

1784 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1785 (
»suÉ
);

1786 
	}
}

1788 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1790 
ušt32_t
 
»suÉ
;

1792 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1793 (
»suÉ
);

1794 
	}
}

1796 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1798 
ušt32_t
 
»suÉ
;

1800 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1801 (
»suÉ
);

1802 
	}
}

1804 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1806 
ušt32_t
 
»suÉ
;

1808 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1809 (
»suÉ
);

1810 
	}
}

1812 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1814 
ušt32_t
 
»suÉ
;

1816 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1817 (
»suÉ
);

1818 
	}
}

1820 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1822 
ušt32_t
 
»suÉ
;

1824 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1825 (
»suÉ
);

1826 
	}
}

1828 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1830 
ušt32_t
 
»suÉ
;

1832 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1833 (
»suÉ
);

1834 
	}
}

1836 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1838 
ušt32_t
 
»suÉ
;

1840 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1841 (
»suÉ
);

1842 
	}
}

1844 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1846 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1847 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1848 
	g__RES
; \

1851 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1853 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1854 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1855 
	g__RES
; \

1858 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1860 
ušt32_t
 
»suÉ
;

1862 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1863 (
»suÉ
);

1864 
	}
}

1866 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1868 
ušt32_t
 
»suÉ
;

1870 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1871 (
»suÉ
);

1872 
	}
}

1874 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1876 
ušt32_t
 
»suÉ
;

1878 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1879 (
»suÉ
);

1880 
	}
}

1882 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1884 
ušt32_t
 
»suÉ
;

1886 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1887 (
»suÉ
);

1888 
	}
}

1890 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1892 
ušt32_t
 
»suÉ
;

1894 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1895 (
»suÉ
);

1896 
	}
}

1898 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1900 
ušt32_t
 
»suÉ
;

1902 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1903 (
»suÉ
);

1904 
	}
}

1906 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1908 
ušt32_t
 
»suÉ
;

1910 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1911 (
»suÉ
);

1912 
	}
}

1914 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1916 
ušt32_t
 
»suÉ
;

1918 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1919 (
»suÉ
);

1920 
	}
}

1922 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1924 
	uÎ»g_u
{

1925 
ušt32_t
 
w32
[2];

1926 
ušt64_t
 
w64
;

1927 } 
Îr
;

1928 
Îr
.
w64
 = 
acc
;

1930 #iâdeà
__ARMEB__


1931 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1933 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1936 (
Îr
.
w64
);

1937 
	}
}

1939 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1941 
	uÎ»g_u
{

1942 
ušt32_t
 
w32
[2];

1943 
ušt64_t
 
w64
;

1944 } 
Îr
;

1945 
Îr
.
w64
 = 
acc
;

1947 #iâdeà
__ARMEB__


1948 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1950 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1953 (
Îr
.
w64
);

1954 
	}
}

1956 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1958 
ušt32_t
 
»suÉ
;

1960 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1961 (
»suÉ
);

1962 
	}
}

1964 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1966 
ušt32_t
 
»suÉ
;

1968 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1969 (
»suÉ
);

1970 
	}
}

1972 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1974 
ušt32_t
 
»suÉ
;

1976 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1977 (
»suÉ
);

1978 
	}
}

1980 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1982 
ušt32_t
 
»suÉ
;

1984 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1985 (
»suÉ
);

1986 
	}
}

1988 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1990 
	uÎ»g_u
{

1991 
ušt32_t
 
w32
[2];

1992 
ušt64_t
 
w64
;

1993 } 
Îr
;

1994 
Îr
.
w64
 = 
acc
;

1996 #iâdeà
__ARMEB__


1997 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1999 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2002 (
Îr
.
w64
);

2003 
	}
}

2005 
__STATIC_FORCEINLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

2007 
	uÎ»g_u
{

2008 
ušt32_t
 
w32
[2];

2009 
ušt64_t
 
w64
;

2010 } 
Îr
;

2011 
Îr
.
w64
 = 
acc
;

2013 #iâdeà
__ARMEB__


2014 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2016 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2019 (
Îr
.
w64
);

2020 
	}
}

2022 
__STATIC_FORCEINLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

2024 
ušt32_t
 
»suÉ
;

2026 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2027 (
»suÉ
);

2028 
	}
}

2030 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

2032 
št32_t
 
»suÉ
;

2034 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2035 (
»suÉ
);

2036 
	}
}

2038 
__STATIC_FORCEINLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

2040 
št32_t
 
»suÉ
;

2042 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

2043 (
»suÉ
);

2044 
	}
}

2047 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

2049 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

2050 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2051 
	g__RES
; \

2054 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

2056 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

2057 ià(
	gARG3
 == 0) \

2058 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

2060 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2061 
	g__RES
; \

2065 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

2066 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

2068 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

2069 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

2071 
__STATIC_FORCEINLINE
 
št32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

2073 
št32_t
 
»suÉ
;

2075 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

2076 (
»suÉ
);

2077 
	}
}

2083 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/cmsis_iccarm.h

26 #iâdeà
__CMSIS_ICCARM_H__


27 
	#__CMSIS_ICCARM_H__


	)

29 #iâdeà
__ICCARM__


30 #”rÜ 
This
 
fže
 
should
 
Úly
 
be
 
compžed
 
by
 
ICCARM


33 #´agm¨
sy¡em_šþude


35 
	#__IAR_FT
 
	`_P¿gma
("šlše=fÜûd"è
__šŒšsic


	)

37 #ià(
__VER__
 >= 8000000)

38 
	#__ICCARM_V8
 1

	)

40 
	#__ICCARM_V8
 0

	)

43 #iâdeà
__ALIGNED


44 #ià
__ICCARM_V8


45 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

46 #–ià(
__VER__
 >= 7080000)

48 
	#__ALIGNED
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x)))

	)

50 #w¬nšg 
No
 
compž”
 
¥ecific
 
sÞutiÚ
 
__ALIGNED
.__ALIGNED 
is
 
ignÜed
.

51 
	#__ALIGNED
(
x
)

	)

58 #ià
__ARM_ARCH_6M__
 || 
__ARM_ARCH_7M__
 || 
__ARM_ARCH_7EM__
 || 
__ARM_ARCH_8M_BASE__
 || 
__ARM_ARCH_8M_MAIN__


61 #ià
defšed
(
__ARM8M_MAINLINE__
è|| defšed(
__ARM8EM_MAINLINE__
)

62 
	#__ARM_ARCH_8M_MAIN__
 1

	)

63 #–ià
defšed
(
__ARM8M_BASELINE__
)

64 
	#__ARM_ARCH_8M_BASE__
 1

	)

65 #–ià
defšed
(
__ARM_ARCH_PROFILE
) && __ARM_ARCH_PROFILE == 'M'

66 #ià
__ARM_ARCH
 == 6

67 
	#__ARM_ARCH_6M__
 1

	)

68 #–ià
__ARM_ARCH
 == 7

69 #ià
__ARM_FEATURE_DSP


70 
	#__ARM_ARCH_7EM__
 1

	)

72 
	#__ARM_ARCH_7M__
 1

	)

79 #ià!
defšed
(
__ARM_ARCH_6M__
è&& !defšed(
__ARM_ARCH_7M__
è&& !defšed(
__ARM_ARCH_7EM__
) && \

80 !
defšed
(
__ARM_ARCH_8M_BASE__
è&& !
	$defšed
(
__ARM_ARCH_8M_MAIN__
)

81 #ià
	`defšed
(
__ARM6M__
è&& (
__CORE__
 == __ARM6M__)

82 
	#__ARM_ARCH_6M__
 1

	)

83 #–ià
	`defšed
(
__ARM7M__
è&& (
__CORE__
 == __ARM7M__)

84 
	#__ARM_ARCH_7M__
 1

	)

85 #–ià
	`defšed
(
__ARM7EM__
è&& (
__CORE__
 == __ARM7EM__)

86 
	#__ARM_ARCH_7EM__
 1

	)

87 #–ià
	`defšed
(
__ARM8M_BASELINE__
è&& (
__CORE
 == __ARM8M_BASELINE__)

88 
	#__ARM_ARCH_8M_BASE__
 1

	)

89 #–ià
	`defšed
(
__ARM8M_MAINLINE__
è&& (
__CORE
 == __ARM8M_MAINLINE__)

90 
	#__ARM_ARCH_8M_MAIN__
 1

	)

91 #–ià
	`defšed
(
__ARM8EM_MAINLINE__
è&& (
__CORE
 == __ARM8EM_MAINLINE__)

92 
	#__ARM_ARCH_8M_MAIN__
 1

	)

100 #ià
	`defšed
(
__ARM_ARCH_6M__
) && __ARM_ARCH_6M__==1

101 
	#__IAR_M0_FAMILY
 1

	)

102 #–ià
	`defšed
(
__ARM_ARCH_8M_BASE__
) && __ARM_ARCH_8M_BASE__==1

103 
	#__IAR_M0_FAMILY
 1

	)

105 
	#__IAR_M0_FAMILY
 0

	)

109 #iâdeà
__ASM


110 
	#__ASM
 
__asm


	)

113 #iâdeà
__INLINE


114 
	#__INLINE
 
šlše


	)

117 #iâdeà 
__NO_RETURN


118 #ià
__ICCARM_V8


119 
	#__NO_RETURN
 
	`__©Œibu‹__
((
__nÜ‘uº__
))

	)

121 
	#__NO_RETURN
 
	`_P¿gma
("objeù_©Œibu‹=__nÜ‘uº")

	)

125 #iâdeà 
__PACKED


126 #ià
__ICCARM_V8


127 
	#__PACKED
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

130 
	#__PACKED
 
__·cked


	)

134 #iâdeà 
__PACKED_STRUCT


135 #ià
__ICCARM_V8


136 
	#__PACKED_STRUCT
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

139 
	#__PACKED_STRUCT
 
__·cked
 

	)

143 #iâdeà 
__PACKED_UNION


144 #ià
__ICCARM_V8


145 
	#__PACKED_UNION
 
	`__©Œibu‹__
((
·cked
, 
	`®igÃd
(1)))

	)

148 
	#__PACKED_UNION
 
__·cked
 

	)

152 #iâdeà 
__RESTRICT


153 
	#__RESTRICT
 
__»¡riù


	)

156 #iâdeà 
__STATIC_INLINE


157 
	#__STATIC_INLINE
 
šlše


	)

160 #iâdeà 
__FORCEINLINE


161 
	#__FORCEINLINE
 
	`_P¿gma
("šlše=fÜûd")

	)

164 #iâdeà 
__STATIC_FORCEINLINE


165 
	#__STATIC_FORCEINLINE
 
__FORCEINLINE
 
__STATIC_INLINE


	)

168 #iâdeà
__UNALIGNED_UINT16_READ


169 #´agm¨
Ïnguage
=
§ve


170 #´agm¨
Ïnguage
=
ex‹nded


171 
__IAR_FT
 
ušt16_t
 
	$__Ÿr_ušt16_»ad
(cÚ¡ *
±r
)

173  *(
__·cked
 
ušt16_t
*)(
±r
);

174 
	}
}

175 #´agm¨
Ïnguage
=
»¡Üe


176 
	#__UNALIGNED_UINT16_READ
(
PTR
è
	`__Ÿr_ušt16_»ad
(PTR)

	)

180 #iâdeà
__UNALIGNED_UINT16_WRITE


181 #´agm¨
Ïnguage
=
§ve


182 #´agm¨
Ïnguage
=
ex‹nded


183 
__IAR_FT
 
	$__Ÿr_ušt16_wr™e
(cÚ¡ *
±r
, 
ušt16_t
 
v®
)

185 *(
__·cked
 
ušt16_t
*)(
±r
èð
v®
;;

186 
	}
}

187 #´agm¨
Ïnguage
=
»¡Üe


188 
	#__UNALIGNED_UINT16_WRITE
(
PTR
,
VAL
è
	`__Ÿr_ušt16_wr™e
(PTR,VAL)

	)

191 #iâdeà
__UNALIGNED_UINT32_READ


192 #´agm¨
Ïnguage
=
§ve


193 #´agm¨
Ïnguage
=
ex‹nded


194 
__IAR_FT
 
ušt32_t
 
	$__Ÿr_ušt32_»ad
(cÚ¡ *
±r
)

196  *(
__·cked
 
ušt32_t
*)(
±r
);

197 
	}
}

198 #´agm¨
Ïnguage
=
»¡Üe


199 
	#__UNALIGNED_UINT32_READ
(
PTR
è
	`__Ÿr_ušt32_»ad
(PTR)

	)

202 #iâdeà
__UNALIGNED_UINT32_WRITE


203 #´agm¨
Ïnguage
=
§ve


204 #´agm¨
Ïnguage
=
ex‹nded


205 
__IAR_FT
 
	$__Ÿr_ušt32_wr™e
(cÚ¡ *
±r
, 
ušt32_t
 
v®
)

207 *(
__·cked
 
ušt32_t
*)(
±r
èð
v®
;;

208 
	}
}

209 #´agm¨
Ïnguage
=
»¡Üe


210 
	#__UNALIGNED_UINT32_WRITE
(
PTR
,
VAL
è
	`__Ÿr_ušt32_wr™e
(PTR,VAL)

	)

213 #iâdeà
__UNALIGNED_UINT32


214 #´agm¨
Ïnguage
=
§ve


215 #´agm¨
Ïnguage
=
ex‹nded


216 
__·cked
 
	s__Ÿr_u32
 { 
ušt32_t
 
	mv
; };

217 #´agm¨
Ïnguage
=
»¡Üe


218 
	#__UNALIGNED_UINT32
(
PTR
è(((
__Ÿr_u32
 *)(PTR))->
v
)

	)

221 #iâdeà 
__USED


222 #ià
__ICCARM_V8


223 
	#__USED
 
	`__©Œibu‹__
((
u£d
))

	)

225 
	#__USED
 
	`_P¿gma
("__roÙ")

	)

229 #iâdeà 
__WEAK


230 #ià
__ICCARM_V8


231 
	#__WEAK
 
	`__©Œibu‹__
((
w—k
))

	)

233 
	#__WEAK
 
	`_P¿gma
("__w—k")

	)

238 #iâdeà
__ICCARM_INTRINSICS_VERSION__


239 
	#__ICCARM_INTRINSICS_VERSION__
 0

	)

242 #ià
__ICCARM_INTRINSICS_VERSION__
 == 2

244 #ià
defšed
(
__CLZ
)

245 #undeà
__CLZ


247 #ià
defšed
(
__REVSH
)

248 #undeà
__REVSH


250 #ià
defšed
(
__RBIT
)

251 #undeà
__RBIT


253 #ià
defšed
(
__SSAT
)

254 #undeà
__SSAT


256 #ià
defšed
(
__USAT
)

257 #undeà
__USAT


260 
	~"icÿrm_bužtš.h
"

262 
	#__di§bË_çuÉ_œq
 
__Ÿr_bužtš_di§bË_fiq


	)

263 
	#__di§bË_œq
 
__Ÿr_bužtš_di§bË_š‹¼u±


	)

264 
	#__’abË_çuÉ_œq
 
__Ÿr_bužtš_’abË_fiq


	)

265 
	#__’abË_œq
 
__Ÿr_bužtš_’abË_š‹¼u±


	)

266 
	#__¬m_r¤
 
__Ÿr_bužtš_r¤


	)

267 
	#__¬m_w¤
 
__Ÿr_bužtš_w¤


	)

270 
	#__g‘_APSR
(è(
	`__¬m_r¤
("APSR"))

	)

271 
	#__g‘_BASEPRI
(è(
	`__¬m_r¤
("BASEPRI"))

	)

272 
	#__g‘_CONTROL
(è(
	`__¬m_r¤
("CONTROL"))

	)

273 
	#__g‘_FAULTMASK
(è(
	`__¬m_r¤
("FAULTMASK"))

	)

275 #ià((
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

276 (
defšed
 (
__FPU_USED
 ) && (
	g__FPU_USED
 == 1U)) )

277 
	#__g‘_FPSCR
(è(
	`__¬m_r¤
("FPSCR"))

	)

278 
	#__£t_FPSCR
(
VALUE
è(
	`__¬m_w¤
("FPSCR", (VALUE)))

	)

280 
	#__g‘_FPSCR
(èÐ0 )

	)

281 
	#__£t_FPSCR
(
VALUE
è(()VALUE)

	)

284 
	#__g‘_IPSR
(è(
	`__¬m_r¤
("IPSR"))

	)

285 
	#__g‘_MSP
(è(
	`__¬m_r¤
("MSP"))

	)

286 #ià(!(
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

287 (!
defšed
 (
__ARM_FEATURE_CMSE
è|| (
	g__ARM_FEATURE_CMSE
 < 3)))

289 
	#__g‘_MSPLIM
(è(0U)

	)

291 
	#__g‘_MSPLIM
(è(
	`__¬m_r¤
("MSPLIM"))

	)

293 
	#__g‘_PRIMASK
(è(
	`__¬m_r¤
("PRIMASK"))

	)

294 
	#__g‘_PSP
(è(
	`__¬m_r¤
("PSP"))

	)

296 #ià(!(
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

297 (!
defšed
 (
__ARM_FEATURE_CMSE
è|| (
	g__ARM_FEATURE_CMSE
 < 3)))

299 
	#__g‘_PSPLIM
(è(0U)

	)

301 
	#__g‘_PSPLIM
(è(
	`__¬m_r¤
("PSPLIM"))

	)

304 
	#__g‘_xPSR
(è(
	`__¬m_r¤
("xPSR"))

	)

306 
	#__£t_BASEPRI
(
VALUE
è(
	`__¬m_w¤
("BASEPRI", (VALUE)))

	)

307 
	#__£t_BASEPRI_MAX
(
VALUE
è(
	`__¬m_w¤
("BASEPRI_MAX", (VALUE)))

	)

308 
	#__£t_CONTROL
(
VALUE
è(
	`__¬m_w¤
("CONTROL", (VALUE)))

	)

309 
	#__£t_FAULTMASK
(
VALUE
è(
	`__¬m_w¤
("FAULTMASK", (VALUE)))

	)

310 
	#__£t_MSP
(
VALUE
è(
	`__¬m_w¤
("MSP", (VALUE)))

	)

312 #ià(!(
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

313 (!
defšed
 (
__ARM_FEATURE_CMSE
è|| (
	g__ARM_FEATURE_CMSE
 < 3)))

315 
	#__£t_MSPLIM
(
VALUE
è(()(VALUE))

	)

317 
	#__£t_MSPLIM
(
VALUE
è(
	`__¬m_w¤
("MSPLIM", (VALUE)))

	)

319 
	#__£t_PRIMASK
(
VALUE
è(
	`__¬m_w¤
("PRIMASK", (VALUE)))

	)

320 
	#__£t_PSP
(
VALUE
è(
	`__¬m_w¤
("PSP", (VALUE)))

	)

321 #ià(!(
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

322 (!
defšed
 (
__ARM_FEATURE_CMSE
è|| (
	g__ARM_FEATURE_CMSE
 < 3)))

324 
	#__£t_PSPLIM
(
VALUE
è(()(VALUE))

	)

326 
	#__£t_PSPLIM
(
VALUE
è(
	`__¬m_w¤
("PSPLIM", (VALUE)))

	)

329 
	#__TZ_g‘_CONTROL_NS
(è(
	`__¬m_r¤
("CONTROL_NS"))

	)

330 
	#__TZ_£t_CONTROL_NS
(
VALUE
è(
	`__¬m_w¤
("CONTROL_NS", (VALUE)))

	)

331 
	#__TZ_g‘_PSP_NS
(è(
	`__¬m_r¤
("PSP_NS"))

	)

332 
	#__TZ_£t_PSP_NS
(
VALUE
è(
	`__¬m_w¤
("PSP_NS", (VALUE)))

	)

333 
	#__TZ_g‘_MSP_NS
(è(
	`__¬m_r¤
("MSP_NS"))

	)

334 
	#__TZ_£t_MSP_NS
(
VALUE
è(
	`__¬m_w¤
("MSP_NS", (VALUE)))

	)

335 
	#__TZ_g‘_SP_NS
(è(
	`__¬m_r¤
("SP_NS"))

	)

336 
	#__TZ_£t_SP_NS
(
VALUE
è(
	`__¬m_w¤
("SP_NS", (VALUE)))

	)

337 
	#__TZ_g‘_PRIMASK_NS
(è(
	`__¬m_r¤
("PRIMASK_NS"))

	)

338 
	#__TZ_£t_PRIMASK_NS
(
VALUE
è(
	`__¬m_w¤
("PRIMASK_NS", (VALUE)))

	)

339 
	#__TZ_g‘_BASEPRI_NS
(è(
	`__¬m_r¤
("BASEPRI_NS"))

	)

340 
	#__TZ_£t_BASEPRI_NS
(
VALUE
è(
	`__¬m_w¤
("BASEPRI_NS", (VALUE)))

	)

341 
	#__TZ_g‘_FAULTMASK_NS
(è(
	`__¬m_r¤
("FAULTMASK_NS"))

	)

342 
	#__TZ_£t_FAULTMASK_NS
(
VALUE
)(
	`__¬m_w¤
("FAULTMASK_NS", (VALUE)))

	)

344 #ià(!(
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

345 (!
defšed
 (
__ARM_FEATURE_CMSE
è|| (
	g__ARM_FEATURE_CMSE
 < 3)))

347 
	#__TZ_g‘_PSPLIM_NS
(è(0U)

	)

348 
	#__TZ_£t_PSPLIM_NS
(
VALUE
è(()(VALUE))

	)

350 
	#__TZ_g‘_PSPLIM_NS
(è(
	`__¬m_r¤
("PSPLIM_NS"))

	)

351 
	#__TZ_£t_PSPLIM_NS
(
VALUE
è(
	`__¬m_w¤
("PSPLIM_NS", (VALUE)))

	)

354 
	#__TZ_g‘_MSPLIM_NS
(è(
	`__¬m_r¤
("MSPLIM_NS"))

	)

355 
	#__TZ_£t_MSPLIM_NS
(
VALUE
è(
	`__¬m_w¤
("MSPLIM_NS", (VALUE)))

	)

357 
	#__NOP
 
__Ÿr_bužtš_no_Ý”©iÚ


	)

359 
	#__CLZ
 
__Ÿr_bužtš_CLZ


	)

360 
	#__CLREX
 
__Ÿr_bužtš_CLREX


	)

362 
	#__DMB
 
__Ÿr_bužtš_DMB


	)

363 
	#__DSB
 
__Ÿr_bužtš_DSB


	)

364 
	#__ISB
 
__Ÿr_bužtš_ISB


	)

366 
	#__LDREXB
 
__Ÿr_bužtš_LDREXB


	)

367 
	#__LDREXH
 
__Ÿr_bužtš_LDREXH


	)

368 
	#__LDREXW
 
__Ÿr_bužtš_LDREX


	)

370 
	#__RBIT
 
__Ÿr_bužtš_RBIT


	)

371 
	#__REV
 
__Ÿr_bužtš_REV


	)

372 
	#__REV16
 
__Ÿr_bužtš_REV16


	)

374 
__IAR_FT
 
št16_t
 
	$__REVSH
(
št16_t
 
v®
)

376  (
št16_t
è
	`__Ÿr_bužtš_REVSH
(
v®
);

377 
	}
}

379 
	#__ROR
 
__Ÿr_bužtš_ROR


	)

380 
	#__RRX
 
__Ÿr_bužtš_RRX


	)

382 
	#__SEV
 
__Ÿr_bužtš_SEV


	)

384 #ià!
__IAR_M0_FAMILY


385 
	#__SSAT
 
__Ÿr_bužtš_SSAT


	)

388 
	#__STREXB
 
__Ÿr_bužtš_STREXB


	)

389 
	#__STREXH
 
__Ÿr_bužtš_STREXH


	)

390 
	#__STREXW
 
__Ÿr_bužtš_STREX


	)

392 #ià!
__IAR_M0_FAMILY


393 
	#__USAT
 
__Ÿr_bužtš_USAT


	)

396 
	#__WFE
 
__Ÿr_bužtš_WFE


	)

397 
	#__WFI
 
__Ÿr_bužtš_WFI


	)

399 #ià
__ARM_MEDIA__


400 
	#__SADD8
 
__Ÿr_bužtš_SADD8


	)

401 
	#__QADD8
 
__Ÿr_bužtš_QADD8


	)

402 
	#__SHADD8
 
__Ÿr_bužtš_SHADD8


	)

403 
	#__UADD8
 
__Ÿr_bužtš_UADD8


	)

404 
	#__UQADD8
 
__Ÿr_bužtš_UQADD8


	)

405 
	#__UHADD8
 
__Ÿr_bužtš_UHADD8


	)

406 
	#__SSUB8
 
__Ÿr_bužtš_SSUB8


	)

407 
	#__QSUB8
 
__Ÿr_bužtš_QSUB8


	)

408 
	#__SHSUB8
 
__Ÿr_bužtš_SHSUB8


	)

409 
	#__USUB8
 
__Ÿr_bužtš_USUB8


	)

410 
	#__UQSUB8
 
__Ÿr_bužtš_UQSUB8


	)

411 
	#__UHSUB8
 
__Ÿr_bužtš_UHSUB8


	)

412 
	#__SADD16
 
__Ÿr_bužtš_SADD16


	)

413 
	#__QADD16
 
__Ÿr_bužtš_QADD16


	)

414 
	#__SHADD16
 
__Ÿr_bužtš_SHADD16


	)

415 
	#__UADD16
 
__Ÿr_bužtš_UADD16


	)

416 
	#__UQADD16
 
__Ÿr_bužtš_UQADD16


	)

417 
	#__UHADD16
 
__Ÿr_bužtš_UHADD16


	)

418 
	#__SSUB16
 
__Ÿr_bužtš_SSUB16


	)

419 
	#__QSUB16
 
__Ÿr_bužtš_QSUB16


	)

420 
	#__SHSUB16
 
__Ÿr_bužtš_SHSUB16


	)

421 
	#__USUB16
 
__Ÿr_bužtš_USUB16


	)

422 
	#__UQSUB16
 
__Ÿr_bužtš_UQSUB16


	)

423 
	#__UHSUB16
 
__Ÿr_bužtš_UHSUB16


	)

424 
	#__SASX
 
__Ÿr_bužtš_SASX


	)

425 
	#__QASX
 
__Ÿr_bužtš_QASX


	)

426 
	#__SHASX
 
__Ÿr_bužtš_SHASX


	)

427 
	#__UASX
 
__Ÿr_bužtš_UASX


	)

428 
	#__UQASX
 
__Ÿr_bužtš_UQASX


	)

429 
	#__UHASX
 
__Ÿr_bužtš_UHASX


	)

430 
	#__SSAX
 
__Ÿr_bužtš_SSAX


	)

431 
	#__QSAX
 
__Ÿr_bužtš_QSAX


	)

432 
	#__SHSAX
 
__Ÿr_bužtš_SHSAX


	)

433 
	#__USAX
 
__Ÿr_bužtš_USAX


	)

434 
	#__UQSAX
 
__Ÿr_bužtš_UQSAX


	)

435 
	#__UHSAX
 
__Ÿr_bužtš_UHSAX


	)

436 
	#__USAD8
 
__Ÿr_bužtš_USAD8


	)

437 
	#__USADA8
 
__Ÿr_bužtš_USADA8


	)

438 
	#__SSAT16
 
__Ÿr_bužtš_SSAT16


	)

439 
	#__USAT16
 
__Ÿr_bužtš_USAT16


	)

440 
	#__UXTB16
 
__Ÿr_bužtš_UXTB16


	)

441 
	#__UXTAB16
 
__Ÿr_bužtš_UXTAB16


	)

442 
	#__SXTB16
 
__Ÿr_bužtš_SXTB16


	)

443 
	#__SXTAB16
 
__Ÿr_bužtš_SXTAB16


	)

444 
	#__SMUAD
 
__Ÿr_bužtš_SMUAD


	)

445 
	#__SMUADX
 
__Ÿr_bužtš_SMUADX


	)

446 
	#__SMMLA
 
__Ÿr_bužtš_SMMLA


	)

447 
	#__SMLAD
 
__Ÿr_bužtš_SMLAD


	)

448 
	#__SMLADX
 
__Ÿr_bužtš_SMLADX


	)

449 
	#__SMLALD
 
__Ÿr_bužtš_SMLALD


	)

450 
	#__SMLALDX
 
__Ÿr_bužtš_SMLALDX


	)

451 
	#__SMUSD
 
__Ÿr_bužtš_SMUSD


	)

452 
	#__SMUSDX
 
__Ÿr_bužtš_SMUSDX


	)

453 
	#__SMLSD
 
__Ÿr_bužtš_SMLSD


	)

454 
	#__SMLSDX
 
__Ÿr_bužtš_SMLSDX


	)

455 
	#__SMLSLD
 
__Ÿr_bužtš_SMLSLD


	)

456 
	#__SMLSLDX
 
__Ÿr_bužtš_SMLSLDX


	)

457 
	#__SEL
 
__Ÿr_bužtš_SEL


	)

458 
	#__QADD
 
__Ÿr_bužtš_QADD


	)

459 
	#__QSUB
 
__Ÿr_bužtš_QSUB


	)

460 
	#__PKHBT
 
__Ÿr_bužtš_PKHBT


	)

461 
	#__PKHTB
 
__Ÿr_bužtš_PKHTB


	)

466 #ià
__IAR_M0_FAMILY


468 
	#__CLZ
 
__cmsis_Ÿr_þz_nÙ_aùive


	)

469 
	#__SSAT
 
__cmsis_Ÿr_s§t_nÙ_aùive


	)

470 
	#__USAT
 
__cmsis_Ÿr_u§t_nÙ_aùive


	)

471 
	#__RBIT
 
__cmsis_Ÿr_rb™_nÙ_aùive


	)

472 
	#__g‘_APSR
 
__cmsis_Ÿr_g‘_APSR_nÙ_aùive


	)

476 #ià(!((
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

477 (
defšed
 (
__FPU_USED
 ) && (
	g__FPU_USED
 == 1U)) ))

478 
	#__g‘_FPSCR
 
__cmsis_Ÿr_g‘_FPSR_nÙ_aùive


	)

479 
	#__£t_FPSCR
 
__cmsis_Ÿr_£t_FPSR_nÙ_aùive


	)

482 #ifdeà
__INTRINSICS_INCLUDED


483 #”rÜ 
šŒšsics
.
h
 
is
 
®»ady
 
šþuded
 
´eviou¦y
!

486 
	~<šŒšsics.h
>

488 #ià
__IAR_M0_FAMILY


490 #undeà
__CLZ


491 #undeà
__SSAT


492 #undeà
__USAT


493 #undeà
__RBIT


494 #undeà
__g‘_APSR


496 
__STATIC_INLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
d©a
)

498 ià(
d©a
 == 0U) {  32U; }

500 
ušt32_t
 
couÁ
 = 0U;

501 
ušt32_t
 
mask
 = 0x80000000U;

503 (
d©a
 & 
mask
) == 0U)

505 
couÁ
 += 1U;

506 
mask
 = mask >> 1U;

508  
couÁ
;

509 
	}
}

511 
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v
)

513 
ušt8_t
 
sc
 = 31U;

514 
ušt32_t
 
r
 = 
v
;

515 
v
 >>= 1U; v; v >>= 1U)

517 
r
 <<= 1U;

518 
r
 |ð
v
 & 1U;

519 
sc
--;

521  (
r
 << 
sc
);

522 
	}
}

524 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

526 
ušt32_t
 
»s
;

527 
	`__asm
("MRS %0,APSR" : "ô" (
»s
));

528  
»s
;

529 
	}
}

533 #ià(!((
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

534 (
defšed
 (
__FPU_USED
 ) && (
	g__FPU_USED
 == 1U)) ))

535 #undeà
__g‘_FPSCR


536 #undeà
__£t_FPSCR


537 
	#__g‘_FPSCR
(è(0)

	)

538 
	#__£t_FPSCR
(
VALUE
è(()VALUE)

	)

541 #´agm¨
dŸg_suµ»ss
=
Pe940


542 #´agm¨
dŸg_suµ»ss
=
Pe177


544 
	#__’abË_œq
 
__’abË_š‹¼u±


	)

545 
	#__di§bË_œq
 
__di§bË_š‹¼u±


	)

546 
	#__NOP
 
__no_Ý”©iÚ


	)

548 
	#__g‘_xPSR
 
__g‘_PSR


	)

550 #ià(!
defšed
(
__ARM_ARCH_6M__
) || __ARM_ARCH_6M__==0)

552 
__IAR_FT
 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 vÞ©ž*
±r
)

554  
	`__LDREX
((*)
±r
);

555 
	}
}

557 
__IAR_FT
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆvÞ©ž*
±r
)

559  
	`__STREX
(
v®ue
, (*)
±r
);

560 
	}
}

565 #ià(
__CORTEX_M
 >= 0x03)

567 
__IAR_FT
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

569 
ušt32_t
 
»suÉ
;

570 
	`__ASM
("RRX %0, %1" : "ô"(
»suÉ
è: "r" (
v®ue
) : "cc");

571 (
»suÉ
);

572 
	}
}

574 
__IAR_FT
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

576 
__asm
 vÞ©že("MSR BASEPRI_MAX,%0"::"r" (
v®ue
));

577 
	}
}

580 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

581 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

586 
__IAR_FT
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

588  (
Ý1
 >> 
Ý2
) | (op1 << (((op1)*8)-op2));

589 
	}
}

591 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

592 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) )

594 
__IAR_FT
 
ušt32_t
 
	$__g‘_MSPLIM
()

596 
ušt32_t
 
»s
;

597 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

598 (!
	`defšed
 (
__ARM_FEATURE_CMSE
 ) || (__ARM_FEATURE_CMSE < 3)))

600 
»s
 = 0U;

602 
__asm
 vÞ©že("MRS %0,MSPLIM" : "ô" (
»s
));

604  
»s
;

605 
	}
}

607 
__IAR_FT
 
	$__£t_MSPLIM
(
ušt32_t
 
v®ue
)

609 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

610 (!
	`defšed
 (
__ARM_FEATURE_CMSE
 ) || (__ARM_FEATURE_CMSE < 3)))

612 ()
v®ue
;

614 
__asm
 vÞ©že("MSR MSPLIM,%0" :: "r" (
v®ue
));

616 
	}
}

618 
__IAR_FT
 
ušt32_t
 
	$__g‘_PSPLIM
()

620 
ušt32_t
 
»s
;

621 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

622 (!
	`defšed
 (
__ARM_FEATURE_CMSE
 ) || (__ARM_FEATURE_CMSE < 3)))

624 
»s
 = 0U;

626 
__asm
 vÞ©že("MRS %0,PSPLIM" : "ô" (
»s
));

628  
»s
;

629 
	}
}

631 
__IAR_FT
 
	$__£t_PSPLIM
(
ušt32_t
 
v®ue
)

633 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

634 (!
	`defšed
 (
__ARM_FEATURE_CMSE
 ) || (__ARM_FEATURE_CMSE < 3)))

636 ()
v®ue
;

638 
__asm
 vÞ©že("MSR PSPLIM,%0" :: "r" (
v®ue
));

640 
	}
}

642 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

644 
ušt32_t
 
»s
;

645 
__asm
 vÞ©že("MRS %0,CONTROL_NS" : "ô" (
»s
));

646  
»s
;

647 
	}
}

649 
__IAR_FT
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
v®ue
)

651 
__asm
 vÞ©že("MSR CONTROL_NS,%0" :: "r" (
v®ue
));

652 
	}
}

654 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

656 
ušt32_t
 
»s
;

657 
__asm
 vÞ©že("MRS %0,PSP_NS" : "ô" (
»s
));

658  
»s
;

659 
	}
}

661 
__IAR_FT
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
v®ue
)

663 
__asm
 vÞ©že("MSR PSP_NS,%0" :: "r" (
v®ue
));

664 
	}
}

666 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

668 
ušt32_t
 
»s
;

669 
__asm
 vÞ©že("MRS %0,MSP_NS" : "ô" (
»s
));

670  
»s
;

671 
	}
}

673 
__IAR_FT
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
v®ue
)

675 
__asm
 vÞ©že("MSR MSP_NS,%0" :: "r" (
v®ue
));

676 
	}
}

678 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_SP_NS
()

680 
ušt32_t
 
»s
;

681 
__asm
 vÞ©že("MRS %0,SP_NS" : "ô" (
»s
));

682  
»s
;

683 
	}
}

684 
__IAR_FT
 
	$__TZ_£t_SP_NS
(
ušt32_t
 
v®ue
)

686 
__asm
 vÞ©že("MSR SP_NS,%0" :: "r" (
v®ue
));

687 
	}
}

689 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

691 
ušt32_t
 
»s
;

692 
__asm
 vÞ©že("MRS %0,PRIMASK_NS" : "ô" (
»s
));

693  
»s
;

694 
	}
}

696 
__IAR_FT
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
v®ue
)

698 
__asm
 vÞ©že("MSR PRIMASK_NS,%0" :: "r" (
v®ue
));

699 
	}
}

701 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

703 
ušt32_t
 
»s
;

704 
__asm
 vÞ©že("MRS %0,BASEPRI_NS" : "ô" (
»s
));

705  
»s
;

706 
	}
}

708 
__IAR_FT
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
v®ue
)

710 
__asm
 vÞ©že("MSR BASEPRI_NS,%0" :: "r" (
v®ue
));

711 
	}
}

713 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

715 
ušt32_t
 
»s
;

716 
__asm
 vÞ©že("MRS %0,FAULTMASK_NS" : "ô" (
»s
));

717  
»s
;

718 
	}
}

720 
__IAR_FT
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
v®ue
)

722 
__asm
 vÞ©že("MSR FAULTMASK_NS,%0" :: "r" (
v®ue
));

723 
	}
}

725 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

727 
ušt32_t
 
»s
;

728 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

729 (!
	`defšed
 (
__ARM_FEATURE_CMSE
 ) || (__ARM_FEATURE_CMSE < 3)))

731 
»s
 = 0U;

733 
__asm
 vÞ©že("MRS %0,PSPLIM_NS" : "ô" (
»s
));

735  
»s
;

736 
	}
}

738 
__IAR_FT
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
v®ue
)

740 #ià(!(
	`defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

741 (!
	`defšed
 (
__ARM_FEATURE_CMSE
 ) || (__ARM_FEATURE_CMSE < 3)))

743 ()
v®ue
;

745 
__asm
 vÞ©že("MSR PSPLIM_NS,%0" :: "r" (
v®ue
));

747 
	}
}

749 
__IAR_FT
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

751 
ušt32_t
 
»s
;

752 
__asm
 vÞ©že("MRS %0,MSPLIM_NS" : "ô" (
»s
));

753  
»s
;

754 
	}
}

756 
__IAR_FT
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
v®ue
)

758 
__asm
 vÞ©že("MSR MSPLIM_NS,%0" :: "r" (
v®ue
));

759 
	}
}

765 
	#__BKPT
(
v®ue
è
__asm
 vÞ©ž("BKPT %0" : : "i"(v®ue))

	)

767 #ià
__IAR_M0_FAMILY


768 
__STATIC_INLINE
 
št32_t
 
	$__SSAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

770 ià((
§t
 >= 1U) && (sat <= 32U))

772 cÚ¡ 
št32_t
 
max
 = (št32_t)((1U << (
§t
 - 1U)) - 1U);

773 cÚ¡ 
št32_t
 
mš
 = -1 - 
max
 ;

774 ià(
v®
 > 
max
)

776  
max
;

778 ià(
v®
 < 
mš
)

780  
mš
;

783  
v®
;

784 
	}
}

786 
__STATIC_INLINE
 
ušt32_t
 
	$__USAT
(
št32_t
 
v®
, 
ušt32_t
 
§t
)

788 ià(
§t
 <= 31U)

790 cÚ¡ 
ušt32_t
 
max
 = ((1U << 
§t
) - 1U);

791 ià(
v®
 > (
št32_t
)
max
)

793  
max
;

795 ià(
v®
 < 0)

800  (
ušt32_t
)
v®
;

801 
	}
}

804 #ià(
__CORTEX_M
 >= 0x03)

806 
__IAR_FT
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
addr
)

808 
ušt32_t
 
»s
;

809 
	`__ASM
("LDRBT %0, [%1]" : "ô" (
»s
è: "r" (
addr
) : "memory");

810  ((
ušt8_t
)
»s
);

811 
	}
}

813 
__IAR_FT
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
addr
)

815 
ušt32_t
 
»s
;

816 
	`__ASM
("LDRHT %0, [%1]" : "ô" (
»s
è: "r" (
addr
) : "memory");

817  ((
ušt16_t
)
»s
);

818 
	}
}

820 
__IAR_FT
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
addr
)

822 
ušt32_t
 
»s
;

823 
	`__ASM
("LDRT %0, [%1]" : "ô" (
»s
è: "r" (
addr
) : "memory");

824  
»s
;

825 
	}
}

827 
__IAR_FT
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

829 
	`__ASM
("STRBT %1, [%0]" : : "r" (
addr
), "r" ((
ušt32_t
)
v®ue
) : "memory");

830 
	}
}

832 
__IAR_FT
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

834 
	`__ASM
("STRHT %1, [%0]" : : "r" (
addr
), "r" ((
ušt32_t
)
v®ue
) : "memory");

835 
	}
}

837 
__IAR_FT
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

839 
	`__ASM
("STRT %1, [%0]" : : "r" (
addr
), "r" (
v®ue
) : "memory");

840 
	}
}

844 #ià((
defšed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

845 (
defšed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) )

848 
__IAR_FT
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

850 
ušt32_t
 
»s
;

851 
__ASM
 vÞ©ž("LDAB %0, [%1]" : "ô" (
»s
è: "r" (
±r
) : "memory");

852  ((
ušt8_t
)
»s
);

853 
	}
}

855 
__IAR_FT
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

857 
ušt32_t
 
»s
;

858 
__ASM
 vÞ©ž("LDAH %0, [%1]" : "ô" (
»s
è: "r" (
±r
) : "memory");

859  ((
ušt16_t
)
»s
);

860 
	}
}

862 
__IAR_FT
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

864 
ušt32_t
 
»s
;

865 
__ASM
 vÞ©ž("LDA %0, [%1]" : "ô" (
»s
è: "r" (
±r
) : "memory");

866  
»s
;

867 
	}
}

869 
__IAR_FT
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

871 
__ASM
 vÞ©ž("STLB %1, [%0]" :: "r" (
±r
), "r" (
v®ue
) : "memory");

872 
	}
}

874 
__IAR_FT
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

876 
__ASM
 vÞ©ž("STLH %1, [%0]" :: "r" (
±r
), "r" (
v®ue
) : "memory");

877 
	}
}

879 
__IAR_FT
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

881 
__ASM
 vÞ©ž("STL %1, [%0]" :: "r" (
±r
), "r" (
v®ue
) : "memory");

882 
	}
}

884 
__IAR_FT
 
ušt8_t
 
	$__LDAEXB
(vÞ©ž
ušt8_t
 *
±r
)

886 
ušt32_t
 
»s
;

887 
__ASM
 vÞ©ž("LDAEXB %0, [%1]" : "ô" (
»s
è: "r" (
±r
) : "memory");

888  ((
ušt8_t
)
»s
);

889 
	}
}

891 
__IAR_FT
 
ušt16_t
 
	$__LDAEXH
(vÞ©ž
ušt16_t
 *
±r
)

893 
ušt32_t
 
»s
;

894 
__ASM
 vÞ©ž("LDAEXH %0, [%1]" : "ô" (
»s
è: "r" (
±r
) : "memory");

895  ((
ušt16_t
)
»s
);

896 
	}
}

898 
__IAR_FT
 
ušt32_t
 
	$__LDAEX
(vÞ©ž
ušt32_t
 *
±r
)

900 
ušt32_t
 
»s
;

901 
__ASM
 vÞ©ž("LDAEX %0, [%1]" : "ô" (
»s
è: "r" (
±r
) : "memory");

902  
»s
;

903 
	}
}

905 
__IAR_FT
 
ušt32_t
 
	$__STLEXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

907 
ušt32_t
 
»s
;

908 
__ASM
 vÞ©ž("STLEXB %0, %2, [%1]" : "ô" (
»s
è: "r" (
±r
), "r" (
v®ue
) : "memory");

909  
»s
;

910 
	}
}

912 
__IAR_FT
 
ušt32_t
 
	$__STLEXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

914 
ušt32_t
 
»s
;

915 
__ASM
 vÞ©ž("STLEXH %0, %2, [%1]" : "ô" (
»s
è: "r" (
±r
), "r" (
v®ue
) : "memory");

916  
»s
;

917 
	}
}

919 
__IAR_FT
 
ušt32_t
 
	$__STLEX
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

921 
ušt32_t
 
»s
;

922 
__ASM
 vÞ©ž("STLEX %0, %2, [%1]" : "ô" (
»s
è: "r" (
±r
), "r" (
v®ue
) : "memory");

923  
»s
;

924 
	}
}

928 #undeà
__IAR_FT


929 #undeà
__IAR_M0_FAMILY


930 #undeà
__ICCARM_V8


932 #´agm¨
dŸg_deçuÉ
=
Pe940


933 #´agm¨
dŸg_deçuÉ
=
Pe177


	@Drivers/CMSIS/Include/cmsis_version.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CMSIS_VERSION_H


32 
	#__CMSIS_VERSION_H


	)

35 
	#__CM_CMSIS_VERSION_MAIN
 ( 5Uè

	)

36 
	#__CM_CMSIS_VERSION_SUB
 ( 1Uè

	)

37 
	#__CM_CMSIS_VERSION
 ((
__CM_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

38 
	g__CM_CMSIS_VERSION_SUB
 )

	@Drivers/CMSIS/Include/core_armv8mbl.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_ARMV8MBL_H_GENERIC


32 
	#__CORE_ARMV8MBL_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__ARMv8MBL_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__ARMv8MBL_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__ARMv8MBL_CMSIS_VERSION
 ((
__ARMv8MBL_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__ARMv8MBL_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 ( 2Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_ARMV8MBL_H_DEPENDANT


127 
	#__CORE_ARMV8MBL_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__ARMv8MBL_REV


136 
	#__ARMv8MBL_REV
 0x0000U

	)

140 #iâdeà
__FPU_PRESENT


141 
	#__FPU_PRESENT
 0U

	)

145 #iâdeà
__MPU_PRESENT


146 
	#__MPU_PRESENT
 0U

	)

150 #iâdeà
__SAUREGION_PRESENT


151 
	#__SAUREGION_PRESENT
 0U

	)

155 #iâdeà
__VTOR_PRESENT


156 
	#__VTOR_PRESENT
 0U

	)

160 #iâdeà
__NVIC_PRIO_BITS


161 
	#__NVIC_PRIO_BITS
 2U

	)

165 #iâdeà
__V’dÜ_SysTickCÚfig


166 
	#__V’dÜ_SysTickCÚfig
 0U

	)

170 #iâdeà
__ETM_PRESENT


171 
	#__ETM_PRESENT
 0U

	)

175 #iâdeà
__MTB_PRESENT


176 
	#__MTB_PRESENT
 0U

	)

190 #ifdeà
__ýlu¥lus


191 
	#__I
 vÞ©ž

	)

193 
	#__I
 vÞ©žcÚ¡

	)

195 
	#__O
 vÞ©ž

	)

196 
	#__IO
 vÞ©ž

	)

199 
	#__IM
 vÞ©žcÚ¡

	)

200 
	#__OM
 vÞ©ž

	)

201 
	#__IOM
 vÞ©ž

	)

237 
ušt32_t
 
_»£rved0
:28;

238 
ušt32_t
 
V
:1;

239 
ušt32_t
 
C
:1;

240 
ušt32_t
 
Z
:1;

241 
ušt32_t
 
N
:1;

242 } 
b
;

243 
ušt32_t
 
w
;

244 } 
	tAPSR_Ty³
;

247 
	#APSR_N_Pos
 31U

	)

248 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

250 
	#APSR_Z_Pos
 30U

	)

251 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

253 
	#APSR_C_Pos
 29U

	)

254 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

256 
	#APSR_V_Pos
 28U

	)

257 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

267 
ušt32_t
 
ISR
:9;

268 
ušt32_t
 
_»£rved0
:23;

269 } 
b
;

270 
ušt32_t
 
w
;

271 } 
	tIPSR_Ty³
;

274 
	#IPSR_ISR_Pos
 0U

	)

275 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
ušt32_t
 
ISR
:9;

286 
ušt32_t
 
_»£rved0
:15;

287 
ušt32_t
 
T
:1;

288 
ušt32_t
 
_»£rved1
:3;

289 
ušt32_t
 
V
:1;

290 
ušt32_t
 
C
:1;

291 
ušt32_t
 
Z
:1;

292 
ušt32_t
 
N
:1;

293 } 
b
;

294 
ušt32_t
 
w
;

295 } 
	txPSR_Ty³
;

298 
	#xPSR_N_Pos
 31U

	)

299 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

301 
	#xPSR_Z_Pos
 30U

	)

302 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

304 
	#xPSR_C_Pos
 29U

	)

305 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

307 
	#xPSR_V_Pos
 28U

	)

308 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

310 
	#xPSR_T_Pos
 24U

	)

311 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

313 
	#xPSR_ISR_Pos
 0U

	)

314 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

324 
ušt32_t
 
nPRIV
:1;

325 
ušt32_t
 
SPSEL
:1;

326 
ušt32_t
 
_»£rved1
:30;

327 } 
b
;

328 
ušt32_t
 
w
;

329 } 
	tCONTROL_Ty³
;

332 
	#CONTROL_SPSEL_Pos
 1U

	)

333 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

335 
	#CONTROL_nPRIV_Pos
 0U

	)

336 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

353 
__IOM
 
ušt32_t
 
ISER
[16U];

354 
ušt32_t
 
RESERVED0
[16U];

355 
__IOM
 
ušt32_t
 
ICER
[16U];

356 
ušt32_t
 
RSERVED1
[16U];

357 
__IOM
 
ušt32_t
 
ISPR
[16U];

358 
ušt32_t
 
RESERVED2
[16U];

359 
__IOM
 
ušt32_t
 
ICPR
[16U];

360 
ušt32_t
 
RESERVED3
[16U];

361 
__IOM
 
ušt32_t
 
IABR
[16U];

362 
ušt32_t
 
RESERVED4
[16U];

363 
__IOM
 
ušt32_t
 
ITNS
[16U];

364 
ušt32_t
 
RESERVED5
[16U];

365 
__IOM
 
ušt32_t
 
IPR
[124U];

366 } 
	tNVIC_Ty³
;

383 
__IM
 
ušt32_t
 
CPUID
;

384 
__IOM
 
ušt32_t
 
ICSR
;

385 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

386 
__IOM
 
ušt32_t
 
VTOR
;

388 
ušt32_t
 
RESERVED0
;

390 
__IOM
 
ušt32_t
 
AIRCR
;

391 
__IOM
 
ušt32_t
 
SCR
;

392 
__IOM
 
ušt32_t
 
CCR
;

393 
ušt32_t
 
RESERVED1
;

394 
__IOM
 
ušt32_t
 
SHPR
[2U];

395 
__IOM
 
ušt32_t
 
SHCSR
;

396 } 
	tSCB_Ty³
;

399 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

400 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

402 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

403 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

405 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

406 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

408 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

409 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

411 
	#SCB_CPUID_REVISION_Pos
 0U

	)

412 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

415 
	#SCB_ICSR_PENDNMISET_Pos
 31U

	)

416 
	#SCB_ICSR_PENDNMISET_Msk
 (1UL << 
SCB_ICSR_PENDNMISET_Pos
è

	)

418 
	#SCB_ICSR_NMIPENDSET_Pos
 
SCB_ICSR_PENDNMISET_Pos


	)

419 
	#SCB_ICSR_NMIPENDSET_Msk
 
SCB_ICSR_PENDNMISET_Msk


	)

421 
	#SCB_ICSR_PENDNMICLR_Pos
 30U

	)

422 
	#SCB_ICSR_PENDNMICLR_Msk
 (1UL << 
SCB_ICSR_PENDNMICLR_Pos
è

	)

424 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

425 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

427 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

428 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

430 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

431 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

434 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

436 
	#SCB_ICSR_STTNS_Pos
 24U

	)

437 
	#SCB_ICSR_STTNS_Msk
 (1UL << 
SCB_ICSR_STTNS_Pos
è

	)

439 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

440 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

442 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

443 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

445 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

446 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

448 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

449 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

454 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

456 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

457 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

461 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

462 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

464 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

465 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

467 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

468 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

470 
	#SCB_AIRCR_PRIS_Pos
 14U

	)

471 
	#SCB_AIRCR_PRIS_Msk
 (1UL << 
SCB_AIRCR_PRIS_Pos
è

	)

473 
	#SCB_AIRCR_BFHFNMINS_Pos
 13U

	)

474 
	#SCB_AIRCR_BFHFNMINS_Msk
 (1UL << 
SCB_AIRCR_BFHFNMINS_Pos
è

	)

476 
	#SCB_AIRCR_SYSRESETREQS_Pos
 3U

	)

477 
	#SCB_AIRCR_SYSRESETREQS_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQS_Pos
è

	)

479 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

482 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

486 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

487 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

489 
	#SCB_SCR_SLEEPDEEPS_Pos
 3U

	)

490 
	#SCB_SCR_SLEEPDEEPS_Msk
 (1UL << 
SCB_SCR_SLEEPDEEPS_Pos
è

	)

492 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

493 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

495 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

496 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

499 
	#SCB_CCR_BP_Pos
 18U

	)

500 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

502 
	#SCB_CCR_IC_Pos
 17U

	)

503 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

505 
	#SCB_CCR_DC_Pos
 16U

	)

506 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

508 
	#SCB_CCR_STKOFHFNMIGN_Pos
 10U

	)

509 
	#SCB_CCR_STKOFHFNMIGN_Msk
 (1UL << 
SCB_CCR_STKOFHFNMIGN_Pos
è

	)

511 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

512 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

514 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

515 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

517 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

518 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

520 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

521 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

524 
	#SCB_SHCSR_HARDFAULTPENDED_Pos
 21U

	)

525 
	#SCB_SHCSR_HARDFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTPENDED_Pos
è

	)

527 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

528 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

530 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

531 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

533 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

534 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

536 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

537 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

539 
	#SCB_SHCSR_NMIACT_Pos
 5U

	)

540 
	#SCB_SHCSR_NMIACT_Msk
 (1UL << 
SCB_SHCSR_NMIACT_Pos
è

	)

542 
	#SCB_SHCSR_HARDFAULTACT_Pos
 2U

	)

543 
	#SCB_SHCSR_HARDFAULTACT_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTACT_Pos
è

	)

560 
__IOM
 
ušt32_t
 
CTRL
;

561 
__IOM
 
ušt32_t
 
LOAD
;

562 
__IOM
 
ušt32_t
 
VAL
;

563 
__IM
 
ušt32_t
 
CALIB
;

564 } 
	tSysTick_Ty³
;

567 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

568 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

570 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

571 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

573 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

574 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

576 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

577 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

580 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

581 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

584 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

585 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

588 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

589 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

591 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

592 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

594 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

595 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

612 
__IOM
 
ušt32_t
 
CTRL
;

613 
ušt32_t
 
RESERVED0
[6U];

614 
__IM
 
ušt32_t
 
PCSR
;

615 
__IOM
 
ušt32_t
 
COMP0
;

616 
ušt32_t
 
RESERVED1
[1U];

617 
__IOM
 
ušt32_t
 
FUNCTION0
;

618 
ušt32_t
 
RESERVED2
[1U];

619 
__IOM
 
ušt32_t
 
COMP1
;

620 
ušt32_t
 
RESERVED3
[1U];

621 
__IOM
 
ušt32_t
 
FUNCTION1
;

622 
ušt32_t
 
RESERVED4
[1U];

623 
__IOM
 
ušt32_t
 
COMP2
;

624 
ušt32_t
 
RESERVED5
[1U];

625 
__IOM
 
ušt32_t
 
FUNCTION2
;

626 
ušt32_t
 
RESERVED6
[1U];

627 
__IOM
 
ušt32_t
 
COMP3
;

628 
ušt32_t
 
RESERVED7
[1U];

629 
__IOM
 
ušt32_t
 
FUNCTION3
;

630 
ušt32_t
 
RESERVED8
[1U];

631 
__IOM
 
ušt32_t
 
COMP4
;

632 
ušt32_t
 
RESERVED9
[1U];

633 
__IOM
 
ušt32_t
 
FUNCTION4
;

634 
ušt32_t
 
RESERVED10
[1U];

635 
__IOM
 
ušt32_t
 
COMP5
;

636 
ušt32_t
 
RESERVED11
[1U];

637 
__IOM
 
ušt32_t
 
FUNCTION5
;

638 
ušt32_t
 
RESERVED12
[1U];

639 
__IOM
 
ušt32_t
 
COMP6
;

640 
ušt32_t
 
RESERVED13
[1U];

641 
__IOM
 
ušt32_t
 
FUNCTION6
;

642 
ušt32_t
 
RESERVED14
[1U];

643 
__IOM
 
ušt32_t
 
COMP7
;

644 
ušt32_t
 
RESERVED15
[1U];

645 
__IOM
 
ušt32_t
 
FUNCTION7
;

646 
ušt32_t
 
RESERVED16
[1U];

647 
__IOM
 
ušt32_t
 
COMP8
;

648 
ušt32_t
 
RESERVED17
[1U];

649 
__IOM
 
ušt32_t
 
FUNCTION8
;

650 
ušt32_t
 
RESERVED18
[1U];

651 
__IOM
 
ušt32_t
 
COMP9
;

652 
ušt32_t
 
RESERVED19
[1U];

653 
__IOM
 
ušt32_t
 
FUNCTION9
;

654 
ušt32_t
 
RESERVED20
[1U];

655 
__IOM
 
ušt32_t
 
COMP10
;

656 
ušt32_t
 
RESERVED21
[1U];

657 
__IOM
 
ušt32_t
 
FUNCTION10
;

658 
ušt32_t
 
RESERVED22
[1U];

659 
__IOM
 
ušt32_t
 
COMP11
;

660 
ušt32_t
 
RESERVED23
[1U];

661 
__IOM
 
ušt32_t
 
FUNCTION11
;

662 
ušt32_t
 
RESERVED24
[1U];

663 
__IOM
 
ušt32_t
 
COMP12
;

664 
ušt32_t
 
RESERVED25
[1U];

665 
__IOM
 
ušt32_t
 
FUNCTION12
;

666 
ušt32_t
 
RESERVED26
[1U];

667 
__IOM
 
ušt32_t
 
COMP13
;

668 
ušt32_t
 
RESERVED27
[1U];

669 
__IOM
 
ušt32_t
 
FUNCTION13
;

670 
ušt32_t
 
RESERVED28
[1U];

671 
__IOM
 
ušt32_t
 
COMP14
;

672 
ušt32_t
 
RESERVED29
[1U];

673 
__IOM
 
ušt32_t
 
FUNCTION14
;

674 
ušt32_t
 
RESERVED30
[1U];

675 
__IOM
 
ušt32_t
 
COMP15
;

676 
ušt32_t
 
RESERVED31
[1U];

677 
__IOM
 
ušt32_t
 
FUNCTION15
;

678 } 
	tDWT_Ty³
;

681 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

682 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

684 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

685 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

687 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

688 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

690 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

691 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

693 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

694 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

697 
	#DWT_FUNCTION_ID_Pos
 27U

	)

698 
	#DWT_FUNCTION_ID_Msk
 (0x1FUL << 
DWT_FUNCTION_ID_Pos
è

	)

700 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

701 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

703 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

704 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

706 
	#DWT_FUNCTION_ACTION_Pos
 4U

	)

707 
	#DWT_FUNCTION_ACTION_Msk
 (0x3UL << 
DWT_FUNCTION_ACTION_Pos
è

	)

709 
	#DWT_FUNCTION_MATCH_Pos
 0U

	)

710 
	#DWT_FUNCTION_MATCH_Msk
 (0xFUL )

	)

727 
__IM
 
ušt32_t
 
SSPSR
;

728 
__IOM
 
ušt32_t
 
CSPSR
;

729 
ušt32_t
 
RESERVED0
[2U];

730 
__IOM
 
ušt32_t
 
ACPR
;

731 
ušt32_t
 
RESERVED1
[55U];

732 
__IOM
 
ušt32_t
 
SPPR
;

733 
ušt32_t
 
RESERVED2
[131U];

734 
__IM
 
ušt32_t
 
FFSR
;

735 
__IOM
 
ušt32_t
 
FFCR
;

736 
__IOM
 
ušt32_t
 
PSCR
;

737 
ušt32_t
 
RESERVED3
[809U];

738 
__OM
 
ušt32_t
 
LAR
;

739 
__IM
 
ušt32_t
 
LSR
;

740 
ušt32_t
 
RESERVED4
[4U];

741 
__IM
 
ušt32_t
 
TYPE
;

742 
__IM
 
ušt32_t
 
DEVTYPE
;

743 } 
	tTPI_Ty³
;

746 
	#TPI_ACPR_SWOSCALER_Pos
 0U

	)

747 
	#TPI_ACPR_SWOSCALER_Msk
 (0xFFFFUL )

	)

750 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

751 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

754 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

755 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

757 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

758 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

760 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

761 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

763 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

764 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

767 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

768 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

770 
	#TPI_FFCR_FOnMª_Pos
 6U

	)

771 
	#TPI_FFCR_FOnMª_Msk
 (0x1UL << 
TPI_FFCR_FOnMª_Pos
è

	)

773 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

774 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

777 
	#TPI_PSCR_PSCouÁ_Pos
 0U

	)

778 
	#TPI_PSCR_PSCouÁ_Msk
 (0x1FUL )

	)

781 
	#TPI_LSR_nTT_Pos
 1U

	)

782 
	#TPI_LSR_nTT_Msk
 (0x1UL << 
TPI_LSR_nTT_Pos
è

	)

784 
	#TPI_LSR_SLK_Pos
 1U

	)

785 
	#TPI_LSR_SLK_Msk
 (0x1UL << 
TPI_LSR_SLK_Pos
è

	)

787 
	#TPI_LSR_SLI_Pos
 0U

	)

788 
	#TPI_LSR_SLI_Msk
 (0x1UL )

	)

791 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

792 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

794 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

795 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

797 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

798 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

800 
	#TPI_DEVID_FIFOSZ_Pos
 6U

	)

801 
	#TPI_DEVID_FIFOSZ_Msk
 (0x7UL << 
TPI_DEVID_FIFOSZ_Pos
è

	)

804 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

805 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

807 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

808 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

813 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

826 
__IM
 
ušt32_t
 
TYPE
;

827 
__IOM
 
ušt32_t
 
CTRL
;

828 
__IOM
 
ušt32_t
 
RNR
;

829 
__IOM
 
ušt32_t
 
RBAR
;

830 
__IOM
 
ušt32_t
 
RLAR
;

831 
ušt32_t
 
RESERVED0
[7U];

833 
__IOM
 
ušt32_t
 
MAIR
[2];

835 
__IOM
 
ušt32_t
 
MAIR0
;

836 
__IOM
 
ušt32_t
 
MAIR1
;

839 } 
	tMPU_Ty³
;

841 
	#MPU_TYPE_RALIASES
 1U

	)

844 
	#MPU_TYPE_IREGION_Pos
 16U

	)

845 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

847 
	#MPU_TYPE_DREGION_Pos
 8U

	)

848 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

850 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

851 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

854 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

855 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

857 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

858 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

860 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

861 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

864 
	#MPU_RNR_REGION_Pos
 0U

	)

865 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

868 
	#MPU_RBAR_BASE_Pos
 5U

	)

869 
	#MPU_RBAR_BASE_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_BASE_Pos
è

	)

871 
	#MPU_RBAR_SH_Pos
 3U

	)

872 
	#MPU_RBAR_SH_Msk
 (0x3UL << 
MPU_RBAR_SH_Pos
è

	)

874 
	#MPU_RBAR_AP_Pos
 1U

	)

875 
	#MPU_RBAR_AP_Msk
 (0x3UL << 
MPU_RBAR_AP_Pos
è

	)

877 
	#MPU_RBAR_XN_Pos
 0U

	)

878 
	#MPU_RBAR_XN_Msk
 (01UL )

	)

881 
	#MPU_RLAR_LIMIT_Pos
 5U

	)

882 
	#MPU_RLAR_LIMIT_Msk
 (0x7FFFFFFUL << 
MPU_RLAR_LIMIT_Pos
è

	)

884 
	#MPU_RLAR_A‰rIndx_Pos
 1U

	)

885 
	#MPU_RLAR_A‰rIndx_Msk
 (0x7UL << 
MPU_RLAR_A‰rIndx_Pos
è

	)

887 
	#MPU_RLAR_EN_Pos
 0U

	)

888 
	#MPU_RLAR_EN_Msk
 (1UL )

	)

891 
	#MPU_MAIR0_A‰r3_Pos
 24U

	)

892 
	#MPU_MAIR0_A‰r3_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r3_Pos
è

	)

894 
	#MPU_MAIR0_A‰r2_Pos
 16U

	)

895 
	#MPU_MAIR0_A‰r2_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r2_Pos
è

	)

897 
	#MPU_MAIR0_A‰r1_Pos
 8U

	)

898 
	#MPU_MAIR0_A‰r1_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r1_Pos
è

	)

900 
	#MPU_MAIR0_A‰r0_Pos
 0U

	)

901 
	#MPU_MAIR0_A‰r0_Msk
 (0xFFUL )

	)

904 
	#MPU_MAIR1_A‰r7_Pos
 24U

	)

905 
	#MPU_MAIR1_A‰r7_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r7_Pos
è

	)

907 
	#MPU_MAIR1_A‰r6_Pos
 16U

	)

908 
	#MPU_MAIR1_A‰r6_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r6_Pos
è

	)

910 
	#MPU_MAIR1_A‰r5_Pos
 8U

	)

911 
	#MPU_MAIR1_A‰r5_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r5_Pos
è

	)

913 
	#MPU_MAIR1_A‰r4_Pos
 0U

	)

914 
	#MPU_MAIR1_A‰r4_Msk
 (0xFFUL )

	)

920 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

933 
__IOM
 
ušt32_t
 
CTRL
;

934 
__IM
 
ušt32_t
 
TYPE
;

935 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

936 
__IOM
 
ušt32_t
 
RNR
;

937 
__IOM
 
ušt32_t
 
RBAR
;

938 
__IOM
 
ušt32_t
 
RLAR
;

940 } 
	tSAU_Ty³
;

943 
	#SAU_CTRL_ALLNS_Pos
 1U

	)

944 
	#SAU_CTRL_ALLNS_Msk
 (1UL << 
SAU_CTRL_ALLNS_Pos
è

	)

946 
	#SAU_CTRL_ENABLE_Pos
 0U

	)

947 
	#SAU_CTRL_ENABLE_Msk
 (1UL )

	)

950 
	#SAU_TYPE_SREGION_Pos
 0U

	)

951 
	#SAU_TYPE_SREGION_Msk
 (0xFFUL )

	)

953 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

955 
	#SAU_RNR_REGION_Pos
 0U

	)

956 
	#SAU_RNR_REGION_Msk
 (0xFFUL )

	)

959 
	#SAU_RBAR_BADDR_Pos
 5U

	)

960 
	#SAU_RBAR_BADDR_Msk
 (0x7FFFFFFUL << 
SAU_RBAR_BADDR_Pos
è

	)

963 
	#SAU_RLAR_LADDR_Pos
 5U

	)

964 
	#SAU_RLAR_LADDR_Msk
 (0x7FFFFFFUL << 
SAU_RLAR_LADDR_Pos
è

	)

966 
	#SAU_RLAR_NSC_Pos
 1U

	)

967 
	#SAU_RLAR_NSC_Msk
 (1UL << 
SAU_RLAR_NSC_Pos
è

	)

969 
	#SAU_RLAR_ENABLE_Pos
 0U

	)

970 
	#SAU_RLAR_ENABLE_Msk
 (1UL )

	)

990 
__IOM
 
ušt32_t
 
DHCSR
;

991 
__OM
 
ušt32_t
 
DCRSR
;

992 
__IOM
 
ušt32_t
 
DCRDR
;

993 
__IOM
 
ušt32_t
 
DEMCR
;

994 
ušt32_t
 
RESERVED4
[1U];

995 
__IOM
 
ušt32_t
 
DAUTHCTRL
;

996 
__IOM
 
ušt32_t
 
DSCSR
;

997 } 
	tCÜeDebug_Ty³
;

1000 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1001 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1003 
	#CÜeDebug_DHCSR_S_RESTART_ST_Pos
 26U

	)

1004 
	#CÜeDebug_DHCSR_S_RESTART_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESTART_ST_Pos
è

	)

1006 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1007 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1009 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1010 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1012 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1013 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1015 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1016 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1018 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1019 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1021 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1022 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1024 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1025 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1027 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1028 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1030 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1031 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1033 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1034 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1037 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1038 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1040 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1041 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1044 
	#CÜeDebug_DEMCR_DWTENA_Pos
 24U

	)

1045 
	#CÜeDebug_DEMCR_DWTENA_Msk
 (1UL << 
CÜeDebug_DEMCR_DWTENA_Pos
è

	)

1047 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1048 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1050 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1051 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1054 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
 3U

	)

1055 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
è

	)

1057 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
 2U

	)

1058 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
è

	)

1060 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
 1U

	)

1061 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
è

	)

1063 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Pos
 0U

	)

1064 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Msk
 (1UL )

	)

1067 
	#CÜeDebug_DSCSR_CDS_Pos
 16U

	)

1068 
	#CÜeDebug_DSCSR_CDS_Msk
 (1UL << 
CÜeDebug_DSCSR_CDS_Pos
è

	)

1070 
	#CÜeDebug_DSCSR_SBRSEL_Pos
 1U

	)

1071 
	#CÜeDebug_DSCSR_SBRSEL_Msk
 (1UL << 
CÜeDebug_DSCSR_SBRSEL_Pos
è

	)

1073 
	#CÜeDebug_DSCSR_SBRSELEN_Pos
 0U

	)

1074 
	#CÜeDebug_DSCSR_SBRSELEN_Msk
 (1UL )

	)

1092 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1100 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1113 
	#SCS_BASE
 (0xE000E000ULè

	)

1114 
	#DWT_BASE
 (0xE0001000ULè

	)

1115 
	#TPI_BASE
 (0xE0040000ULè

	)

1116 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1117 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1118 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1119 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1122 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1123 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1124 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1125 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1126 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1127 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
 )

	)

1129 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1130 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1131 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1134 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1135 
	#SAU_BASE
 (
SCS_BASE
 + 0x0DD0ULè

	)

1136 
	#SAU
 ((
SAU_Ty³
 *è
SAU_BASE
 )

	)

1139 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1140 
	#SCS_BASE_NS
 (0xE002E000ULè

	)

1141 
	#CÜeDebug_BASE_NS
 (0xE002EDF0ULè

	)

1142 
	#SysTick_BASE_NS
 (
SCS_BASE_NS
 + 0x0010ULè

	)

1143 
	#NVIC_BASE_NS
 (
SCS_BASE_NS
 + 0x0100ULè

	)

1144 
	#SCB_BASE_NS
 (
SCS_BASE_NS
 + 0x0D00ULè

	)

1146 
	#SCB_NS
 ((
SCB_Ty³
 *è
SCB_BASE_NS
 )

	)

1147 
	#SysTick_NS
 ((
SysTick_Ty³
 *è
SysTick_BASE_NS
 )

	)

1148 
	#NVIC_NS
 ((
NVIC_Ty³
 *è
NVIC_BASE_NS
 )

	)

1149 
	#CÜeDebug_NS
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE_NS
è

	)

1151 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1152 
	#MPU_BASE_NS
 (
SCS_BASE_NS
 + 0x0D90ULè

	)

1153 
	#MPU_NS
 ((
MPU_Ty³
 *è
MPU_BASE_NS
 )

	)

1182 #ifdeà
CMSIS_NVIC_VIRTUAL


1183 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1184 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1186 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1188 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1189 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1190 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1191 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1192 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1193 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1194 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1195 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1196 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1197 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1198 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1199 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1202 #ifdeà
CMSIS_VECTAB_VIRTUAL


1203 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1204 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1206 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1208 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1209 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1212 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1218 
	#FNC_RETURN
 (0xFEFFFFFFULè

	)

1221 
	#EXC_RETURN_PREFIX
 (0xFF000000ULè

	)

1222 
	#EXC_RETURN_S
 (0x00000040ULè

	)

1223 
	#EXC_RETURN_DCRS
 (0x00000020ULè

	)

1224 
	#EXC_RETURN_FTYPE
 (0x00000010ULè

	)

1225 
	#EXC_RETURN_MODE
 (0x00000008ULè

	)

1226 
	#EXC_RETURN_SPSEL
 (0x00000002ULè

	)

1227 
	#EXC_RETURN_ES
 (0x00000001ULè

	)

1230 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

1231 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125AULè

	)

1233 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125BULè

	)

1239 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

1240 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

1241 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

1243 
	#__NVIC_S‘PriÜ™yGroupšg
(
X
è()(X)

	)

1244 
	#__NVIC_G‘PriÜ™yGroupšg
(è(0U)

	)

1252 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1254 ià((
št32_t
)(
IRQn
) >= 0)

1256 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1269 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1271 ià((
št32_t
)(
IRQn
) >= 0)

1273 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1288 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1290 ià((
št32_t
)(
IRQn
) >= 0)

1292 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1293 
__DSB
();

1294 
__ISB
();

1307 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1309 ià((
št32_t
)(
IRQn
) >= 0)

1311 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1326 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1328 ià((
št32_t
)(
IRQn
) >= 0)

1330 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1341 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1343 ià((
št32_t
)(
IRQn
) >= 0)

1345 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1358 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1360 ià((
št32_t
)(
IRQn
) >= 0)

1362 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1371 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1380 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

1382 ià((
št32_t
)(
IRQn
) >= 0)

1384 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1401 
__STATIC_INLINE
 
ušt32_t
 
NVIC_S‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

1403 ià((
št32_t
)(
IRQn
) >= 0)

1405 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

1406 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_CË¬T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

1425 ià((
št32_t
)(
IRQn
) >= 0)

1427 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

1428 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1447 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1449 ià((
št32_t
)(
IRQn
) >= 0)

1451 
NVIC
->
IPR
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1452 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1456 
SCB
->
SHPR
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1457 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1471 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1474 ià((
št32_t
)(
IRQn
) >= 0)

1476 ((
ušt32_t
)(((
NVIC
->
IPR
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1480 ((
ušt32_t
)(((
SCB
->
SHPR
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1496 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1498 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1499 
ušt32_t
 
P»em±PriÜ™yB™s
;

1500 
ušt32_t
 
SubPriÜ™yB™s
;

1502 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1503 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1506 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1507 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1523 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1525 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1526 
ušt32_t
 
P»em±PriÜ™yB™s
;

1527 
ušt32_t
 
SubPriÜ™yB™s
;

1529 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1530 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1532 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1533 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1547 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1549 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

1550 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1552 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

1554 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

1566 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1568 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

1569 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1571 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

1573  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

1581 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1583 
__DSB
();

1585 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1586 
SCB_AIRCR_SYSRESETREQ_Msk
);

1587 
__DSB
();

1591 
__NOP
();

1595 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1602 
__STATIC_INLINE
 
TZ_NVIC_EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1604 ià((
št32_t
)(
IRQn
) >= 0)

1606 
NVIC_NS
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1619 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1621 ià((
št32_t
)(
IRQn
) >= 0)

1623 ((
ušt32_t
)(((
NVIC_NS
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1638 
__STATIC_INLINE
 
TZ_NVIC_Di§bËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1640 ià((
št32_t
)(
IRQn
) >= 0)

1642 
NVIC_NS
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1655 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1657 ià((
št32_t
)(
IRQn
) >= 0)

1659 ((
ušt32_t
)(((
NVIC_NS
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1674 
__STATIC_INLINE
 
TZ_NVIC_S‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1676 ià((
št32_t
)(
IRQn
) >= 0)

1678 
NVIC_NS
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1689 
__STATIC_INLINE
 
TZ_NVIC_CË¬P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1691 ià((
št32_t
)(
IRQn
) >= 0)

1693 
NVIC_NS
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1706 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘Aùive_NS
(
IRQn_Ty³
 
IRQn
)

1708 ià((
št32_t
)(
IRQn
) >= 0)

1710 ((
ušt32_t
)(((
NVIC_NS
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1728 
__STATIC_INLINE
 
TZ_NVIC_S‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1730 ià((
št32_t
)(
IRQn
) >= 0)

1732 
NVIC_NS
->
IPR
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1733 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1737 
SCB_NS
->
SHPR
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1738 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1751 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
)

1754 ià((
št32_t
)(
IRQn
) >= 0)

1756 ((
ušt32_t
)(((
NVIC_NS
->
IPR
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1760 ((
ušt32_t
)(((
SCB_NS
->
SHPR
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1769 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1771 
	~"mpu_¬mv8.h
"

1791 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1809 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1815 
__STATIC_INLINE
 
TZ_SAU_EÇbË
()

1817 
SAU
->
CTRL
 |ð(
SAU_CTRL_ENABLE_Msk
);

1826 
__STATIC_INLINE
 
TZ_SAU_Di§bË
()

1828 
SAU
->
CTRL
 &ð~(
SAU_CTRL_ENABLE_Msk
);

1846 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

1859 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1861 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1866 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1867 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1868 
SysTick
->
VAL
 = 0UL;

1869 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1870 
SysTick_CTRL_TICKINT_Msk
 |

1871 
SysTick_CTRL_ENABLE_Msk
;

1875 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1888 
__STATIC_INLINE
 
ušt32_t
 
TZ_SysTick_CÚfig_NS
(ušt32_ˆ
ticks
)

1890 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1895 
SysTick_NS
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1896 
TZ_NVIC_S‘PriÜ™y_NS
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1897 
SysTick_NS
->
VAL
 = 0UL;

1898 
SysTick_NS
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1899 
SysTick_CTRL_TICKINT_Msk
 |

1900 
SysTick_CTRL_ENABLE_Msk
;

1912 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_armv8mml.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_ARMV8MML_H_GENERIC


32 
	#__CORE_ARMV8MML_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__ARMv8MML_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__ARMv8MML_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__ARMv8MML_CMSIS_VERSION
 ((
__ARMv8MML_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__ARMv8MML_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (81Uè

	)

76 #ià
defšed
 ( 
__CC_ARM
 )

77 #ià
defšed
 
__TARGET_FPU_VFP


78 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #ià
defšed
(
__ARM_FEATURE_DSP
)

89 #ià
defšed
(
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

90 
	#__DSP_USED
 1U

	)

93 
	#__DSP_USED
 0U

	)

96 
	#__DSP_USED
 0U

	)

99 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

100 #ià
defšed
 
__ARM_PCS_VFP


101 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

102 
	#__FPU_USED
 1U

	)

105 
	#__FPU_USED
 0U

	)

108 
	#__FPU_USED
 0U

	)

111 #ià
defšed
(
__ARM_FEATURE_DSP
)

112 #ià
defšed
(
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

113 
	#__DSP_USED
 1U

	)

116 
	#__DSP_USED
 0U

	)

119 
	#__DSP_USED
 0U

	)

122 #–ià
defšed
 ( 
__GNUC__
 )

123 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

124 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

125 
	#__FPU_USED
 1U

	)

128 
	#__FPU_USED
 0U

	)

131 
	#__FPU_USED
 0U

	)

134 #ià
defšed
(
__ARM_FEATURE_DSP
)

135 #ià
defšed
(
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

136 
	#__DSP_USED
 1U

	)

139 
	#__DSP_USED
 0U

	)

142 
	#__DSP_USED
 0U

	)

145 #–ià
defšed
 ( 
__ICCARM__
 )

146 #ià
defšed
 
__ARMVFP__


147 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

148 
	#__FPU_USED
 1U

	)

151 
	#__FPU_USED
 0U

	)

154 
	#__FPU_USED
 0U

	)

157 #ià
defšed
(
__ARM_FEATURE_DSP
)

158 #ià
defšed
(
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

159 
	#__DSP_USED
 1U

	)

162 
	#__DSP_USED
 0U

	)

165 
	#__DSP_USED
 0U

	)

168 #–ià
defšed
 ( 
__TI_ARM__
 )

169 #ià
defšed
 
__TI_VFP_SUPPORT__


170 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

171 
	#__FPU_USED
 1U

	)

174 
	#__FPU_USED
 0U

	)

177 
	#__FPU_USED
 0U

	)

180 #–ià
defšed
 ( 
__TASKING__
 )

181 #ià
defšed
 
__FPU_VFP__


182 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

183 
	#__FPU_USED
 1U

	)

186 
	#__FPU_USED
 0U

	)

189 
	#__FPU_USED
 0U

	)

192 #–ià
defšed
 ( 
__CSMC__
 )

193 #iàÐ
__CSMC__
 & 0x400U)

194 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

195 
	#__FPU_USED
 1U

	)

198 
	#__FPU_USED
 0U

	)

201 
	#__FPU_USED
 0U

	)

206 
	~"cmsis_compž”.h
"

209 #ifdeà
__ýlu¥lus


215 #iâdeà
__CMSIS_GENERIC


217 #iâdeà
__CORE_ARMV8MML_H_DEPENDANT


218 
	#__CORE_ARMV8MML_H_DEPENDANT


	)

220 #ifdeà
__ýlu¥lus


225 #ià
defšed
 
__CHECK_DEVICE_DEFINES


226 #iâdeà
__ARMv8MML_REV


227 
	#__ARMv8MML_REV
 0x0000U

	)

231 #iâdeà
__FPU_PRESENT


232 
	#__FPU_PRESENT
 0U

	)

236 #iâdeà
__MPU_PRESENT


237 
	#__MPU_PRESENT
 0U

	)

241 #iâdeà
__SAUREGION_PRESENT


242 
	#__SAUREGION_PRESENT
 0U

	)

246 #iâdeà
__DSP_PRESENT


247 
	#__DSP_PRESENT
 0U

	)

251 #iâdeà
__NVIC_PRIO_BITS


252 
	#__NVIC_PRIO_BITS
 3U

	)

256 #iâdeà
__V’dÜ_SysTickCÚfig


257 
	#__V’dÜ_SysTickCÚfig
 0U

	)

270 #ifdeà
__ýlu¥lus


271 
	#__I
 vÞ©ž

	)

273 
	#__I
 vÞ©žcÚ¡

	)

275 
	#__O
 vÞ©ž

	)

276 
	#__IO
 vÞ©ž

	)

279 
	#__IM
 vÞ©žcÚ¡

	)

280 
	#__OM
 vÞ©ž

	)

281 
	#__IOM
 vÞ©ž

	)

318 
ušt32_t
 
_»£rved0
:16;

319 
ušt32_t
 
GE
:4;

320 
ušt32_t
 
_»£rved1
:7;

321 
ušt32_t
 
Q
:1;

322 
ušt32_t
 
V
:1;

323 
ušt32_t
 
C
:1;

324 
ušt32_t
 
Z
:1;

325 
ušt32_t
 
N
:1;

326 } 
b
;

327 
ušt32_t
 
w
;

328 } 
	tAPSR_Ty³
;

331 
	#APSR_N_Pos
 31U

	)

332 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

334 
	#APSR_Z_Pos
 30U

	)

335 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

337 
	#APSR_C_Pos
 29U

	)

338 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

340 
	#APSR_V_Pos
 28U

	)

341 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

343 
	#APSR_Q_Pos
 27U

	)

344 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

346 
	#APSR_GE_Pos
 16U

	)

347 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

357 
ušt32_t
 
ISR
:9;

358 
ušt32_t
 
_»£rved0
:23;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tIPSR_Ty³
;

364 
	#IPSR_ISR_Pos
 0U

	)

365 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

375 
ušt32_t
 
ISR
:9;

376 
ušt32_t
 
_»£rved0
:7;

377 
ušt32_t
 
GE
:4;

378 
ušt32_t
 
_»£rved1
:4;

379 
ušt32_t
 
T
:1;

380 
ušt32_t
 
IT
:2;

381 
ušt32_t
 
Q
:1;

382 
ušt32_t
 
V
:1;

383 
ušt32_t
 
C
:1;

384 
ušt32_t
 
Z
:1;

385 
ušt32_t
 
N
:1;

386 } 
b
;

387 
ušt32_t
 
w
;

388 } 
	txPSR_Ty³
;

391 
	#xPSR_N_Pos
 31U

	)

392 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

394 
	#xPSR_Z_Pos
 30U

	)

395 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

397 
	#xPSR_C_Pos
 29U

	)

398 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

400 
	#xPSR_V_Pos
 28U

	)

401 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

403 
	#xPSR_Q_Pos
 27U

	)

404 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

406 
	#xPSR_IT_Pos
 25U

	)

407 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

409 
	#xPSR_T_Pos
 24U

	)

410 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

412 
	#xPSR_GE_Pos
 16U

	)

413 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

415 
	#xPSR_ISR_Pos
 0U

	)

416 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

426 
ušt32_t
 
nPRIV
:1;

427 
ušt32_t
 
SPSEL
:1;

428 
ušt32_t
 
FPCA
:1;

429 
ušt32_t
 
SFPA
:1;

430 
ušt32_t
 
_»£rved1
:28;

431 } 
b
;

432 
ušt32_t
 
w
;

433 } 
	tCONTROL_Ty³
;

436 
	#CONTROL_SFPA_Pos
 3U

	)

437 
	#CONTROL_SFPA_Msk
 (1UL << 
CONTROL_SFPA_Pos
è

	)

439 
	#CONTROL_FPCA_Pos
 2U

	)

440 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

442 
	#CONTROL_SPSEL_Pos
 1U

	)

443 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

445 
	#CONTROL_nPRIV_Pos
 0U

	)

446 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

463 
__IOM
 
ušt32_t
 
ISER
[16U];

464 
ušt32_t
 
RESERVED0
[16U];

465 
__IOM
 
ušt32_t
 
ICER
[16U];

466 
ušt32_t
 
RSERVED1
[16U];

467 
__IOM
 
ušt32_t
 
ISPR
[16U];

468 
ušt32_t
 
RESERVED2
[16U];

469 
__IOM
 
ušt32_t
 
ICPR
[16U];

470 
ušt32_t
 
RESERVED3
[16U];

471 
__IOM
 
ušt32_t
 
IABR
[16U];

472 
ušt32_t
 
RESERVED4
[16U];

473 
__IOM
 
ušt32_t
 
ITNS
[16U];

474 
ušt32_t
 
RESERVED5
[16U];

475 
__IOM
 
ušt8_t
 
IPR
[496U];

476 
ušt32_t
 
RESERVED6
[580U];

477 
__OM
 
ušt32_t
 
STIR
;

478 } 
	tNVIC_Ty³
;

481 
	#NVIC_STIR_INTID_Pos
 0U

	)

482 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

499 
__IM
 
ušt32_t
 
CPUID
;

500 
__IOM
 
ušt32_t
 
ICSR
;

501 
__IOM
 
ušt32_t
 
VTOR
;

502 
__IOM
 
ušt32_t
 
AIRCR
;

503 
__IOM
 
ušt32_t
 
SCR
;

504 
__IOM
 
ušt32_t
 
CCR
;

505 
__IOM
 
ušt8_t
 
SHPR
[12U];

506 
__IOM
 
ušt32_t
 
SHCSR
;

507 
__IOM
 
ušt32_t
 
CFSR
;

508 
__IOM
 
ušt32_t
 
HFSR
;

509 
__IOM
 
ušt32_t
 
DFSR
;

510 
__IOM
 
ušt32_t
 
MMFAR
;

511 
__IOM
 
ušt32_t
 
BFAR
;

512 
__IOM
 
ušt32_t
 
AFSR
;

513 
__IM
 
ušt32_t
 
ID_PFR
[2U];

514 
__IM
 
ušt32_t
 
ID_DFR
;

515 
__IM
 
ušt32_t
 
ID_ADR
;

516 
__IM
 
ušt32_t
 
ID_MMFR
[4U];

517 
__IM
 
ušt32_t
 
ID_ISAR
[6U];

518 
__IM
 
ušt32_t
 
CLIDR
;

519 
__IM
 
ušt32_t
 
CTR
;

520 
__IM
 
ušt32_t
 
CCSIDR
;

521 
__IOM
 
ušt32_t
 
CSSELR
;

522 
__IOM
 
ušt32_t
 
CPACR
;

523 
__IOM
 
ušt32_t
 
NSACR
;

524 
ušt32_t
 
RESERVED3
[92U];

525 
__OM
 
ušt32_t
 
STIR
;

526 
ušt32_t
 
RESERVED4
[15U];

527 
__IM
 
ušt32_t
 
MVFR0
;

528 
__IM
 
ušt32_t
 
MVFR1
;

529 
__IM
 
ušt32_t
 
MVFR2
;

530 
ušt32_t
 
RESERVED5
[1U];

531 
__OM
 
ušt32_t
 
ICIALLU
;

532 
ušt32_t
 
RESERVED6
[1U];

533 
__OM
 
ušt32_t
 
ICIMVAU
;

534 
__OM
 
ušt32_t
 
DCIMVAC
;

535 
__OM
 
ušt32_t
 
DCISW
;

536 
__OM
 
ušt32_t
 
DCCMVAU
;

537 
__OM
 
ušt32_t
 
DCCMVAC
;

538 
__OM
 
ušt32_t
 
DCCSW
;

539 
__OM
 
ušt32_t
 
DCCIMVAC
;

540 
__OM
 
ušt32_t
 
DCCISW
;

541 
ušt32_t
 
RESERVED7
[6U];

542 
__IOM
 
ušt32_t
 
ITCMCR
;

543 
__IOM
 
ušt32_t
 
DTCMCR
;

544 
__IOM
 
ušt32_t
 
AHBPCR
;

545 
__IOM
 
ušt32_t
 
CACR
;

546 
__IOM
 
ušt32_t
 
AHBSCR
;

547 
ušt32_t
 
RESERVED8
[1U];

548 
__IOM
 
ušt32_t
 
ABFSR
;

549 } 
	tSCB_Ty³
;

552 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

553 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

555 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

556 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

558 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

559 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

561 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

562 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

564 
	#SCB_CPUID_REVISION_Pos
 0U

	)

565 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

568 
	#SCB_ICSR_PENDNMISET_Pos
 31U

	)

569 
	#SCB_ICSR_PENDNMISET_Msk
 (1UL << 
SCB_ICSR_PENDNMISET_Pos
è

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 
SCB_ICSR_PENDNMISET_Pos


	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 
SCB_ICSR_PENDNMISET_Msk


	)

574 
	#SCB_ICSR_PENDNMICLR_Pos
 30U

	)

575 
	#SCB_ICSR_PENDNMICLR_Msk
 (1UL << 
SCB_ICSR_PENDNMICLR_Pos
è

	)

577 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

578 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

580 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

581 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

583 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

584 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

586 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

587 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

589 
	#SCB_ICSR_STTNS_Pos
 24U

	)

590 
	#SCB_ICSR_STTNS_Msk
 (1UL << 
SCB_ICSR_STTNS_Pos
è

	)

592 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

593 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

595 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

596 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

598 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

599 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

601 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

602 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

604 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

605 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

608 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

609 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

612 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

613 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

615 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

616 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

618 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

619 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

621 
	#SCB_AIRCR_PRIS_Pos
 14U

	)

622 
	#SCB_AIRCR_PRIS_Msk
 (1UL << 
SCB_AIRCR_PRIS_Pos
è

	)

624 
	#SCB_AIRCR_BFHFNMINS_Pos
 13U

	)

625 
	#SCB_AIRCR_BFHFNMINS_Msk
 (1UL << 
SCB_AIRCR_BFHFNMINS_Pos
è

	)

627 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

628 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

630 
	#SCB_AIRCR_SYSRESETREQS_Pos
 3U

	)

631 
	#SCB_AIRCR_SYSRESETREQS_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQS_Pos
è

	)

633 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

634 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

636 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

637 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

640 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

641 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

643 
	#SCB_SCR_SLEEPDEEPS_Pos
 3U

	)

644 
	#SCB_SCR_SLEEPDEEPS_Msk
 (1UL << 
SCB_SCR_SLEEPDEEPS_Pos
è

	)

646 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

647 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

649 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

650 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

653 
	#SCB_CCR_BP_Pos
 18U

	)

654 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

656 
	#SCB_CCR_IC_Pos
 17U

	)

657 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

659 
	#SCB_CCR_DC_Pos
 16U

	)

660 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

662 
	#SCB_CCR_STKOFHFNMIGN_Pos
 10U

	)

663 
	#SCB_CCR_STKOFHFNMIGN_Msk
 (1UL << 
SCB_CCR_STKOFHFNMIGN_Pos
è

	)

665 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

666 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

668 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

669 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

671 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

672 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

674 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

675 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

678 
	#SCB_SHCSR_HARDFAULTPENDED_Pos
 21U

	)

679 
	#SCB_SHCSR_HARDFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_SECUREFAULTPENDED_Pos
 20U

	)

682 
	#SCB_SHCSR_SECUREFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_SECUREFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_SECUREFAULTENA_Pos
 19U

	)

685 
	#SCB_SHCSR_SECUREFAULTENA_Msk
 (1UL << 
SCB_SHCSR_SECUREFAULTENA_Pos
è

	)

687 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

688 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

690 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

691 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

693 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

694 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

697 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

699 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

700 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

702 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

703 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

705 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

706 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

708 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

709 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

711 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

712 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

714 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

715 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

717 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

718 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

720 
	#SCB_SHCSR_NMIACT_Pos
 5U

	)

721 
	#SCB_SHCSR_NMIACT_Msk
 (1UL << 
SCB_SHCSR_NMIACT_Pos
è

	)

723 
	#SCB_SHCSR_SECUREFAULTACT_Pos
 4U

	)

724 
	#SCB_SHCSR_SECUREFAULTACT_Msk
 (1UL << 
SCB_SHCSR_SECUREFAULTACT_Pos
è

	)

726 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

727 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

729 
	#SCB_SHCSR_HARDFAULTACT_Pos
 2U

	)

730 
	#SCB_SHCSR_HARDFAULTACT_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTACT_Pos
è

	)

732 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

733 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

735 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

736 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

739 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

740 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

742 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

743 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

745 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

746 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

749 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

750 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

752 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5Uè

	)

753 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
è

	)

755 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

756 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

758 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

759 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

761 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

762 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

764 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

765 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

768 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

769 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

771 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5Uè

	)

772 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
è

	)

774 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

775 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

777 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

778 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

780 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

781 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

783 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

784 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

786 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

787 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

790 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

791 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

793 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

794 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

796 
	#SCB_CFSR_STKOF_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 4Uè

	)

797 
	#SCB_CFSR_STKOF_Msk
 (1UL << 
SCB_CFSR_STKOF_Pos
è

	)

799 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

800 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

802 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

803 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

805 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

806 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

808 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

809 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

812 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

813 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

815 
	#SCB_HFSR_FORCED_Pos
 30U

	)

816 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

818 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

819 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

822 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

823 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

825 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

826 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

828 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

829 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

831 
	#SCB_DFSR_BKPT_Pos
 1U

	)

832 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

834 
	#SCB_DFSR_HALTED_Pos
 0U

	)

835 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

838 
	#SCB_NSACR_CP11_Pos
 11U

	)

839 
	#SCB_NSACR_CP11_Msk
 (1UL << 
SCB_NSACR_CP11_Pos
è

	)

841 
	#SCB_NSACR_CP10_Pos
 10U

	)

842 
	#SCB_NSACR_CP10_Msk
 (1UL << 
SCB_NSACR_CP10_Pos
è

	)

844 
	#SCB_NSACR_CPn_Pos
 0U

	)

845 
	#SCB_NSACR_CPn_Msk
 (1UL )

	)

848 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

849 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

851 
	#SCB_CLIDR_LOC_Pos
 24U

	)

852 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

855 
	#SCB_CTR_FORMAT_Pos
 29U

	)

856 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

858 
	#SCB_CTR_CWG_Pos
 24U

	)

859 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

861 
	#SCB_CTR_ERG_Pos
 20U

	)

862 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

864 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

865 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

867 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

868 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

871 
	#SCB_CCSIDR_WT_Pos
 31U

	)

872 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

874 
	#SCB_CCSIDR_WB_Pos
 30U

	)

875 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

877 
	#SCB_CCSIDR_RA_Pos
 29U

	)

878 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

880 
	#SCB_CCSIDR_WA_Pos
 28U

	)

881 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

883 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

884 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

886 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

887 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

889 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

890 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

893 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

894 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

896 
	#SCB_CSSELR_IND_Pos
 0U

	)

897 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

900 
	#SCB_STIR_INTID_Pos
 0U

	)

901 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

904 
	#SCB_DCISW_WAY_Pos
 30U

	)

905 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

907 
	#SCB_DCISW_SET_Pos
 5U

	)

908 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

911 
	#SCB_DCCSW_WAY_Pos
 30U

	)

912 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

914 
	#SCB_DCCSW_SET_Pos
 5U

	)

915 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

918 
	#SCB_DCCISW_WAY_Pos
 30U

	)

919 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

921 
	#SCB_DCCISW_SET_Pos
 5U

	)

922 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

925 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

926 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

928 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

929 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

931 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

932 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

934 
	#SCB_ITCMCR_EN_Pos
 0U

	)

935 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

938 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

939 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

941 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

942 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

944 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

945 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

947 
	#SCB_DTCMCR_EN_Pos
 0U

	)

948 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

951 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

952 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

954 
	#SCB_AHBPCR_EN_Pos
 0U

	)

955 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

958 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

959 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

961 
	#SCB_CACR_ECCEN_Pos
 1U

	)

962 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

964 
	#SCB_CACR_SIWT_Pos
 0U

	)

965 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

968 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

969 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

971 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

972 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

974 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

975 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

978 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

979 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

981 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

982 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

984 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

985 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

987 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

988 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

990 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

991 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

993 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

994 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

1011 
ušt32_t
 
RESERVED0
[1U];

1012 
__IM
 
ušt32_t
 
ICTR
;

1013 
__IOM
 
ušt32_t
 
ACTLR
;

1014 
__IOM
 
ušt32_t
 
CPPWR
;

1015 } 
	tSCnSCB_Ty³
;

1018 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

1019 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

1036 
__IOM
 
ušt32_t
 
CTRL
;

1037 
__IOM
 
ušt32_t
 
LOAD
;

1038 
__IOM
 
ušt32_t
 
VAL
;

1039 
__IM
 
ušt32_t
 
CALIB
;

1040 } 
	tSysTick_Ty³
;

1043 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

1044 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

1046 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

1047 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

1049 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

1050 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

1052 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

1053 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

1056 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

1057 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

1060 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

1061 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

1064 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

1065 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

1067 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

1068 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

1070 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

1071 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1088 
__OM
 union

1090 
__OM
 
ušt8_t
 
u8
;

1091 
__OM
 
ušt16_t
 
u16
;

1092 
__OM
 
ušt32_t
 
u32
;

1093 } 
PORT
 [32U];

1094 
ušt32_t
 
RESERVED0
[864U];

1095 
__IOM
 
ušt32_t
 
TER
;

1096 
ušt32_t
 
RESERVED1
[15U];

1097 
__IOM
 
ušt32_t
 
TPR
;

1098 
ušt32_t
 
RESERVED2
[15U];

1099 
__IOM
 
ušt32_t
 
TCR
;

1100 
ušt32_t
 
RESERVED3
[29U];

1101 
__OM
 
ušt32_t
 
IWR
;

1102 
__IM
 
ušt32_t
 
IRR
;

1103 
__IOM
 
ušt32_t
 
IMCR
;

1104 
ušt32_t
 
RESERVED4
[43U];

1105 
__OM
 
ušt32_t
 
LAR
;

1106 
__IM
 
ušt32_t
 
LSR
;

1107 
ušt32_t
 
RESERVED5
[1U];

1108 
__IM
 
ušt32_t
 
DEVARCH
;

1109 
ušt32_t
 
RESERVED6
[4U];

1110 
__IM
 
ušt32_t
 
PID4
;

1111 
__IM
 
ušt32_t
 
PID5
;

1112 
__IM
 
ušt32_t
 
PID6
;

1113 
__IM
 
ušt32_t
 
PID7
;

1114 
__IM
 
ušt32_t
 
PID0
;

1115 
__IM
 
ušt32_t
 
PID1
;

1116 
__IM
 
ušt32_t
 
PID2
;

1117 
__IM
 
ušt32_t
 
PID3
;

1118 
__IM
 
ušt32_t
 
CID0
;

1119 
__IM
 
ušt32_t
 
CID1
;

1120 
__IM
 
ušt32_t
 
CID2
;

1121 
__IM
 
ušt32_t
 
CID3
;

1122 } 
	tITM_Ty³
;

1125 
	#ITM_STIM_DISABLED_Pos
 1U

	)

1126 
	#ITM_STIM_DISABLED_Msk
 (0x1UL << 
ITM_STIM_DISABLED_Pos
è

	)

1128 
	#ITM_STIM_FIFOREADY_Pos
 0U

	)

1129 
	#ITM_STIM_FIFOREADY_Msk
 (0x1UL )

	)

1132 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1133 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1136 
	#ITM_TCR_BUSY_Pos
 23U

	)

1137 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1139 
	#ITM_TCR_TRACEBUSID_Pos
 16U

	)

1140 
	#ITM_TCR_TRACEBUSID_Msk
 (0x7FUL << 
ITM_TCR_TRACEBUSID_Pos
è

	)

1142 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1143 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1145 
	#ITM_TCR_TSPRESCALE_Pos
 8U

	)

1146 
	#ITM_TCR_TSPRESCALE_Msk
 (3UL << 
ITM_TCR_TSPRESCALE_Pos
è

	)

1148 
	#ITM_TCR_STALLENA_Pos
 5U

	)

1149 
	#ITM_TCR_STALLENA_Msk
 (1UL << 
ITM_TCR_STALLENA_Pos
è

	)

1151 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1152 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1154 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1155 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1157 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1158 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1160 
	#ITM_TCR_TSENA_Pos
 1U

	)

1161 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1163 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1164 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1167 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1168 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1171 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1172 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1175 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1176 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1179 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1180 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1182 
	#ITM_LSR_Acûss_Pos
 1U

	)

1183 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1185 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1186 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1203 
__IOM
 
ušt32_t
 
CTRL
;

1204 
__IOM
 
ušt32_t
 
CYCCNT
;

1205 
__IOM
 
ušt32_t
 
CPICNT
;

1206 
__IOM
 
ušt32_t
 
EXCCNT
;

1207 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1208 
__IOM
 
ušt32_t
 
LSUCNT
;

1209 
__IOM
 
ušt32_t
 
FOLDCNT
;

1210 
__IM
 
ušt32_t
 
PCSR
;

1211 
__IOM
 
ušt32_t
 
COMP0
;

1212 
ušt32_t
 
RESERVED1
[1U];

1213 
__IOM
 
ušt32_t
 
FUNCTION0
;

1214 
ušt32_t
 
RESERVED2
[1U];

1215 
__IOM
 
ušt32_t
 
COMP1
;

1216 
ušt32_t
 
RESERVED3
[1U];

1217 
__IOM
 
ušt32_t
 
FUNCTION1
;

1218 
ušt32_t
 
RESERVED4
[1U];

1219 
__IOM
 
ušt32_t
 
COMP2
;

1220 
ušt32_t
 
RESERVED5
[1U];

1221 
__IOM
 
ušt32_t
 
FUNCTION2
;

1222 
ušt32_t
 
RESERVED6
[1U];

1223 
__IOM
 
ušt32_t
 
COMP3
;

1224 
ušt32_t
 
RESERVED7
[1U];

1225 
__IOM
 
ušt32_t
 
FUNCTION3
;

1226 
ušt32_t
 
RESERVED8
[1U];

1227 
__IOM
 
ušt32_t
 
COMP4
;

1228 
ušt32_t
 
RESERVED9
[1U];

1229 
__IOM
 
ušt32_t
 
FUNCTION4
;

1230 
ušt32_t
 
RESERVED10
[1U];

1231 
__IOM
 
ušt32_t
 
COMP5
;

1232 
ušt32_t
 
RESERVED11
[1U];

1233 
__IOM
 
ušt32_t
 
FUNCTION5
;

1234 
ušt32_t
 
RESERVED12
[1U];

1235 
__IOM
 
ušt32_t
 
COMP6
;

1236 
ušt32_t
 
RESERVED13
[1U];

1237 
__IOM
 
ušt32_t
 
FUNCTION6
;

1238 
ušt32_t
 
RESERVED14
[1U];

1239 
__IOM
 
ušt32_t
 
COMP7
;

1240 
ušt32_t
 
RESERVED15
[1U];

1241 
__IOM
 
ušt32_t
 
FUNCTION7
;

1242 
ušt32_t
 
RESERVED16
[1U];

1243 
__IOM
 
ušt32_t
 
COMP8
;

1244 
ušt32_t
 
RESERVED17
[1U];

1245 
__IOM
 
ušt32_t
 
FUNCTION8
;

1246 
ušt32_t
 
RESERVED18
[1U];

1247 
__IOM
 
ušt32_t
 
COMP9
;

1248 
ušt32_t
 
RESERVED19
[1U];

1249 
__IOM
 
ušt32_t
 
FUNCTION9
;

1250 
ušt32_t
 
RESERVED20
[1U];

1251 
__IOM
 
ušt32_t
 
COMP10
;

1252 
ušt32_t
 
RESERVED21
[1U];

1253 
__IOM
 
ušt32_t
 
FUNCTION10
;

1254 
ušt32_t
 
RESERVED22
[1U];

1255 
__IOM
 
ušt32_t
 
COMP11
;

1256 
ušt32_t
 
RESERVED23
[1U];

1257 
__IOM
 
ušt32_t
 
FUNCTION11
;

1258 
ušt32_t
 
RESERVED24
[1U];

1259 
__IOM
 
ušt32_t
 
COMP12
;

1260 
ušt32_t
 
RESERVED25
[1U];

1261 
__IOM
 
ušt32_t
 
FUNCTION12
;

1262 
ušt32_t
 
RESERVED26
[1U];

1263 
__IOM
 
ušt32_t
 
COMP13
;

1264 
ušt32_t
 
RESERVED27
[1U];

1265 
__IOM
 
ušt32_t
 
FUNCTION13
;

1266 
ušt32_t
 
RESERVED28
[1U];

1267 
__IOM
 
ušt32_t
 
COMP14
;

1268 
ušt32_t
 
RESERVED29
[1U];

1269 
__IOM
 
ušt32_t
 
FUNCTION14
;

1270 
ušt32_t
 
RESERVED30
[1U];

1271 
__IOM
 
ušt32_t
 
COMP15
;

1272 
ušt32_t
 
RESERVED31
[1U];

1273 
__IOM
 
ušt32_t
 
FUNCTION15
;

1274 
ušt32_t
 
RESERVED32
[934U];

1275 
__IM
 
ušt32_t
 
LSR
;

1276 
ušt32_t
 
RESERVED33
[1U];

1277 
__IM
 
ušt32_t
 
DEVARCH
;

1278 } 
	tDWT_Ty³
;

1281 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1282 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1284 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1285 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1287 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1288 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1290 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1291 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1293 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1294 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1296 
	#DWT_CTRL_CYCDISS_Pos
 23U

	)

1297 
	#DWT_CTRL_CYCDISS_Msk
 (0x1UL << 
DWT_CTRL_CYCDISS_Pos
è

	)

1299 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1300 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1302 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1303 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1305 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1306 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1308 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1309 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1311 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1312 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1314 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1315 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1317 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1318 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1320 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1321 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1323 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1324 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1326 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1327 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1329 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1330 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1332 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1333 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1335 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1336 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1339 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1340 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1343 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1344 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1347 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1348 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1351 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1352 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1355 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1356 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1359 
	#DWT_FUNCTION_ID_Pos
 27U

	)

1360 
	#DWT_FUNCTION_ID_Msk
 (0x1FUL << 
DWT_FUNCTION_ID_Pos
è

	)

1362 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1363 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1365 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1366 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1368 
	#DWT_FUNCTION_ACTION_Pos
 4U

	)

1369 
	#DWT_FUNCTION_ACTION_Msk
 (0x1UL << 
DWT_FUNCTION_ACTION_Pos
è

	)

1371 
	#DWT_FUNCTION_MATCH_Pos
 0U

	)

1372 
	#DWT_FUNCTION_MATCH_Msk
 (0xFUL )

	)

1389 
__IM
 
ušt32_t
 
SSPSR
;

1390 
__IOM
 
ušt32_t
 
CSPSR
;

1391 
ušt32_t
 
RESERVED0
[2U];

1392 
__IOM
 
ušt32_t
 
ACPR
;

1393 
ušt32_t
 
RESERVED1
[55U];

1394 
__IOM
 
ušt32_t
 
SPPR
;

1395 
ušt32_t
 
RESERVED2
[131U];

1396 
__IM
 
ušt32_t
 
FFSR
;

1397 
__IOM
 
ušt32_t
 
FFCR
;

1398 
__IOM
 
ušt32_t
 
PSCR
;

1399 
ušt32_t
 
RESERVED3
[809U];

1400 
__OM
 
ušt32_t
 
LAR
;

1401 
__IM
 
ušt32_t
 
LSR
;

1402 
ušt32_t
 
RESERVED4
[4U];

1403 
__IM
 
ušt32_t
 
TYPE
;

1404 
__IM
 
ušt32_t
 
DEVTYPE
;

1405 } 
	tTPI_Ty³
;

1408 
	#TPI_ACPR_SWOSCALER_Pos
 0U

	)

1409 
	#TPI_ACPR_SWOSCALER_Msk
 (0xFFFFUL )

	)

1412 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1413 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1416 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1417 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1419 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1420 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1422 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1423 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1425 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1426 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1429 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1430 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1432 
	#TPI_FFCR_FOnMª_Pos
 6U

	)

1433 
	#TPI_FFCR_FOnMª_Msk
 (0x1UL << 
TPI_FFCR_FOnMª_Pos
è

	)

1435 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1436 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1439 
	#TPI_PSCR_PSCouÁ_Pos
 0U

	)

1440 
	#TPI_PSCR_PSCouÁ_Msk
 (0x1FUL )

	)

1443 
	#TPI_LSR_nTT_Pos
 1U

	)

1444 
	#TPI_LSR_nTT_Msk
 (0x1UL << 
TPI_LSR_nTT_Pos
è

	)

1446 
	#TPI_LSR_SLK_Pos
 1U

	)

1447 
	#TPI_LSR_SLK_Msk
 (0x1UL << 
TPI_LSR_SLK_Pos
è

	)

1449 
	#TPI_LSR_SLI_Pos
 0U

	)

1450 
	#TPI_LSR_SLI_Msk
 (0x1UL )

	)

1453 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1454 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1456 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1457 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1459 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1460 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1462 
	#TPI_DEVID_FIFOSZ_Pos
 6U

	)

1463 
	#TPI_DEVID_FIFOSZ_Msk
 (0x7UL << 
TPI_DEVID_FIFOSZ_Pos
è

	)

1466 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1467 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1469 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1470 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1475 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1488 
__IM
 
ušt32_t
 
TYPE
;

1489 
__IOM
 
ušt32_t
 
CTRL
;

1490 
__IOM
 
ušt32_t
 
RNR
;

1491 
__IOM
 
ušt32_t
 
RBAR
;

1492 
__IOM
 
ušt32_t
 
RLAR
;

1493 
__IOM
 
ušt32_t
 
RBAR_A1
;

1494 
__IOM
 
ušt32_t
 
RLAR_A1
;

1495 
__IOM
 
ušt32_t
 
RBAR_A2
;

1496 
__IOM
 
ušt32_t
 
RLAR_A2
;

1497 
__IOM
 
ušt32_t
 
RBAR_A3
;

1498 
__IOM
 
ušt32_t
 
RLAR_A3
;

1499 
ušt32_t
 
RESERVED0
[1];

1501 
__IOM
 
ušt32_t
 
MAIR
[2];

1503 
__IOM
 
ušt32_t
 
MAIR0
;

1504 
__IOM
 
ušt32_t
 
MAIR1
;

1507 } 
	tMPU_Ty³
;

1509 
	#MPU_TYPE_RALIASES
 4U

	)

1512 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1513 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1515 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1516 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1518 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1519 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1522 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1523 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1525 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1526 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1528 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1529 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1532 
	#MPU_RNR_REGION_Pos
 0U

	)

1533 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1536 
	#MPU_RBAR_BASE_Pos
 5U

	)

1537 
	#MPU_RBAR_BASE_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_BASE_Pos
è

	)

1539 
	#MPU_RBAR_SH_Pos
 3U

	)

1540 
	#MPU_RBAR_SH_Msk
 (0x3UL << 
MPU_RBAR_SH_Pos
è

	)

1542 
	#MPU_RBAR_AP_Pos
 1U

	)

1543 
	#MPU_RBAR_AP_Msk
 (0x3UL << 
MPU_RBAR_AP_Pos
è

	)

1545 
	#MPU_RBAR_XN_Pos
 0U

	)

1546 
	#MPU_RBAR_XN_Msk
 (01UL )

	)

1549 
	#MPU_RLAR_LIMIT_Pos
 5U

	)

1550 
	#MPU_RLAR_LIMIT_Msk
 (0x7FFFFFFUL << 
MPU_RLAR_LIMIT_Pos
è

	)

1552 
	#MPU_RLAR_A‰rIndx_Pos
 1U

	)

1553 
	#MPU_RLAR_A‰rIndx_Msk
 (0x7UL << 
MPU_RLAR_A‰rIndx_Pos
è

	)

1555 
	#MPU_RLAR_EN_Pos
 0U

	)

1556 
	#MPU_RLAR_EN_Msk
 (1UL )

	)

1559 
	#MPU_MAIR0_A‰r3_Pos
 24U

	)

1560 
	#MPU_MAIR0_A‰r3_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r3_Pos
è

	)

1562 
	#MPU_MAIR0_A‰r2_Pos
 16U

	)

1563 
	#MPU_MAIR0_A‰r2_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r2_Pos
è

	)

1565 
	#MPU_MAIR0_A‰r1_Pos
 8U

	)

1566 
	#MPU_MAIR0_A‰r1_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r1_Pos
è

	)

1568 
	#MPU_MAIR0_A‰r0_Pos
 0U

	)

1569 
	#MPU_MAIR0_A‰r0_Msk
 (0xFFUL )

	)

1572 
	#MPU_MAIR1_A‰r7_Pos
 24U

	)

1573 
	#MPU_MAIR1_A‰r7_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r7_Pos
è

	)

1575 
	#MPU_MAIR1_A‰r6_Pos
 16U

	)

1576 
	#MPU_MAIR1_A‰r6_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r6_Pos
è

	)

1578 
	#MPU_MAIR1_A‰r5_Pos
 8U

	)

1579 
	#MPU_MAIR1_A‰r5_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r5_Pos
è

	)

1581 
	#MPU_MAIR1_A‰r4_Pos
 0U

	)

1582 
	#MPU_MAIR1_A‰r4_Msk
 (0xFFUL )

	)

1588 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1601 
__IOM
 
ušt32_t
 
CTRL
;

1602 
__IM
 
ušt32_t
 
TYPE
;

1603 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

1604 
__IOM
 
ušt32_t
 
RNR
;

1605 
__IOM
 
ušt32_t
 
RBAR
;

1606 
__IOM
 
ušt32_t
 
RLAR
;

1608 
ušt32_t
 
RESERVED0
[3];

1610 
__IOM
 
ušt32_t
 
SFSR
;

1611 
__IOM
 
ušt32_t
 
SFAR
;

1612 } 
	tSAU_Ty³
;

1615 
	#SAU_CTRL_ALLNS_Pos
 1U

	)

1616 
	#SAU_CTRL_ALLNS_Msk
 (1UL << 
SAU_CTRL_ALLNS_Pos
è

	)

1618 
	#SAU_CTRL_ENABLE_Pos
 0U

	)

1619 
	#SAU_CTRL_ENABLE_Msk
 (1UL )

	)

1622 
	#SAU_TYPE_SREGION_Pos
 0U

	)

1623 
	#SAU_TYPE_SREGION_Msk
 (0xFFUL )

	)

1625 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

1627 
	#SAU_RNR_REGION_Pos
 0U

	)

1628 
	#SAU_RNR_REGION_Msk
 (0xFFUL )

	)

1631 
	#SAU_RBAR_BADDR_Pos
 5U

	)

1632 
	#SAU_RBAR_BADDR_Msk
 (0x7FFFFFFUL << 
SAU_RBAR_BADDR_Pos
è

	)

1635 
	#SAU_RLAR_LADDR_Pos
 5U

	)

1636 
	#SAU_RLAR_LADDR_Msk
 (0x7FFFFFFUL << 
SAU_RLAR_LADDR_Pos
è

	)

1638 
	#SAU_RLAR_NSC_Pos
 1U

	)

1639 
	#SAU_RLAR_NSC_Msk
 (1UL << 
SAU_RLAR_NSC_Pos
è

	)

1641 
	#SAU_RLAR_ENABLE_Pos
 0U

	)

1642 
	#SAU_RLAR_ENABLE_Msk
 (1UL )

	)

1647 
	#SAU_SFSR_LSERR_Pos
 7U

	)

1648 
	#SAU_SFSR_LSERR_Msk
 (1UL << 
SAU_SFSR_LSERR_Pos
è

	)

1650 
	#SAU_SFSR_SFARVALID_Pos
 6U

	)

1651 
	#SAU_SFSR_SFARVALID_Msk
 (1UL << 
SAU_SFSR_SFARVALID_Pos
è

	)

1653 
	#SAU_SFSR_LSPERR_Pos
 5U

	)

1654 
	#SAU_SFSR_LSPERR_Msk
 (1UL << 
SAU_SFSR_LSPERR_Pos
è

	)

1656 
	#SAU_SFSR_INVTRAN_Pos
 4U

	)

1657 
	#SAU_SFSR_INVTRAN_Msk
 (1UL << 
SAU_SFSR_INVTRAN_Pos
è

	)

1659 
	#SAU_SFSR_AUVIOL_Pos
 3U

	)

1660 
	#SAU_SFSR_AUVIOL_Msk
 (1UL << 
SAU_SFSR_AUVIOL_Pos
è

	)

1662 
	#SAU_SFSR_INVER_Pos
 2U

	)

1663 
	#SAU_SFSR_INVER_Msk
 (1UL << 
SAU_SFSR_INVER_Pos
è

	)

1665 
	#SAU_SFSR_INVIS_Pos
 1U

	)

1666 
	#SAU_SFSR_INVIS_Msk
 (1UL << 
SAU_SFSR_INVIS_Pos
è

	)

1668 
	#SAU_SFSR_INVEP_Pos
 0U

	)

1669 
	#SAU_SFSR_INVEP_Msk
 (1UL )

	)

1687 
ušt32_t
 
RESERVED0
[1U];

1688 
__IOM
 
ušt32_t
 
FPCCR
;

1689 
__IOM
 
ušt32_t
 
FPCAR
;

1690 
__IOM
 
ušt32_t
 
FPDSCR
;

1691 
__IM
 
ušt32_t
 
MVFR0
;

1692 
__IM
 
ušt32_t
 
MVFR1
;

1693 } 
	tFPU_Ty³
;

1696 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1697 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1699 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1700 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1702 
	#FPU_FPCCR_LSPENS_Pos
 29U

	)

1703 
	#FPU_FPCCR_LSPENS_Msk
 (1UL << 
FPU_FPCCR_LSPENS_Pos
è

	)

1705 
	#FPU_FPCCR_CLRONRET_Pos
 28U

	)

1706 
	#FPU_FPCCR_CLRONRET_Msk
 (1UL << 
FPU_FPCCR_CLRONRET_Pos
è

	)

1708 
	#FPU_FPCCR_CLRONRETS_Pos
 27U

	)

1709 
	#FPU_FPCCR_CLRONRETS_Msk
 (1UL << 
FPU_FPCCR_CLRONRETS_Pos
è

	)

1711 
	#FPU_FPCCR_TS_Pos
 26U

	)

1712 
	#FPU_FPCCR_TS_Msk
 (1UL << 
FPU_FPCCR_TS_Pos
è

	)

1714 
	#FPU_FPCCR_UFRDY_Pos
 10U

	)

1715 
	#FPU_FPCCR_UFRDY_Msk
 (1UL << 
FPU_FPCCR_UFRDY_Pos
è

	)

1717 
	#FPU_FPCCR_SPLIMVIOL_Pos
 9U

	)

1718 
	#FPU_FPCCR_SPLIMVIOL_Msk
 (1UL << 
FPU_FPCCR_SPLIMVIOL_Pos
è

	)

1720 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1721 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1723 
	#FPU_FPCCR_SFRDY_Pos
 7U

	)

1724 
	#FPU_FPCCR_SFRDY_Msk
 (1UL << 
FPU_FPCCR_SFRDY_Pos
è

	)

1726 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1727 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1729 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1730 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1732 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1733 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1735 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1736 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1738 
	#FPU_FPCCR_S_Pos
 2U

	)

1739 
	#FPU_FPCCR_S_Msk
 (1UL << 
FPU_FPCCR_S_Pos
è

	)

1741 
	#FPU_FPCCR_USER_Pos
 1U

	)

1742 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1744 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1745 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1748 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1749 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1752 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1753 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1755 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1756 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1758 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1759 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1761 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1762 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1765 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1766 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1768 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1769 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1771 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1772 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1774 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1775 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1777 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1778 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1780 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1781 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1783 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1784 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1786 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1787 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1790 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1791 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1793 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1794 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1796 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1797 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1799 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1800 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1817 
__IOM
 
ušt32_t
 
DHCSR
;

1818 
__OM
 
ušt32_t
 
DCRSR
;

1819 
__IOM
 
ušt32_t
 
DCRDR
;

1820 
__IOM
 
ušt32_t
 
DEMCR
;

1821 
ušt32_t
 
RESERVED4
[1U];

1822 
__IOM
 
ušt32_t
 
DAUTHCTRL
;

1823 
__IOM
 
ušt32_t
 
DSCSR
;

1824 } 
	tCÜeDebug_Ty³
;

1827 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1828 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1830 
	#CÜeDebug_DHCSR_S_RESTART_ST_Pos
 26U

	)

1831 
	#CÜeDebug_DHCSR_S_RESTART_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESTART_ST_Pos
è

	)

1833 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1834 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1836 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1837 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1839 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1840 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1842 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1843 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1845 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1846 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1848 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1849 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1851 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1852 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1854 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1855 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1857 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1858 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1860 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1861 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1863 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1864 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1867 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1868 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1870 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1871 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1874 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1875 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1877 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1878 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1880 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1881 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1883 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1884 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1886 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1887 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1889 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1890 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1892 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1893 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1895 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1896 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1898 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1899 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1901 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1902 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1904 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1905 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1907 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1908 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1910 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1911 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1914 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
 3U

	)

1915 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
è

	)

1917 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
 2U

	)

1918 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
è

	)

1920 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
 1U

	)

1921 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
è

	)

1923 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Pos
 0U

	)

1924 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Msk
 (1UL )

	)

1927 
	#CÜeDebug_DSCSR_CDS_Pos
 16U

	)

1928 
	#CÜeDebug_DSCSR_CDS_Msk
 (1UL << 
CÜeDebug_DSCSR_CDS_Pos
è

	)

1930 
	#CÜeDebug_DSCSR_SBRSEL_Pos
 1U

	)

1931 
	#CÜeDebug_DSCSR_SBRSEL_Msk
 (1UL << 
CÜeDebug_DSCSR_SBRSEL_Pos
è

	)

1933 
	#CÜeDebug_DSCSR_SBRSELEN_Pos
 0U

	)

1934 
	#CÜeDebug_DSCSR_SBRSELEN_Msk
 (1UL )

	)

1952 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1960 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1973 
	#SCS_BASE
 (0xE000E000ULè

	)

1974 
	#ITM_BASE
 (0xE0000000ULè

	)

1975 
	#DWT_BASE
 (0xE0001000ULè

	)

1976 
	#TPI_BASE
 (0xE0040000ULè

	)

1977 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1978 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1979 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1980 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1982 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1983 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1984 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1985 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1986 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1987 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1988 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1989 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
 )

	)

1991 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1992 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1993 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1996 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1997 
	#SAU_BASE
 (
SCS_BASE
 + 0x0DD0ULè

	)

1998 
	#SAU
 ((
SAU_Ty³
 *è
SAU_BASE
 )

	)

2001 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

2002 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

2004 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2005 
	#SCS_BASE_NS
 (0xE002E000ULè

	)

2006 
	#CÜeDebug_BASE_NS
 (0xE002EDF0ULè

	)

2007 
	#SysTick_BASE_NS
 (
SCS_BASE_NS
 + 0x0010ULè

	)

2008 
	#NVIC_BASE_NS
 (
SCS_BASE_NS
 + 0x0100ULè

	)

2009 
	#SCB_BASE_NS
 (
SCS_BASE_NS
 + 0x0D00ULè

	)

2011 
	#SCnSCB_NS
 ((
SCnSCB_Ty³
 *è
SCS_BASE_NS
 )

	)

2012 
	#SCB_NS
 ((
SCB_Ty³
 *è
SCB_BASE_NS
 )

	)

2013 
	#SysTick_NS
 ((
SysTick_Ty³
 *è
SysTick_BASE_NS
 )

	)

2014 
	#NVIC_NS
 ((
NVIC_Ty³
 *è
NVIC_BASE_NS
 )

	)

2015 
	#CÜeDebug_NS
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE_NS
è

	)

2017 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

2018 
	#MPU_BASE_NS
 (
SCS_BASE_NS
 + 0x0D90ULè

	)

2019 
	#MPU_NS
 ((
MPU_Ty³
 *è
MPU_BASE_NS
 )

	)

2022 
	#FPU_BASE_NS
 (
SCS_BASE_NS
 + 0x0F30ULè

	)

2023 
	#FPU_NS
 ((
FPU_Ty³
 *è
FPU_BASE_NS
 )

	)

2052 #ifdeà
CMSIS_NVIC_VIRTUAL


2053 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


2054 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

2056 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


2058 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

2059 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

2060 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

2061 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

2062 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

2063 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

2064 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

2065 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

2066 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

2067 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

2068 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

2069 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

2072 #ifdeà
CMSIS_VECTAB_VIRTUAL


2073 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


2074 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

2076 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


2078 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

2079 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

2082 
	#NVIC_USER_IRQ_OFFSET
 16

	)

2088 
	#FNC_RETURN
 (0xFEFFFFFFULè

	)

2091 
	#EXC_RETURN_PREFIX
 (0xFF000000ULè

	)

2092 
	#EXC_RETURN_S
 (0x00000040ULè

	)

2093 
	#EXC_RETURN_DCRS
 (0x00000020ULè

	)

2094 
	#EXC_RETURN_FTYPE
 (0x00000010ULè

	)

2095 
	#EXC_RETURN_MODE
 (0x00000008ULè

	)

2096 
	#EXC_RETURN_SPSEL
 (0x00000002ULè

	)

2097 
	#EXC_RETURN_ES
 (0x00000001ULè

	)

2100 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

2101 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125AULè

	)

2103 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125BULè

	)

2116 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

2118 
ušt32_t
 
»g_v®ue
;

2119 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2121 
»g_v®ue
 = 
SCB
->
AIRCR
;

2122 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

2123 
»g_v®ue
 = (reg_value |

2124 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2125 (
PriÜ™yGroupTmp
 << 8U) );

2126 
SCB
->
AIRCR
 = 
»g_v®ue
;

2135 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

2137  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

2147 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

2149 ià((
št32_t
)(
IRQn
) >= 0)

2151 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2164 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

2166 ià((
št32_t
)(
IRQn
) >= 0)

2168 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2183 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

2185 ià((
št32_t
)(
IRQn
) >= 0)

2187 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2188 
__DSB
();

2189 
__ISB
();

2202 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

2204 ià((
št32_t
)(
IRQn
) >= 0)

2206 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2221 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

2223 ià((
št32_t
)(
IRQn
) >= 0)

2225 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2236 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

2238 ià((
št32_t
)(
IRQn
) >= 0)

2240 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2253 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

2255 ià((
št32_t
)(
IRQn
) >= 0)

2257 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2266 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2275 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

2277 ià((
št32_t
)(
IRQn
) >= 0)

2279 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2296 
__STATIC_INLINE
 
ušt32_t
 
NVIC_S‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

2298 ià((
št32_t
)(
IRQn
) >= 0)

2300 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

2301 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2318 
__STATIC_INLINE
 
ušt32_t
 
NVIC_CË¬T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

2320 ià((
št32_t
)(
IRQn
) >= 0)

2322 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

2323 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2342 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

2344 ià((
št32_t
)(
IRQn
) >= 0)

2346 
NVIC
->
IPR
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2350 
SCB
->
SHPR
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2364 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

2367 ià((
št32_t
)(
IRQn
) >= 0)

2369 (((
ušt32_t
)
NVIC
->
IPR
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

2373 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

2389 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

2391 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2392 
ušt32_t
 
P»em±PriÜ™yB™s
;

2393 
ušt32_t
 
SubPriÜ™yB™s
;

2395 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

2396 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

2399 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

2400 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

2416 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

2418 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2419 
ušt32_t
 
P»em±PriÜ™yB™s
;

2420 
ušt32_t
 
SubPriÜ™yB™s
;

2422 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

2423 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

2425 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

2426 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

2439 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

2441 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

2442 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

2454 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

2456 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

2457  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

2465 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

2467 
__DSB
();

2469 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2470 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2471 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2472 
__DSB
();

2476 
__NOP
();

2480 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2490 
__STATIC_INLINE
 
TZ_NVIC_S‘PriÜ™yGroupšg_NS
(
ušt32_t
 
PriÜ™yGroup
)

2492 
ušt32_t
 
»g_v®ue
;

2493 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2495 
»g_v®ue
 = 
SCB_NS
->
AIRCR
;

2496 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

2497 
»g_v®ue
 = (reg_value |

2498 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2499 (
PriÜ™yGroupTmp
 << 8U) );

2500 
SCB_NS
->
AIRCR
 = 
»g_v®ue
;

2509 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘PriÜ™yGroupšg_NS
()

2511  ((
ušt32_t
)((
SCB_NS
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

2521 
__STATIC_INLINE
 
TZ_NVIC_EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2523 ià((
št32_t
)(
IRQn
) >= 0)

2525 
NVIC_NS
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2538 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2540 ià((
št32_t
)(
IRQn
) >= 0)

2542 ((
ušt32_t
)(((
NVIC_NS
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2557 
__STATIC_INLINE
 
TZ_NVIC_Di§bËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2559 ià((
št32_t
)(
IRQn
) >= 0)

2561 
NVIC_NS
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2574 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2576 ià((
št32_t
)(
IRQn
) >= 0)

2578 ((
ušt32_t
)(((
NVIC_NS
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2593 
__STATIC_INLINE
 
TZ_NVIC_S‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2595 ià((
št32_t
)(
IRQn
) >= 0)

2597 
NVIC_NS
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2608 
__STATIC_INLINE
 
TZ_NVIC_CË¬P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2610 ià((
št32_t
)(
IRQn
) >= 0)

2612 
NVIC_NS
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2625 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘Aùive_NS
(
IRQn_Ty³
 
IRQn
)

2627 ià((
št32_t
)(
IRQn
) >= 0)

2629 ((
ušt32_t
)(((
NVIC_NS
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2647 
__STATIC_INLINE
 
TZ_NVIC_S‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

2649 ià((
št32_t
)(
IRQn
) >= 0)

2651 
NVIC_NS
->
IPR
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2655 
SCB_NS
->
SHPR
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2668 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
)

2671 ià((
št32_t
)(
IRQn
) >= 0)

2673 (((
ušt32_t
)
NVIC_NS
->
IPR
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

2677 (((
ušt32_t
)
SCB_NS
->
SHPR
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

2686 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

2688 
	~"mpu_¬mv8.h
"

2708 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2710 
ušt32_t
 
mvä0
;

2712 
mvä0
 = 
FPU
->
MVFR0
;

2713 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x220U)

2717 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x020U)

2740 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2746 
__STATIC_INLINE
 
TZ_SAU_EÇbË
()

2748 
SAU
->
CTRL
 |ð(
SAU_CTRL_ENABLE_Msk
);

2757 
__STATIC_INLINE
 
TZ_SAU_Di§bË
()

2759 
SAU
->
CTRL
 &ð~(
SAU_CTRL_ENABLE_Msk
);

2777 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

2790 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2792 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2797 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2798 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2799 
SysTick
->
VAL
 = 0UL;

2800 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2801 
SysTick_CTRL_TICKINT_Msk
 |

2802 
SysTick_CTRL_ENABLE_Msk
;

2806 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2819 
__STATIC_INLINE
 
ušt32_t
 
TZ_SysTick_CÚfig_NS
(ušt32_ˆ
ticks
)

2821 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2826 
SysTick_NS
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2827 
TZ_NVIC_S‘PriÜ™y_NS
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2828 
SysTick_NS
->
VAL
 = 0UL;

2829 
SysTick_NS
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2830 
SysTick_CTRL_TICKINT_Msk
 |

2831 
SysTick_CTRL_ENABLE_Msk
;

2850 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2851 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

2862 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2864 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2865 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2867 
ITM
->
PORT
[0U].
u32
 == 0UL)

2869 
__NOP
();

2871 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2873  (
	gch
);

2883 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2885 
št32_t
 
	gch
 = -1;

2887 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2889 
ch
 = 
ITM_RxBufãr
;

2890 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2893  (
	gch
);

2903 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2906 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2921 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm0.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM0_H_GENERIC


32 
	#__CORE_CM0_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM0_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM0_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM0_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (0Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_CM0_H_DEPENDANT


127 
	#__CORE_CM0_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__CM0_REV


136 
	#__CM0_REV
 0x0000U

	)

140 #iâdeà
__NVIC_PRIO_BITS


141 
	#__NVIC_PRIO_BITS
 2U

	)

145 #iâdeà
__V’dÜ_SysTickCÚfig


146 
	#__V’dÜ_SysTickCÚfig
 0U

	)

159 #ifdeà
__ýlu¥lus


160 
	#__I
 vÞ©ž

	)

162 
	#__I
 vÞ©žcÚ¡

	)

164 
	#__O
 vÞ©ž

	)

165 
	#__IO
 vÞ©ž

	)

168 
	#__IM
 vÞ©žcÚ¡

	)

169 
	#__OM
 vÞ©ž

	)

170 
	#__IOM
 vÞ©ž

	)

203 
ušt32_t
 
_»£rved0
:28;

204 
ušt32_t
 
V
:1;

205 
ušt32_t
 
C
:1;

206 
ušt32_t
 
Z
:1;

207 
ušt32_t
 
N
:1;

208 } 
b
;

209 
ušt32_t
 
w
;

210 } 
	tAPSR_Ty³
;

213 
	#APSR_N_Pos
 31U

	)

214 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

216 
	#APSR_Z_Pos
 30U

	)

217 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

219 
	#APSR_C_Pos
 29U

	)

220 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

222 
	#APSR_V_Pos
 28U

	)

223 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

233 
ušt32_t
 
ISR
:9;

234 
ušt32_t
 
_»£rved0
:23;

235 } 
b
;

236 
ušt32_t
 
w
;

237 } 
	tIPSR_Ty³
;

240 
	#IPSR_ISR_Pos
 0U

	)

241 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

251 
ušt32_t
 
ISR
:9;

252 
ušt32_t
 
_»£rved0
:15;

253 
ušt32_t
 
T
:1;

254 
ušt32_t
 
_»£rved1
:3;

255 
ušt32_t
 
V
:1;

256 
ušt32_t
 
C
:1;

257 
ušt32_t
 
Z
:1;

258 
ušt32_t
 
N
:1;

259 } 
b
;

260 
ušt32_t
 
w
;

261 } 
	txPSR_Ty³
;

264 
	#xPSR_N_Pos
 31U

	)

265 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

267 
	#xPSR_Z_Pos
 30U

	)

268 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

270 
	#xPSR_C_Pos
 29U

	)

271 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

273 
	#xPSR_V_Pos
 28U

	)

274 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

276 
	#xPSR_T_Pos
 24U

	)

277 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

279 
	#xPSR_ISR_Pos
 0U

	)

280 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

290 
ušt32_t
 
_»£rved0
:1;

291 
ušt32_t
 
SPSEL
:1;

292 
ušt32_t
 
_»£rved1
:30;

293 } 
b
;

294 
ušt32_t
 
w
;

295 } 
	tCONTROL_Ty³
;

298 
	#CONTROL_SPSEL_Pos
 1U

	)

299 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

316 
__IOM
 
ušt32_t
 
ISER
[1U];

317 
ušt32_t
 
RESERVED0
[31U];

318 
__IOM
 
ušt32_t
 
ICER
[1U];

319 
ušt32_t
 
RSERVED1
[31U];

320 
__IOM
 
ušt32_t
 
ISPR
[1U];

321 
ušt32_t
 
RESERVED2
[31U];

322 
__IOM
 
ušt32_t
 
ICPR
[1U];

323 
ušt32_t
 
RESERVED3
[31U];

324 
ušt32_t
 
RESERVED4
[64U];

325 
__IOM
 
ušt32_t
 
IP
[8U];

326 } 
	tNVIC_Ty³
;

343 
__IM
 
ušt32_t
 
CPUID
;

344 
__IOM
 
ušt32_t
 
ICSR
;

345 
ušt32_t
 
RESERVED0
;

346 
__IOM
 
ušt32_t
 
AIRCR
;

347 
__IOM
 
ušt32_t
 
SCR
;

348 
__IOM
 
ušt32_t
 
CCR
;

349 
ušt32_t
 
RESERVED1
;

350 
__IOM
 
ušt32_t
 
SHP
[2U];

351 
__IOM
 
ušt32_t
 
SHCSR
;

352 } 
	tSCB_Ty³
;

355 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

356 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

358 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

359 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

361 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

362 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

364 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

365 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

367 
	#SCB_CPUID_REVISION_Pos
 0U

	)

368 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

371 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

372 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

374 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

375 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

377 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

378 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

380 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

381 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

383 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

384 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

386 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

387 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

389 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

390 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

392 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

393 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

395 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

396 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

399 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

400 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

402 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

403 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

405 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

406 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

408 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

409 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

411 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

412 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

415 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

416 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

418 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

419 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

421 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

422 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

425 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

426 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

428 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

429 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

432 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

433 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

450 
__IOM
 
ušt32_t
 
CTRL
;

451 
__IOM
 
ušt32_t
 
LOAD
;

452 
__IOM
 
ušt32_t
 
VAL
;

453 
__IM
 
ušt32_t
 
CALIB
;

454 } 
	tSysTick_Ty³
;

457 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

458 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

460 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

461 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

463 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

464 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

466 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

467 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

470 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

471 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

474 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

475 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

478 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

479 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

481 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

482 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

484 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

485 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

513 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

521 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

534 
	#SCS_BASE
 (0xE000E000ULè

	)

535 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

536 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

537 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

539 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

540 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

541 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

569 #ifdeà
CMSIS_NVIC_VIRTUAL


570 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


571 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

573 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


575 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

576 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

577 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

578 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

579 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

580 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

581 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

582 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

584 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

585 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

586 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

589 #ifdeà
CMSIS_VECTAB_VIRTUAL


590 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


591 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

593 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


595 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

596 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

599 
	#NVIC_USER_IRQ_OFFSET
 16

	)

603 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

604 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

605 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

610 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

611 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

612 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

614 
	#__NVIC_S‘PriÜ™yGroupšg
(
X
è()(X)

	)

615 
	#__NVIC_G‘PriÜ™yGroupšg
(è(0U)

	)

623 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

625 ià((
št32_t
)(
IRQn
) >= 0)

627 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

642 ià((
št32_t
)(
IRQn
) >= 0)

644 ((
ušt32_t
)(((
NVIC
->
ISER
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

659 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

661 ià((
št32_t
)(
IRQn
) >= 0)

663 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

664 
__DSB
();

665 
__ISB
();

678 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

680 ià((
št32_t
)(
IRQn
) >= 0)

682 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

697 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

699 ià((
št32_t
)(
IRQn
) >= 0)

701 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

712 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

714 ià((
št32_t
)(
IRQn
) >= 0)

716 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

730 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

732 ià((
št32_t
)(
IRQn
) >= 0)

734 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

735 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

739 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

740 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

754 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

757 ià((
št32_t
)(
IRQn
) >= 0)

759 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

763 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

779 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

781 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

782 
ušt32_t
 
P»em±PriÜ™yB™s
;

783 
ušt32_t
 
SubPriÜ™yB™s
;

785 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

786 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

789 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

790 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

806 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

808 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

809 
ušt32_t
 
P»em±PriÜ™yB™s
;

810 
ušt32_t
 
SubPriÜ™yB™s
;

812 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

813 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

815 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

816 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

830 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

832 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

833 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

845 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

847 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

848  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

856 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

858 
__DSB
();

860 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

861 
SCB_AIRCR_SYSRESETREQ_Msk
);

862 
__DSB
();

866 
__NOP
();

889 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

907 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

920 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

922 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

927 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

928 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

929 
SysTick
->
VAL
 = 0UL;

930 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

931 
SysTick_CTRL_TICKINT_Msk
 |

932 
SysTick_CTRL_ENABLE_Msk
;

943 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm0plus.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM0PLUS_H_GENERIC


32 
	#__CORE_CM0PLUS_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM0PLUS_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (0Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


127 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__CM0PLUS_REV


136 
	#__CM0PLUS_REV
 0x0000U

	)

140 #iâdeà
__MPU_PRESENT


141 
	#__MPU_PRESENT
 0U

	)

145 #iâdeà
__VTOR_PRESENT


146 
	#__VTOR_PRESENT
 0U

	)

150 #iâdeà
__NVIC_PRIO_BITS


151 
	#__NVIC_PRIO_BITS
 2U

	)

155 #iâdeà
__V’dÜ_SysTickCÚfig


156 
	#__V’dÜ_SysTickCÚfig
 0U

	)

169 #ifdeà
__ýlu¥lus


170 
	#__I
 vÞ©ž

	)

172 
	#__I
 vÞ©žcÚ¡

	)

174 
	#__O
 vÞ©ž

	)

175 
	#__IO
 vÞ©ž

	)

178 
	#__IM
 vÞ©žcÚ¡

	)

179 
	#__OM
 vÞ©ž

	)

180 
	#__IOM
 vÞ©ž

	)

214 
ušt32_t
 
_»£rved0
:28;

215 
ušt32_t
 
V
:1;

216 
ušt32_t
 
C
:1;

217 
ušt32_t
 
Z
:1;

218 
ušt32_t
 
N
:1;

219 } 
b
;

220 
ušt32_t
 
w
;

221 } 
	tAPSR_Ty³
;

224 
	#APSR_N_Pos
 31U

	)

225 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

227 
	#APSR_Z_Pos
 30U

	)

228 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

230 
	#APSR_C_Pos
 29U

	)

231 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

233 
	#APSR_V_Pos
 28U

	)

234 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

244 
ušt32_t
 
ISR
:9;

245 
ušt32_t
 
_»£rved0
:23;

246 } 
b
;

247 
ušt32_t
 
w
;

248 } 
	tIPSR_Ty³
;

251 
	#IPSR_ISR_Pos
 0U

	)

252 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

262 
ušt32_t
 
ISR
:9;

263 
ušt32_t
 
_»£rved0
:15;

264 
ušt32_t
 
T
:1;

265 
ušt32_t
 
_»£rved1
:3;

266 
ušt32_t
 
V
:1;

267 
ušt32_t
 
C
:1;

268 
ušt32_t
 
Z
:1;

269 
ušt32_t
 
N
:1;

270 } 
b
;

271 
ušt32_t
 
w
;

272 } 
	txPSR_Ty³
;

275 
	#xPSR_N_Pos
 31U

	)

276 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

278 
	#xPSR_Z_Pos
 30U

	)

279 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

281 
	#xPSR_C_Pos
 29U

	)

282 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

284 
	#xPSR_V_Pos
 28U

	)

285 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

287 
	#xPSR_T_Pos
 24U

	)

288 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

290 
	#xPSR_ISR_Pos
 0U

	)

291 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

301 
ušt32_t
 
nPRIV
:1;

302 
ušt32_t
 
SPSEL
:1;

303 
ušt32_t
 
_»£rved1
:30;

304 } 
b
;

305 
ušt32_t
 
w
;

306 } 
	tCONTROL_Ty³
;

309 
	#CONTROL_SPSEL_Pos
 1U

	)

310 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

312 
	#CONTROL_nPRIV_Pos
 0U

	)

313 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

330 
__IOM
 
ušt32_t
 
ISER
[1U];

331 
ušt32_t
 
RESERVED0
[31U];

332 
__IOM
 
ušt32_t
 
ICER
[1U];

333 
ušt32_t
 
RSERVED1
[31U];

334 
__IOM
 
ušt32_t
 
ISPR
[1U];

335 
ušt32_t
 
RESERVED2
[31U];

336 
__IOM
 
ušt32_t
 
ICPR
[1U];

337 
ušt32_t
 
RESERVED3
[31U];

338 
ušt32_t
 
RESERVED4
[64U];

339 
__IOM
 
ušt32_t
 
IP
[8U];

340 } 
	tNVIC_Ty³
;

357 
__IM
 
ušt32_t
 
CPUID
;

358 
__IOM
 
ušt32_t
 
ICSR
;

359 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

360 
__IOM
 
ušt32_t
 
VTOR
;

362 
ušt32_t
 
RESERVED0
;

364 
__IOM
 
ušt32_t
 
AIRCR
;

365 
__IOM
 
ušt32_t
 
SCR
;

366 
__IOM
 
ušt32_t
 
CCR
;

367 
ušt32_t
 
RESERVED1
;

368 
__IOM
 
ušt32_t
 
SHP
[2U];

369 
__IOM
 
ušt32_t
 
SHCSR
;

370 } 
	tSCB_Ty³
;

373 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

374 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

376 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

377 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

379 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

380 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

382 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

383 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

385 
	#SCB_CPUID_REVISION_Pos
 0U

	)

386 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

389 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

390 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

392 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

393 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

395 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

396 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

398 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

399 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

401 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

402 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

404 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

405 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

407 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

408 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

410 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

411 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

413 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

414 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

416 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

418 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

419 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

423 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

424 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

426 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

427 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

429 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

430 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

432 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

433 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

435 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

436 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

439 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

440 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

442 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

443 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

445 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

446 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

449 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

450 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

452 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

453 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

456 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

457 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

474 
__IOM
 
ušt32_t
 
CTRL
;

475 
__IOM
 
ušt32_t
 
LOAD
;

476 
__IOM
 
ušt32_t
 
VAL
;

477 
__IM
 
ušt32_t
 
CALIB
;

478 } 
	tSysTick_Ty³
;

481 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

482 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

484 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

485 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

487 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

488 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

490 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

491 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

494 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

495 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

498 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

499 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

502 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

503 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

505 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

506 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

508 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

509 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

513 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

526 
__IM
 
ušt32_t
 
TYPE
;

527 
__IOM
 
ušt32_t
 
CTRL
;

528 
__IOM
 
ušt32_t
 
RNR
;

529 
__IOM
 
ušt32_t
 
RBAR
;

530 
__IOM
 
ušt32_t
 
RASR
;

531 } 
	tMPU_Ty³
;

533 
	#MPU_TYPE_RALIASES
 1U

	)

536 
	#MPU_TYPE_IREGION_Pos
 16U

	)

537 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

539 
	#MPU_TYPE_DREGION_Pos
 8U

	)

540 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

542 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

543 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

546 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

547 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

549 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

550 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

552 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

553 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

556 
	#MPU_RNR_REGION_Pos
 0U

	)

557 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

560 
	#MPU_RBAR_ADDR_Pos
 8U

	)

561 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

563 
	#MPU_RBAR_VALID_Pos
 4U

	)

564 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

566 
	#MPU_RBAR_REGION_Pos
 0U

	)

567 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

570 
	#MPU_RASR_ATTRS_Pos
 16U

	)

571 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

573 
	#MPU_RASR_XN_Pos
 28U

	)

574 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

576 
	#MPU_RASR_AP_Pos
 24U

	)

577 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

579 
	#MPU_RASR_TEX_Pos
 19U

	)

580 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

582 
	#MPU_RASR_S_Pos
 18U

	)

583 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

585 
	#MPU_RASR_C_Pos
 17U

	)

586 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

588 
	#MPU_RASR_B_Pos
 16U

	)

589 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

591 
	#MPU_RASR_SRD_Pos
 8U

	)

592 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

594 
	#MPU_RASR_SIZE_Pos
 1U

	)

595 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

597 
	#MPU_RASR_ENABLE_Pos
 0U

	)

598 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

627 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

635 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

648 
	#SCS_BASE
 (0xE000E000ULè

	)

649 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

650 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

651 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

653 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

654 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

655 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

657 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

658 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

659 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

687 #ifdeà
CMSIS_NVIC_VIRTUAL


688 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


689 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

691 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


693 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

694 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

695 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

696 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

697 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

698 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

699 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

700 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

702 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

703 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

704 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

707 #ifdeà
CMSIS_VECTAB_VIRTUAL


708 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


709 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

711 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


713 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

714 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

717 
	#NVIC_USER_IRQ_OFFSET
 16

	)

721 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

722 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

723 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

728 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

729 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

730 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

732 
	#__NVIC_S‘PriÜ™yGroupšg
(
X
è()(X)

	)

733 
	#__NVIC_G‘PriÜ™yGroupšg
(è(0U)

	)

741 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

743 ià((
št32_t
)(
IRQn
) >= 0)

745 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

758 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

760 ià((
št32_t
)(
IRQn
) >= 0)

762 ((
ušt32_t
)(((
NVIC
->
ISER
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

777 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

779 ià((
št32_t
)(
IRQn
) >= 0)

781 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

782 
__DSB
();

783 
__ISB
();

796 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

798 ià((
št32_t
)(
IRQn
) >= 0)

800 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

815 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

817 ià((
št32_t
)(
IRQn
) >= 0)

819 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

830 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

832 ià((
št32_t
)(
IRQn
) >= 0)

834 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

848 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

850 ià((
št32_t
)(
IRQn
) >= 0)

852 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

853 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

857 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

858 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

872 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

875 ià((
št32_t
)(
IRQn
) >= 0)

877 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

881 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

897 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

899 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

900 
ušt32_t
 
P»em±PriÜ™yB™s
;

901 
ušt32_t
 
SubPriÜ™yB™s
;

903 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

904 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

907 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

908 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

924 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

926 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

927 
ušt32_t
 
P»em±PriÜ™yB™s
;

928 
ušt32_t
 
SubPriÜ™yB™s
;

930 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

931 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

933 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

934 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

948 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

950 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

951 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

953 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

955 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

967 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

969 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

970 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

972 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

974  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

983 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

985 
__DSB
();

987 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

988 
SCB_AIRCR_SYSRESETREQ_Msk
);

989 
__DSB
();

993 
__NOP
();

1001 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1003 
	~"mpu_¬mv7.h
"

1023 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1041 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

1054 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1056 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1061 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1062 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1063 
SysTick
->
VAL
 = 0UL;

1064 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1065 
SysTick_CTRL_TICKINT_Msk
 |

1066 
SysTick_CTRL_ENABLE_Msk
;

1077 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm1.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM1_H_GENERIC


32 
	#__CORE_CM1_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM1_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM1_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM1_CMSIS_VERSION
 ((
__CM1_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM1_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (1Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_CM1_H_DEPENDANT


127 
	#__CORE_CM1_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__CM1_REV


136 
	#__CM1_REV
 0x0100U

	)

140 #iâdeà
__NVIC_PRIO_BITS


141 
	#__NVIC_PRIO_BITS
 2U

	)

145 #iâdeà
__V’dÜ_SysTickCÚfig


146 
	#__V’dÜ_SysTickCÚfig
 0U

	)

159 #ifdeà
__ýlu¥lus


160 
	#__I
 vÞ©ž

	)

162 
	#__I
 vÞ©žcÚ¡

	)

164 
	#__O
 vÞ©ž

	)

165 
	#__IO
 vÞ©ž

	)

168 
	#__IM
 vÞ©žcÚ¡

	)

169 
	#__OM
 vÞ©ž

	)

170 
	#__IOM
 vÞ©ž

	)

203 
ušt32_t
 
_»£rved0
:28;

204 
ušt32_t
 
V
:1;

205 
ušt32_t
 
C
:1;

206 
ušt32_t
 
Z
:1;

207 
ušt32_t
 
N
:1;

208 } 
b
;

209 
ušt32_t
 
w
;

210 } 
	tAPSR_Ty³
;

213 
	#APSR_N_Pos
 31U

	)

214 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

216 
	#APSR_Z_Pos
 30U

	)

217 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

219 
	#APSR_C_Pos
 29U

	)

220 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

222 
	#APSR_V_Pos
 28U

	)

223 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

233 
ušt32_t
 
ISR
:9;

234 
ušt32_t
 
_»£rved0
:23;

235 } 
b
;

236 
ušt32_t
 
w
;

237 } 
	tIPSR_Ty³
;

240 
	#IPSR_ISR_Pos
 0U

	)

241 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

251 
ušt32_t
 
ISR
:9;

252 
ušt32_t
 
_»£rved0
:15;

253 
ušt32_t
 
T
:1;

254 
ušt32_t
 
_»£rved1
:3;

255 
ušt32_t
 
V
:1;

256 
ušt32_t
 
C
:1;

257 
ušt32_t
 
Z
:1;

258 
ušt32_t
 
N
:1;

259 } 
b
;

260 
ušt32_t
 
w
;

261 } 
	txPSR_Ty³
;

264 
	#xPSR_N_Pos
 31U

	)

265 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

267 
	#xPSR_Z_Pos
 30U

	)

268 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

270 
	#xPSR_C_Pos
 29U

	)

271 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

273 
	#xPSR_V_Pos
 28U

	)

274 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

276 
	#xPSR_T_Pos
 24U

	)

277 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

279 
	#xPSR_ISR_Pos
 0U

	)

280 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

290 
ušt32_t
 
_»£rved0
:1;

291 
ušt32_t
 
SPSEL
:1;

292 
ušt32_t
 
_»£rved1
:30;

293 } 
b
;

294 
ušt32_t
 
w
;

295 } 
	tCONTROL_Ty³
;

298 
	#CONTROL_SPSEL_Pos
 1U

	)

299 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

316 
__IOM
 
ušt32_t
 
ISER
[1U];

317 
ušt32_t
 
RESERVED0
[31U];

318 
__IOM
 
ušt32_t
 
ICER
[1U];

319 
ušt32_t
 
RSERVED1
[31U];

320 
__IOM
 
ušt32_t
 
ISPR
[1U];

321 
ušt32_t
 
RESERVED2
[31U];

322 
__IOM
 
ušt32_t
 
ICPR
[1U];

323 
ušt32_t
 
RESERVED3
[31U];

324 
ušt32_t
 
RESERVED4
[64U];

325 
__IOM
 
ušt32_t
 
IP
[8U];

326 } 
	tNVIC_Ty³
;

343 
__IM
 
ušt32_t
 
CPUID
;

344 
__IOM
 
ušt32_t
 
ICSR
;

345 
ušt32_t
 
RESERVED0
;

346 
__IOM
 
ušt32_t
 
AIRCR
;

347 
__IOM
 
ušt32_t
 
SCR
;

348 
__IOM
 
ušt32_t
 
CCR
;

349 
ušt32_t
 
RESERVED1
;

350 
__IOM
 
ušt32_t
 
SHP
[2U];

351 
__IOM
 
ušt32_t
 
SHCSR
;

352 } 
	tSCB_Ty³
;

355 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

356 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

358 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

359 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

361 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

362 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

364 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

365 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

367 
	#SCB_CPUID_REVISION_Pos
 0U

	)

368 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

371 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

372 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

374 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

375 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

377 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

378 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

380 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

381 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

383 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

384 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

386 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

387 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

389 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

390 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

392 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

393 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

395 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

396 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

399 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

400 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

402 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

403 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

405 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

406 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

408 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

409 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

411 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

412 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

415 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

416 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

418 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

419 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

421 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

422 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

425 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

426 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

428 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

429 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

432 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

433 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

450 
ušt32_t
 
RESERVED0
[2U];

451 
__IOM
 
ušt32_t
 
ACTLR
;

452 } 
	tSCnSCB_Ty³
;

455 
	#SCnSCB_ACTLR_ITCMUAEN_Pos
 4U

	)

456 
	#SCnSCB_ACTLR_ITCMUAEN_Msk
 (1UL << 
SCnSCB_ACTLR_ITCMUAEN_Pos
è

	)

458 
	#SCnSCB_ACTLR_ITCMLAEN_Pos
 3U

	)

459 
	#SCnSCB_ACTLR_ITCMLAEN_Msk
 (1UL << 
SCnSCB_ACTLR_ITCMLAEN_Pos
è

	)

476 
__IOM
 
ušt32_t
 
CTRL
;

477 
__IOM
 
ušt32_t
 
LOAD
;

478 
__IOM
 
ušt32_t
 
VAL
;

479 
__IM
 
ušt32_t
 
CALIB
;

480 } 
	tSysTick_Ty³
;

483 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

484 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

486 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

487 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

489 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

490 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

492 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

493 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

496 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

497 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

500 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

501 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

504 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

505 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

507 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

508 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

510 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

511 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

539 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

547 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

560 
	#SCS_BASE
 (0xE000E000ULè

	)

561 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

562 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

563 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

565 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

566 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

567 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

568 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

596 #ifdeà
CMSIS_NVIC_VIRTUAL


597 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


598 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

600 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


602 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

603 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

604 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

605 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

606 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

607 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

608 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

609 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

611 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

612 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

613 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

616 #ifdeà
CMSIS_VECTAB_VIRTUAL


617 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


618 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

620 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


622 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

623 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

626 
	#NVIC_USER_IRQ_OFFSET
 16

	)

630 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

631 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

632 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

637 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

638 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

639 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

641 
	#__NVIC_S‘PriÜ™yGroupšg
(
X
è()(X)

	)

642 
	#__NVIC_G‘PriÜ™yGroupšg
(è(0U)

	)

650 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

652 ià((
št32_t
)(
IRQn
) >= 0)

654 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

667 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

669 ià((
št32_t
)(
IRQn
) >= 0)

671 ((
ušt32_t
)(((
NVIC
->
ISER
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

686 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

688 ià((
št32_t
)(
IRQn
) >= 0)

690 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

691 
__DSB
();

692 
__ISB
();

705 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

707 ià((
št32_t
)(
IRQn
) >= 0)

709 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

724 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

726 ià((
št32_t
)(
IRQn
) >= 0)

728 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

739 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

741 ià((
št32_t
)(
IRQn
) >= 0)

743 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

757 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

759 ià((
št32_t
)(
IRQn
) >= 0)

761 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

762 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

766 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

767 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

781 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

784 ià((
št32_t
)(
IRQn
) >= 0)

786 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

790 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

806 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

808 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

809 
ušt32_t
 
P»em±PriÜ™yB™s
;

810 
ušt32_t
 
SubPriÜ™yB™s
;

812 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

813 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

816 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

817 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

833 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

835 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

836 
ušt32_t
 
P»em±PriÜ™yB™s
;

837 
ušt32_t
 
SubPriÜ™yB™s
;

839 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

840 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

842 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

843 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

857 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

859 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

860 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

872 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

874 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

875  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

883 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

885 
__DSB
();

887 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

888 
SCB_AIRCR_SYSRESETREQ_Msk
);

889 
__DSB
();

893 
__NOP
();

916 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

934 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

947 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

949 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

954 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

955 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

956 
SysTick
->
VAL
 = 0UL;

957 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

958 
SysTick_CTRL_TICKINT_Msk
 |

959 
SysTick_CTRL_ENABLE_Msk
;

970 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm23.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM23_H_GENERIC


32 
	#__CORE_CM23_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM23_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM23_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM23_CMSIS_VERSION
 ((
__CM23_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM23_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (23Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_CM23_H_DEPENDANT


127 
	#__CORE_CM23_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__CM23_REV


136 
	#__CM23_REV
 0x0000U

	)

140 #iâdeà
__FPU_PRESENT


141 
	#__FPU_PRESENT
 0U

	)

145 #iâdeà
__MPU_PRESENT


146 
	#__MPU_PRESENT
 0U

	)

150 #iâdeà
__SAUREGION_PRESENT


151 
	#__SAUREGION_PRESENT
 0U

	)

155 #iâdeà
__VTOR_PRESENT


156 
	#__VTOR_PRESENT
 0U

	)

160 #iâdeà
__NVIC_PRIO_BITS


161 
	#__NVIC_PRIO_BITS
 2U

	)

165 #iâdeà
__V’dÜ_SysTickCÚfig


166 
	#__V’dÜ_SysTickCÚfig
 0U

	)

170 #iâdeà
__ETM_PRESENT


171 
	#__ETM_PRESENT
 0U

	)

175 #iâdeà
__MTB_PRESENT


176 
	#__MTB_PRESENT
 0U

	)

190 #ifdeà
__ýlu¥lus


191 
	#__I
 vÞ©ž

	)

193 
	#__I
 vÞ©žcÚ¡

	)

195 
	#__O
 vÞ©ž

	)

196 
	#__IO
 vÞ©ž

	)

199 
	#__IM
 vÞ©žcÚ¡

	)

200 
	#__OM
 vÞ©ž

	)

201 
	#__IOM
 vÞ©ž

	)

237 
ušt32_t
 
_»£rved0
:28;

238 
ušt32_t
 
V
:1;

239 
ušt32_t
 
C
:1;

240 
ušt32_t
 
Z
:1;

241 
ušt32_t
 
N
:1;

242 } 
b
;

243 
ušt32_t
 
w
;

244 } 
	tAPSR_Ty³
;

247 
	#APSR_N_Pos
 31U

	)

248 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

250 
	#APSR_Z_Pos
 30U

	)

251 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

253 
	#APSR_C_Pos
 29U

	)

254 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

256 
	#APSR_V_Pos
 28U

	)

257 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

267 
ušt32_t
 
ISR
:9;

268 
ušt32_t
 
_»£rved0
:23;

269 } 
b
;

270 
ušt32_t
 
w
;

271 } 
	tIPSR_Ty³
;

274 
	#IPSR_ISR_Pos
 0U

	)

275 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
ušt32_t
 
ISR
:9;

286 
ušt32_t
 
_»£rved0
:15;

287 
ušt32_t
 
T
:1;

288 
ušt32_t
 
_»£rved1
:3;

289 
ušt32_t
 
V
:1;

290 
ušt32_t
 
C
:1;

291 
ušt32_t
 
Z
:1;

292 
ušt32_t
 
N
:1;

293 } 
b
;

294 
ušt32_t
 
w
;

295 } 
	txPSR_Ty³
;

298 
	#xPSR_N_Pos
 31U

	)

299 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

301 
	#xPSR_Z_Pos
 30U

	)

302 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

304 
	#xPSR_C_Pos
 29U

	)

305 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

307 
	#xPSR_V_Pos
 28U

	)

308 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

310 
	#xPSR_T_Pos
 24U

	)

311 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

313 
	#xPSR_ISR_Pos
 0U

	)

314 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

324 
ušt32_t
 
nPRIV
:1;

325 
ušt32_t
 
SPSEL
:1;

326 
ušt32_t
 
_»£rved1
:30;

327 } 
b
;

328 
ušt32_t
 
w
;

329 } 
	tCONTROL_Ty³
;

332 
	#CONTROL_SPSEL_Pos
 1U

	)

333 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

335 
	#CONTROL_nPRIV_Pos
 0U

	)

336 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

353 
__IOM
 
ušt32_t
 
ISER
[16U];

354 
ušt32_t
 
RESERVED0
[16U];

355 
__IOM
 
ušt32_t
 
ICER
[16U];

356 
ušt32_t
 
RSERVED1
[16U];

357 
__IOM
 
ušt32_t
 
ISPR
[16U];

358 
ušt32_t
 
RESERVED2
[16U];

359 
__IOM
 
ušt32_t
 
ICPR
[16U];

360 
ušt32_t
 
RESERVED3
[16U];

361 
__IOM
 
ušt32_t
 
IABR
[16U];

362 
ušt32_t
 
RESERVED4
[16U];

363 
__IOM
 
ušt32_t
 
ITNS
[16U];

364 
ušt32_t
 
RESERVED5
[16U];

365 
__IOM
 
ušt32_t
 
IPR
[124U];

366 } 
	tNVIC_Ty³
;

383 
__IM
 
ušt32_t
 
CPUID
;

384 
__IOM
 
ušt32_t
 
ICSR
;

385 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

386 
__IOM
 
ušt32_t
 
VTOR
;

388 
ušt32_t
 
RESERVED0
;

390 
__IOM
 
ušt32_t
 
AIRCR
;

391 
__IOM
 
ušt32_t
 
SCR
;

392 
__IOM
 
ušt32_t
 
CCR
;

393 
ušt32_t
 
RESERVED1
;

394 
__IOM
 
ušt32_t
 
SHPR
[2U];

395 
__IOM
 
ušt32_t
 
SHCSR
;

396 } 
	tSCB_Ty³
;

399 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

400 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

402 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

403 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

405 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

406 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

408 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

409 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

411 
	#SCB_CPUID_REVISION_Pos
 0U

	)

412 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

415 
	#SCB_ICSR_PENDNMISET_Pos
 31U

	)

416 
	#SCB_ICSR_PENDNMISET_Msk
 (1UL << 
SCB_ICSR_PENDNMISET_Pos
è

	)

418 
	#SCB_ICSR_NMIPENDSET_Pos
 
SCB_ICSR_PENDNMISET_Pos


	)

419 
	#SCB_ICSR_NMIPENDSET_Msk
 
SCB_ICSR_PENDNMISET_Msk


	)

421 
	#SCB_ICSR_PENDNMICLR_Pos
 30U

	)

422 
	#SCB_ICSR_PENDNMICLR_Msk
 (1UL << 
SCB_ICSR_PENDNMICLR_Pos
è

	)

424 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

425 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

427 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

428 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

430 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

431 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

434 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

436 
	#SCB_ICSR_STTNS_Pos
 24U

	)

437 
	#SCB_ICSR_STTNS_Msk
 (1UL << 
SCB_ICSR_STTNS_Pos
è

	)

439 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

440 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

442 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

443 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

445 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

446 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

448 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

449 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

454 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

456 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

457 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

461 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

462 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

464 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

465 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

467 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

468 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

470 
	#SCB_AIRCR_PRIS_Pos
 14U

	)

471 
	#SCB_AIRCR_PRIS_Msk
 (1UL << 
SCB_AIRCR_PRIS_Pos
è

	)

473 
	#SCB_AIRCR_BFHFNMINS_Pos
 13U

	)

474 
	#SCB_AIRCR_BFHFNMINS_Msk
 (1UL << 
SCB_AIRCR_BFHFNMINS_Pos
è

	)

476 
	#SCB_AIRCR_SYSRESETREQS_Pos
 3U

	)

477 
	#SCB_AIRCR_SYSRESETREQS_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQS_Pos
è

	)

479 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

482 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

486 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

487 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

489 
	#SCB_SCR_SLEEPDEEPS_Pos
 3U

	)

490 
	#SCB_SCR_SLEEPDEEPS_Msk
 (1UL << 
SCB_SCR_SLEEPDEEPS_Pos
è

	)

492 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

493 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

495 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

496 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

499 
	#SCB_CCR_BP_Pos
 18U

	)

500 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

502 
	#SCB_CCR_IC_Pos
 17U

	)

503 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

505 
	#SCB_CCR_DC_Pos
 16U

	)

506 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

508 
	#SCB_CCR_STKOFHFNMIGN_Pos
 10U

	)

509 
	#SCB_CCR_STKOFHFNMIGN_Msk
 (1UL << 
SCB_CCR_STKOFHFNMIGN_Pos
è

	)

511 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

512 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

514 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

515 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

517 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

518 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

520 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

521 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

524 
	#SCB_SHCSR_HARDFAULTPENDED_Pos
 21U

	)

525 
	#SCB_SHCSR_HARDFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTPENDED_Pos
è

	)

527 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

528 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

530 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

531 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

533 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

534 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

536 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

537 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

539 
	#SCB_SHCSR_NMIACT_Pos
 5U

	)

540 
	#SCB_SHCSR_NMIACT_Msk
 (1UL << 
SCB_SHCSR_NMIACT_Pos
è

	)

542 
	#SCB_SHCSR_HARDFAULTACT_Pos
 2U

	)

543 
	#SCB_SHCSR_HARDFAULTACT_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTACT_Pos
è

	)

560 
__IOM
 
ušt32_t
 
CTRL
;

561 
__IOM
 
ušt32_t
 
LOAD
;

562 
__IOM
 
ušt32_t
 
VAL
;

563 
__IM
 
ušt32_t
 
CALIB
;

564 } 
	tSysTick_Ty³
;

567 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

568 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

570 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

571 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

573 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

574 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

576 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

577 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

580 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

581 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

584 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

585 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

588 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

589 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

591 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

592 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

594 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

595 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

612 
__IOM
 
ušt32_t
 
CTRL
;

613 
ušt32_t
 
RESERVED0
[6U];

614 
__IM
 
ušt32_t
 
PCSR
;

615 
__IOM
 
ušt32_t
 
COMP0
;

616 
ušt32_t
 
RESERVED1
[1U];

617 
__IOM
 
ušt32_t
 
FUNCTION0
;

618 
ušt32_t
 
RESERVED2
[1U];

619 
__IOM
 
ušt32_t
 
COMP1
;

620 
ušt32_t
 
RESERVED3
[1U];

621 
__IOM
 
ušt32_t
 
FUNCTION1
;

622 
ušt32_t
 
RESERVED4
[1U];

623 
__IOM
 
ušt32_t
 
COMP2
;

624 
ušt32_t
 
RESERVED5
[1U];

625 
__IOM
 
ušt32_t
 
FUNCTION2
;

626 
ušt32_t
 
RESERVED6
[1U];

627 
__IOM
 
ušt32_t
 
COMP3
;

628 
ušt32_t
 
RESERVED7
[1U];

629 
__IOM
 
ušt32_t
 
FUNCTION3
;

630 
ušt32_t
 
RESERVED8
[1U];

631 
__IOM
 
ušt32_t
 
COMP4
;

632 
ušt32_t
 
RESERVED9
[1U];

633 
__IOM
 
ušt32_t
 
FUNCTION4
;

634 
ušt32_t
 
RESERVED10
[1U];

635 
__IOM
 
ušt32_t
 
COMP5
;

636 
ušt32_t
 
RESERVED11
[1U];

637 
__IOM
 
ušt32_t
 
FUNCTION5
;

638 
ušt32_t
 
RESERVED12
[1U];

639 
__IOM
 
ušt32_t
 
COMP6
;

640 
ušt32_t
 
RESERVED13
[1U];

641 
__IOM
 
ušt32_t
 
FUNCTION6
;

642 
ušt32_t
 
RESERVED14
[1U];

643 
__IOM
 
ušt32_t
 
COMP7
;

644 
ušt32_t
 
RESERVED15
[1U];

645 
__IOM
 
ušt32_t
 
FUNCTION7
;

646 
ušt32_t
 
RESERVED16
[1U];

647 
__IOM
 
ušt32_t
 
COMP8
;

648 
ušt32_t
 
RESERVED17
[1U];

649 
__IOM
 
ušt32_t
 
FUNCTION8
;

650 
ušt32_t
 
RESERVED18
[1U];

651 
__IOM
 
ušt32_t
 
COMP9
;

652 
ušt32_t
 
RESERVED19
[1U];

653 
__IOM
 
ušt32_t
 
FUNCTION9
;

654 
ušt32_t
 
RESERVED20
[1U];

655 
__IOM
 
ušt32_t
 
COMP10
;

656 
ušt32_t
 
RESERVED21
[1U];

657 
__IOM
 
ušt32_t
 
FUNCTION10
;

658 
ušt32_t
 
RESERVED22
[1U];

659 
__IOM
 
ušt32_t
 
COMP11
;

660 
ušt32_t
 
RESERVED23
[1U];

661 
__IOM
 
ušt32_t
 
FUNCTION11
;

662 
ušt32_t
 
RESERVED24
[1U];

663 
__IOM
 
ušt32_t
 
COMP12
;

664 
ušt32_t
 
RESERVED25
[1U];

665 
__IOM
 
ušt32_t
 
FUNCTION12
;

666 
ušt32_t
 
RESERVED26
[1U];

667 
__IOM
 
ušt32_t
 
COMP13
;

668 
ušt32_t
 
RESERVED27
[1U];

669 
__IOM
 
ušt32_t
 
FUNCTION13
;

670 
ušt32_t
 
RESERVED28
[1U];

671 
__IOM
 
ušt32_t
 
COMP14
;

672 
ušt32_t
 
RESERVED29
[1U];

673 
__IOM
 
ušt32_t
 
FUNCTION14
;

674 
ušt32_t
 
RESERVED30
[1U];

675 
__IOM
 
ušt32_t
 
COMP15
;

676 
ušt32_t
 
RESERVED31
[1U];

677 
__IOM
 
ušt32_t
 
FUNCTION15
;

678 } 
	tDWT_Ty³
;

681 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

682 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

684 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

685 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

687 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

688 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

690 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

691 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

693 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

694 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

697 
	#DWT_FUNCTION_ID_Pos
 27U

	)

698 
	#DWT_FUNCTION_ID_Msk
 (0x1FUL << 
DWT_FUNCTION_ID_Pos
è

	)

700 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

701 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

703 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

704 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

706 
	#DWT_FUNCTION_ACTION_Pos
 4U

	)

707 
	#DWT_FUNCTION_ACTION_Msk
 (0x3UL << 
DWT_FUNCTION_ACTION_Pos
è

	)

709 
	#DWT_FUNCTION_MATCH_Pos
 0U

	)

710 
	#DWT_FUNCTION_MATCH_Msk
 (0xFUL )

	)

727 
__IM
 
ušt32_t
 
SSPSR
;

728 
__IOM
 
ušt32_t
 
CSPSR
;

729 
ušt32_t
 
RESERVED0
[2U];

730 
__IOM
 
ušt32_t
 
ACPR
;

731 
ušt32_t
 
RESERVED1
[55U];

732 
__IOM
 
ušt32_t
 
SPPR
;

733 
ušt32_t
 
RESERVED2
[131U];

734 
__IM
 
ušt32_t
 
FFSR
;

735 
__IOM
 
ušt32_t
 
FFCR
;

736 
__IOM
 
ušt32_t
 
PSCR
;

737 
ušt32_t
 
RESERVED3
[759U];

738 
__IM
 
ušt32_t
 
TRIGGER
;

739 
__IM
 
ušt32_t
 
ITFTTD0
;

740 
__IOM
 
ušt32_t
 
ITATBCTR2
;

741 
ušt32_t
 
RESERVED4
[1U];

742 
__IM
 
ušt32_t
 
ITATBCTR0
;

743 
__IM
 
ušt32_t
 
ITFTTD1
;

744 
__IOM
 
ušt32_t
 
ITCTRL
;

745 
ušt32_t
 
RESERVED5
[39U];

746 
__IOM
 
ušt32_t
 
CLAIMSET
;

747 
__IOM
 
ušt32_t
 
CLAIMCLR
;

748 
ušt32_t
 
RESERVED7
[8U];

749 
__IM
 
ušt32_t
 
DEVID
;

750 
__IM
 
ušt32_t
 
DEVTYPE
;

751 } 
	tTPI_Ty³
;

754 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

755 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

758 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

759 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

762 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

763 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

765 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

766 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

768 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

769 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

771 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

772 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

775 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

776 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

778 
	#TPI_FFCR_FOnMª_Pos
 6U

	)

779 
	#TPI_FFCR_FOnMª_Msk
 (0x1UL << 
TPI_FFCR_FOnMª_Pos
è

	)

781 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

782 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

785 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

786 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

789 
	#TPI_ITFTTD0_ATB_IF2_ATVALID_Pos
 29U

	)

790 
	#TPI_ITFTTD0_ATB_IF2_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF2_ATVALID_Pos
è

	)

792 
	#TPI_ITFTTD0_ATB_IF2_by‹couÁ_Pos
 27U

	)

793 
	#TPI_ITFTTD0_ATB_IF2_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF2_by‹couÁ_Pos
è

	)

795 
	#TPI_ITFTTD0_ATB_IF1_ATVALID_Pos
 26U

	)

796 
	#TPI_ITFTTD0_ATB_IF1_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF1_ATVALID_Pos
è

	)

798 
	#TPI_ITFTTD0_ATB_IF1_by‹couÁ_Pos
 24U

	)

799 
	#TPI_ITFTTD0_ATB_IF1_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF1_by‹couÁ_Pos
è

	)

801 
	#TPI_ITFTTD0_ATB_IF1_d©a2_Pos
 16U

	)

802 
	#TPI_ITFTTD0_ATB_IF1_d©a2_Msk
 (0xFFUL << 
TPI_ITFTTD0_ATB_IF1_d©a1_Pos
è

	)

804 
	#TPI_ITFTTD0_ATB_IF1_d©a1_Pos
 8U

	)

805 
	#TPI_ITFTTD0_ATB_IF1_d©a1_Msk
 (0xFFUL << 
TPI_ITFTTD0_ATB_IF1_d©a1_Pos
è

	)

807 
	#TPI_ITFTTD0_ATB_IF1_d©a0_Pos
 0U

	)

808 
	#TPI_ITFTTD0_ATB_IF1_d©a0_Msk
 (0xFFUL )

	)

811 
	#TPI_ITATBCTR2_AFVALID2S_Pos
 1U

	)

812 
	#TPI_ITATBCTR2_AFVALID2S_Msk
 (0x1UL << 
TPI_ITATBCTR2_AFVALID2S_Pos
è

	)

814 
	#TPI_ITATBCTR2_AFVALID1S_Pos
 1U

	)

815 
	#TPI_ITATBCTR2_AFVALID1S_Msk
 (0x1UL << 
TPI_ITATBCTR2_AFVALID1S_Pos
è

	)

817 
	#TPI_ITATBCTR2_ATREADY2S_Pos
 0U

	)

818 
	#TPI_ITATBCTR2_ATREADY2S_Msk
 (0x1UL )

	)

820 
	#TPI_ITATBCTR2_ATREADY1S_Pos
 0U

	)

821 
	#TPI_ITATBCTR2_ATREADY1S_Msk
 (0x1UL )

	)

824 
	#TPI_ITFTTD1_ATB_IF2_ATVALID_Pos
 29U

	)

825 
	#TPI_ITFTTD1_ATB_IF2_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF2_ATVALID_Pos
è

	)

827 
	#TPI_ITFTTD1_ATB_IF2_by‹couÁ_Pos
 27U

	)

828 
	#TPI_ITFTTD1_ATB_IF2_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF2_by‹couÁ_Pos
è

	)

830 
	#TPI_ITFTTD1_ATB_IF1_ATVALID_Pos
 26U

	)

831 
	#TPI_ITFTTD1_ATB_IF1_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF1_ATVALID_Pos
è

	)

833 
	#TPI_ITFTTD1_ATB_IF1_by‹couÁ_Pos
 24U

	)

834 
	#TPI_ITFTTD1_ATB_IF1_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF1_by‹couÁ_Pos
è

	)

836 
	#TPI_ITFTTD1_ATB_IF2_d©a2_Pos
 16U

	)

837 
	#TPI_ITFTTD1_ATB_IF2_d©a2_Msk
 (0xFFUL << 
TPI_ITFTTD1_ATB_IF2_d©a1_Pos
è

	)

839 
	#TPI_ITFTTD1_ATB_IF2_d©a1_Pos
 8U

	)

840 
	#TPI_ITFTTD1_ATB_IF2_d©a1_Msk
 (0xFFUL << 
TPI_ITFTTD1_ATB_IF2_d©a1_Pos
è

	)

842 
	#TPI_ITFTTD1_ATB_IF2_d©a0_Pos
 0U

	)

843 
	#TPI_ITFTTD1_ATB_IF2_d©a0_Msk
 (0xFFUL )

	)

846 
	#TPI_ITATBCTR0_AFVALID2S_Pos
 1U

	)

847 
	#TPI_ITATBCTR0_AFVALID2S_Msk
 (0x1UL << 
TPI_ITATBCTR0_AFVALID2S_Pos
è

	)

849 
	#TPI_ITATBCTR0_AFVALID1S_Pos
 1U

	)

850 
	#TPI_ITATBCTR0_AFVALID1S_Msk
 (0x1UL << 
TPI_ITATBCTR0_AFVALID1S_Pos
è

	)

852 
	#TPI_ITATBCTR0_ATREADY2S_Pos
 0U

	)

853 
	#TPI_ITATBCTR0_ATREADY2S_Msk
 (0x1UL )

	)

855 
	#TPI_ITATBCTR0_ATREADY1S_Pos
 0U

	)

856 
	#TPI_ITATBCTR0_ATREADY1S_Msk
 (0x1UL )

	)

859 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

860 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

863 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

864 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

866 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

867 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

869 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

870 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

872 
	#TPI_DEVID_FIFOSZ_Pos
 6U

	)

873 
	#TPI_DEVID_FIFOSZ_Msk
 (0x7UL << 
TPI_DEVID_FIFOSZ_Pos
è

	)

875 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

876 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x3FUL )

	)

879 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

880 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

882 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

883 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

888 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

901 
__IM
 
ušt32_t
 
TYPE
;

902 
__IOM
 
ušt32_t
 
CTRL
;

903 
__IOM
 
ušt32_t
 
RNR
;

904 
__IOM
 
ušt32_t
 
RBAR
;

905 
__IOM
 
ušt32_t
 
RLAR
;

906 
ušt32_t
 
RESERVED0
[7U];

908 
__IOM
 
ušt32_t
 
MAIR
[2];

910 
__IOM
 
ušt32_t
 
MAIR0
;

911 
__IOM
 
ušt32_t
 
MAIR1
;

914 } 
	tMPU_Ty³
;

916 
	#MPU_TYPE_RALIASES
 1U

	)

919 
	#MPU_TYPE_IREGION_Pos
 16U

	)

920 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

922 
	#MPU_TYPE_DREGION_Pos
 8U

	)

923 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

925 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

926 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

929 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

930 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

932 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

933 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

935 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

936 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

939 
	#MPU_RNR_REGION_Pos
 0U

	)

940 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

943 
	#MPU_RBAR_BASE_Pos
 5U

	)

944 
	#MPU_RBAR_BASE_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_BASE_Pos
è

	)

946 
	#MPU_RBAR_SH_Pos
 3U

	)

947 
	#MPU_RBAR_SH_Msk
 (0x3UL << 
MPU_RBAR_SH_Pos
è

	)

949 
	#MPU_RBAR_AP_Pos
 1U

	)

950 
	#MPU_RBAR_AP_Msk
 (0x3UL << 
MPU_RBAR_AP_Pos
è

	)

952 
	#MPU_RBAR_XN_Pos
 0U

	)

953 
	#MPU_RBAR_XN_Msk
 (01UL )

	)

956 
	#MPU_RLAR_LIMIT_Pos
 5U

	)

957 
	#MPU_RLAR_LIMIT_Msk
 (0x7FFFFFFUL << 
MPU_RLAR_LIMIT_Pos
è

	)

959 
	#MPU_RLAR_A‰rIndx_Pos
 1U

	)

960 
	#MPU_RLAR_A‰rIndx_Msk
 (0x7UL << 
MPU_RLAR_A‰rIndx_Pos
è

	)

962 
	#MPU_RLAR_EN_Pos
 0U

	)

963 
	#MPU_RLAR_EN_Msk
 (1UL )

	)

966 
	#MPU_MAIR0_A‰r3_Pos
 24U

	)

967 
	#MPU_MAIR0_A‰r3_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r3_Pos
è

	)

969 
	#MPU_MAIR0_A‰r2_Pos
 16U

	)

970 
	#MPU_MAIR0_A‰r2_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r2_Pos
è

	)

972 
	#MPU_MAIR0_A‰r1_Pos
 8U

	)

973 
	#MPU_MAIR0_A‰r1_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r1_Pos
è

	)

975 
	#MPU_MAIR0_A‰r0_Pos
 0U

	)

976 
	#MPU_MAIR0_A‰r0_Msk
 (0xFFUL )

	)

979 
	#MPU_MAIR1_A‰r7_Pos
 24U

	)

980 
	#MPU_MAIR1_A‰r7_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r7_Pos
è

	)

982 
	#MPU_MAIR1_A‰r6_Pos
 16U

	)

983 
	#MPU_MAIR1_A‰r6_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r6_Pos
è

	)

985 
	#MPU_MAIR1_A‰r5_Pos
 8U

	)

986 
	#MPU_MAIR1_A‰r5_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r5_Pos
è

	)

988 
	#MPU_MAIR1_A‰r4_Pos
 0U

	)

989 
	#MPU_MAIR1_A‰r4_Msk
 (0xFFUL )

	)

995 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1008 
__IOM
 
ušt32_t
 
CTRL
;

1009 
__IM
 
ušt32_t
 
TYPE
;

1010 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

1011 
__IOM
 
ušt32_t
 
RNR
;

1012 
__IOM
 
ušt32_t
 
RBAR
;

1013 
__IOM
 
ušt32_t
 
RLAR
;

1015 } 
	tSAU_Ty³
;

1018 
	#SAU_CTRL_ALLNS_Pos
 1U

	)

1019 
	#SAU_CTRL_ALLNS_Msk
 (1UL << 
SAU_CTRL_ALLNS_Pos
è

	)

1021 
	#SAU_CTRL_ENABLE_Pos
 0U

	)

1022 
	#SAU_CTRL_ENABLE_Msk
 (1UL )

	)

1025 
	#SAU_TYPE_SREGION_Pos
 0U

	)

1026 
	#SAU_TYPE_SREGION_Msk
 (0xFFUL )

	)

1028 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

1030 
	#SAU_RNR_REGION_Pos
 0U

	)

1031 
	#SAU_RNR_REGION_Msk
 (0xFFUL )

	)

1034 
	#SAU_RBAR_BADDR_Pos
 5U

	)

1035 
	#SAU_RBAR_BADDR_Msk
 (0x7FFFFFFUL << 
SAU_RBAR_BADDR_Pos
è

	)

1038 
	#SAU_RLAR_LADDR_Pos
 5U

	)

1039 
	#SAU_RLAR_LADDR_Msk
 (0x7FFFFFFUL << 
SAU_RLAR_LADDR_Pos
è

	)

1041 
	#SAU_RLAR_NSC_Pos
 1U

	)

1042 
	#SAU_RLAR_NSC_Msk
 (1UL << 
SAU_RLAR_NSC_Pos
è

	)

1044 
	#SAU_RLAR_ENABLE_Pos
 0U

	)

1045 
	#SAU_RLAR_ENABLE_Msk
 (1UL )

	)

1065 
__IOM
 
ušt32_t
 
DHCSR
;

1066 
__OM
 
ušt32_t
 
DCRSR
;

1067 
__IOM
 
ušt32_t
 
DCRDR
;

1068 
__IOM
 
ušt32_t
 
DEMCR
;

1069 
ušt32_t
 
RESERVED4
[1U];

1070 
__IOM
 
ušt32_t
 
DAUTHCTRL
;

1071 
__IOM
 
ušt32_t
 
DSCSR
;

1072 } 
	tCÜeDebug_Ty³
;

1075 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1076 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1078 
	#CÜeDebug_DHCSR_S_RESTART_ST_Pos
 26U

	)

1079 
	#CÜeDebug_DHCSR_S_RESTART_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESTART_ST_Pos
è

	)

1081 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1082 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1084 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1085 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1087 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1088 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1090 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1091 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1093 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1094 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1096 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1097 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1099 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1100 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1102 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1103 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1105 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1106 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1108 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1109 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1112 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1113 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1115 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1116 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1119 
	#CÜeDebug_DEMCR_DWTENA_Pos
 24U

	)

1120 
	#CÜeDebug_DEMCR_DWTENA_Msk
 (1UL << 
CÜeDebug_DEMCR_DWTENA_Pos
è

	)

1122 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1123 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1125 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1126 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1129 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
 3U

	)

1130 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
è

	)

1132 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
 2U

	)

1133 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
è

	)

1135 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
 1U

	)

1136 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
è

	)

1138 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Pos
 0U

	)

1139 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Msk
 (1UL )

	)

1142 
	#CÜeDebug_DSCSR_CDS_Pos
 16U

	)

1143 
	#CÜeDebug_DSCSR_CDS_Msk
 (1UL << 
CÜeDebug_DSCSR_CDS_Pos
è

	)

1145 
	#CÜeDebug_DSCSR_SBRSEL_Pos
 1U

	)

1146 
	#CÜeDebug_DSCSR_SBRSEL_Msk
 (1UL << 
CÜeDebug_DSCSR_SBRSEL_Pos
è

	)

1148 
	#CÜeDebug_DSCSR_SBRSELEN_Pos
 0U

	)

1149 
	#CÜeDebug_DSCSR_SBRSELEN_Msk
 (1UL )

	)

1167 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1175 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1188 
	#SCS_BASE
 (0xE000E000ULè

	)

1189 
	#DWT_BASE
 (0xE0001000ULè

	)

1190 
	#TPI_BASE
 (0xE0040000ULè

	)

1191 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1192 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1193 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1194 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1197 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1198 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1199 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1200 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1201 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1202 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
 )

	)

1204 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1205 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1206 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1209 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1210 
	#SAU_BASE
 (
SCS_BASE
 + 0x0DD0ULè

	)

1211 
	#SAU
 ((
SAU_Ty³
 *è
SAU_BASE
 )

	)

1214 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1215 
	#SCS_BASE_NS
 (0xE002E000ULè

	)

1216 
	#CÜeDebug_BASE_NS
 (0xE002EDF0ULè

	)

1217 
	#SysTick_BASE_NS
 (
SCS_BASE_NS
 + 0x0010ULè

	)

1218 
	#NVIC_BASE_NS
 (
SCS_BASE_NS
 + 0x0100ULè

	)

1219 
	#SCB_BASE_NS
 (
SCS_BASE_NS
 + 0x0D00ULè

	)

1221 
	#SCB_NS
 ((
SCB_Ty³
 *è
SCB_BASE_NS
 )

	)

1222 
	#SysTick_NS
 ((
SysTick_Ty³
 *è
SysTick_BASE_NS
 )

	)

1223 
	#NVIC_NS
 ((
NVIC_Ty³
 *è
NVIC_BASE_NS
 )

	)

1224 
	#CÜeDebug_NS
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE_NS
è

	)

1226 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1227 
	#MPU_BASE_NS
 (
SCS_BASE_NS
 + 0x0D90ULè

	)

1228 
	#MPU_NS
 ((
MPU_Ty³
 *è
MPU_BASE_NS
 )

	)

1257 #ifdeà
CMSIS_NVIC_VIRTUAL


1258 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1259 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1261 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1265 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1266 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1267 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1268 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1269 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1270 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1271 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1272 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1273 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1274 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1277 #ifdeà
CMSIS_VECTAB_VIRTUAL


1278 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1279 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1281 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1283 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1284 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1287 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1293 
	#FNC_RETURN
 (0xFEFFFFFFULè

	)

1296 
	#EXC_RETURN_PREFIX
 (0xFF000000ULè

	)

1297 
	#EXC_RETURN_S
 (0x00000040ULè

	)

1298 
	#EXC_RETURN_DCRS
 (0x00000020ULè

	)

1299 
	#EXC_RETURN_FTYPE
 (0x00000010ULè

	)

1300 
	#EXC_RETURN_MODE
 (0x00000008ULè

	)

1301 
	#EXC_RETURN_SPSEL
 (0x00000002ULè

	)

1302 
	#EXC_RETURN_ES
 (0x00000001ULè

	)

1305 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

1306 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125AULè

	)

1308 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125BULè

	)

1314 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

1315 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

1316 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

1318 
	#__NVIC_S‘PriÜ™yGroupšg
(
X
è()(X)

	)

1319 
	#__NVIC_G‘PriÜ™yGroupšg
(è(0U)

	)

1327 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1329 ià((
št32_t
)(
IRQn
) >= 0)

1331 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1344 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1346 ià((
št32_t
)(
IRQn
) >= 0)

1348 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1363 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1365 ià((
št32_t
)(
IRQn
) >= 0)

1367 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1368 
__DSB
();

1369 
__ISB
();

1382 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1384 ià((
št32_t
)(
IRQn
) >= 0)

1386 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1401 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1403 ià((
št32_t
)(
IRQn
) >= 0)

1405 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1416 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1418 ià((
št32_t
)(
IRQn
) >= 0)

1420 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1433 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1435 ià((
št32_t
)(
IRQn
) >= 0)

1437 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1446 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1455 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

1457 ià((
št32_t
)(
IRQn
) >= 0)

1459 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_S‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

1478 ià((
št32_t
)(
IRQn
) >= 0)

1480 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

1481 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1498 
__STATIC_INLINE
 
ušt32_t
 
NVIC_CË¬T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

1500 ià((
št32_t
)(
IRQn
) >= 0)

1502 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

1503 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1522 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1524 ià((
št32_t
)(
IRQn
) >= 0)

1526 
NVIC
->
IPR
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1527 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1531 
SCB
->
SHPR
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1532 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1546 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) >= 0)

1551 ((
ušt32_t
)(((
NVIC
->
IPR
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1555 ((
ušt32_t
)(((
SCB
->
SHPR
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1622 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1624 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

1625 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1627 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

1629 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

1641 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1643 #ià
defšed
 (
__VTOR_PRESENT
) && (__VTOR_PRESENT == 1U)

1644 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1646 
ušt32_t
 *
veùÜs
 = (uint32_t *)0x0U;

1648  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

1656 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1658 
__DSB
();

1660 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1661 
SCB_AIRCR_SYSRESETREQ_Msk
);

1662 
__DSB
();

1666 
__NOP
();

1670 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1677 
__STATIC_INLINE
 
TZ_NVIC_EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1679 ià((
št32_t
)(
IRQn
) >= 0)

1681 
NVIC_NS
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1694 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1696 ià((
št32_t
)(
IRQn
) >= 0)

1698 ((
ušt32_t
)(((
NVIC_NS
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1713 
__STATIC_INLINE
 
TZ_NVIC_Di§bËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1715 ià((
št32_t
)(
IRQn
) >= 0)

1717 
NVIC_NS
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1730 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1732 ià((
št32_t
)(
IRQn
) >= 0)

1734 ((
ušt32_t
)(((
NVIC_NS
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1749 
__STATIC_INLINE
 
TZ_NVIC_S‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1751 ià((
št32_t
)(
IRQn
) >= 0)

1753 
NVIC_NS
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1764 
__STATIC_INLINE
 
TZ_NVIC_CË¬P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

1766 ià((
št32_t
)(
IRQn
) >= 0)

1768 
NVIC_NS
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1781 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘Aùive_NS
(
IRQn_Ty³
 
IRQn
)

1783 ià((
št32_t
)(
IRQn
) >= 0)

1785 ((
ušt32_t
)(((
NVIC_NS
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1803 
__STATIC_INLINE
 
TZ_NVIC_S‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1805 ià((
št32_t
)(
IRQn
) >= 0)

1807 
NVIC_NS
->
IPR
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1808 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1812 
SCB_NS
->
SHPR
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

1813 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

1826 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
)

1829 ià((
št32_t
)(
IRQn
) >= 0)

1831 ((
ušt32_t
)(((
NVIC_NS
->
IPR
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1835 ((
ušt32_t
)(((
SCB_NS
->
SHPR
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

1844 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1846 
	~"mpu_¬mv8.h
"

1866 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1884 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1890 
__STATIC_INLINE
 
TZ_SAU_EÇbË
()

1892 
SAU
->
CTRL
 |ð(
SAU_CTRL_ENABLE_Msk
);

1901 
__STATIC_INLINE
 
TZ_SAU_Di§bË
()

1903 
SAU
->
CTRL
 &ð~(
SAU_CTRL_ENABLE_Msk
);

1921 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

1934 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1936 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1941 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1942 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1943 
SysTick
->
VAL
 = 0UL;

1944 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1945 
SysTick_CTRL_TICKINT_Msk
 |

1946 
SysTick_CTRL_ENABLE_Msk
;

1950 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1963 
__STATIC_INLINE
 
ušt32_t
 
TZ_SysTick_CÚfig_NS
(ušt32_ˆ
ticks
)

1965 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1970 
SysTick_NS
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1971 
TZ_NVIC_S‘PriÜ™y_NS
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1972 
SysTick_NS
->
VAL
 = 0UL;

1973 
SysTick_NS
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1974 
SysTick_CTRL_TICKINT_Msk
 |

1975 
SysTick_CTRL_ENABLE_Msk
;

1987 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm3.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM3_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM3_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM3_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (3Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_CM3_H_DEPENDANT


127 
	#__CORE_CM3_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__CM3_REV


136 
	#__CM3_REV
 0x0200U

	)

140 #iâdeà
__MPU_PRESENT


141 
	#__MPU_PRESENT
 0U

	)

145 #iâdeà
__NVIC_PRIO_BITS


146 
	#__NVIC_PRIO_BITS
 3U

	)

150 #iâdeà
__V’dÜ_SysTickCÚfig


151 
	#__V’dÜ_SysTickCÚfig
 0U

	)

164 #ifdeà
__ýlu¥lus


165 
	#__I
 vÞ©ž

	)

167 
	#__I
 vÞ©žcÚ¡

	)

169 
	#__O
 vÞ©ž

	)

170 
	#__IO
 vÞ©ž

	)

173 
	#__IM
 vÞ©žcÚ¡

	)

174 
	#__OM
 vÞ©ž

	)

175 
	#__IOM
 vÞ©ž

	)

210 
ušt32_t
 
_»£rved0
:27;

211 
ušt32_t
 
Q
:1;

212 
ušt32_t
 
V
:1;

213 
ušt32_t
 
C
:1;

214 
ušt32_t
 
Z
:1;

215 
ušt32_t
 
N
:1;

216 } 
b
;

217 
ušt32_t
 
w
;

218 } 
	tAPSR_Ty³
;

221 
	#APSR_N_Pos
 31U

	)

222 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

224 
	#APSR_Z_Pos
 30U

	)

225 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

227 
	#APSR_C_Pos
 29U

	)

228 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

230 
	#APSR_V_Pos
 28U

	)

231 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

233 
	#APSR_Q_Pos
 27U

	)

234 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

244 
ušt32_t
 
ISR
:9;

245 
ušt32_t
 
_»£rved0
:23;

246 } 
b
;

247 
ušt32_t
 
w
;

248 } 
	tIPSR_Ty³
;

251 
	#IPSR_ISR_Pos
 0U

	)

252 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

262 
ušt32_t
 
ISR
:9;

263 
ušt32_t
 
_»£rved0
:1;

264 
ušt32_t
 
ICI_IT_1
:6;

265 
ušt32_t
 
_»£rved1
:8;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
ICI_IT_2
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

278 
	#xPSR_N_Pos
 31U

	)

279 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

281 
	#xPSR_Z_Pos
 30U

	)

282 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

284 
	#xPSR_C_Pos
 29U

	)

285 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

287 
	#xPSR_V_Pos
 28U

	)

288 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

290 
	#xPSR_Q_Pos
 27U

	)

291 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

293 
	#xPSR_ICI_IT_2_Pos
 25U

	)

294 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

296 
	#xPSR_T_Pos
 24U

	)

297 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

299 
	#xPSR_ICI_IT_1_Pos
 10U

	)

300 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

302 
	#xPSR_ISR_Pos
 0U

	)

303 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

313 
ušt32_t
 
nPRIV
:1;

314 
ušt32_t
 
SPSEL
:1;

315 
ušt32_t
 
_»£rved1
:30;

316 } 
b
;

317 
ušt32_t
 
w
;

318 } 
	tCONTROL_Ty³
;

321 
	#CONTROL_SPSEL_Pos
 1U

	)

322 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

324 
	#CONTROL_nPRIV_Pos
 0U

	)

325 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

342 
__IOM
 
ušt32_t
 
ISER
[8U];

343 
ušt32_t
 
RESERVED0
[24U];

344 
__IOM
 
ušt32_t
 
ICER
[8U];

345 
ušt32_t
 
RSERVED1
[24U];

346 
__IOM
 
ušt32_t
 
ISPR
[8U];

347 
ušt32_t
 
RESERVED2
[24U];

348 
__IOM
 
ušt32_t
 
ICPR
[8U];

349 
ušt32_t
 
RESERVED3
[24U];

350 
__IOM
 
ušt32_t
 
IABR
[8U];

351 
ušt32_t
 
RESERVED4
[56U];

352 
__IOM
 
ušt8_t
 
IP
[240U];

353 
ušt32_t
 
RESERVED5
[644U];

354 
__OM
 
ušt32_t
 
STIR
;

355 } 
	tNVIC_Ty³
;

358 
	#NVIC_STIR_INTID_Pos
 0U

	)

359 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

376 
__IM
 
ušt32_t
 
CPUID
;

377 
__IOM
 
ušt32_t
 
ICSR
;

378 
__IOM
 
ušt32_t
 
VTOR
;

379 
__IOM
 
ušt32_t
 
AIRCR
;

380 
__IOM
 
ušt32_t
 
SCR
;

381 
__IOM
 
ušt32_t
 
CCR
;

382 
__IOM
 
ušt8_t
 
SHP
[12U];

383 
__IOM
 
ušt32_t
 
SHCSR
;

384 
__IOM
 
ušt32_t
 
CFSR
;

385 
__IOM
 
ušt32_t
 
HFSR
;

386 
__IOM
 
ušt32_t
 
DFSR
;

387 
__IOM
 
ušt32_t
 
MMFAR
;

388 
__IOM
 
ušt32_t
 
BFAR
;

389 
__IOM
 
ušt32_t
 
AFSR
;

390 
__IM
 
ušt32_t
 
PFR
[2U];

391 
__IM
 
ušt32_t
 
DFR
;

392 
__IM
 
ušt32_t
 
ADR
;

393 
__IM
 
ušt32_t
 
MMFR
[4U];

394 
__IM
 
ušt32_t
 
ISAR
[5U];

395 
ušt32_t
 
RESERVED0
[5U];

396 
__IOM
 
ušt32_t
 
CPACR
;

397 } 
	tSCB_Ty³
;

400 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

401 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

403 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

404 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

406 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

407 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

409 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

410 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

412 
	#SCB_CPUID_REVISION_Pos
 0U

	)

413 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

416 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

417 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

419 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

420 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

423 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

425 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

426 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

428 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

429 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

431 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

432 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

434 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

435 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

437 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

438 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

440 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

441 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 #ià
defšed
 (
__CM3_REV
) && (__CM3_REV < 0x0201U)

448 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

449 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

451 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

452 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

454 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

455 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

469 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

471 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

472 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

474 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

475 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

477 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

478 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

481 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

482 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

484 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

485 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

487 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

488 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

491 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

492 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

494 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

495 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

497 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

498 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

503 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

504 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

506 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

507 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

510 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

511 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

513 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

514 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

516 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

517 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

519 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

520 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

523 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

525 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

526 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

528 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

529 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

531 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

532 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

534 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

535 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

537 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

538 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

540 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

541 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

543 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

544 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

546 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

547 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

549 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

550 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

553 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

554 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

556 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

557 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

559 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

560 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

563 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

564 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

566 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

567 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

569 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

570 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

572 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

573 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

575 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

576 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

579 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

580 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

582 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

583 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

585 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

586 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

588 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

589 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

591 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

592 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

594 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

595 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

598 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

599 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

601 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

602 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

604 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

605 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

607 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

608 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

610 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

611 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

613 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

614 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

617 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

618 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

620 
	#SCB_HFSR_FORCED_Pos
 30U

	)

621 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

623 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

624 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

627 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

628 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

630 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

631 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

633 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

634 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

636 
	#SCB_DFSR_BKPT_Pos
 1U

	)

637 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

639 
	#SCB_DFSR_HALTED_Pos
 0U

	)

640 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

657 
ušt32_t
 
RESERVED0
[1U];

658 
__IM
 
ušt32_t
 
ICTR
;

659 #ià
defšed
 (
__CM3_REV
) && (__CM3_REV >= 0x200U)

660 
__IOM
 
ušt32_t
 
ACTLR
;

662 
ušt32_t
 
RESERVED1
[1U];

664 } 
	tSCnSCB_Ty³
;

667 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

668 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

672 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

673 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

675 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

676 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

678 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

679 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

696 
__IOM
 
ušt32_t
 
CTRL
;

697 
__IOM
 
ušt32_t
 
LOAD
;

698 
__IOM
 
ušt32_t
 
VAL
;

699 
__IM
 
ušt32_t
 
CALIB
;

700 } 
	tSysTick_Ty³
;

703 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

704 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

706 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

707 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

709 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

710 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

712 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

713 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

716 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

717 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

720 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

721 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

724 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

725 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

727 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

728 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

730 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

731 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

748 
__OM
 union

750 
__OM
 
ušt8_t
 
u8
;

751 
__OM
 
ušt16_t
 
u16
;

752 
__OM
 
ušt32_t
 
u32
;

753 } 
PORT
 [32U];

754 
ušt32_t
 
RESERVED0
[864U];

755 
__IOM
 
ušt32_t
 
TER
;

756 
ušt32_t
 
RESERVED1
[15U];

757 
__IOM
 
ušt32_t
 
TPR
;

758 
ušt32_t
 
RESERVED2
[15U];

759 
__IOM
 
ušt32_t
 
TCR
;

760 
ušt32_t
 
RESERVED3
[29U];

761 
__OM
 
ušt32_t
 
IWR
;

762 
__IM
 
ušt32_t
 
IRR
;

763 
__IOM
 
ušt32_t
 
IMCR
;

764 
ušt32_t
 
RESERVED4
[43U];

765 
__OM
 
ušt32_t
 
LAR
;

766 
__IM
 
ušt32_t
 
LSR
;

767 
ušt32_t
 
RESERVED5
[6U];

768 
__IM
 
ušt32_t
 
PID4
;

769 
__IM
 
ušt32_t
 
PID5
;

770 
__IM
 
ušt32_t
 
PID6
;

771 
__IM
 
ušt32_t
 
PID7
;

772 
__IM
 
ušt32_t
 
PID0
;

773 
__IM
 
ušt32_t
 
PID1
;

774 
__IM
 
ušt32_t
 
PID2
;

775 
__IM
 
ušt32_t
 
PID3
;

776 
__IM
 
ušt32_t
 
CID0
;

777 
__IM
 
ušt32_t
 
CID1
;

778 
__IM
 
ušt32_t
 
CID2
;

779 
__IM
 
ušt32_t
 
CID3
;

780 } 
	tITM_Ty³
;

783 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

784 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

787 
	#ITM_TCR_BUSY_Pos
 23U

	)

788 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

790 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

791 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

793 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

794 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

796 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

797 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

799 
	#ITM_TCR_SWOENA_Pos
 4U

	)

800 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

802 
	#ITM_TCR_DWTENA_Pos
 3U

	)

803 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

805 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

806 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

808 
	#ITM_TCR_TSENA_Pos
 1U

	)

809 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

811 
	#ITM_TCR_ITMENA_Pos
 0U

	)

812 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

815 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

816 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

819 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

820 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

823 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

824 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

827 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

828 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

830 
	#ITM_LSR_Acûss_Pos
 1U

	)

831 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

833 
	#ITM_LSR_P»£Á_Pos
 0U

	)

834 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

851 
__IOM
 
ušt32_t
 
CTRL
;

852 
__IOM
 
ušt32_t
 
CYCCNT
;

853 
__IOM
 
ušt32_t
 
CPICNT
;

854 
__IOM
 
ušt32_t
 
EXCCNT
;

855 
__IOM
 
ušt32_t
 
SLEEPCNT
;

856 
__IOM
 
ušt32_t
 
LSUCNT
;

857 
__IOM
 
ušt32_t
 
FOLDCNT
;

858 
__IM
 
ušt32_t
 
PCSR
;

859 
__IOM
 
ušt32_t
 
COMP0
;

860 
__IOM
 
ušt32_t
 
MASK0
;

861 
__IOM
 
ušt32_t
 
FUNCTION0
;

862 
ušt32_t
 
RESERVED0
[1U];

863 
__IOM
 
ušt32_t
 
COMP1
;

864 
__IOM
 
ušt32_t
 
MASK1
;

865 
__IOM
 
ušt32_t
 
FUNCTION1
;

866 
ušt32_t
 
RESERVED1
[1U];

867 
__IOM
 
ušt32_t
 
COMP2
;

868 
__IOM
 
ušt32_t
 
MASK2
;

869 
__IOM
 
ušt32_t
 
FUNCTION2
;

870 
ušt32_t
 
RESERVED2
[1U];

871 
__IOM
 
ušt32_t
 
COMP3
;

872 
__IOM
 
ušt32_t
 
MASK3
;

873 
__IOM
 
ušt32_t
 
FUNCTION3
;

874 } 
	tDWT_Ty³
;

877 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

878 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

880 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

881 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

883 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

884 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

886 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

887 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

889 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

890 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

892 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

893 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

895 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

896 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

898 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

899 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

901 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

902 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

904 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

905 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

907 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

908 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

910 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

911 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

913 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

914 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

916 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

917 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

919 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

920 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

922 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

923 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

925 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

926 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

928 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

929 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

932 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

933 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

936 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

937 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

940 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

941 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

944 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

945 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

948 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

949 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

952 
	#DWT_MASK_MASK_Pos
 0U

	)

953 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

956 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

957 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

959 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

960 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

962 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

963 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

965 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

966 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

968 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

969 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

971 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

972 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

974 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

975 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

977 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

978 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

980 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

981 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

998 
__IM
 
ušt32_t
 
SSPSR
;

999 
__IOM
 
ušt32_t
 
CSPSR
;

1000 
ušt32_t
 
RESERVED0
[2U];

1001 
__IOM
 
ušt32_t
 
ACPR
;

1002 
ušt32_t
 
RESERVED1
[55U];

1003 
__IOM
 
ušt32_t
 
SPPR
;

1004 
ušt32_t
 
RESERVED2
[131U];

1005 
__IM
 
ušt32_t
 
FFSR
;

1006 
__IOM
 
ušt32_t
 
FFCR
;

1007 
__IM
 
ušt32_t
 
FSCR
;

1008 
ušt32_t
 
RESERVED3
[759U];

1009 
__IM
 
ušt32_t
 
TRIGGER
;

1010 
__IM
 
ušt32_t
 
FIFO0
;

1011 
__IM
 
ušt32_t
 
ITATBCTR2
;

1012 
ušt32_t
 
RESERVED4
[1U];

1013 
__IM
 
ušt32_t
 
ITATBCTR0
;

1014 
__IM
 
ušt32_t
 
FIFO1
;

1015 
__IOM
 
ušt32_t
 
ITCTRL
;

1016 
ušt32_t
 
RESERVED5
[39U];

1017 
__IOM
 
ušt32_t
 
CLAIMSET
;

1018 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1019 
ušt32_t
 
RESERVED7
[8U];

1020 
__IM
 
ušt32_t
 
DEVID
;

1021 
__IM
 
ušt32_t
 
DEVTYPE
;

1022 } 
	tTPI_Ty³
;

1025 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1026 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1029 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1030 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1033 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1034 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1036 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1037 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1039 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1040 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1042 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1043 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1046 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1047 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1049 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1050 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1053 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1054 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1057 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1058 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1060 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1061 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1063 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1064 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1066 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1067 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1069 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1070 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1072 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1073 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1075 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1076 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1079 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1080 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1082 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1083 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1086 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1087 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1089 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1090 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1092 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1093 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1095 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1096 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1098 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1099 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1101 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1102 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1104 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1105 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1108 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1109 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1111 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1112 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1115 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1116 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1119 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1120 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1122 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1123 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1125 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1126 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1128 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1129 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1131 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1132 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1134 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1135 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1138 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1139 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1141 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1142 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1147 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1160 
__IM
 
ušt32_t
 
TYPE
;

1161 
__IOM
 
ušt32_t
 
CTRL
;

1162 
__IOM
 
ušt32_t
 
RNR
;

1163 
__IOM
 
ušt32_t
 
RBAR
;

1164 
__IOM
 
ušt32_t
 
RASR
;

1165 
__IOM
 
ušt32_t
 
RBAR_A1
;

1166 
__IOM
 
ušt32_t
 
RASR_A1
;

1167 
__IOM
 
ušt32_t
 
RBAR_A2
;

1168 
__IOM
 
ušt32_t
 
RASR_A2
;

1169 
__IOM
 
ušt32_t
 
RBAR_A3
;

1170 
__IOM
 
ušt32_t
 
RASR_A3
;

1171 } 
	tMPU_Ty³
;

1173 
	#MPU_TYPE_RALIASES
 4U

	)

1176 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1177 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1179 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1180 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1182 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1183 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1186 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1187 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1189 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1190 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1192 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1193 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1196 
	#MPU_RNR_REGION_Pos
 0U

	)

1197 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1200 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1201 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1203 
	#MPU_RBAR_VALID_Pos
 4U

	)

1204 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1206 
	#MPU_RBAR_REGION_Pos
 0U

	)

1207 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1210 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1211 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1213 
	#MPU_RASR_XN_Pos
 28U

	)

1214 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1216 
	#MPU_RASR_AP_Pos
 24U

	)

1217 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1219 
	#MPU_RASR_TEX_Pos
 19U

	)

1220 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1222 
	#MPU_RASR_S_Pos
 18U

	)

1223 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1225 
	#MPU_RASR_C_Pos
 17U

	)

1226 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1228 
	#MPU_RASR_B_Pos
 16U

	)

1229 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1231 
	#MPU_RASR_SRD_Pos
 8U

	)

1232 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1234 
	#MPU_RASR_SIZE_Pos
 1U

	)

1235 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1237 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1238 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1256 
__IOM
 
ušt32_t
 
DHCSR
;

1257 
__OM
 
ušt32_t
 
DCRSR
;

1258 
__IOM
 
ušt32_t
 
DCRDR
;

1259 
__IOM
 
ušt32_t
 
DEMCR
;

1260 } 
	tCÜeDebug_Ty³
;

1263 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1264 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1266 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1267 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1269 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1270 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1272 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1273 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1275 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1276 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1278 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1279 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1281 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1282 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1284 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1285 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1287 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1288 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1290 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1291 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1293 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1294 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1296 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1297 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1300 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1301 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1303 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1304 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1307 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1308 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1310 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1311 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1313 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1314 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1316 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1317 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1319 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1320 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1322 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1323 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1325 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1326 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1328 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1329 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1331 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1332 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1334 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1335 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1337 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1338 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1340 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1341 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1343 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1344 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1362 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1370 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1383 
	#SCS_BASE
 (0xE000E000ULè

	)

1384 
	#ITM_BASE
 (0xE0000000ULè

	)

1385 
	#DWT_BASE
 (0xE0001000ULè

	)

1386 
	#TPI_BASE
 (0xE0040000ULè

	)

1387 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1388 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1389 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1390 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1392 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1393 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1394 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1395 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1396 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1397 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1398 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1399 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1401 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1402 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1403 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1432 #ifdeà
CMSIS_NVIC_VIRTUAL


1433 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1434 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1436 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1438 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1439 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1440 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1441 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1442 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1443 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1444 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1445 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1446 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1447 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1448 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1449 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1452 #ifdeà
CMSIS_VECTAB_VIRTUAL


1453 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1454 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1456 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1458 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1459 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1462 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1466 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

1467 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

1468 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

1480 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1482 
ušt32_t
 
»g_v®ue
;

1483 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1485 
»g_v®ue
 = 
SCB
->
AIRCR
;

1486 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1487 
»g_v®ue
 = (reg_value |

1488 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1489 (
PriÜ™yGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1490 
SCB
->
AIRCR
 = 
»g_v®ue
;

1499 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1501  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1511 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1513 ià((
št32_t
)(
IRQn
) >= 0)

1515 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1528 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1530 ià((
št32_t
)(
IRQn
) >= 0)

1532 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1547 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) >= 0)

1551 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1552 
__DSB
();

1553 
__ISB
();

1566 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1568 ià((
št32_t
)(
IRQn
) >= 0)

1570 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1585 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1587 ià((
št32_t
)(
IRQn
) >= 0)

1589 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1600 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1602 ià((
št32_t
)(
IRQn
) >= 0)

1604 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1617 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1619 ià((
št32_t
)(
IRQn
) >= 0)

1621 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1639 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1641 ià((
št32_t
)(
IRQn
) >= 0)

1643 
NVIC
->
IP
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1647 
SCB
->
SHP
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1661 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1664 ià((
št32_t
)(
IRQn
) >= 0)

1666 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1670 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1686 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1688 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1689 
ušt32_t
 
P»em±PriÜ™yB™s
;

1690 
ušt32_t
 
SubPriÜ™yB™s
;

1692 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1693 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1696 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1697 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1713 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1715 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1716 
ušt32_t
 
P»em±PriÜ™yB™s
;

1717 
ušt32_t
 
SubPriÜ™yB™s
;

1719 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1720 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1722 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1723 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1736 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1738 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1739 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

1751 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1753 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1754  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

1762 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1764 
__DSB
();

1766 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1767 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1768 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1769 
__DSB
();

1773 
__NOP
();

1781 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1783 
	~"mpu_¬mv7.h
"

1803 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1821 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

1834 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1836 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1841 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1842 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1843 
SysTick
->
VAL
 = 0UL;

1844 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1845 
SysTick_CTRL_TICKINT_Msk
 |

1846 
SysTick_CTRL_ENABLE_Msk
;

1864 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1865 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

1876 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1878 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1879 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1881 
ITM
->
PORT
[0U].
u32
 == 0UL)

1883 
__NOP
();

1885 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1887  (
	gch
);

1897 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1899 
št32_t
 
	gch
 = -1;

1901 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1903 
ch
 = 
ITM_RxBufãr
;

1904 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1907  (
	gch
);

1917 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1920 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1935 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm33.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM33_H_GENERIC


32 
	#__CORE_CM33_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM33_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM33_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM33_CMSIS_VERSION
 ((
__CM33_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM33_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (33Uè

	)

76 #ià
defšed
 ( 
__CC_ARM
 )

77 #ià
defšed
 (
__TARGET_FPU_VFP
)

78 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #ià
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1U)

89 #ià
defšed
 (
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

90 
	#__DSP_USED
 1U

	)

93 
	#__DSP_USED
 0U

	)

96 
	#__DSP_USED
 0U

	)

99 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

100 #ià
defšed
 (
__ARM_PCS_VFP
)

101 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

102 
	#__FPU_USED
 1U

	)

105 
	#__FPU_USED
 0U

	)

108 
	#__FPU_USED
 0U

	)

111 #ià
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1U)

112 #ià
defšed
 (
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

113 
	#__DSP_USED
 1U

	)

116 
	#__DSP_USED
 0U

	)

119 
	#__DSP_USED
 0U

	)

122 #–ià
defšed
 ( 
__GNUC__
 )

123 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

124 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

125 
	#__FPU_USED
 1U

	)

128 
	#__FPU_USED
 0U

	)

131 
	#__FPU_USED
 0U

	)

134 #ià
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1U)

135 #ià
defšed
 (
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

136 
	#__DSP_USED
 1U

	)

139 
	#__DSP_USED
 0U

	)

142 
	#__DSP_USED
 0U

	)

145 #–ià
defšed
 ( 
__ICCARM__
 )

146 #ià
defšed
 (
__ARMVFP__
)

147 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

148 
	#__FPU_USED
 1U

	)

151 
	#__FPU_USED
 0U

	)

154 
	#__FPU_USED
 0U

	)

157 #ià
defšed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1U)

158 #ià
defšed
 (
__DSP_PRESENT
) && (__DSP_PRESENT == 1U)

159 
	#__DSP_USED
 1U

	)

162 
	#__DSP_USED
 0U

	)

165 
	#__DSP_USED
 0U

	)

168 #–ià
defšed
 ( 
__TI_ARM__
 )

169 #ià
defšed
 (
__TI_VFP_SUPPORT__
)

170 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

171 
	#__FPU_USED
 1U

	)

174 
	#__FPU_USED
 0U

	)

177 
	#__FPU_USED
 0U

	)

180 #–ià
defšed
 ( 
__TASKING__
 )

181 #ià
defšed
 (
__FPU_VFP__
)

182 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

183 
	#__FPU_USED
 1U

	)

186 
	#__FPU_USED
 0U

	)

189 
	#__FPU_USED
 0U

	)

192 #–ià
defšed
 ( 
__CSMC__
 )

193 #iàÐ
__CSMC__
 & 0x400U)

194 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

195 
	#__FPU_USED
 1U

	)

198 
	#__FPU_USED
 0U

	)

201 
	#__FPU_USED
 0U

	)

206 
	~"cmsis_compž”.h
"

209 #ifdeà
__ýlu¥lus


215 #iâdeà
__CMSIS_GENERIC


217 #iâdeà
__CORE_CM33_H_DEPENDANT


218 
	#__CORE_CM33_H_DEPENDANT


	)

220 #ifdeà
__ýlu¥lus


225 #ià
defšed
 
__CHECK_DEVICE_DEFINES


226 #iâdeà
__CM33_REV


227 
	#__CM33_REV
 0x0000U

	)

231 #iâdeà
__FPU_PRESENT


232 
	#__FPU_PRESENT
 0U

	)

236 #iâdeà
__MPU_PRESENT


237 
	#__MPU_PRESENT
 0U

	)

241 #iâdeà
__SAUREGION_PRESENT


242 
	#__SAUREGION_PRESENT
 0U

	)

246 #iâdeà
__DSP_PRESENT


247 
	#__DSP_PRESENT
 0U

	)

251 #iâdeà
__NVIC_PRIO_BITS


252 
	#__NVIC_PRIO_BITS
 3U

	)

256 #iâdeà
__V’dÜ_SysTickCÚfig


257 
	#__V’dÜ_SysTickCÚfig
 0U

	)

270 #ifdeà
__ýlu¥lus


271 
	#__I
 vÞ©ž

	)

273 
	#__I
 vÞ©žcÚ¡

	)

275 
	#__O
 vÞ©ž

	)

276 
	#__IO
 vÞ©ž

	)

279 
	#__IM
 vÞ©žcÚ¡

	)

280 
	#__OM
 vÞ©ž

	)

281 
	#__IOM
 vÞ©ž

	)

318 
ušt32_t
 
_»£rved0
:16;

319 
ušt32_t
 
GE
:4;

320 
ušt32_t
 
_»£rved1
:7;

321 
ušt32_t
 
Q
:1;

322 
ušt32_t
 
V
:1;

323 
ušt32_t
 
C
:1;

324 
ušt32_t
 
Z
:1;

325 
ušt32_t
 
N
:1;

326 } 
b
;

327 
ušt32_t
 
w
;

328 } 
	tAPSR_Ty³
;

331 
	#APSR_N_Pos
 31U

	)

332 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

334 
	#APSR_Z_Pos
 30U

	)

335 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

337 
	#APSR_C_Pos
 29U

	)

338 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

340 
	#APSR_V_Pos
 28U

	)

341 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

343 
	#APSR_Q_Pos
 27U

	)

344 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

346 
	#APSR_GE_Pos
 16U

	)

347 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

357 
ušt32_t
 
ISR
:9;

358 
ušt32_t
 
_»£rved0
:23;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tIPSR_Ty³
;

364 
	#IPSR_ISR_Pos
 0U

	)

365 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

375 
ušt32_t
 
ISR
:9;

376 
ušt32_t
 
_»£rved0
:7;

377 
ušt32_t
 
GE
:4;

378 
ušt32_t
 
_»£rved1
:4;

379 
ušt32_t
 
T
:1;

380 
ušt32_t
 
IT
:2;

381 
ušt32_t
 
Q
:1;

382 
ušt32_t
 
V
:1;

383 
ušt32_t
 
C
:1;

384 
ušt32_t
 
Z
:1;

385 
ušt32_t
 
N
:1;

386 } 
b
;

387 
ušt32_t
 
w
;

388 } 
	txPSR_Ty³
;

391 
	#xPSR_N_Pos
 31U

	)

392 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

394 
	#xPSR_Z_Pos
 30U

	)

395 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

397 
	#xPSR_C_Pos
 29U

	)

398 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

400 
	#xPSR_V_Pos
 28U

	)

401 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

403 
	#xPSR_Q_Pos
 27U

	)

404 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

406 
	#xPSR_IT_Pos
 25U

	)

407 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

409 
	#xPSR_T_Pos
 24U

	)

410 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

412 
	#xPSR_GE_Pos
 16U

	)

413 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

415 
	#xPSR_ISR_Pos
 0U

	)

416 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

426 
ušt32_t
 
nPRIV
:1;

427 
ušt32_t
 
SPSEL
:1;

428 
ušt32_t
 
FPCA
:1;

429 
ušt32_t
 
SFPA
:1;

430 
ušt32_t
 
_»£rved1
:28;

431 } 
b
;

432 
ušt32_t
 
w
;

433 } 
	tCONTROL_Ty³
;

436 
	#CONTROL_SFPA_Pos
 3U

	)

437 
	#CONTROL_SFPA_Msk
 (1UL << 
CONTROL_SFPA_Pos
è

	)

439 
	#CONTROL_FPCA_Pos
 2U

	)

440 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

442 
	#CONTROL_SPSEL_Pos
 1U

	)

443 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

445 
	#CONTROL_nPRIV_Pos
 0U

	)

446 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

463 
__IOM
 
ušt32_t
 
ISER
[16U];

464 
ušt32_t
 
RESERVED0
[16U];

465 
__IOM
 
ušt32_t
 
ICER
[16U];

466 
ušt32_t
 
RSERVED1
[16U];

467 
__IOM
 
ušt32_t
 
ISPR
[16U];

468 
ušt32_t
 
RESERVED2
[16U];

469 
__IOM
 
ušt32_t
 
ICPR
[16U];

470 
ušt32_t
 
RESERVED3
[16U];

471 
__IOM
 
ušt32_t
 
IABR
[16U];

472 
ušt32_t
 
RESERVED4
[16U];

473 
__IOM
 
ušt32_t
 
ITNS
[16U];

474 
ušt32_t
 
RESERVED5
[16U];

475 
__IOM
 
ušt8_t
 
IPR
[496U];

476 
ušt32_t
 
RESERVED6
[580U];

477 
__OM
 
ušt32_t
 
STIR
;

478 } 
	tNVIC_Ty³
;

481 
	#NVIC_STIR_INTID_Pos
 0U

	)

482 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

499 
__IM
 
ušt32_t
 
CPUID
;

500 
__IOM
 
ušt32_t
 
ICSR
;

501 
__IOM
 
ušt32_t
 
VTOR
;

502 
__IOM
 
ušt32_t
 
AIRCR
;

503 
__IOM
 
ušt32_t
 
SCR
;

504 
__IOM
 
ušt32_t
 
CCR
;

505 
__IOM
 
ušt8_t
 
SHPR
[12U];

506 
__IOM
 
ušt32_t
 
SHCSR
;

507 
__IOM
 
ušt32_t
 
CFSR
;

508 
__IOM
 
ušt32_t
 
HFSR
;

509 
__IOM
 
ušt32_t
 
DFSR
;

510 
__IOM
 
ušt32_t
 
MMFAR
;

511 
__IOM
 
ušt32_t
 
BFAR
;

512 
__IOM
 
ušt32_t
 
AFSR
;

513 
__IM
 
ušt32_t
 
ID_PFR
[2U];

514 
__IM
 
ušt32_t
 
ID_DFR
;

515 
__IM
 
ušt32_t
 
ID_ADR
;

516 
__IM
 
ušt32_t
 
ID_MMFR
[4U];

517 
__IM
 
ušt32_t
 
ID_ISAR
[6U];

518 
__IM
 
ušt32_t
 
CLIDR
;

519 
__IM
 
ušt32_t
 
CTR
;

520 
__IM
 
ušt32_t
 
CCSIDR
;

521 
__IOM
 
ušt32_t
 
CSSELR
;

522 
__IOM
 
ušt32_t
 
CPACR
;

523 
__IOM
 
ušt32_t
 
NSACR
;

524 
ušt32_t
 
RESERVED3
[92U];

525 
__OM
 
ušt32_t
 
STIR
;

526 
ušt32_t
 
RESERVED4
[15U];

527 
__IM
 
ušt32_t
 
MVFR0
;

528 
__IM
 
ušt32_t
 
MVFR1
;

529 
__IM
 
ušt32_t
 
MVFR2
;

530 
ušt32_t
 
RESERVED5
[1U];

531 
__OM
 
ušt32_t
 
ICIALLU
;

532 
ušt32_t
 
RESERVED6
[1U];

533 
__OM
 
ušt32_t
 
ICIMVAU
;

534 
__OM
 
ušt32_t
 
DCIMVAC
;

535 
__OM
 
ušt32_t
 
DCISW
;

536 
__OM
 
ušt32_t
 
DCCMVAU
;

537 
__OM
 
ušt32_t
 
DCCMVAC
;

538 
__OM
 
ušt32_t
 
DCCSW
;

539 
__OM
 
ušt32_t
 
DCCIMVAC
;

540 
__OM
 
ušt32_t
 
DCCISW
;

541 
ušt32_t
 
RESERVED7
[6U];

542 
__IOM
 
ušt32_t
 
ITCMCR
;

543 
__IOM
 
ušt32_t
 
DTCMCR
;

544 
__IOM
 
ušt32_t
 
AHBPCR
;

545 
__IOM
 
ušt32_t
 
CACR
;

546 
__IOM
 
ušt32_t
 
AHBSCR
;

547 
ušt32_t
 
RESERVED8
[1U];

548 
__IOM
 
ušt32_t
 
ABFSR
;

549 } 
	tSCB_Ty³
;

552 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

553 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

555 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

556 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

558 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

559 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

561 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

562 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

564 
	#SCB_CPUID_REVISION_Pos
 0U

	)

565 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

568 
	#SCB_ICSR_PENDNMISET_Pos
 31U

	)

569 
	#SCB_ICSR_PENDNMISET_Msk
 (1UL << 
SCB_ICSR_PENDNMISET_Pos
è

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 
SCB_ICSR_PENDNMISET_Pos


	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 
SCB_ICSR_PENDNMISET_Msk


	)

574 
	#SCB_ICSR_PENDNMICLR_Pos
 30U

	)

575 
	#SCB_ICSR_PENDNMICLR_Msk
 (1UL << 
SCB_ICSR_PENDNMICLR_Pos
è

	)

577 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

578 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

580 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

581 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

583 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

584 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

586 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

587 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

589 
	#SCB_ICSR_STTNS_Pos
 24U

	)

590 
	#SCB_ICSR_STTNS_Msk
 (1UL << 
SCB_ICSR_STTNS_Pos
è

	)

592 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

593 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

595 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

596 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

598 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

599 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

601 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

602 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

604 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

605 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

608 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

609 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

612 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

613 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

615 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

616 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

618 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

619 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

621 
	#SCB_AIRCR_PRIS_Pos
 14U

	)

622 
	#SCB_AIRCR_PRIS_Msk
 (1UL << 
SCB_AIRCR_PRIS_Pos
è

	)

624 
	#SCB_AIRCR_BFHFNMINS_Pos
 13U

	)

625 
	#SCB_AIRCR_BFHFNMINS_Msk
 (1UL << 
SCB_AIRCR_BFHFNMINS_Pos
è

	)

627 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

628 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

630 
	#SCB_AIRCR_SYSRESETREQS_Pos
 3U

	)

631 
	#SCB_AIRCR_SYSRESETREQS_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQS_Pos
è

	)

633 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

634 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

636 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

637 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

640 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

641 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

643 
	#SCB_SCR_SLEEPDEEPS_Pos
 3U

	)

644 
	#SCB_SCR_SLEEPDEEPS_Msk
 (1UL << 
SCB_SCR_SLEEPDEEPS_Pos
è

	)

646 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

647 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

649 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

650 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

653 
	#SCB_CCR_BP_Pos
 18U

	)

654 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

656 
	#SCB_CCR_IC_Pos
 17U

	)

657 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

659 
	#SCB_CCR_DC_Pos
 16U

	)

660 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

662 
	#SCB_CCR_STKOFHFNMIGN_Pos
 10U

	)

663 
	#SCB_CCR_STKOFHFNMIGN_Msk
 (1UL << 
SCB_CCR_STKOFHFNMIGN_Pos
è

	)

665 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

666 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

668 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

669 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

671 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

672 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

674 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

675 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

678 
	#SCB_SHCSR_HARDFAULTPENDED_Pos
 21U

	)

679 
	#SCB_SHCSR_HARDFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_SECUREFAULTPENDED_Pos
 20U

	)

682 
	#SCB_SHCSR_SECUREFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_SECUREFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_SECUREFAULTENA_Pos
 19U

	)

685 
	#SCB_SHCSR_SECUREFAULTENA_Msk
 (1UL << 
SCB_SHCSR_SECUREFAULTENA_Pos
è

	)

687 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

688 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

690 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

691 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

693 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

694 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

697 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

699 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

700 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

702 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

703 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

705 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

706 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

708 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

709 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

711 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

712 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

714 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

715 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

717 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

718 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

720 
	#SCB_SHCSR_NMIACT_Pos
 5U

	)

721 
	#SCB_SHCSR_NMIACT_Msk
 (1UL << 
SCB_SHCSR_NMIACT_Pos
è

	)

723 
	#SCB_SHCSR_SECUREFAULTACT_Pos
 4U

	)

724 
	#SCB_SHCSR_SECUREFAULTACT_Msk
 (1UL << 
SCB_SHCSR_SECUREFAULTACT_Pos
è

	)

726 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

727 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

729 
	#SCB_SHCSR_HARDFAULTACT_Pos
 2U

	)

730 
	#SCB_SHCSR_HARDFAULTACT_Msk
 (1UL << 
SCB_SHCSR_HARDFAULTACT_Pos
è

	)

732 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

733 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

735 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

736 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

739 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

740 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

742 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

743 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

745 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

746 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

749 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

750 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

752 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5Uè

	)

753 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
è

	)

755 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

756 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

758 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

759 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

761 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

762 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

764 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

765 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

768 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

769 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

771 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5Uè

	)

772 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
è

	)

774 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

775 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

777 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

778 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

780 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

781 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

783 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

784 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

786 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

787 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

790 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

791 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

793 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

794 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

796 
	#SCB_CFSR_STKOF_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 4Uè

	)

797 
	#SCB_CFSR_STKOF_Msk
 (1UL << 
SCB_CFSR_STKOF_Pos
è

	)

799 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

800 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

802 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

803 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

805 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

806 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

808 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

809 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

812 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

813 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

815 
	#SCB_HFSR_FORCED_Pos
 30U

	)

816 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

818 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

819 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

822 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

823 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

825 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

826 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

828 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

829 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

831 
	#SCB_DFSR_BKPT_Pos
 1U

	)

832 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

834 
	#SCB_DFSR_HALTED_Pos
 0U

	)

835 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

838 
	#SCB_NSACR_CP11_Pos
 11U

	)

839 
	#SCB_NSACR_CP11_Msk
 (1UL << 
SCB_NSACR_CP11_Pos
è

	)

841 
	#SCB_NSACR_CP10_Pos
 10U

	)

842 
	#SCB_NSACR_CP10_Msk
 (1UL << 
SCB_NSACR_CP10_Pos
è

	)

844 
	#SCB_NSACR_CPn_Pos
 0U

	)

845 
	#SCB_NSACR_CPn_Msk
 (1UL )

	)

848 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

849 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

851 
	#SCB_CLIDR_LOC_Pos
 24U

	)

852 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

855 
	#SCB_CTR_FORMAT_Pos
 29U

	)

856 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

858 
	#SCB_CTR_CWG_Pos
 24U

	)

859 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

861 
	#SCB_CTR_ERG_Pos
 20U

	)

862 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

864 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

865 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

867 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

868 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

871 
	#SCB_CCSIDR_WT_Pos
 31U

	)

872 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

874 
	#SCB_CCSIDR_WB_Pos
 30U

	)

875 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

877 
	#SCB_CCSIDR_RA_Pos
 29U

	)

878 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

880 
	#SCB_CCSIDR_WA_Pos
 28U

	)

881 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

883 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

884 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

886 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

887 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

889 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

890 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

893 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

894 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

896 
	#SCB_CSSELR_IND_Pos
 0U

	)

897 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

900 
	#SCB_STIR_INTID_Pos
 0U

	)

901 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

904 
	#SCB_DCISW_WAY_Pos
 30U

	)

905 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

907 
	#SCB_DCISW_SET_Pos
 5U

	)

908 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

911 
	#SCB_DCCSW_WAY_Pos
 30U

	)

912 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

914 
	#SCB_DCCSW_SET_Pos
 5U

	)

915 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

918 
	#SCB_DCCISW_WAY_Pos
 30U

	)

919 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

921 
	#SCB_DCCISW_SET_Pos
 5U

	)

922 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

925 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

926 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

928 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

929 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

931 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

932 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

934 
	#SCB_ITCMCR_EN_Pos
 0U

	)

935 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

938 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

939 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

941 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

942 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

944 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

945 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

947 
	#SCB_DTCMCR_EN_Pos
 0U

	)

948 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

951 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

952 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

954 
	#SCB_AHBPCR_EN_Pos
 0U

	)

955 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

958 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

959 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

961 
	#SCB_CACR_ECCEN_Pos
 1U

	)

962 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

964 
	#SCB_CACR_SIWT_Pos
 0U

	)

965 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

968 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

969 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

971 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

972 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

974 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

975 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

978 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

979 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

981 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

982 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

984 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

985 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

987 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

988 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

990 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

991 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

993 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

994 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

1011 
ušt32_t
 
RESERVED0
[1U];

1012 
__IM
 
ušt32_t
 
ICTR
;

1013 
__IOM
 
ušt32_t
 
ACTLR
;

1014 
__IOM
 
ušt32_t
 
CPPWR
;

1015 } 
	tSCnSCB_Ty³
;

1018 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

1019 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

1036 
__IOM
 
ušt32_t
 
CTRL
;

1037 
__IOM
 
ušt32_t
 
LOAD
;

1038 
__IOM
 
ušt32_t
 
VAL
;

1039 
__IM
 
ušt32_t
 
CALIB
;

1040 } 
	tSysTick_Ty³
;

1043 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

1044 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

1046 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

1047 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

1049 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

1050 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

1052 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

1053 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

1056 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

1057 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

1060 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

1061 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

1064 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

1065 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

1067 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

1068 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

1070 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

1071 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1088 
__OM
 union

1090 
__OM
 
ušt8_t
 
u8
;

1091 
__OM
 
ušt16_t
 
u16
;

1092 
__OM
 
ušt32_t
 
u32
;

1093 } 
PORT
 [32U];

1094 
ušt32_t
 
RESERVED0
[864U];

1095 
__IOM
 
ušt32_t
 
TER
;

1096 
ušt32_t
 
RESERVED1
[15U];

1097 
__IOM
 
ušt32_t
 
TPR
;

1098 
ušt32_t
 
RESERVED2
[15U];

1099 
__IOM
 
ušt32_t
 
TCR
;

1100 
ušt32_t
 
RESERVED3
[29U];

1101 
__OM
 
ušt32_t
 
IWR
;

1102 
__IM
 
ušt32_t
 
IRR
;

1103 
__IOM
 
ušt32_t
 
IMCR
;

1104 
ušt32_t
 
RESERVED4
[43U];

1105 
__OM
 
ušt32_t
 
LAR
;

1106 
__IM
 
ušt32_t
 
LSR
;

1107 
ušt32_t
 
RESERVED5
[1U];

1108 
__IM
 
ušt32_t
 
DEVARCH
;

1109 
ušt32_t
 
RESERVED6
[4U];

1110 
__IM
 
ušt32_t
 
PID4
;

1111 
__IM
 
ušt32_t
 
PID5
;

1112 
__IM
 
ušt32_t
 
PID6
;

1113 
__IM
 
ušt32_t
 
PID7
;

1114 
__IM
 
ušt32_t
 
PID0
;

1115 
__IM
 
ušt32_t
 
PID1
;

1116 
__IM
 
ušt32_t
 
PID2
;

1117 
__IM
 
ušt32_t
 
PID3
;

1118 
__IM
 
ušt32_t
 
CID0
;

1119 
__IM
 
ušt32_t
 
CID1
;

1120 
__IM
 
ušt32_t
 
CID2
;

1121 
__IM
 
ušt32_t
 
CID3
;

1122 } 
	tITM_Ty³
;

1125 
	#ITM_STIM_DISABLED_Pos
 1U

	)

1126 
	#ITM_STIM_DISABLED_Msk
 (0x1UL << 
ITM_STIM_DISABLED_Pos
è

	)

1128 
	#ITM_STIM_FIFOREADY_Pos
 0U

	)

1129 
	#ITM_STIM_FIFOREADY_Msk
 (0x1UL )

	)

1132 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1133 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

1136 
	#ITM_TCR_BUSY_Pos
 23U

	)

1137 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1139 
	#ITM_TCR_TRACEBUSID_Pos
 16U

	)

1140 
	#ITM_TCR_TRACEBUSID_Msk
 (0x7FUL << 
ITM_TCR_TRACEBUSID_Pos
è

	)

1142 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1143 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1145 
	#ITM_TCR_TSPRESCALE_Pos
 8U

	)

1146 
	#ITM_TCR_TSPRESCALE_Msk
 (3UL << 
ITM_TCR_TSPRESCALE_Pos
è

	)

1148 
	#ITM_TCR_STALLENA_Pos
 5U

	)

1149 
	#ITM_TCR_STALLENA_Msk
 (1UL << 
ITM_TCR_STALLENA_Pos
è

	)

1151 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1152 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1154 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1155 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1157 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1158 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1160 
	#ITM_TCR_TSENA_Pos
 1U

	)

1161 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1163 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1164 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1167 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1168 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1171 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1172 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1175 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1176 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1179 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1180 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1182 
	#ITM_LSR_Acûss_Pos
 1U

	)

1183 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1185 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1186 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1203 
__IOM
 
ušt32_t
 
CTRL
;

1204 
__IOM
 
ušt32_t
 
CYCCNT
;

1205 
__IOM
 
ušt32_t
 
CPICNT
;

1206 
__IOM
 
ušt32_t
 
EXCCNT
;

1207 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1208 
__IOM
 
ušt32_t
 
LSUCNT
;

1209 
__IOM
 
ušt32_t
 
FOLDCNT
;

1210 
__IM
 
ušt32_t
 
PCSR
;

1211 
__IOM
 
ušt32_t
 
COMP0
;

1212 
ušt32_t
 
RESERVED1
[1U];

1213 
__IOM
 
ušt32_t
 
FUNCTION0
;

1214 
ušt32_t
 
RESERVED2
[1U];

1215 
__IOM
 
ušt32_t
 
COMP1
;

1216 
ušt32_t
 
RESERVED3
[1U];

1217 
__IOM
 
ušt32_t
 
FUNCTION1
;

1218 
ušt32_t
 
RESERVED4
[1U];

1219 
__IOM
 
ušt32_t
 
COMP2
;

1220 
ušt32_t
 
RESERVED5
[1U];

1221 
__IOM
 
ušt32_t
 
FUNCTION2
;

1222 
ušt32_t
 
RESERVED6
[1U];

1223 
__IOM
 
ušt32_t
 
COMP3
;

1224 
ušt32_t
 
RESERVED7
[1U];

1225 
__IOM
 
ušt32_t
 
FUNCTION3
;

1226 
ušt32_t
 
RESERVED8
[1U];

1227 
__IOM
 
ušt32_t
 
COMP4
;

1228 
ušt32_t
 
RESERVED9
[1U];

1229 
__IOM
 
ušt32_t
 
FUNCTION4
;

1230 
ušt32_t
 
RESERVED10
[1U];

1231 
__IOM
 
ušt32_t
 
COMP5
;

1232 
ušt32_t
 
RESERVED11
[1U];

1233 
__IOM
 
ušt32_t
 
FUNCTION5
;

1234 
ušt32_t
 
RESERVED12
[1U];

1235 
__IOM
 
ušt32_t
 
COMP6
;

1236 
ušt32_t
 
RESERVED13
[1U];

1237 
__IOM
 
ušt32_t
 
FUNCTION6
;

1238 
ušt32_t
 
RESERVED14
[1U];

1239 
__IOM
 
ušt32_t
 
COMP7
;

1240 
ušt32_t
 
RESERVED15
[1U];

1241 
__IOM
 
ušt32_t
 
FUNCTION7
;

1242 
ušt32_t
 
RESERVED16
[1U];

1243 
__IOM
 
ušt32_t
 
COMP8
;

1244 
ušt32_t
 
RESERVED17
[1U];

1245 
__IOM
 
ušt32_t
 
FUNCTION8
;

1246 
ušt32_t
 
RESERVED18
[1U];

1247 
__IOM
 
ušt32_t
 
COMP9
;

1248 
ušt32_t
 
RESERVED19
[1U];

1249 
__IOM
 
ušt32_t
 
FUNCTION9
;

1250 
ušt32_t
 
RESERVED20
[1U];

1251 
__IOM
 
ušt32_t
 
COMP10
;

1252 
ušt32_t
 
RESERVED21
[1U];

1253 
__IOM
 
ušt32_t
 
FUNCTION10
;

1254 
ušt32_t
 
RESERVED22
[1U];

1255 
__IOM
 
ušt32_t
 
COMP11
;

1256 
ušt32_t
 
RESERVED23
[1U];

1257 
__IOM
 
ušt32_t
 
FUNCTION11
;

1258 
ušt32_t
 
RESERVED24
[1U];

1259 
__IOM
 
ušt32_t
 
COMP12
;

1260 
ušt32_t
 
RESERVED25
[1U];

1261 
__IOM
 
ušt32_t
 
FUNCTION12
;

1262 
ušt32_t
 
RESERVED26
[1U];

1263 
__IOM
 
ušt32_t
 
COMP13
;

1264 
ušt32_t
 
RESERVED27
[1U];

1265 
__IOM
 
ušt32_t
 
FUNCTION13
;

1266 
ušt32_t
 
RESERVED28
[1U];

1267 
__IOM
 
ušt32_t
 
COMP14
;

1268 
ušt32_t
 
RESERVED29
[1U];

1269 
__IOM
 
ušt32_t
 
FUNCTION14
;

1270 
ušt32_t
 
RESERVED30
[1U];

1271 
__IOM
 
ušt32_t
 
COMP15
;

1272 
ušt32_t
 
RESERVED31
[1U];

1273 
__IOM
 
ušt32_t
 
FUNCTION15
;

1274 
ušt32_t
 
RESERVED32
[934U];

1275 
__IM
 
ušt32_t
 
LSR
;

1276 
ušt32_t
 
RESERVED33
[1U];

1277 
__IM
 
ušt32_t
 
DEVARCH
;

1278 } 
	tDWT_Ty³
;

1281 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1282 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1284 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1285 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1287 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1288 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1290 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1291 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1293 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1294 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1296 
	#DWT_CTRL_CYCDISS_Pos
 23U

	)

1297 
	#DWT_CTRL_CYCDISS_Msk
 (0x1UL << 
DWT_CTRL_CYCDISS_Pos
è

	)

1299 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1300 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1302 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1303 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1305 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1306 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1308 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1309 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1311 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1312 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1314 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1315 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1317 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1318 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1320 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1321 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1323 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1324 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1326 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1327 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1329 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1330 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1332 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1333 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1335 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1336 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1339 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1340 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1343 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1344 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1347 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1348 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1351 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1352 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1355 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1356 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1359 
	#DWT_FUNCTION_ID_Pos
 27U

	)

1360 
	#DWT_FUNCTION_ID_Msk
 (0x1FUL << 
DWT_FUNCTION_ID_Pos
è

	)

1362 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1363 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1365 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1366 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1368 
	#DWT_FUNCTION_ACTION_Pos
 4U

	)

1369 
	#DWT_FUNCTION_ACTION_Msk
 (0x1UL << 
DWT_FUNCTION_ACTION_Pos
è

	)

1371 
	#DWT_FUNCTION_MATCH_Pos
 0U

	)

1372 
	#DWT_FUNCTION_MATCH_Msk
 (0xFUL )

	)

1389 
__IM
 
ušt32_t
 
SSPSR
;

1390 
__IOM
 
ušt32_t
 
CSPSR
;

1391 
ušt32_t
 
RESERVED0
[2U];

1392 
__IOM
 
ušt32_t
 
ACPR
;

1393 
ušt32_t
 
RESERVED1
[55U];

1394 
__IOM
 
ušt32_t
 
SPPR
;

1395 
ušt32_t
 
RESERVED2
[131U];

1396 
__IM
 
ušt32_t
 
FFSR
;

1397 
__IOM
 
ušt32_t
 
FFCR
;

1398 
__IOM
 
ušt32_t
 
PSCR
;

1399 
ušt32_t
 
RESERVED3
[759U];

1400 
__IM
 
ušt32_t
 
TRIGGER
;

1401 
__IM
 
ušt32_t
 
ITFTTD0
;

1402 
__IOM
 
ušt32_t
 
ITATBCTR2
;

1403 
ušt32_t
 
RESERVED4
[1U];

1404 
__IM
 
ušt32_t
 
ITATBCTR0
;

1405 
__IM
 
ušt32_t
 
ITFTTD1
;

1406 
__IOM
 
ušt32_t
 
ITCTRL
;

1407 
ušt32_t
 
RESERVED5
[39U];

1408 
__IOM
 
ušt32_t
 
CLAIMSET
;

1409 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1410 
ušt32_t
 
RESERVED7
[8U];

1411 
__IM
 
ušt32_t
 
DEVID
;

1412 
__IM
 
ušt32_t
 
DEVTYPE
;

1413 } 
	tTPI_Ty³
;

1416 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1417 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1420 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1421 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1424 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1425 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1427 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1428 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1430 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1431 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1433 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1434 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1437 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1438 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1440 
	#TPI_FFCR_FOnMª_Pos
 6U

	)

1441 
	#TPI_FFCR_FOnMª_Msk
 (0x1UL << 
TPI_FFCR_FOnMª_Pos
è

	)

1443 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1444 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1447 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1448 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1451 
	#TPI_ITFTTD0_ATB_IF2_ATVALID_Pos
 29U

	)

1452 
	#TPI_ITFTTD0_ATB_IF2_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF2_ATVALID_Pos
è

	)

1454 
	#TPI_ITFTTD0_ATB_IF2_by‹couÁ_Pos
 27U

	)

1455 
	#TPI_ITFTTD0_ATB_IF2_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF2_by‹couÁ_Pos
è

	)

1457 
	#TPI_ITFTTD0_ATB_IF1_ATVALID_Pos
 26U

	)

1458 
	#TPI_ITFTTD0_ATB_IF1_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF1_ATVALID_Pos
è

	)

1460 
	#TPI_ITFTTD0_ATB_IF1_by‹couÁ_Pos
 24U

	)

1461 
	#TPI_ITFTTD0_ATB_IF1_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD0_ATB_IF1_by‹couÁ_Pos
è

	)

1463 
	#TPI_ITFTTD0_ATB_IF1_d©a2_Pos
 16U

	)

1464 
	#TPI_ITFTTD0_ATB_IF1_d©a2_Msk
 (0xFFUL << 
TPI_ITFTTD0_ATB_IF1_d©a1_Pos
è

	)

1466 
	#TPI_ITFTTD0_ATB_IF1_d©a1_Pos
 8U

	)

1467 
	#TPI_ITFTTD0_ATB_IF1_d©a1_Msk
 (0xFFUL << 
TPI_ITFTTD0_ATB_IF1_d©a1_Pos
è

	)

1469 
	#TPI_ITFTTD0_ATB_IF1_d©a0_Pos
 0U

	)

1470 
	#TPI_ITFTTD0_ATB_IF1_d©a0_Msk
 (0xFFUL )

	)

1473 
	#TPI_ITATBCTR2_AFVALID2S_Pos
 1U

	)

1474 
	#TPI_ITATBCTR2_AFVALID2S_Msk
 (0x1UL << 
TPI_ITATBCTR2_AFVALID2S_Pos
è

	)

1476 
	#TPI_ITATBCTR2_AFVALID1S_Pos
 1U

	)

1477 
	#TPI_ITATBCTR2_AFVALID1S_Msk
 (0x1UL << 
TPI_ITATBCTR2_AFVALID1S_Pos
è

	)

1479 
	#TPI_ITATBCTR2_ATREADY2S_Pos
 0U

	)

1480 
	#TPI_ITATBCTR2_ATREADY2S_Msk
 (0x1UL )

	)

1482 
	#TPI_ITATBCTR2_ATREADY1S_Pos
 0U

	)

1483 
	#TPI_ITATBCTR2_ATREADY1S_Msk
 (0x1UL )

	)

1486 
	#TPI_ITFTTD1_ATB_IF2_ATVALID_Pos
 29U

	)

1487 
	#TPI_ITFTTD1_ATB_IF2_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF2_ATVALID_Pos
è

	)

1489 
	#TPI_ITFTTD1_ATB_IF2_by‹couÁ_Pos
 27U

	)

1490 
	#TPI_ITFTTD1_ATB_IF2_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF2_by‹couÁ_Pos
è

	)

1492 
	#TPI_ITFTTD1_ATB_IF1_ATVALID_Pos
 26U

	)

1493 
	#TPI_ITFTTD1_ATB_IF1_ATVALID_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF1_ATVALID_Pos
è

	)

1495 
	#TPI_ITFTTD1_ATB_IF1_by‹couÁ_Pos
 24U

	)

1496 
	#TPI_ITFTTD1_ATB_IF1_by‹couÁ_Msk
 (0x3UL << 
TPI_ITFTTD1_ATB_IF1_by‹couÁ_Pos
è

	)

1498 
	#TPI_ITFTTD1_ATB_IF2_d©a2_Pos
 16U

	)

1499 
	#TPI_ITFTTD1_ATB_IF2_d©a2_Msk
 (0xFFUL << 
TPI_ITFTTD1_ATB_IF2_d©a1_Pos
è

	)

1501 
	#TPI_ITFTTD1_ATB_IF2_d©a1_Pos
 8U

	)

1502 
	#TPI_ITFTTD1_ATB_IF2_d©a1_Msk
 (0xFFUL << 
TPI_ITFTTD1_ATB_IF2_d©a1_Pos
è

	)

1504 
	#TPI_ITFTTD1_ATB_IF2_d©a0_Pos
 0U

	)

1505 
	#TPI_ITFTTD1_ATB_IF2_d©a0_Msk
 (0xFFUL )

	)

1508 
	#TPI_ITATBCTR0_AFVALID2S_Pos
 1U

	)

1509 
	#TPI_ITATBCTR0_AFVALID2S_Msk
 (0x1UL << 
TPI_ITATBCTR0_AFVALID2S_Pos
è

	)

1511 
	#TPI_ITATBCTR0_AFVALID1S_Pos
 1U

	)

1512 
	#TPI_ITATBCTR0_AFVALID1S_Msk
 (0x1UL << 
TPI_ITATBCTR0_AFVALID1S_Pos
è

	)

1514 
	#TPI_ITATBCTR0_ATREADY2S_Pos
 0U

	)

1515 
	#TPI_ITATBCTR0_ATREADY2S_Msk
 (0x1UL )

	)

1517 
	#TPI_ITATBCTR0_ATREADY1S_Pos
 0U

	)

1518 
	#TPI_ITATBCTR0_ATREADY1S_Msk
 (0x1UL )

	)

1521 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1522 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1525 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1526 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1528 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1529 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1531 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1532 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1534 
	#TPI_DEVID_FIFOSZ_Pos
 6U

	)

1535 
	#TPI_DEVID_FIFOSZ_Msk
 (0x7UL << 
TPI_DEVID_FIFOSZ_Pos
è

	)

1537 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1538 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x3FUL )

	)

1541 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1542 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1544 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1545 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1550 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1563 
__IM
 
ušt32_t
 
TYPE
;

1564 
__IOM
 
ušt32_t
 
CTRL
;

1565 
__IOM
 
ušt32_t
 
RNR
;

1566 
__IOM
 
ušt32_t
 
RBAR
;

1567 
__IOM
 
ušt32_t
 
RLAR
;

1568 
__IOM
 
ušt32_t
 
RBAR_A1
;

1569 
__IOM
 
ušt32_t
 
RLAR_A1
;

1570 
__IOM
 
ušt32_t
 
RBAR_A2
;

1571 
__IOM
 
ušt32_t
 
RLAR_A2
;

1572 
__IOM
 
ušt32_t
 
RBAR_A3
;

1573 
__IOM
 
ušt32_t
 
RLAR_A3
;

1574 
ušt32_t
 
RESERVED0
[1];

1576 
__IOM
 
ušt32_t
 
MAIR
[2];

1578 
__IOM
 
ušt32_t
 
MAIR0
;

1579 
__IOM
 
ušt32_t
 
MAIR1
;

1582 } 
	tMPU_Ty³
;

1584 
	#MPU_TYPE_RALIASES
 4U

	)

1587 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1588 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1590 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1591 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1593 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1594 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1597 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1598 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1600 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1601 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1603 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1604 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1607 
	#MPU_RNR_REGION_Pos
 0U

	)

1608 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1611 
	#MPU_RBAR_BASE_Pos
 5U

	)

1612 
	#MPU_RBAR_BASE_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_BASE_Pos
è

	)

1614 
	#MPU_RBAR_SH_Pos
 3U

	)

1615 
	#MPU_RBAR_SH_Msk
 (0x3UL << 
MPU_RBAR_SH_Pos
è

	)

1617 
	#MPU_RBAR_AP_Pos
 1U

	)

1618 
	#MPU_RBAR_AP_Msk
 (0x3UL << 
MPU_RBAR_AP_Pos
è

	)

1620 
	#MPU_RBAR_XN_Pos
 0U

	)

1621 
	#MPU_RBAR_XN_Msk
 (01UL )

	)

1624 
	#MPU_RLAR_LIMIT_Pos
 5U

	)

1625 
	#MPU_RLAR_LIMIT_Msk
 (0x7FFFFFFUL << 
MPU_RLAR_LIMIT_Pos
è

	)

1627 
	#MPU_RLAR_A‰rIndx_Pos
 1U

	)

1628 
	#MPU_RLAR_A‰rIndx_Msk
 (0x7UL << 
MPU_RLAR_A‰rIndx_Pos
è

	)

1630 
	#MPU_RLAR_EN_Pos
 0U

	)

1631 
	#MPU_RLAR_EN_Msk
 (1UL )

	)

1634 
	#MPU_MAIR0_A‰r3_Pos
 24U

	)

1635 
	#MPU_MAIR0_A‰r3_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r3_Pos
è

	)

1637 
	#MPU_MAIR0_A‰r2_Pos
 16U

	)

1638 
	#MPU_MAIR0_A‰r2_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r2_Pos
è

	)

1640 
	#MPU_MAIR0_A‰r1_Pos
 8U

	)

1641 
	#MPU_MAIR0_A‰r1_Msk
 (0xFFUL << 
MPU_MAIR0_A‰r1_Pos
è

	)

1643 
	#MPU_MAIR0_A‰r0_Pos
 0U

	)

1644 
	#MPU_MAIR0_A‰r0_Msk
 (0xFFUL )

	)

1647 
	#MPU_MAIR1_A‰r7_Pos
 24U

	)

1648 
	#MPU_MAIR1_A‰r7_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r7_Pos
è

	)

1650 
	#MPU_MAIR1_A‰r6_Pos
 16U

	)

1651 
	#MPU_MAIR1_A‰r6_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r6_Pos
è

	)

1653 
	#MPU_MAIR1_A‰r5_Pos
 8U

	)

1654 
	#MPU_MAIR1_A‰r5_Msk
 (0xFFUL << 
MPU_MAIR1_A‰r5_Pos
è

	)

1656 
	#MPU_MAIR1_A‰r4_Pos
 0U

	)

1657 
	#MPU_MAIR1_A‰r4_Msk
 (0xFFUL )

	)

1663 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

1676 
__IOM
 
ušt32_t
 
CTRL
;

1677 
__IM
 
ušt32_t
 
TYPE
;

1678 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

1679 
__IOM
 
ušt32_t
 
RNR
;

1680 
__IOM
 
ušt32_t
 
RBAR
;

1681 
__IOM
 
ušt32_t
 
RLAR
;

1683 
ušt32_t
 
RESERVED0
[3];

1685 
__IOM
 
ušt32_t
 
SFSR
;

1686 
__IOM
 
ušt32_t
 
SFAR
;

1687 } 
	tSAU_Ty³
;

1690 
	#SAU_CTRL_ALLNS_Pos
 1U

	)

1691 
	#SAU_CTRL_ALLNS_Msk
 (1UL << 
SAU_CTRL_ALLNS_Pos
è

	)

1693 
	#SAU_CTRL_ENABLE_Pos
 0U

	)

1694 
	#SAU_CTRL_ENABLE_Msk
 (1UL )

	)

1697 
	#SAU_TYPE_SREGION_Pos
 0U

	)

1698 
	#SAU_TYPE_SREGION_Msk
 (0xFFUL )

	)

1700 #ià
defšed
 (
__SAUREGION_PRESENT
) && (__SAUREGION_PRESENT == 1U)

1702 
	#SAU_RNR_REGION_Pos
 0U

	)

1703 
	#SAU_RNR_REGION_Msk
 (0xFFUL )

	)

1706 
	#SAU_RBAR_BADDR_Pos
 5U

	)

1707 
	#SAU_RBAR_BADDR_Msk
 (0x7FFFFFFUL << 
SAU_RBAR_BADDR_Pos
è

	)

1710 
	#SAU_RLAR_LADDR_Pos
 5U

	)

1711 
	#SAU_RLAR_LADDR_Msk
 (0x7FFFFFFUL << 
SAU_RLAR_LADDR_Pos
è

	)

1713 
	#SAU_RLAR_NSC_Pos
 1U

	)

1714 
	#SAU_RLAR_NSC_Msk
 (1UL << 
SAU_RLAR_NSC_Pos
è

	)

1716 
	#SAU_RLAR_ENABLE_Pos
 0U

	)

1717 
	#SAU_RLAR_ENABLE_Msk
 (1UL )

	)

1722 
	#SAU_SFSR_LSERR_Pos
 7U

	)

1723 
	#SAU_SFSR_LSERR_Msk
 (1UL << 
SAU_SFSR_LSERR_Pos
è

	)

1725 
	#SAU_SFSR_SFARVALID_Pos
 6U

	)

1726 
	#SAU_SFSR_SFARVALID_Msk
 (1UL << 
SAU_SFSR_SFARVALID_Pos
è

	)

1728 
	#SAU_SFSR_LSPERR_Pos
 5U

	)

1729 
	#SAU_SFSR_LSPERR_Msk
 (1UL << 
SAU_SFSR_LSPERR_Pos
è

	)

1731 
	#SAU_SFSR_INVTRAN_Pos
 4U

	)

1732 
	#SAU_SFSR_INVTRAN_Msk
 (1UL << 
SAU_SFSR_INVTRAN_Pos
è

	)

1734 
	#SAU_SFSR_AUVIOL_Pos
 3U

	)

1735 
	#SAU_SFSR_AUVIOL_Msk
 (1UL << 
SAU_SFSR_AUVIOL_Pos
è

	)

1737 
	#SAU_SFSR_INVER_Pos
 2U

	)

1738 
	#SAU_SFSR_INVER_Msk
 (1UL << 
SAU_SFSR_INVER_Pos
è

	)

1740 
	#SAU_SFSR_INVIS_Pos
 1U

	)

1741 
	#SAU_SFSR_INVIS_Msk
 (1UL << 
SAU_SFSR_INVIS_Pos
è

	)

1743 
	#SAU_SFSR_INVEP_Pos
 0U

	)

1744 
	#SAU_SFSR_INVEP_Msk
 (1UL )

	)

1762 
ušt32_t
 
RESERVED0
[1U];

1763 
__IOM
 
ušt32_t
 
FPCCR
;

1764 
__IOM
 
ušt32_t
 
FPCAR
;

1765 
__IOM
 
ušt32_t
 
FPDSCR
;

1766 
__IM
 
ušt32_t
 
MVFR0
;

1767 
__IM
 
ušt32_t
 
MVFR1
;

1768 } 
	tFPU_Ty³
;

1771 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1772 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1774 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1775 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1777 
	#FPU_FPCCR_LSPENS_Pos
 29U

	)

1778 
	#FPU_FPCCR_LSPENS_Msk
 (1UL << 
FPU_FPCCR_LSPENS_Pos
è

	)

1780 
	#FPU_FPCCR_CLRONRET_Pos
 28U

	)

1781 
	#FPU_FPCCR_CLRONRET_Msk
 (1UL << 
FPU_FPCCR_CLRONRET_Pos
è

	)

1783 
	#FPU_FPCCR_CLRONRETS_Pos
 27U

	)

1784 
	#FPU_FPCCR_CLRONRETS_Msk
 (1UL << 
FPU_FPCCR_CLRONRETS_Pos
è

	)

1786 
	#FPU_FPCCR_TS_Pos
 26U

	)

1787 
	#FPU_FPCCR_TS_Msk
 (1UL << 
FPU_FPCCR_TS_Pos
è

	)

1789 
	#FPU_FPCCR_UFRDY_Pos
 10U

	)

1790 
	#FPU_FPCCR_UFRDY_Msk
 (1UL << 
FPU_FPCCR_UFRDY_Pos
è

	)

1792 
	#FPU_FPCCR_SPLIMVIOL_Pos
 9U

	)

1793 
	#FPU_FPCCR_SPLIMVIOL_Msk
 (1UL << 
FPU_FPCCR_SPLIMVIOL_Pos
è

	)

1795 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1796 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1798 
	#FPU_FPCCR_SFRDY_Pos
 7U

	)

1799 
	#FPU_FPCCR_SFRDY_Msk
 (1UL << 
FPU_FPCCR_SFRDY_Pos
è

	)

1801 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1802 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1804 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1805 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1807 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1808 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1810 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1811 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1813 
	#FPU_FPCCR_S_Pos
 2U

	)

1814 
	#FPU_FPCCR_S_Msk
 (1UL << 
FPU_FPCCR_S_Pos
è

	)

1816 
	#FPU_FPCCR_USER_Pos
 1U

	)

1817 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1819 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1820 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1823 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1824 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1827 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1828 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1830 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1831 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1833 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1834 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1836 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1837 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1840 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1841 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1843 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1844 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1846 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1847 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1849 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1850 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1852 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1853 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1855 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1856 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1858 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1859 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1861 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1862 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1865 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1866 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1868 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1869 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1871 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1872 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1874 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1875 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1892 
__IOM
 
ušt32_t
 
DHCSR
;

1893 
__OM
 
ušt32_t
 
DCRSR
;

1894 
__IOM
 
ušt32_t
 
DCRDR
;

1895 
__IOM
 
ušt32_t
 
DEMCR
;

1896 
ušt32_t
 
RESERVED4
[1U];

1897 
__IOM
 
ušt32_t
 
DAUTHCTRL
;

1898 
__IOM
 
ušt32_t
 
DSCSR
;

1899 } 
	tCÜeDebug_Ty³
;

1902 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1903 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1905 
	#CÜeDebug_DHCSR_S_RESTART_ST_Pos
 26U

	)

1906 
	#CÜeDebug_DHCSR_S_RESTART_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESTART_ST_Pos
è

	)

1908 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1909 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1911 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1912 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1914 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1915 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1917 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1918 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1920 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1921 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1923 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1924 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1926 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1927 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1929 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1930 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1932 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1933 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1935 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1936 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1938 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1939 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1942 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1943 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1945 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1946 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1949 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1950 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1952 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1953 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1955 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1956 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1958 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1959 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1961 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1962 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1964 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1965 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1967 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1968 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1970 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1971 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1973 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1974 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1976 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1977 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1979 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1980 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1982 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1983 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1985 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1986 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1989 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
 3U

	)

1990 
	#CÜeDebug_DAUTHCTRL_INTSPNIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPNIDEN_Pos
è

	)

1992 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
 2U

	)

1993 
	#CÜeDebug_DAUTHCTRL_SPNIDENSEL_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_SPNIDENSEL_Pos
è

	)

1995 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
 1U

	)

1996 
	#CÜeDebug_DAUTHCTRL_INTSPIDEN_Msk
 (1UL << 
CÜeDebug_DAUTHCTRL_INTSPIDEN_Pos
è

	)

1998 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Pos
 0U

	)

1999 
	#CÜeDebug_DAUTHCTRL_SPIDENSEL_Msk
 (1UL )

	)

2002 
	#CÜeDebug_DSCSR_CDS_Pos
 16U

	)

2003 
	#CÜeDebug_DSCSR_CDS_Msk
 (1UL << 
CÜeDebug_DSCSR_CDS_Pos
è

	)

2005 
	#CÜeDebug_DSCSR_SBRSEL_Pos
 1U

	)

2006 
	#CÜeDebug_DSCSR_SBRSEL_Msk
 (1UL << 
CÜeDebug_DSCSR_SBRSEL_Pos
è

	)

2008 
	#CÜeDebug_DSCSR_SBRSELEN_Pos
 0U

	)

2009 
	#CÜeDebug_DSCSR_SBRSELEN_Msk
 (1UL )

	)

2027 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

2035 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

2048 
	#SCS_BASE
 (0xE000E000ULè

	)

2049 
	#ITM_BASE
 (0xE0000000ULè

	)

2050 
	#DWT_BASE
 (0xE0001000ULè

	)

2051 
	#TPI_BASE
 (0xE0040000ULè

	)

2052 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

2053 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

2054 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

2055 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

2057 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

2058 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

2059 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

2060 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

2061 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

2062 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

2063 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

2064 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
 )

	)

2066 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

2067 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

2068 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

2071 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2072 
	#SAU_BASE
 (
SCS_BASE
 + 0x0DD0ULè

	)

2073 
	#SAU
 ((
SAU_Ty³
 *è
SAU_BASE
 )

	)

2076 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

2077 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

2079 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2080 
	#SCS_BASE_NS
 (0xE002E000ULè

	)

2081 
	#CÜeDebug_BASE_NS
 (0xE002EDF0ULè

	)

2082 
	#SysTick_BASE_NS
 (
SCS_BASE_NS
 + 0x0010ULè

	)

2083 
	#NVIC_BASE_NS
 (
SCS_BASE_NS
 + 0x0100ULè

	)

2084 
	#SCB_BASE_NS
 (
SCS_BASE_NS
 + 0x0D00ULè

	)

2086 
	#SCnSCB_NS
 ((
SCnSCB_Ty³
 *è
SCS_BASE_NS
 )

	)

2087 
	#SCB_NS
 ((
SCB_Ty³
 *è
SCB_BASE_NS
 )

	)

2088 
	#SysTick_NS
 ((
SysTick_Ty³
 *è
SysTick_BASE_NS
 )

	)

2089 
	#NVIC_NS
 ((
NVIC_Ty³
 *è
NVIC_BASE_NS
 )

	)

2090 
	#CÜeDebug_NS
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE_NS
è

	)

2092 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

2093 
	#MPU_BASE_NS
 (
SCS_BASE_NS
 + 0x0D90ULè

	)

2094 
	#MPU_NS
 ((
MPU_Ty³
 *è
MPU_BASE_NS
 )

	)

2097 
	#FPU_BASE_NS
 (
SCS_BASE_NS
 + 0x0F30ULè

	)

2098 
	#FPU_NS
 ((
FPU_Ty³
 *è
FPU_BASE_NS
 )

	)

2127 #ifdeà
CMSIS_NVIC_VIRTUAL


2128 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


2129 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

2131 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


2133 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

2134 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

2135 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

2136 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

2137 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

2138 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

2139 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

2140 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

2141 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

2142 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

2143 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

2144 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

2147 #ifdeà
CMSIS_VECTAB_VIRTUAL


2148 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


2149 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

2151 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


2153 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

2154 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

2157 
	#NVIC_USER_IRQ_OFFSET
 16

	)

2163 
	#FNC_RETURN
 (0xFEFFFFFFULè

	)

2166 
	#EXC_RETURN_PREFIX
 (0xFF000000ULè

	)

2167 
	#EXC_RETURN_S
 (0x00000040ULè

	)

2168 
	#EXC_RETURN_DCRS
 (0x00000020ULè

	)

2169 
	#EXC_RETURN_FTYPE
 (0x00000010ULè

	)

2170 
	#EXC_RETURN_MODE
 (0x00000008ULè

	)

2171 
	#EXC_RETURN_SPSEL
 (0x00000002ULè

	)

2172 
	#EXC_RETURN_ES
 (0x00000001ULè

	)

2175 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

2176 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125AULè

	)

2178 
	#EXC_INTEGRITY_SIGNATURE
 (0xFEFA125BULè

	)

2191 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

2193 
ušt32_t
 
»g_v®ue
;

2194 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2196 
»g_v®ue
 = 
SCB
->
AIRCR
;

2197 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

2198 
»g_v®ue
 = (reg_value |

2199 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2200 (
PriÜ™yGroupTmp
 << 8U) );

2201 
SCB
->
AIRCR
 = 
»g_v®ue
;

2210 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

2212  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

2222 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

2224 ià((
št32_t
)(
IRQn
) >= 0)

2226 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2239 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

2241 ià((
št32_t
)(
IRQn
) >= 0)

2243 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2258 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

2260 ià((
št32_t
)(
IRQn
) >= 0)

2262 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2263 
__DSB
();

2264 
__ISB
();

2277 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

2279 ià((
št32_t
)(
IRQn
) >= 0)

2281 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2296 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

2298 ià((
št32_t
)(
IRQn
) >= 0)

2300 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2311 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

2313 ià((
št32_t
)(
IRQn
) >= 0)

2315 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2328 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

2330 ià((
št32_t
)(
IRQn
) >= 0)

2332 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2341 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2350 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

2352 ià((
št32_t
)(
IRQn
) >= 0)

2354 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2371 
__STATIC_INLINE
 
ušt32_t
 
NVIC_S‘T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

2373 ià((
št32_t
)(
IRQn
) >= 0)

2375 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

2376 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2393 
__STATIC_INLINE
 
ušt32_t
 
NVIC_CË¬T¬g‘S‹
(
IRQn_Ty³
 
IRQn
)

2395 ià((
št32_t
)(
IRQn
) >= 0)

2397 
NVIC
->
ITNS
[(((
ušt32_t
)
IRQn
) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));

2398 ((
ušt32_t
)(((
NVIC
->
ITNS
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2417 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

2419 ià((
št32_t
)(
IRQn
) >= 0)

2421 
NVIC
->
IPR
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2425 
SCB
->
SHPR
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2439 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

2442 ià((
št32_t
)(
IRQn
) >= 0)

2444 (((
ušt32_t
)
NVIC
->
IPR
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

2448 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

2464 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

2466 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2467 
ušt32_t
 
P»em±PriÜ™yB™s
;

2468 
ušt32_t
 
SubPriÜ™yB™s
;

2470 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

2471 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

2474 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

2475 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

2491 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

2493 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2494 
ušt32_t
 
P»em±PriÜ™yB™s
;

2495 
ušt32_t
 
SubPriÜ™yB™s
;

2497 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

2498 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

2500 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

2501 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

2514 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

2516 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

2517 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

2529 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

2531 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

2532  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

2540 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

2542 
__DSB
();

2544 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2545 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2546 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2547 
__DSB
();

2551 
__NOP
();

2555 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2565 
__STATIC_INLINE
 
TZ_NVIC_S‘PriÜ™yGroupšg_NS
(
ušt32_t
 
PriÜ™yGroup
)

2567 
ušt32_t
 
»g_v®ue
;

2568 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2570 
»g_v®ue
 = 
SCB_NS
->
AIRCR
;

2571 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

2572 
»g_v®ue
 = (reg_value |

2573 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2574 (
PriÜ™yGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

2575 
SCB_NS
->
AIRCR
 = 
»g_v®ue
;

2584 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘PriÜ™yGroupšg_NS
()

2586  ((
ušt32_t
)((
SCB_NS
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

2596 
__STATIC_INLINE
 
TZ_NVIC_EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2598 ià((
št32_t
)(
IRQn
) >= 0)

2600 
NVIC_NS
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2613 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘EÇbËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2615 ià((
št32_t
)(
IRQn
) >= 0)

2617 ((
ušt32_t
)(((
NVIC_NS
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2632 
__STATIC_INLINE
 
TZ_NVIC_Di§bËIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2634 ià((
št32_t
)(
IRQn
) >= 0)

2636 
NVIC_NS
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2649 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2651 ià((
št32_t
)(
IRQn
) >= 0)

2653 ((
ušt32_t
)(((
NVIC_NS
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2668 
__STATIC_INLINE
 
TZ_NVIC_S‘P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2670 ià((
št32_t
)(
IRQn
) >= 0)

2672 
NVIC_NS
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2683 
__STATIC_INLINE
 
TZ_NVIC_CË¬P’dšgIRQ_NS
(
IRQn_Ty³
 
IRQn
)

2685 ià((
št32_t
)(
IRQn
) >= 0)

2687 
NVIC_NS
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2700 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘Aùive_NS
(
IRQn_Ty³
 
IRQn
)

2702 ià((
št32_t
)(
IRQn
) >= 0)

2704 ((
ušt32_t
)(((
NVIC_NS
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2722 
__STATIC_INLINE
 
TZ_NVIC_S‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

2724 ià((
št32_t
)(
IRQn
) >= 0)

2726 
NVIC_NS
->
IPR
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2730 
SCB_NS
->
SHPR
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2743 
__STATIC_INLINE
 
ušt32_t
 
TZ_NVIC_G‘PriÜ™y_NS
(
IRQn_Ty³
 
IRQn
)

2746 ià((
št32_t
)(
IRQn
) >= 0)

2748 (((
ušt32_t
)
NVIC_NS
->
IPR
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

2752 (((
ušt32_t
)
SCB_NS
->
SHPR
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

2761 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

2763 
	~"mpu_¬mv8.h
"

2783 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2785 
ušt32_t
 
mvä0
;

2787 
mvä0
 = 
FPU
->
MVFR0
;

2788 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x220U)

2792 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x020U)

2815 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2821 
__STATIC_INLINE
 
TZ_SAU_EÇbË
()

2823 
SAU
->
CTRL
 |ð(
SAU_CTRL_ENABLE_Msk
);

2832 
__STATIC_INLINE
 
TZ_SAU_Di§bË
()

2834 
SAU
->
CTRL
 &ð~(
SAU_CTRL_ENABLE_Msk
);

2852 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

2865 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2867 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2872 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2873 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2874 
SysTick
->
VAL
 = 0UL;

2875 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2876 
SysTick_CTRL_TICKINT_Msk
 |

2877 
SysTick_CTRL_ENABLE_Msk
;

2881 #ià
defšed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3U)

2894 
__STATIC_INLINE
 
ušt32_t
 
TZ_SysTick_CÚfig_NS
(ušt32_ˆ
ticks
)

2896 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2901 
SysTick_NS
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2902 
TZ_NVIC_S‘PriÜ™y_NS
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2903 
SysTick_NS
->
VAL
 = 0UL;

2904 
SysTick_NS
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2905 
SysTick_CTRL_TICKINT_Msk
 |

2906 
SysTick_CTRL_ENABLE_Msk
;

2925 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2926 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

2937 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2939 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2940 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2942 
ITM
->
PORT
[0U].
u32
 == 0UL)

2944 
__NOP
();

2946 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2948  (
	gch
);

2958 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2960 
št32_t
 
	gch
 = -1;

2962 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2964 
ch
 = 
ITM_RxBufãr
;

2965 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2968  (
	gch
);

2978 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2981 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2996 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm4.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM4_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM4_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM4_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (4Uè

	)

76 #ià
defšed
 ( 
__CC_ARM
 )

77 #ià
defšed
 
__TARGET_FPU_VFP


78 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

89 #ià
defšed
 
__ARM_PCS_VFP


90 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

91 
	#__FPU_USED
 1U

	)

94 
	#__FPU_USED
 0U

	)

97 
	#__FPU_USED
 0U

	)

100 #–ià
defšed
 ( 
__GNUC__
 )

101 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

102 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

103 
	#__FPU_USED
 1U

	)

106 
	#__FPU_USED
 0U

	)

109 
	#__FPU_USED
 0U

	)

112 #–ià
defšed
 ( 
__ICCARM__
 )

113 #ià
defšed
 
__ARMVFP__


114 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

115 
	#__FPU_USED
 1U

	)

118 
	#__FPU_USED
 0U

	)

121 
	#__FPU_USED
 0U

	)

124 #–ià
defšed
 ( 
__TI_ARM__
 )

125 #ià
defšed
 
__TI_VFP_SUPPORT__


126 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
 ( 
__TASKING__
 )

137 #ià
defšed
 
__FPU_VFP__


138 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__CSMC__
 )

149 #iàÐ
__CSMC__
 & 0x400U)

150 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

162 
	~"cmsis_compž”.h
"

165 #ifdeà
__ýlu¥lus


171 #iâdeà
__CMSIS_GENERIC


173 #iâdeà
__CORE_CM4_H_DEPENDANT


174 
	#__CORE_CM4_H_DEPENDANT


	)

176 #ifdeà
__ýlu¥lus


181 #ià
defšed
 
__CHECK_DEVICE_DEFINES


182 #iâdeà
__CM4_REV


183 
	#__CM4_REV
 0x0000U

	)

187 #iâdeà
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0U

	)

192 #iâdeà
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0U

	)

197 #iâdeà
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 3U

	)

202 #iâdeà
__V’dÜ_SysTickCÚfig


203 
	#__V’dÜ_SysTickCÚfig
 0U

	)

216 #ifdeà
__ýlu¥lus


217 
	#__I
 vÞ©ž

	)

219 
	#__I
 vÞ©žcÚ¡

	)

221 
	#__O
 vÞ©ž

	)

222 
	#__IO
 vÞ©ž

	)

225 
	#__IM
 vÞ©žcÚ¡

	)

226 
	#__OM
 vÞ©ž

	)

227 
	#__IOM
 vÞ©ž

	)

263 
ušt32_t
 
_»£rved0
:16;

264 
ušt32_t
 
GE
:4;

265 
ušt32_t
 
_»£rved1
:7;

266 
ušt32_t
 
Q
:1;

267 
ušt32_t
 
V
:1;

268 
ušt32_t
 
C
:1;

269 
ušt32_t
 
Z
:1;

270 
ušt32_t
 
N
:1;

271 } 
b
;

272 
ušt32_t
 
w
;

273 } 
	tAPSR_Ty³
;

276 
	#APSR_N_Pos
 31U

	)

277 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

279 
	#APSR_Z_Pos
 30U

	)

280 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

282 
	#APSR_C_Pos
 29U

	)

283 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

285 
	#APSR_V_Pos
 28U

	)

286 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

288 
	#APSR_Q_Pos
 27U

	)

289 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

291 
	#APSR_GE_Pos
 16U

	)

292 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

302 
ušt32_t
 
ISR
:9;

303 
ušt32_t
 
_»£rved0
:23;

304 } 
b
;

305 
ušt32_t
 
w
;

306 } 
	tIPSR_Ty³
;

309 
	#IPSR_ISR_Pos
 0U

	)

310 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

320 
ušt32_t
 
ISR
:9;

321 
ušt32_t
 
_»£rved0
:1;

322 
ušt32_t
 
ICI_IT_1
:6;

323 
ušt32_t
 
GE
:4;

324 
ušt32_t
 
_»£rved1
:4;

325 
ušt32_t
 
T
:1;

326 
ušt32_t
 
ICI_IT_2
:2;

327 
ušt32_t
 
Q
:1;

328 
ušt32_t
 
V
:1;

329 
ušt32_t
 
C
:1;

330 
ušt32_t
 
Z
:1;

331 
ušt32_t
 
N
:1;

332 } 
b
;

333 
ušt32_t
 
w
;

334 } 
	txPSR_Ty³
;

337 
	#xPSR_N_Pos
 31U

	)

338 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

340 
	#xPSR_Z_Pos
 30U

	)

341 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

343 
	#xPSR_C_Pos
 29U

	)

344 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

346 
	#xPSR_V_Pos
 28U

	)

347 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

349 
	#xPSR_Q_Pos
 27U

	)

350 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

352 
	#xPSR_ICI_IT_2_Pos
 25U

	)

353 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

355 
	#xPSR_T_Pos
 24U

	)

356 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

358 
	#xPSR_GE_Pos
 16U

	)

359 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

361 
	#xPSR_ICI_IT_1_Pos
 10U

	)

362 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

364 
	#xPSR_ISR_Pos
 0U

	)

365 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

375 
ušt32_t
 
nPRIV
:1;

376 
ušt32_t
 
SPSEL
:1;

377 
ušt32_t
 
FPCA
:1;

378 
ušt32_t
 
_»£rved0
:29;

379 } 
b
;

380 
ušt32_t
 
w
;

381 } 
	tCONTROL_Ty³
;

384 
	#CONTROL_FPCA_Pos
 2U

	)

385 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

387 
	#CONTROL_SPSEL_Pos
 1U

	)

388 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

390 
	#CONTROL_nPRIV_Pos
 0U

	)

391 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

408 
__IOM
 
ušt32_t
 
ISER
[8U];

409 
ušt32_t
 
RESERVED0
[24U];

410 
__IOM
 
ušt32_t
 
ICER
[8U];

411 
ušt32_t
 
RSERVED1
[24U];

412 
__IOM
 
ušt32_t
 
ISPR
[8U];

413 
ušt32_t
 
RESERVED2
[24U];

414 
__IOM
 
ušt32_t
 
ICPR
[8U];

415 
ušt32_t
 
RESERVED3
[24U];

416 
__IOM
 
ušt32_t
 
IABR
[8U];

417 
ušt32_t
 
RESERVED4
[56U];

418 
__IOM
 
ušt8_t
 
IP
[240U];

419 
ušt32_t
 
RESERVED5
[644U];

420 
__OM
 
ušt32_t
 
STIR
;

421 } 
	tNVIC_Ty³
;

424 
	#NVIC_STIR_INTID_Pos
 0U

	)

425 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

442 
__IM
 
ušt32_t
 
CPUID
;

443 
__IOM
 
ušt32_t
 
ICSR
;

444 
__IOM
 
ušt32_t
 
VTOR
;

445 
__IOM
 
ušt32_t
 
AIRCR
;

446 
__IOM
 
ušt32_t
 
SCR
;

447 
__IOM
 
ušt32_t
 
CCR
;

448 
__IOM
 
ušt8_t
 
SHP
[12U];

449 
__IOM
 
ušt32_t
 
SHCSR
;

450 
__IOM
 
ušt32_t
 
CFSR
;

451 
__IOM
 
ušt32_t
 
HFSR
;

452 
__IOM
 
ušt32_t
 
DFSR
;

453 
__IOM
 
ušt32_t
 
MMFAR
;

454 
__IOM
 
ušt32_t
 
BFAR
;

455 
__IOM
 
ušt32_t
 
AFSR
;

456 
__IM
 
ušt32_t
 
PFR
[2U];

457 
__IM
 
ušt32_t
 
DFR
;

458 
__IM
 
ušt32_t
 
ADR
;

459 
__IM
 
ušt32_t
 
MMFR
[4U];

460 
__IM
 
ušt32_t
 
ISAR
[5U];

461 
ušt32_t
 
RESERVED0
[5U];

462 
__IOM
 
ušt32_t
 
CPACR
;

463 } 
	tSCB_Ty³
;

466 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

467 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

469 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

470 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

472 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

473 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

475 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

476 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

478 
	#SCB_CPUID_REVISION_Pos
 0U

	)

479 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

482 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

483 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

485 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

486 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

488 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

489 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

491 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

492 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

494 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

495 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

497 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

498 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

500 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

501 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

503 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

504 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

506 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

507 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

509 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

510 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

513 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

514 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

517 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

518 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

520 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

521 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

523 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

524 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

526 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

527 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

529 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

530 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

532 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

533 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

535 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

536 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

539 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

540 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

542 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

543 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

545 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

546 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

549 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

550 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

552 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

553 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

555 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

556 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

558 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

559 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

561 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

562 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

564 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

565 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

568 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

569 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

571 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

572 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

574 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

575 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

577 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

578 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

580 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

581 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

583 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

584 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

587 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

589 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

590 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

592 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

593 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

595 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

596 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

598 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

599 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

601 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

602 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

604 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

605 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

607 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

608 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

611 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

612 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

614 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

615 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

617 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

618 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

621 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

622 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

624 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5Uè

	)

625 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
è

	)

627 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

628 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

630 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

631 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

633 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

634 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

636 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

637 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

640 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

641 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

643 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5Uè

	)

644 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
è

	)

646 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

647 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

649 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

650 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

652 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

653 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

655 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

656 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

658 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

659 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

662 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

663 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

665 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

666 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

668 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

669 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

671 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

672 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

674 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

675 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

677 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

678 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

681 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

682 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

684 
	#SCB_HFSR_FORCED_Pos
 30U

	)

685 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

687 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

688 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

691 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

692 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

694 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

695 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

697 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

698 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

700 
	#SCB_DFSR_BKPT_Pos
 1U

	)

701 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

703 
	#SCB_DFSR_HALTED_Pos
 0U

	)

704 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

721 
ušt32_t
 
RESERVED0
[1U];

722 
__IM
 
ušt32_t
 
ICTR
;

723 
__IOM
 
ušt32_t
 
ACTLR
;

724 } 
	tSCnSCB_Ty³
;

727 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

728 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

731 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

732 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

734 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

735 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

737 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

738 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

740 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

741 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

743 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

744 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

761 
__IOM
 
ušt32_t
 
CTRL
;

762 
__IOM
 
ušt32_t
 
LOAD
;

763 
__IOM
 
ušt32_t
 
VAL
;

764 
__IM
 
ušt32_t
 
CALIB
;

765 } 
	tSysTick_Ty³
;

768 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

769 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

771 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

772 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

774 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

775 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

777 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

778 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

781 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

782 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

785 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

786 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

789 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

790 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

792 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

793 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

795 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

796 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

813 
__OM
 union

815 
__OM
 
ušt8_t
 
u8
;

816 
__OM
 
ušt16_t
 
u16
;

817 
__OM
 
ušt32_t
 
u32
;

818 } 
PORT
 [32U];

819 
ušt32_t
 
RESERVED0
[864U];

820 
__IOM
 
ušt32_t
 
TER
;

821 
ušt32_t
 
RESERVED1
[15U];

822 
__IOM
 
ušt32_t
 
TPR
;

823 
ušt32_t
 
RESERVED2
[15U];

824 
__IOM
 
ušt32_t
 
TCR
;

825 
ušt32_t
 
RESERVED3
[29U];

826 
__OM
 
ušt32_t
 
IWR
;

827 
__IM
 
ušt32_t
 
IRR
;

828 
__IOM
 
ušt32_t
 
IMCR
;

829 
ušt32_t
 
RESERVED4
[43U];

830 
__OM
 
ušt32_t
 
LAR
;

831 
__IM
 
ušt32_t
 
LSR
;

832 
ušt32_t
 
RESERVED5
[6U];

833 
__IM
 
ušt32_t
 
PID4
;

834 
__IM
 
ušt32_t
 
PID5
;

835 
__IM
 
ušt32_t
 
PID6
;

836 
__IM
 
ušt32_t
 
PID7
;

837 
__IM
 
ušt32_t
 
PID0
;

838 
__IM
 
ušt32_t
 
PID1
;

839 
__IM
 
ušt32_t
 
PID2
;

840 
__IM
 
ušt32_t
 
PID3
;

841 
__IM
 
ušt32_t
 
CID0
;

842 
__IM
 
ušt32_t
 
CID1
;

843 
__IM
 
ušt32_t
 
CID2
;

844 
__IM
 
ušt32_t
 
CID3
;

845 } 
	tITM_Ty³
;

848 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

849 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

852 
	#ITM_TCR_BUSY_Pos
 23U

	)

853 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

855 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

856 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

858 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

859 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

861 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

862 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

864 
	#ITM_TCR_SWOENA_Pos
 4U

	)

865 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

867 
	#ITM_TCR_DWTENA_Pos
 3U

	)

868 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

870 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

871 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

873 
	#ITM_TCR_TSENA_Pos
 1U

	)

874 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

876 
	#ITM_TCR_ITMENA_Pos
 0U

	)

877 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

880 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

881 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

884 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

885 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

888 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

889 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

892 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

893 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

895 
	#ITM_LSR_Acûss_Pos
 1U

	)

896 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

898 
	#ITM_LSR_P»£Á_Pos
 0U

	)

899 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

916 
__IOM
 
ušt32_t
 
CTRL
;

917 
__IOM
 
ušt32_t
 
CYCCNT
;

918 
__IOM
 
ušt32_t
 
CPICNT
;

919 
__IOM
 
ušt32_t
 
EXCCNT
;

920 
__IOM
 
ušt32_t
 
SLEEPCNT
;

921 
__IOM
 
ušt32_t
 
LSUCNT
;

922 
__IOM
 
ušt32_t
 
FOLDCNT
;

923 
__IM
 
ušt32_t
 
PCSR
;

924 
__IOM
 
ušt32_t
 
COMP0
;

925 
__IOM
 
ušt32_t
 
MASK0
;

926 
__IOM
 
ušt32_t
 
FUNCTION0
;

927 
ušt32_t
 
RESERVED0
[1U];

928 
__IOM
 
ušt32_t
 
COMP1
;

929 
__IOM
 
ušt32_t
 
MASK1
;

930 
__IOM
 
ušt32_t
 
FUNCTION1
;

931 
ušt32_t
 
RESERVED1
[1U];

932 
__IOM
 
ušt32_t
 
COMP2
;

933 
__IOM
 
ušt32_t
 
MASK2
;

934 
__IOM
 
ušt32_t
 
FUNCTION2
;

935 
ušt32_t
 
RESERVED2
[1U];

936 
__IOM
 
ušt32_t
 
COMP3
;

937 
__IOM
 
ušt32_t
 
MASK3
;

938 
__IOM
 
ušt32_t
 
FUNCTION3
;

939 } 
	tDWT_Ty³
;

942 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

943 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

945 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

946 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

948 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

949 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

951 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

952 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

954 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

955 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

957 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

958 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

960 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

961 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

963 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

964 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

966 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

967 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

969 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

970 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

972 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

973 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

975 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

976 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

978 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

979 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

981 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

982 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

984 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

985 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

987 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

988 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

990 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

991 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

993 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

994 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

997 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

998 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1001 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1002 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1005 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1006 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1009 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1010 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1013 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1014 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1017 
	#DWT_MASK_MASK_Pos
 0U

	)

1018 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1021 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1022 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1024 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1025 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1027 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1028 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1030 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1031 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1033 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1034 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1036 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1037 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1039 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1040 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1042 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1043 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1045 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1046 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1063 
__IM
 
ušt32_t
 
SSPSR
;

1064 
__IOM
 
ušt32_t
 
CSPSR
;

1065 
ušt32_t
 
RESERVED0
[2U];

1066 
__IOM
 
ušt32_t
 
ACPR
;

1067 
ušt32_t
 
RESERVED1
[55U];

1068 
__IOM
 
ušt32_t
 
SPPR
;

1069 
ušt32_t
 
RESERVED2
[131U];

1070 
__IM
 
ušt32_t
 
FFSR
;

1071 
__IOM
 
ušt32_t
 
FFCR
;

1072 
__IM
 
ušt32_t
 
FSCR
;

1073 
ušt32_t
 
RESERVED3
[759U];

1074 
__IM
 
ušt32_t
 
TRIGGER
;

1075 
__IM
 
ušt32_t
 
FIFO0
;

1076 
__IM
 
ušt32_t
 
ITATBCTR2
;

1077 
ušt32_t
 
RESERVED4
[1U];

1078 
__IM
 
ušt32_t
 
ITATBCTR0
;

1079 
__IM
 
ušt32_t
 
FIFO1
;

1080 
__IOM
 
ušt32_t
 
ITCTRL
;

1081 
ušt32_t
 
RESERVED5
[39U];

1082 
__IOM
 
ušt32_t
 
CLAIMSET
;

1083 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1084 
ušt32_t
 
RESERVED7
[8U];

1085 
__IM
 
ušt32_t
 
DEVID
;

1086 
__IM
 
ušt32_t
 
DEVTYPE
;

1087 } 
	tTPI_Ty³
;

1090 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1091 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1094 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1095 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1098 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1099 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1101 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1102 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1104 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1105 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1107 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1108 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1111 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1112 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1114 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1115 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1118 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1119 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1122 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1123 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1125 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1126 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1128 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1129 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1131 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1132 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1134 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1135 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1137 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1138 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1140 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1141 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1144 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1145 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1147 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1148 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1151 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1152 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1154 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1155 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1157 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1158 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1160 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1161 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1163 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1164 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1166 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1167 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1169 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1170 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1173 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1174 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1176 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1177 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1180 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1181 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1184 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1185 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1187 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1188 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1190 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1191 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1193 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1194 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1196 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1197 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1199 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1200 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1203 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1204 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1206 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1207 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1212 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1225 
__IM
 
ušt32_t
 
TYPE
;

1226 
__IOM
 
ušt32_t
 
CTRL
;

1227 
__IOM
 
ušt32_t
 
RNR
;

1228 
__IOM
 
ušt32_t
 
RBAR
;

1229 
__IOM
 
ušt32_t
 
RASR
;

1230 
__IOM
 
ušt32_t
 
RBAR_A1
;

1231 
__IOM
 
ušt32_t
 
RASR_A1
;

1232 
__IOM
 
ušt32_t
 
RBAR_A2
;

1233 
__IOM
 
ušt32_t
 
RASR_A2
;

1234 
__IOM
 
ušt32_t
 
RBAR_A3
;

1235 
__IOM
 
ušt32_t
 
RASR_A3
;

1236 } 
	tMPU_Ty³
;

1238 
	#MPU_TYPE_RALIASES
 4U

	)

1241 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1242 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1244 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1245 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1247 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1248 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1251 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1252 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1254 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1255 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1257 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1258 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1261 
	#MPU_RNR_REGION_Pos
 0U

	)

1262 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1265 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1266 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1268 
	#MPU_RBAR_VALID_Pos
 4U

	)

1269 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1271 
	#MPU_RBAR_REGION_Pos
 0U

	)

1272 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1275 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1276 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1278 
	#MPU_RASR_XN_Pos
 28U

	)

1279 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1281 
	#MPU_RASR_AP_Pos
 24U

	)

1282 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1284 
	#MPU_RASR_TEX_Pos
 19U

	)

1285 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1287 
	#MPU_RASR_S_Pos
 18U

	)

1288 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1290 
	#MPU_RASR_C_Pos
 17U

	)

1291 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1293 
	#MPU_RASR_B_Pos
 16U

	)

1294 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1296 
	#MPU_RASR_SRD_Pos
 8U

	)

1297 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1299 
	#MPU_RASR_SIZE_Pos
 1U

	)

1300 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1302 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1303 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1321 
ušt32_t
 
RESERVED0
[1U];

1322 
__IOM
 
ušt32_t
 
FPCCR
;

1323 
__IOM
 
ušt32_t
 
FPCAR
;

1324 
__IOM
 
ušt32_t
 
FPDSCR
;

1325 
__IM
 
ušt32_t
 
MVFR0
;

1326 
__IM
 
ušt32_t
 
MVFR1
;

1327 } 
	tFPU_Ty³
;

1330 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1331 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1333 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1334 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1336 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1337 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1339 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1340 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1342 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1343 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1345 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1346 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1348 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1349 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1351 
	#FPU_FPCCR_USER_Pos
 1U

	)

1352 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1354 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1355 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1358 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1359 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1362 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1363 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1365 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1366 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1368 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1369 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1371 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1372 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1375 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1376 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1378 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1379 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1381 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1382 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1384 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1385 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1387 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1388 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1390 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1391 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1393 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1394 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1396 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1397 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1400 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1401 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1403 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1404 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1406 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1407 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1409 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1410 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1427 
__IOM
 
ušt32_t
 
DHCSR
;

1428 
__OM
 
ušt32_t
 
DCRSR
;

1429 
__IOM
 
ušt32_t
 
DCRDR
;

1430 
__IOM
 
ušt32_t
 
DEMCR
;

1431 } 
	tCÜeDebug_Ty³
;

1434 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1435 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1438 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1441 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1444 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1447 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1449 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1450 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1452 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1453 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1455 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1456 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1458 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1459 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1461 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1462 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1464 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1465 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1467 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1468 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1471 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1472 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1474 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1475 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1478 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1479 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1482 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1485 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1488 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1491 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1494 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1496 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1497 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1499 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1500 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1502 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1503 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1505 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1506 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1508 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1509 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1511 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1512 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1514 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1515 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1533 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1541 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1554 
	#SCS_BASE
 (0xE000E000ULè

	)

1555 
	#ITM_BASE
 (0xE0000000ULè

	)

1556 
	#DWT_BASE
 (0xE0001000ULè

	)

1557 
	#TPI_BASE
 (0xE0040000ULè

	)

1558 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1559 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1560 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1561 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1563 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1564 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1565 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1566 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1567 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1568 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1569 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1570 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1572 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1573 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1574 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1577 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1578 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1606 #ifdeà
CMSIS_NVIC_VIRTUAL


1607 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1608 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1610 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1612 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1613 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1614 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1615 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1616 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1617 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1618 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1619 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1620 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1621 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1622 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1623 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1626 #ifdeà
CMSIS_VECTAB_VIRTUAL


1627 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1628 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1630 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1632 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1633 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1636 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1640 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

1641 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

1642 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

1643 
	#EXC_RETURN_HANDLER_FPU
 (0xFFFFFFE1ULè

	)

1644 
	#EXC_RETURN_THREAD_MSP_FPU
 (0xFFFFFFE9ULè

	)

1645 
	#EXC_RETURN_THREAD_PSP_FPU
 (0xFFFFFFEDULè

	)

1657 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1659 
ušt32_t
 
»g_v®ue
;

1660 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1662 
»g_v®ue
 = 
SCB
->
AIRCR
;

1663 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1664 
»g_v®ue
 = (reg_value |

1665 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1666 (
PriÜ™yGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1667 
SCB
->
AIRCR
 = 
»g_v®ue
;

1676 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1678  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1688 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1690 ià((
št32_t
)(
IRQn
) >= 0)

1692 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1705 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1707 ià((
št32_t
)(
IRQn
) >= 0)

1709 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1724 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1726 ià((
št32_t
)(
IRQn
) >= 0)

1728 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1729 
__DSB
();

1730 
__ISB
();

1743 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1745 ià((
št32_t
)(
IRQn
) >= 0)

1747 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1762 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1764 ià((
št32_t
)(
IRQn
) >= 0)

1766 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1777 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1779 ià((
št32_t
)(
IRQn
) >= 0)

1781 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1794 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1796 ià((
št32_t
)(
IRQn
) >= 0)

1798 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1816 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1818 ià((
št32_t
)(
IRQn
) >= 0)

1820 
NVIC
->
IP
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1824 
SCB
->
SHP
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1838 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1841 ià((
št32_t
)(
IRQn
) >= 0)

1843 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1847 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1863 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1865 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1866 
ušt32_t
 
P»em±PriÜ™yB™s
;

1867 
ušt32_t
 
SubPriÜ™yB™s
;

1869 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1870 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1873 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1874 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1890 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1892 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1893 
ušt32_t
 
P»em±PriÜ™yB™s
;

1894 
ušt32_t
 
SubPriÜ™yB™s
;

1896 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1897 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1899 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1900 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1913 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1915 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1916 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

1928 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1930 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1931  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

1939 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1941 
__DSB
();

1943 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1944 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1945 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1946 
__DSB
();

1950 
__NOP
();

1958 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1960 
	~"mpu_¬mv7.h
"

1981 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1983 
ušt32_t
 
mvä0
;

1985 
mvä0
 = 
FPU
->
MVFR0
;

1986 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x020U)

2009 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

2022 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2024 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2029 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2030 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2031 
SysTick
->
VAL
 = 0UL;

2032 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2033 
SysTick_CTRL_TICKINT_Msk
 |

2034 
SysTick_CTRL_ENABLE_Msk
;

2052 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2053 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

2064 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2066 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2067 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2069 
ITM
->
PORT
[0U].
u32
 == 0UL)

2071 
__NOP
();

2073 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2075  (
	gch
);

2085 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2087 
št32_t
 
	gch
 = -1;

2089 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2091 
ch
 = 
ITM_RxBufãr
;

2092 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2095  (
	gch
);

2105 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2108 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2123 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm7.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM7_H_GENERIC


32 
	#__CORE_CM7_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM7_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM7_CMSIS_VERSION_SUB
 ( 
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__CM7_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_M
 (7Uè

	)

76 #ià
defšed
 ( 
__CC_ARM
 )

77 #ià
defšed
 
__TARGET_FPU_VFP


78 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

89 #ià
defšed
 
__ARM_PCS_VFP


90 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

91 
	#__FPU_USED
 1U

	)

94 
	#__FPU_USED
 0U

	)

97 
	#__FPU_USED
 0U

	)

100 #–ià
defšed
 ( 
__GNUC__
 )

101 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

102 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

103 
	#__FPU_USED
 1U

	)

106 
	#__FPU_USED
 0U

	)

109 
	#__FPU_USED
 0U

	)

112 #–ià
defšed
 ( 
__ICCARM__
 )

113 #ià
defšed
 
__ARMVFP__


114 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

115 
	#__FPU_USED
 1U

	)

118 
	#__FPU_USED
 0U

	)

121 
	#__FPU_USED
 0U

	)

124 #–ià
defšed
 ( 
__TI_ARM__
 )

125 #ià
defšed
 
__TI_VFP_SUPPORT__


126 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
 ( 
__TASKING__
 )

137 #ià
defšed
 
__FPU_VFP__


138 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__CSMC__
 )

149 #iàÐ
__CSMC__
 & 0x400U)

150 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

162 
	~"cmsis_compž”.h
"

165 #ifdeà
__ýlu¥lus


171 #iâdeà
__CMSIS_GENERIC


173 #iâdeà
__CORE_CM7_H_DEPENDANT


174 
	#__CORE_CM7_H_DEPENDANT


	)

176 #ifdeà
__ýlu¥lus


181 #ià
defšed
 
__CHECK_DEVICE_DEFINES


182 #iâdeà
__CM7_REV


183 
	#__CM7_REV
 0x0000U

	)

187 #iâdeà
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0U

	)

192 #iâdeà
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0U

	)

197 #iâdeà
__ICACHE_PRESENT


198 
	#__ICACHE_PRESENT
 0U

	)

202 #iâdeà
__DCACHE_PRESENT


203 
	#__DCACHE_PRESENT
 0U

	)

207 #iâdeà
__DTCM_PRESENT


208 
	#__DTCM_PRESENT
 0U

	)

212 #iâdeà
__NVIC_PRIO_BITS


213 
	#__NVIC_PRIO_BITS
 3U

	)

217 #iâdeà
__V’dÜ_SysTickCÚfig


218 
	#__V’dÜ_SysTickCÚfig
 0U

	)

231 #ifdeà
__ýlu¥lus


232 
	#__I
 vÞ©ž

	)

234 
	#__I
 vÞ©žcÚ¡

	)

236 
	#__O
 vÞ©ž

	)

237 
	#__IO
 vÞ©ž

	)

240 
	#__IM
 vÞ©žcÚ¡

	)

241 
	#__OM
 vÞ©ž

	)

242 
	#__IOM
 vÞ©ž

	)

278 
ušt32_t
 
_»£rved0
:16;

279 
ušt32_t
 
GE
:4;

280 
ušt32_t
 
_»£rved1
:7;

281 
ušt32_t
 
Q
:1;

282 
ušt32_t
 
V
:1;

283 
ušt32_t
 
C
:1;

284 
ušt32_t
 
Z
:1;

285 
ušt32_t
 
N
:1;

286 } 
b
;

287 
ušt32_t
 
w
;

288 } 
	tAPSR_Ty³
;

291 
	#APSR_N_Pos
 31U

	)

292 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

294 
	#APSR_Z_Pos
 30U

	)

295 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

297 
	#APSR_C_Pos
 29U

	)

298 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

300 
	#APSR_V_Pos
 28U

	)

301 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

303 
	#APSR_Q_Pos
 27U

	)

304 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

306 
	#APSR_GE_Pos
 16U

	)

307 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

317 
ušt32_t
 
ISR
:9;

318 
ušt32_t
 
_»£rved0
:23;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	tIPSR_Ty³
;

324 
	#IPSR_ISR_Pos
 0U

	)

325 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

335 
ušt32_t
 
ISR
:9;

336 
ušt32_t
 
_»£rved0
:1;

337 
ušt32_t
 
ICI_IT_1
:6;

338 
ušt32_t
 
GE
:4;

339 
ušt32_t
 
_»£rved1
:4;

340 
ušt32_t
 
T
:1;

341 
ušt32_t
 
ICI_IT_2
:2;

342 
ušt32_t
 
Q
:1;

343 
ušt32_t
 
V
:1;

344 
ušt32_t
 
C
:1;

345 
ušt32_t
 
Z
:1;

346 
ušt32_t
 
N
:1;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	txPSR_Ty³
;

352 
	#xPSR_N_Pos
 31U

	)

353 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

355 
	#xPSR_Z_Pos
 30U

	)

356 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

358 
	#xPSR_C_Pos
 29U

	)

359 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

361 
	#xPSR_V_Pos
 28U

	)

362 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

364 
	#xPSR_Q_Pos
 27U

	)

365 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

367 
	#xPSR_ICI_IT_2_Pos
 25U

	)

368 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

370 
	#xPSR_T_Pos
 24U

	)

371 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

373 
	#xPSR_GE_Pos
 16U

	)

374 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

376 
	#xPSR_ICI_IT_1_Pos
 10U

	)

377 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

379 
	#xPSR_ISR_Pos
 0U

	)

380 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

390 
ušt32_t
 
nPRIV
:1;

391 
ušt32_t
 
SPSEL
:1;

392 
ušt32_t
 
FPCA
:1;

393 
ušt32_t
 
_»£rved0
:29;

394 } 
b
;

395 
ušt32_t
 
w
;

396 } 
	tCONTROL_Ty³
;

399 
	#CONTROL_FPCA_Pos
 2U

	)

400 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

402 
	#CONTROL_SPSEL_Pos
 1U

	)

403 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

405 
	#CONTROL_nPRIV_Pos
 0U

	)

406 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

423 
__IOM
 
ušt32_t
 
ISER
[8U];

424 
ušt32_t
 
RESERVED0
[24U];

425 
__IOM
 
ušt32_t
 
ICER
[8U];

426 
ušt32_t
 
RSERVED1
[24U];

427 
__IOM
 
ušt32_t
 
ISPR
[8U];

428 
ušt32_t
 
RESERVED2
[24U];

429 
__IOM
 
ušt32_t
 
ICPR
[8U];

430 
ušt32_t
 
RESERVED3
[24U];

431 
__IOM
 
ušt32_t
 
IABR
[8U];

432 
ušt32_t
 
RESERVED4
[56U];

433 
__IOM
 
ušt8_t
 
IP
[240U];

434 
ušt32_t
 
RESERVED5
[644U];

435 
__OM
 
ušt32_t
 
STIR
;

436 } 
	tNVIC_Ty³
;

439 
	#NVIC_STIR_INTID_Pos
 0U

	)

440 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

457 
__IM
 
ušt32_t
 
CPUID
;

458 
__IOM
 
ušt32_t
 
ICSR
;

459 
__IOM
 
ušt32_t
 
VTOR
;

460 
__IOM
 
ušt32_t
 
AIRCR
;

461 
__IOM
 
ušt32_t
 
SCR
;

462 
__IOM
 
ušt32_t
 
CCR
;

463 
__IOM
 
ušt8_t
 
SHPR
[12U];

464 
__IOM
 
ušt32_t
 
SHCSR
;

465 
__IOM
 
ušt32_t
 
CFSR
;

466 
__IOM
 
ušt32_t
 
HFSR
;

467 
__IOM
 
ušt32_t
 
DFSR
;

468 
__IOM
 
ušt32_t
 
MMFAR
;

469 
__IOM
 
ušt32_t
 
BFAR
;

470 
__IOM
 
ušt32_t
 
AFSR
;

471 
__IM
 
ušt32_t
 
ID_PFR
[2U];

472 
__IM
 
ušt32_t
 
ID_DFR
;

473 
__IM
 
ušt32_t
 
ID_AFR
;

474 
__IM
 
ušt32_t
 
ID_MFR
[4U];

475 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

476 
ušt32_t
 
RESERVED0
[1U];

477 
__IM
 
ušt32_t
 
CLIDR
;

478 
__IM
 
ušt32_t
 
CTR
;

479 
__IM
 
ušt32_t
 
CCSIDR
;

480 
__IOM
 
ušt32_t
 
CSSELR
;

481 
__IOM
 
ušt32_t
 
CPACR
;

482 
ušt32_t
 
RESERVED3
[93U];

483 
__OM
 
ušt32_t
 
STIR
;

484 
ušt32_t
 
RESERVED4
[15U];

485 
__IM
 
ušt32_t
 
MVFR0
;

486 
__IM
 
ušt32_t
 
MVFR1
;

487 
__IM
 
ušt32_t
 
MVFR2
;

488 
ušt32_t
 
RESERVED5
[1U];

489 
__OM
 
ušt32_t
 
ICIALLU
;

490 
ušt32_t
 
RESERVED6
[1U];

491 
__OM
 
ušt32_t
 
ICIMVAU
;

492 
__OM
 
ušt32_t
 
DCIMVAC
;

493 
__OM
 
ušt32_t
 
DCISW
;

494 
__OM
 
ušt32_t
 
DCCMVAU
;

495 
__OM
 
ušt32_t
 
DCCMVAC
;

496 
__OM
 
ušt32_t
 
DCCSW
;

497 
__OM
 
ušt32_t
 
DCCIMVAC
;

498 
__OM
 
ušt32_t
 
DCCISW
;

499 
ušt32_t
 
RESERVED7
[6U];

500 
__IOM
 
ušt32_t
 
ITCMCR
;

501 
__IOM
 
ušt32_t
 
DTCMCR
;

502 
__IOM
 
ušt32_t
 
AHBPCR
;

503 
__IOM
 
ušt32_t
 
CACR
;

504 
__IOM
 
ušt32_t
 
AHBSCR
;

505 
ušt32_t
 
RESERVED8
[1U];

506 
__IOM
 
ušt32_t
 
ABFSR
;

507 } 
	tSCB_Ty³
;

510 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

511 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

513 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

514 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

516 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

517 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

519 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

520 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

522 
	#SCB_CPUID_REVISION_Pos
 0U

	)

523 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

526 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

527 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

529 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

530 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

532 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

533 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

535 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

536 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

538 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

539 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

541 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

542 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

544 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

545 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

547 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

548 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

550 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

551 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

553 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

554 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

557 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

558 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

561 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

562 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

564 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

567 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

568 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

570 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

571 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

573 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

576 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

579 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

580 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

583 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

584 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

586 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

587 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

589 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

590 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

593 
	#SCB_CCR_BP_Pos
 18U

	)

594 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

596 
	#SCB_CCR_IC_Pos
 17U

	)

597 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

599 
	#SCB_CCR_DC_Pos
 16U

	)

600 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

602 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

603 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

605 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

606 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

608 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

609 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

611 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

612 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

614 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

615 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

617 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

618 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

621 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

622 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

624 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

625 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

627 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

628 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

630 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

631 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

633 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

634 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

636 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

637 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

639 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

640 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

642 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

643 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

645 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

646 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

648 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

649 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

651 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

652 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

654 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

655 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

657 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

658 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

660 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

661 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

664 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

665 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

667 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

668 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

670 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

671 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

674 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

675 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

677 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5Uè

	)

678 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
è

	)

680 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

681 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

683 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

684 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

686 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

687 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

689 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

690 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

693 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

694 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

696 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5Uè

	)

697 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
è

	)

699 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

700 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

702 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

703 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

705 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

706 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

708 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

709 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

711 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

712 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

715 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

716 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

718 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

719 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

721 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

722 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

724 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

725 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

727 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

728 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

730 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

731 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

734 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

735 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

737 
	#SCB_HFSR_FORCED_Pos
 30U

	)

738 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

740 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

741 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

744 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

745 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

747 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

748 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

750 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

751 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

753 
	#SCB_DFSR_BKPT_Pos
 1U

	)

754 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

756 
	#SCB_DFSR_HALTED_Pos
 0U

	)

757 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

760 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

761 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

763 
	#SCB_CLIDR_LOC_Pos
 24U

	)

764 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

767 
	#SCB_CTR_FORMAT_Pos
 29U

	)

768 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

770 
	#SCB_CTR_CWG_Pos
 24U

	)

771 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

773 
	#SCB_CTR_ERG_Pos
 20U

	)

774 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

776 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

777 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

779 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

780 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

783 
	#SCB_CCSIDR_WT_Pos
 31U

	)

784 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

786 
	#SCB_CCSIDR_WB_Pos
 30U

	)

787 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

789 
	#SCB_CCSIDR_RA_Pos
 29U

	)

790 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

792 
	#SCB_CCSIDR_WA_Pos
 28U

	)

793 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

795 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

796 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

798 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

799 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

801 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

802 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

805 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

806 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

808 
	#SCB_CSSELR_IND_Pos
 0U

	)

809 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

812 
	#SCB_STIR_INTID_Pos
 0U

	)

813 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

816 
	#SCB_DCISW_WAY_Pos
 30U

	)

817 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

819 
	#SCB_DCISW_SET_Pos
 5U

	)

820 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

823 
	#SCB_DCCSW_WAY_Pos
 30U

	)

824 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

826 
	#SCB_DCCSW_SET_Pos
 5U

	)

827 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

830 
	#SCB_DCCISW_WAY_Pos
 30U

	)

831 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

833 
	#SCB_DCCISW_SET_Pos
 5U

	)

834 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

837 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

838 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

840 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

841 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

843 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

844 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

846 
	#SCB_ITCMCR_EN_Pos
 0U

	)

847 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

850 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

851 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

853 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

854 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

856 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

857 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

859 
	#SCB_DTCMCR_EN_Pos
 0U

	)

860 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

863 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

864 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

866 
	#SCB_AHBPCR_EN_Pos
 0U

	)

867 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

870 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

871 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

873 
	#SCB_CACR_ECCEN_Pos
 1U

	)

874 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

876 
	#SCB_CACR_SIWT_Pos
 0U

	)

877 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

880 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

881 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

883 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

884 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

886 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

887 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

890 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

891 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

893 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

894 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

896 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

897 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

899 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

900 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

902 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

903 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

905 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

906 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

923 
ušt32_t
 
RESERVED0
[1U];

924 
__IM
 
ušt32_t
 
ICTR
;

925 
__IOM
 
ušt32_t
 
ACTLR
;

926 } 
	tSCnSCB_Ty³
;

929 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

930 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

933 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

934 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

936 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

937 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

939 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

940 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

942 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

943 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

945 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

946 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

963 
__IOM
 
ušt32_t
 
CTRL
;

964 
__IOM
 
ušt32_t
 
LOAD
;

965 
__IOM
 
ušt32_t
 
VAL
;

966 
__IM
 
ušt32_t
 
CALIB
;

967 } 
	tSysTick_Ty³
;

970 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

971 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

973 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

974 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

976 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

977 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

979 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

980 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

983 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

984 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

987 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

988 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

991 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

992 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

994 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

995 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

997 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

998 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1015 
__OM
 union

1017 
__OM
 
ušt8_t
 
u8
;

1018 
__OM
 
ušt16_t
 
u16
;

1019 
__OM
 
ušt32_t
 
u32
;

1020 } 
PORT
 [32U];

1021 
ušt32_t
 
RESERVED0
[864U];

1022 
__IOM
 
ušt32_t
 
TER
;

1023 
ušt32_t
 
RESERVED1
[15U];

1024 
__IOM
 
ušt32_t
 
TPR
;

1025 
ušt32_t
 
RESERVED2
[15U];

1026 
__IOM
 
ušt32_t
 
TCR
;

1027 
ušt32_t
 
RESERVED3
[29U];

1028 
__OM
 
ušt32_t
 
IWR
;

1029 
__IM
 
ušt32_t
 
IRR
;

1030 
__IOM
 
ušt32_t
 
IMCR
;

1031 
ušt32_t
 
RESERVED4
[43U];

1032 
__OM
 
ušt32_t
 
LAR
;

1033 
__IM
 
ušt32_t
 
LSR
;

1034 
ušt32_t
 
RESERVED5
[6U];

1035 
__IM
 
ušt32_t
 
PID4
;

1036 
__IM
 
ušt32_t
 
PID5
;

1037 
__IM
 
ušt32_t
 
PID6
;

1038 
__IM
 
ušt32_t
 
PID7
;

1039 
__IM
 
ušt32_t
 
PID0
;

1040 
__IM
 
ušt32_t
 
PID1
;

1041 
__IM
 
ušt32_t
 
PID2
;

1042 
__IM
 
ušt32_t
 
PID3
;

1043 
__IM
 
ušt32_t
 
CID0
;

1044 
__IM
 
ušt32_t
 
CID1
;

1045 
__IM
 
ušt32_t
 
CID2
;

1046 
__IM
 
ušt32_t
 
CID3
;

1047 } 
	tITM_Ty³
;

1050 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1051 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

1054 
	#ITM_TCR_BUSY_Pos
 23U

	)

1055 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1057 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1058 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1060 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1061 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1063 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1064 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1066 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1067 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1069 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1070 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1072 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1073 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1075 
	#ITM_TCR_TSENA_Pos
 1U

	)

1076 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1078 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1079 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1082 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1083 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1086 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1087 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1090 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1091 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1094 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1095 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1097 
	#ITM_LSR_Acûss_Pos
 1U

	)

1098 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1100 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1101 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1118 
__IOM
 
ušt32_t
 
CTRL
;

1119 
__IOM
 
ušt32_t
 
CYCCNT
;

1120 
__IOM
 
ušt32_t
 
CPICNT
;

1121 
__IOM
 
ušt32_t
 
EXCCNT
;

1122 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1123 
__IOM
 
ušt32_t
 
LSUCNT
;

1124 
__IOM
 
ušt32_t
 
FOLDCNT
;

1125 
__IM
 
ušt32_t
 
PCSR
;

1126 
__IOM
 
ušt32_t
 
COMP0
;

1127 
__IOM
 
ušt32_t
 
MASK0
;

1128 
__IOM
 
ušt32_t
 
FUNCTION0
;

1129 
ušt32_t
 
RESERVED0
[1U];

1130 
__IOM
 
ušt32_t
 
COMP1
;

1131 
__IOM
 
ušt32_t
 
MASK1
;

1132 
__IOM
 
ušt32_t
 
FUNCTION1
;

1133 
ušt32_t
 
RESERVED1
[1U];

1134 
__IOM
 
ušt32_t
 
COMP2
;

1135 
__IOM
 
ušt32_t
 
MASK2
;

1136 
__IOM
 
ušt32_t
 
FUNCTION2
;

1137 
ušt32_t
 
RESERVED2
[1U];

1138 
__IOM
 
ušt32_t
 
COMP3
;

1139 
__IOM
 
ušt32_t
 
MASK3
;

1140 
__IOM
 
ušt32_t
 
FUNCTION3
;

1141 
ušt32_t
 
RESERVED3
[981U];

1142 
__OM
 
ušt32_t
 
LAR
;

1143 
__IM
 
ušt32_t
 
LSR
;

1144 } 
	tDWT_Ty³
;

1147 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1148 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1150 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1151 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1153 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1154 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1156 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1157 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1159 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1160 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1162 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1163 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1166 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1168 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1169 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1171 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1172 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1174 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1175 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1177 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1178 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1180 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1181 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1183 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1184 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1186 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1187 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1189 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1190 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1192 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1193 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1195 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1196 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1198 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1199 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1202 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1203 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1206 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1207 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1210 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1211 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1214 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1215 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1218 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1219 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1222 
	#DWT_MASK_MASK_Pos
 0U

	)

1223 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1226 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1227 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1229 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1230 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1232 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1233 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1235 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1236 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1238 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1239 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1241 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1242 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1244 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1245 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1247 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1248 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1250 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1251 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1268 
__IM
 
ušt32_t
 
SSPSR
;

1269 
__IOM
 
ušt32_t
 
CSPSR
;

1270 
ušt32_t
 
RESERVED0
[2U];

1271 
__IOM
 
ušt32_t
 
ACPR
;

1272 
ušt32_t
 
RESERVED1
[55U];

1273 
__IOM
 
ušt32_t
 
SPPR
;

1274 
ušt32_t
 
RESERVED2
[131U];

1275 
__IM
 
ušt32_t
 
FFSR
;

1276 
__IOM
 
ušt32_t
 
FFCR
;

1277 
__IM
 
ušt32_t
 
FSCR
;

1278 
ušt32_t
 
RESERVED3
[759U];

1279 
__IM
 
ušt32_t
 
TRIGGER
;

1280 
__IM
 
ušt32_t
 
FIFO0
;

1281 
__IM
 
ušt32_t
 
ITATBCTR2
;

1282 
ušt32_t
 
RESERVED4
[1U];

1283 
__IM
 
ušt32_t
 
ITATBCTR0
;

1284 
__IM
 
ušt32_t
 
FIFO1
;

1285 
__IOM
 
ušt32_t
 
ITCTRL
;

1286 
ušt32_t
 
RESERVED5
[39U];

1287 
__IOM
 
ušt32_t
 
CLAIMSET
;

1288 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1289 
ušt32_t
 
RESERVED7
[8U];

1290 
__IM
 
ušt32_t
 
DEVID
;

1291 
__IM
 
ušt32_t
 
DEVTYPE
;

1292 } 
	tTPI_Ty³
;

1295 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1296 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1299 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1300 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1303 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1304 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1306 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1307 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1309 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1310 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1312 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1313 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1316 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1317 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1319 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1320 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1323 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1324 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1327 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1328 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1330 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1331 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1333 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1334 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1336 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1337 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1339 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1340 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1342 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1343 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1345 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1346 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1349 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1350 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1352 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1353 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1356 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1357 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1359 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1360 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1362 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1363 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1365 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1366 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1368 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1369 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1371 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1372 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1374 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1375 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1378 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1379 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1381 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1382 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1385 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1386 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1389 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1390 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1392 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1393 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1395 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1396 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1398 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1399 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1401 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1402 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1404 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1405 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1408 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1409 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1411 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1412 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1417 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1430 
__IM
 
ušt32_t
 
TYPE
;

1431 
__IOM
 
ušt32_t
 
CTRL
;

1432 
__IOM
 
ušt32_t
 
RNR
;

1433 
__IOM
 
ušt32_t
 
RBAR
;

1434 
__IOM
 
ušt32_t
 
RASR
;

1435 
__IOM
 
ušt32_t
 
RBAR_A1
;

1436 
__IOM
 
ušt32_t
 
RASR_A1
;

1437 
__IOM
 
ušt32_t
 
RBAR_A2
;

1438 
__IOM
 
ušt32_t
 
RASR_A2
;

1439 
__IOM
 
ušt32_t
 
RBAR_A3
;

1440 
__IOM
 
ušt32_t
 
RASR_A3
;

1441 } 
	tMPU_Ty³
;

1443 
	#MPU_TYPE_RALIASES
 4U

	)

1446 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1447 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1449 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1450 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1452 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1453 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1456 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1457 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1459 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1460 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1462 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1463 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1466 
	#MPU_RNR_REGION_Pos
 0U

	)

1467 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1470 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1471 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1473 
	#MPU_RBAR_VALID_Pos
 4U

	)

1474 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1476 
	#MPU_RBAR_REGION_Pos
 0U

	)

1477 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1480 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1481 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1483 
	#MPU_RASR_XN_Pos
 28U

	)

1484 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1486 
	#MPU_RASR_AP_Pos
 24U

	)

1487 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1489 
	#MPU_RASR_TEX_Pos
 19U

	)

1490 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1492 
	#MPU_RASR_S_Pos
 18U

	)

1493 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1495 
	#MPU_RASR_C_Pos
 17U

	)

1496 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1498 
	#MPU_RASR_B_Pos
 16U

	)

1499 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1501 
	#MPU_RASR_SRD_Pos
 8U

	)

1502 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1504 
	#MPU_RASR_SIZE_Pos
 1U

	)

1505 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1507 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1508 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1526 
ušt32_t
 
RESERVED0
[1U];

1527 
__IOM
 
ušt32_t
 
FPCCR
;

1528 
__IOM
 
ušt32_t
 
FPCAR
;

1529 
__IOM
 
ušt32_t
 
FPDSCR
;

1530 
__IM
 
ušt32_t
 
MVFR0
;

1531 
__IM
 
ušt32_t
 
MVFR1
;

1532 
__IM
 
ušt32_t
 
MVFR2
;

1533 } 
	tFPU_Ty³
;

1536 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1537 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1539 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1540 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1542 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1543 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1545 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1546 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1548 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1549 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1551 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1552 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1554 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1555 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1557 
	#FPU_FPCCR_USER_Pos
 1U

	)

1558 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1560 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1561 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1564 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1565 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1568 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1569 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1571 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1572 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1574 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1575 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1577 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1578 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1581 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1582 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1584 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1585 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1587 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1588 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1590 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1591 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1593 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1594 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1596 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1597 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1599 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1600 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1602 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1603 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1606 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1607 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1609 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1610 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1612 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1613 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1615 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1616 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1635 
__IOM
 
ušt32_t
 
DHCSR
;

1636 
__OM
 
ušt32_t
 
DCRSR
;

1637 
__IOM
 
ušt32_t
 
DCRDR
;

1638 
__IOM
 
ušt32_t
 
DEMCR
;

1639 } 
	tCÜeDebug_Ty³
;

1642 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1643 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1646 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1649 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1652 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1655 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1657 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1658 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1660 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1661 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1663 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1664 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1666 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1667 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1669 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1670 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1672 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1673 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1675 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1676 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1679 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1680 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1682 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1683 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1686 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1687 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1690 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1693 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1696 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1699 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1702 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1704 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1705 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1707 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1708 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1710 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1711 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1713 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1714 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1716 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1717 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1719 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1720 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1722 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1723 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1741 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1749 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1762 
	#SCS_BASE
 (0xE000E000ULè

	)

1763 
	#ITM_BASE
 (0xE0000000ULè

	)

1764 
	#DWT_BASE
 (0xE0001000ULè

	)

1765 
	#TPI_BASE
 (0xE0040000ULè

	)

1766 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1767 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1768 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1769 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1771 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1772 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1773 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1774 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1775 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1776 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1777 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1778 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1780 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1781 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1782 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1785 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1786 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1814 #ifdeà
CMSIS_NVIC_VIRTUAL


1815 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1816 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1818 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1820 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1821 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1822 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1823 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1824 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1825 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1826 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1827 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1828 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1829 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1830 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1831 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1834 #ifdeà
CMSIS_VECTAB_VIRTUAL


1835 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1836 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1838 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1840 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1841 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1844 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1848 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

1849 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

1850 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

1851 
	#EXC_RETURN_HANDLER_FPU
 (0xFFFFFFE1ULè

	)

1852 
	#EXC_RETURN_THREAD_MSP_FPU
 (0xFFFFFFE9ULè

	)

1853 
	#EXC_RETURN_THREAD_PSP_FPU
 (0xFFFFFFEDULè

	)

1865 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1867 
ušt32_t
 
»g_v®ue
;

1868 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1870 
»g_v®ue
 = 
SCB
->
AIRCR
;

1871 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1872 
»g_v®ue
 = (reg_value |

1873 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1874 (
PriÜ™yGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1875 
SCB
->
AIRCR
 = 
»g_v®ue
;

1884 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1886  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1896 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1898 ià((
št32_t
)(
IRQn
) >= 0)

1900 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1913 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1915 ià((
št32_t
)(
IRQn
) >= 0)

1917 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1932 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1934 ià((
št32_t
)(
IRQn
) >= 0)

1936 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1937 
__DSB
();

1938 
__ISB
();

1951 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1953 ià((
št32_t
)(
IRQn
) >= 0)

1955 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1970 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1972 ià((
št32_t
)(
IRQn
) >= 0)

1974 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1985 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1987 ià((
št32_t
)(
IRQn
) >= 0)

1989 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

2002 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

2004 ià((
št32_t
)(
IRQn
) >= 0)

2006 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

2024 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

2026 ià((
št32_t
)(
IRQn
) >= 0)

2028 
NVIC
->
IP
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2032 
SCB
->
SHPR
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

2046 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

2049 ià((
št32_t
)(
IRQn
) >= 0)

2051 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

2055 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

2071 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

2073 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2074 
ušt32_t
 
P»em±PriÜ™yB™s
;

2075 
ušt32_t
 
SubPriÜ™yB™s
;

2077 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

2078 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

2081 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

2082 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

2098 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

2100 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

2101 
ušt32_t
 
P»em±PriÜ™yB™s
;

2102 
ušt32_t
 
SubPriÜ™yB™s
;

2104 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

2105 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

2107 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

2108 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

2121 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

2123 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

2124 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

2136 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

2138 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

2139  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

2147 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

2149 
__DSB
();

2151 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2152 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2153 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2154 
__DSB
();

2158 
__NOP
();

2166 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

2168 
	~"mpu_¬mv7.h
"

2188 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2190 
ušt32_t
 
mvä0
;

2192 
mvä0
 = 
SCB
->
MVFR0
;

2193 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x220U)

2197 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x020U)

2221 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2222 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2229 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2231 #ià
defšed
 (
__ICACHE_PRESENT
) && (__ICACHE_PRESENT == 1U)

2232 
__DSB
();

2233 
__ISB
();

2234 
SCB
->
ICIALLU
 = 0UL;

2235 
__DSB
();

2236 
__ISB
();

2237 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2238 
__DSB
();

2239 
__ISB
();

2248 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2250 #ià
defšed
 (
__ICACHE_PRESENT
) && (__ICACHE_PRESENT == 1U)

2251 
__DSB
();

2252 
__ISB
();

2253 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2254 
SCB
->
ICIALLU
 = 0UL;

2255 
__DSB
();

2256 
__ISB
();

2265 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2267 #ià
defšed
 (
__ICACHE_PRESENT
) && (__ICACHE_PRESENT == 1U)

2268 
__DSB
();

2269 
__ISB
();

2270 
SCB
->
ICIALLU
 = 0UL;

2271 
__DSB
();

2272 
__ISB
();

2281 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2283 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2284 
ušt32_t
 
ccsidr
;

2285 
ušt32_t
 
£ts
;

2286 
ušt32_t
 
ways
;

2288 
SCB
->
CSSELR
 = 0U;

2289 
__DSB
();

2291 
ccsidr
 = 
SCB
->
CCSIDR
;

2294 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2296 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2298 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2299 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2300 #ià
defšed
 ( 
__CC_ARM
 )

2301 
__scheduË_b¬r›r
();

2303 } 
ways
-- != 0U);

2304 } 
£ts
-- != 0U);

2305 
__DSB
();

2307 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2309 
__DSB
();

2310 
__ISB
();

2319 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2321 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2322 
ušt32_t
 
ccsidr
;

2323 
ušt32_t
 
£ts
;

2324 
ušt32_t
 
ways
;

2326 
SCB
->
CSSELR
 = 0U;

2327 
__DSB
();

2329 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2330 
__DSB
();

2332 
ccsidr
 = 
SCB
->
CCSIDR
;

2335 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2337 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2339 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2340 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2341 #ià
defšed
 ( 
__CC_ARM
 )

2342 
__scheduË_b¬r›r
();

2344 } 
ways
-- != 0U);

2345 } 
£ts
-- != 0U);

2347 
__DSB
();

2348 
__ISB
();

2357 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2359 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2360 
ušt32_t
 
ccsidr
;

2361 
ušt32_t
 
£ts
;

2362 
ušt32_t
 
ways
;

2364 
SCB
->
CSSELR
 = 0U;

2365 
__DSB
();

2367 
ccsidr
 = 
SCB
->
CCSIDR
;

2370 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2372 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2374 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2375 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2376 #ià
defšed
 ( 
__CC_ARM
 )

2377 
__scheduË_b¬r›r
();

2379 } 
ways
-- != 0U);

2380 } 
£ts
-- != 0U);

2382 
__DSB
();

2383 
__ISB
();

2392 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2394 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2395 
ušt32_t
 
ccsidr
;

2396 
ušt32_t
 
£ts
;

2397 
ušt32_t
 
ways
;

2399 
SCB
->
CSSELR
 = 0U;

2400 
__DSB
();

2402 
ccsidr
 = 
SCB
->
CCSIDR
;

2405 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2407 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2409 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2410 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2411 #ià
defšed
 ( 
__CC_ARM
 )

2412 
__scheduË_b¬r›r
();

2414 } 
ways
-- != 0U);

2415 } 
£ts
-- != 0U);

2417 
__DSB
();

2418 
__ISB
();

2427 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2429 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2430 
ušt32_t
 
ccsidr
;

2431 
ušt32_t
 
£ts
;

2432 
ušt32_t
 
ways
;

2434 
SCB
->
CSSELR
 = 0U;

2435 
__DSB
();

2437 
ccsidr
 = 
SCB
->
CCSIDR
;

2440 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2442 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2444 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2445 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2446 #ià
defšed
 ( 
__CC_ARM
 )

2447 
__scheduË_b¬r›r
();

2449 } 
ways
-- != 0U);

2450 } 
£ts
-- != 0U);

2452 
__DSB
();

2453 
__ISB
();

2464 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2466 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2467 
št32_t
 
Ý_size
 = 
dsize
;

2468 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2469 
št32_t
 
lšesize
 = 32;

2471 
__DSB
();

2473 
Ý_size
 > 0) {

2474 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2475 
Ý_addr
 +ð(
ušt32_t
)
lšesize
;

2476 
Ý_size
 -ð
lšesize
;

2479 
__DSB
();

2480 
__ISB
();

2491 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2493 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2494 
št32_t
 
Ý_size
 = 
dsize
;

2495 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2496 
št32_t
 
lšesize
 = 32;

2498 
__DSB
();

2500 
Ý_size
 > 0) {

2501 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2502 
Ý_addr
 +ð(
ušt32_t
)
lšesize
;

2503 
Ý_size
 -ð
lšesize
;

2506 
__DSB
();

2507 
__ISB
();

2518 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2520 #ià
defšed
 (
__DCACHE_PRESENT
) && (__DCACHE_PRESENT == 1U)

2521 
št32_t
 
Ý_size
 = 
dsize
;

2522 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2523 
št32_t
 
lšesize
 = 32;

2525 
__DSB
();

2527 
Ý_size
 > 0) {

2528 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2529 
Ý_addr
 +ð(
ušt32_t
)
lšesize
;

2530 
Ý_size
 -ð
lšesize
;

2533 
__DSB
();

2534 
__ISB
();

2551 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

2564 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2566 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2571 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2572 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2573 
SysTick
->
VAL
 = 0UL;

2574 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2575 
SysTick_CTRL_TICKINT_Msk
 |

2576 
SysTick_CTRL_ENABLE_Msk
;

2594 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2595 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

2606 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2608 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2609 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2611 
ITM
->
PORT
[0U].
u32
 == 0UL)

2613 
__NOP
();

2615 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2617  (
	gch
);

2627 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2629 
št32_t
 
	gch
 = -1;

2631 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2633 
ch
 = 
ITM_RxBufãr
;

2634 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2637  (
	gch
);

2647 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2650 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2665 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc000.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_SC000_H_GENERIC


32 
	#__CORE_SC000_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__SC000_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__SC000_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__SC000_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_SC
 (000Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_SC000_H_DEPENDANT


127 
	#__CORE_SC000_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__SC000_REV


136 
	#__SC000_REV
 0x0000U

	)

140 #iâdeà
__MPU_PRESENT


141 
	#__MPU_PRESENT
 0U

	)

145 #iâdeà
__NVIC_PRIO_BITS


146 
	#__NVIC_PRIO_BITS
 2U

	)

150 #iâdeà
__V’dÜ_SysTickCÚfig


151 
	#__V’dÜ_SysTickCÚfig
 0U

	)

164 #ifdeà
__ýlu¥lus


165 
	#__I
 vÞ©ž

	)

167 
	#__I
 vÞ©žcÚ¡

	)

169 
	#__O
 vÞ©ž

	)

170 
	#__IO
 vÞ©ž

	)

173 
	#__IM
 vÞ©žcÚ¡

	)

174 
	#__OM
 vÞ©ž

	)

175 
	#__IOM
 vÞ©ž

	)

209 
ušt32_t
 
_»£rved0
:28;

210 
ušt32_t
 
V
:1;

211 
ušt32_t
 
C
:1;

212 
ušt32_t
 
Z
:1;

213 
ušt32_t
 
N
:1;

214 } 
b
;

215 
ušt32_t
 
w
;

216 } 
	tAPSR_Ty³
;

219 
	#APSR_N_Pos
 31U

	)

220 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

222 
	#APSR_Z_Pos
 30U

	)

223 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

225 
	#APSR_C_Pos
 29U

	)

226 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

228 
	#APSR_V_Pos
 28U

	)

229 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

239 
ušt32_t
 
ISR
:9;

240 
ušt32_t
 
_»£rved0
:23;

241 } 
b
;

242 
ušt32_t
 
w
;

243 } 
	tIPSR_Ty³
;

246 
	#IPSR_ISR_Pos
 0U

	)

247 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

257 
ušt32_t
 
ISR
:9;

258 
ušt32_t
 
_»£rved0
:15;

259 
ušt32_t
 
T
:1;

260 
ušt32_t
 
_»£rved1
:3;

261 
ušt32_t
 
V
:1;

262 
ušt32_t
 
C
:1;

263 
ušt32_t
 
Z
:1;

264 
ušt32_t
 
N
:1;

265 } 
b
;

266 
ušt32_t
 
w
;

267 } 
	txPSR_Ty³
;

270 
	#xPSR_N_Pos
 31U

	)

271 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

273 
	#xPSR_Z_Pos
 30U

	)

274 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

276 
	#xPSR_C_Pos
 29U

	)

277 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

279 
	#xPSR_V_Pos
 28U

	)

280 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

282 
	#xPSR_T_Pos
 24U

	)

283 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

285 
	#xPSR_ISR_Pos
 0U

	)

286 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

296 
ušt32_t
 
_»£rved0
:1;

297 
ušt32_t
 
SPSEL
:1;

298 
ušt32_t
 
_»£rved1
:30;

299 } 
b
;

300 
ušt32_t
 
w
;

301 } 
	tCONTROL_Ty³
;

304 
	#CONTROL_SPSEL_Pos
 1U

	)

305 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

322 
__IOM
 
ušt32_t
 
ISER
[1U];

323 
ušt32_t
 
RESERVED0
[31U];

324 
__IOM
 
ušt32_t
 
ICER
[1U];

325 
ušt32_t
 
RSERVED1
[31U];

326 
__IOM
 
ušt32_t
 
ISPR
[1U];

327 
ušt32_t
 
RESERVED2
[31U];

328 
__IOM
 
ušt32_t
 
ICPR
[1U];

329 
ušt32_t
 
RESERVED3
[31U];

330 
ušt32_t
 
RESERVED4
[64U];

331 
__IOM
 
ušt32_t
 
IP
[8U];

332 } 
	tNVIC_Ty³
;

349 
__IM
 
ušt32_t
 
CPUID
;

350 
__IOM
 
ušt32_t
 
ICSR
;

351 
__IOM
 
ušt32_t
 
VTOR
;

352 
__IOM
 
ušt32_t
 
AIRCR
;

353 
__IOM
 
ušt32_t
 
SCR
;

354 
__IOM
 
ušt32_t
 
CCR
;

355 
ušt32_t
 
RESERVED0
[1U];

356 
__IOM
 
ušt32_t
 
SHP
[2U];

357 
__IOM
 
ušt32_t
 
SHCSR
;

358 
ušt32_t
 
RESERVED1
[154U];

359 
__IOM
 
ušt32_t
 
SFCR
;

360 } 
	tSCB_Ty³
;

363 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

364 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

366 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

367 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

369 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

370 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

372 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

373 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

375 
	#SCB_CPUID_REVISION_Pos
 0U

	)

376 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

379 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

380 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

382 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

383 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

385 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

386 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

388 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

389 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

391 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

392 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

394 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

395 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

397 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

398 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

400 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

401 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

403 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

404 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

407 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

408 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

411 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

412 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

414 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

417 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

418 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

420 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

421 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

423 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

424 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

427 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

428 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

430 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

431 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

433 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

434 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

437 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

438 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

440 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

441 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

444 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

445 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

462 
ušt32_t
 
RESERVED0
[2U];

463 
__IOM
 
ušt32_t
 
ACTLR
;

464 } 
	tSCnSCB_Ty³
;

467 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

468 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

485 
__IOM
 
ušt32_t
 
CTRL
;

486 
__IOM
 
ušt32_t
 
LOAD
;

487 
__IOM
 
ušt32_t
 
VAL
;

488 
__IM
 
ušt32_t
 
CALIB
;

489 } 
	tSysTick_Ty³
;

492 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

493 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

495 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

496 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

498 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

499 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

501 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

502 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

505 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

506 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

509 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

510 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

513 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

514 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

516 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

517 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

519 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

520 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

524 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

537 
__IM
 
ušt32_t
 
TYPE
;

538 
__IOM
 
ušt32_t
 
CTRL
;

539 
__IOM
 
ušt32_t
 
RNR
;

540 
__IOM
 
ušt32_t
 
RBAR
;

541 
__IOM
 
ušt32_t
 
RASR
;

542 } 
	tMPU_Ty³
;

545 
	#MPU_TYPE_IREGION_Pos
 16U

	)

546 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

548 
	#MPU_TYPE_DREGION_Pos
 8U

	)

549 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

551 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

552 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

555 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

556 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

558 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

559 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

561 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

562 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

565 
	#MPU_RNR_REGION_Pos
 0U

	)

566 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

569 
	#MPU_RBAR_ADDR_Pos
 8U

	)

570 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

572 
	#MPU_RBAR_VALID_Pos
 4U

	)

573 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

575 
	#MPU_RBAR_REGION_Pos
 0U

	)

576 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

579 
	#MPU_RASR_ATTRS_Pos
 16U

	)

580 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

582 
	#MPU_RASR_XN_Pos
 28U

	)

583 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

585 
	#MPU_RASR_AP_Pos
 24U

	)

586 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

588 
	#MPU_RASR_TEX_Pos
 19U

	)

589 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

591 
	#MPU_RASR_S_Pos
 18U

	)

592 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

594 
	#MPU_RASR_C_Pos
 17U

	)

595 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

597 
	#MPU_RASR_B_Pos
 16U

	)

598 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

600 
	#MPU_RASR_SRD_Pos
 8U

	)

601 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

603 
	#MPU_RASR_SIZE_Pos
 1U

	)

604 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

606 
	#MPU_RASR_ENABLE_Pos
 0U

	)

607 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

636 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

644 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

657 
	#SCS_BASE
 (0xE000E000ULè

	)

658 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

659 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

660 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

662 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

663 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

664 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

665 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

667 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

668 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

669 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

697 #ifdeà
CMSIS_NVIC_VIRTUAL


698 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


699 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

701 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


705 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

706 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

707 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

708 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

709 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

710 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

712 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

713 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

714 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

717 #ifdeà
CMSIS_VECTAB_VIRTUAL


718 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


719 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

721 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


723 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

724 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

727 
	#NVIC_USER_IRQ_OFFSET
 16

	)

731 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

732 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

733 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

738 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

739 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

740 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

749 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

751 ià((
št32_t
)(
IRQn
) >= 0)

753 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

766 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

768 ià((
št32_t
)(
IRQn
) >= 0)

770 ((
ušt32_t
)(((
NVIC
->
ISER
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

785 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

787 ià((
št32_t
)(
IRQn
) >= 0)

789 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

790 
__DSB
();

791 
__ISB
();

804 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

806 ià((
št32_t
)(
IRQn
) >= 0)

808 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

823 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

825 ià((
št32_t
)(
IRQn
) >= 0)

827 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

838 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

840 ià((
št32_t
)(
IRQn
) >= 0)

842 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)
IRQn
) & 0x1FUL));

856 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

858 ià((
št32_t
)(
IRQn
) >= 0)

860 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

861 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

865 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

866 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

880 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

883 ià((
št32_t
)(
IRQn
) >= 0)

885 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

889 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

903 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

905 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

906 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

918 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

920 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

921  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

929 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

931 
__DSB
();

933 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

934 
SCB_AIRCR_SYSRESETREQ_Msk
);

935 
__DSB
();

939 
__NOP
();

962 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

980 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

993 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

995 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1000 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1001 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1002 
SysTick
->
VAL
 = 0UL;

1003 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1004 
SysTick_CTRL_TICKINT_Msk
 |

1005 
SysTick_CTRL_ENABLE_Msk
;

1016 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc300.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_SC300_H_GENERIC


32 
	#__CORE_SC300_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ýlu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__SC300_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__SC300_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

69 
__SC300_CMSIS_VERSION_SUB
 )

71 
	#__CORTEX_SC
 (300Uè

	)

76 
	#__FPU_USED
 0U

	)

78 #ià
defšed
 ( 
__CC_ARM
 )

79 #ià
defšed
 
__TARGET_FPU_VFP


83 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

84 #ià
defšed
 
__ARM_PCS_VFP


88 #–ià
defšed
 ( 
__GNUC__
 )

89 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

93 #–ià
defšed
 ( 
__ICCARM__
 )

94 #ià
defšed
 
__ARMVFP__


98 #–ià
defšed
 ( 
__TI_ARM__
 )

99 #ià
defšed
 
__TI_VFP_SUPPORT__


103 #–ià
defšed
 ( 
__TASKING__
 )

104 #ià
defšed
 
__FPU_VFP__


108 #–ià
defšed
 ( 
__CSMC__
 )

109 #iàÐ
__CSMC__
 & 0x400U)

115 
	~"cmsis_compž”.h
"

118 #ifdeà
__ýlu¥lus


124 #iâdeà
__CMSIS_GENERIC


126 #iâdeà
__CORE_SC300_H_DEPENDANT


127 
	#__CORE_SC300_H_DEPENDANT


	)

129 #ifdeà
__ýlu¥lus


134 #ià
defšed
 
__CHECK_DEVICE_DEFINES


135 #iâdeà
__SC300_REV


136 
	#__SC300_REV
 0x0000U

	)

140 #iâdeà
__MPU_PRESENT


141 
	#__MPU_PRESENT
 0U

	)

145 #iâdeà
__NVIC_PRIO_BITS


146 
	#__NVIC_PRIO_BITS
 3U

	)

150 #iâdeà
__V’dÜ_SysTickCÚfig


151 
	#__V’dÜ_SysTickCÚfig
 0U

	)

164 #ifdeà
__ýlu¥lus


165 
	#__I
 vÞ©ž

	)

167 
	#__I
 vÞ©žcÚ¡

	)

169 
	#__O
 vÞ©ž

	)

170 
	#__IO
 vÞ©ž

	)

173 
	#__IM
 vÞ©žcÚ¡

	)

174 
	#__OM
 vÞ©ž

	)

175 
	#__IOM
 vÞ©ž

	)

210 
ušt32_t
 
_»£rved0
:27;

211 
ušt32_t
 
Q
:1;

212 
ušt32_t
 
V
:1;

213 
ušt32_t
 
C
:1;

214 
ušt32_t
 
Z
:1;

215 
ušt32_t
 
N
:1;

216 } 
b
;

217 
ušt32_t
 
w
;

218 } 
	tAPSR_Ty³
;

221 
	#APSR_N_Pos
 31U

	)

222 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

224 
	#APSR_Z_Pos
 30U

	)

225 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

227 
	#APSR_C_Pos
 29U

	)

228 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

230 
	#APSR_V_Pos
 28U

	)

231 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

233 
	#APSR_Q_Pos
 27U

	)

234 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

244 
ušt32_t
 
ISR
:9;

245 
ušt32_t
 
_»£rved0
:23;

246 } 
b
;

247 
ušt32_t
 
w
;

248 } 
	tIPSR_Ty³
;

251 
	#IPSR_ISR_Pos
 0U

	)

252 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

262 
ušt32_t
 
ISR
:9;

263 
ušt32_t
 
_»£rved0
:1;

264 
ušt32_t
 
ICI_IT_1
:6;

265 
ušt32_t
 
_»£rved1
:8;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
ICI_IT_2
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

278 
	#xPSR_N_Pos
 31U

	)

279 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

281 
	#xPSR_Z_Pos
 30U

	)

282 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

284 
	#xPSR_C_Pos
 29U

	)

285 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

287 
	#xPSR_V_Pos
 28U

	)

288 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

290 
	#xPSR_Q_Pos
 27U

	)

291 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

293 
	#xPSR_ICI_IT_2_Pos
 25U

	)

294 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

296 
	#xPSR_T_Pos
 24U

	)

297 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

299 
	#xPSR_ICI_IT_1_Pos
 10U

	)

300 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

302 
	#xPSR_ISR_Pos
 0U

	)

303 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

313 
ušt32_t
 
nPRIV
:1;

314 
ušt32_t
 
SPSEL
:1;

315 
ušt32_t
 
_»£rved1
:30;

316 } 
b
;

317 
ušt32_t
 
w
;

318 } 
	tCONTROL_Ty³
;

321 
	#CONTROL_SPSEL_Pos
 1U

	)

322 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

324 
	#CONTROL_nPRIV_Pos
 0U

	)

325 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

342 
__IOM
 
ušt32_t
 
ISER
[8U];

343 
ušt32_t
 
RESERVED0
[24U];

344 
__IOM
 
ušt32_t
 
ICER
[8U];

345 
ušt32_t
 
RSERVED1
[24U];

346 
__IOM
 
ušt32_t
 
ISPR
[8U];

347 
ušt32_t
 
RESERVED2
[24U];

348 
__IOM
 
ušt32_t
 
ICPR
[8U];

349 
ušt32_t
 
RESERVED3
[24U];

350 
__IOM
 
ušt32_t
 
IABR
[8U];

351 
ušt32_t
 
RESERVED4
[56U];

352 
__IOM
 
ušt8_t
 
IP
[240U];

353 
ušt32_t
 
RESERVED5
[644U];

354 
__OM
 
ušt32_t
 
STIR
;

355 } 
	tNVIC_Ty³
;

358 
	#NVIC_STIR_INTID_Pos
 0U

	)

359 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

376 
__IM
 
ušt32_t
 
CPUID
;

377 
__IOM
 
ušt32_t
 
ICSR
;

378 
__IOM
 
ušt32_t
 
VTOR
;

379 
__IOM
 
ušt32_t
 
AIRCR
;

380 
__IOM
 
ušt32_t
 
SCR
;

381 
__IOM
 
ušt32_t
 
CCR
;

382 
__IOM
 
ušt8_t
 
SHP
[12U];

383 
__IOM
 
ušt32_t
 
SHCSR
;

384 
__IOM
 
ušt32_t
 
CFSR
;

385 
__IOM
 
ušt32_t
 
HFSR
;

386 
__IOM
 
ušt32_t
 
DFSR
;

387 
__IOM
 
ušt32_t
 
MMFAR
;

388 
__IOM
 
ušt32_t
 
BFAR
;

389 
__IOM
 
ušt32_t
 
AFSR
;

390 
__IM
 
ušt32_t
 
PFR
[2U];

391 
__IM
 
ušt32_t
 
DFR
;

392 
__IM
 
ušt32_t
 
ADR
;

393 
__IM
 
ušt32_t
 
MMFR
[4U];

394 
__IM
 
ušt32_t
 
ISAR
[5U];

395 
ušt32_t
 
RESERVED0
[5U];

396 
__IOM
 
ušt32_t
 
CPACR
;

397 
ušt32_t
 
RESERVED1
[129U];

398 
__IOM
 
ušt32_t
 
SFCR
;

399 } 
	tSCB_Ty³
;

402 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

403 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

405 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

406 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

408 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

409 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

411 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

412 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

414 
	#SCB_CPUID_REVISION_Pos
 0U

	)

415 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

418 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

419 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

421 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

422 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

424 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

425 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

427 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

428 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

431 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

433 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

434 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

436 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

437 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

439 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

440 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

442 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

443 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

445 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

446 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

449 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

450 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

452 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

453 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

456 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

457 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

462 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

463 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

465 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

466 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

474 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

475 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

478 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

479 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

481 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

482 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

484 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

485 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

488 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

489 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

491 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

492 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

494 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

495 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

497 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

498 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

500 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

501 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

503 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

504 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

507 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

508 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

510 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

511 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

513 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

514 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

516 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

517 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

519 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

520 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

522 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

523 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

525 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

526 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

528 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

529 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

531 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

532 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

534 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

535 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

537 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

538 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

540 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

541 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

543 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

544 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

546 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

547 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

550 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

551 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

553 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

554 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

556 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

557 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

560 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

561 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

563 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

564 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

566 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

567 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

569 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

570 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

572 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

573 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

576 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

577 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

579 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

580 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

582 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

583 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

585 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

586 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

588 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

589 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

591 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

592 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

595 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

596 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

598 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

599 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

601 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

602 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

604 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

605 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

607 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

608 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

610 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

611 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

614 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

615 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

617 
	#SCB_HFSR_FORCED_Pos
 30U

	)

618 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

620 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

621 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

624 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

625 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

627 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

628 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

630 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

631 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

633 
	#SCB_DFSR_BKPT_Pos
 1U

	)

634 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

636 
	#SCB_DFSR_HALTED_Pos
 0U

	)

637 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

654 
ušt32_t
 
RESERVED0
[1U];

655 
__IM
 
ušt32_t
 
ICTR
;

656 
ušt32_t
 
RESERVED1
[1U];

657 } 
	tSCnSCB_Ty³
;

660 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

661 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

678 
__IOM
 
ušt32_t
 
CTRL
;

679 
__IOM
 
ušt32_t
 
LOAD
;

680 
__IOM
 
ušt32_t
 
VAL
;

681 
__IM
 
ušt32_t
 
CALIB
;

682 } 
	tSysTick_Ty³
;

685 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

686 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

688 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

689 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

691 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

692 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

694 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

695 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

698 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

699 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

702 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

703 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

706 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

707 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

709 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

710 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

712 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

713 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

730 
__OM
 union

732 
__OM
 
ušt8_t
 
u8
;

733 
__OM
 
ušt16_t
 
u16
;

734 
__OM
 
ušt32_t
 
u32
;

735 } 
PORT
 [32U];

736 
ušt32_t
 
RESERVED0
[864U];

737 
__IOM
 
ušt32_t
 
TER
;

738 
ušt32_t
 
RESERVED1
[15U];

739 
__IOM
 
ušt32_t
 
TPR
;

740 
ušt32_t
 
RESERVED2
[15U];

741 
__IOM
 
ušt32_t
 
TCR
;

742 
ušt32_t
 
RESERVED3
[29U];

743 
__OM
 
ušt32_t
 
IWR
;

744 
__IM
 
ušt32_t
 
IRR
;

745 
__IOM
 
ušt32_t
 
IMCR
;

746 
ušt32_t
 
RESERVED4
[43U];

747 
__OM
 
ušt32_t
 
LAR
;

748 
__IM
 
ušt32_t
 
LSR
;

749 
ušt32_t
 
RESERVED5
[6U];

750 
__IM
 
ušt32_t
 
PID4
;

751 
__IM
 
ušt32_t
 
PID5
;

752 
__IM
 
ušt32_t
 
PID6
;

753 
__IM
 
ušt32_t
 
PID7
;

754 
__IM
 
ušt32_t
 
PID0
;

755 
__IM
 
ušt32_t
 
PID1
;

756 
__IM
 
ušt32_t
 
PID2
;

757 
__IM
 
ušt32_t
 
PID3
;

758 
__IM
 
ušt32_t
 
CID0
;

759 
__IM
 
ušt32_t
 
CID1
;

760 
__IM
 
ušt32_t
 
CID2
;

761 
__IM
 
ušt32_t
 
CID3
;

762 } 
	tITM_Ty³
;

765 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

766 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

769 
	#ITM_TCR_BUSY_Pos
 23U

	)

770 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

772 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

773 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

775 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

776 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

778 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

779 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

781 
	#ITM_TCR_SWOENA_Pos
 4U

	)

782 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

784 
	#ITM_TCR_DWTENA_Pos
 3U

	)

785 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

787 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

788 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

790 
	#ITM_TCR_TSENA_Pos
 1U

	)

791 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

793 
	#ITM_TCR_ITMENA_Pos
 0U

	)

794 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

797 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

798 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

801 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

802 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

805 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

806 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

809 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

810 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

812 
	#ITM_LSR_Acûss_Pos
 1U

	)

813 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

815 
	#ITM_LSR_P»£Á_Pos
 0U

	)

816 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

833 
__IOM
 
ušt32_t
 
CTRL
;

834 
__IOM
 
ušt32_t
 
CYCCNT
;

835 
__IOM
 
ušt32_t
 
CPICNT
;

836 
__IOM
 
ušt32_t
 
EXCCNT
;

837 
__IOM
 
ušt32_t
 
SLEEPCNT
;

838 
__IOM
 
ušt32_t
 
LSUCNT
;

839 
__IOM
 
ušt32_t
 
FOLDCNT
;

840 
__IM
 
ušt32_t
 
PCSR
;

841 
__IOM
 
ušt32_t
 
COMP0
;

842 
__IOM
 
ušt32_t
 
MASK0
;

843 
__IOM
 
ušt32_t
 
FUNCTION0
;

844 
ušt32_t
 
RESERVED0
[1U];

845 
__IOM
 
ušt32_t
 
COMP1
;

846 
__IOM
 
ušt32_t
 
MASK1
;

847 
__IOM
 
ušt32_t
 
FUNCTION1
;

848 
ušt32_t
 
RESERVED1
[1U];

849 
__IOM
 
ušt32_t
 
COMP2
;

850 
__IOM
 
ušt32_t
 
MASK2
;

851 
__IOM
 
ušt32_t
 
FUNCTION2
;

852 
ušt32_t
 
RESERVED2
[1U];

853 
__IOM
 
ušt32_t
 
COMP3
;

854 
__IOM
 
ušt32_t
 
MASK3
;

855 
__IOM
 
ušt32_t
 
FUNCTION3
;

856 } 
	tDWT_Ty³
;

859 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

860 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

862 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

863 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

865 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

866 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

868 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

869 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

871 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

872 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

874 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

875 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

877 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

878 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

880 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

881 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

883 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

884 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

886 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

887 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

889 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

890 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

892 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

893 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

895 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

896 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

898 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

899 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

901 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

902 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

904 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

905 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

907 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

908 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

910 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

911 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

914 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

915 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

918 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

919 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

922 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

923 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

926 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

927 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

930 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

931 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

934 
	#DWT_MASK_MASK_Pos
 0U

	)

935 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

938 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

939 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

941 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

942 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

944 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

945 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

947 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

948 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

950 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

951 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

953 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

954 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

956 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

957 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

959 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

960 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

962 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

963 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

980 
__IM
 
ušt32_t
 
SSPSR
;

981 
__IOM
 
ušt32_t
 
CSPSR
;

982 
ušt32_t
 
RESERVED0
[2U];

983 
__IOM
 
ušt32_t
 
ACPR
;

984 
ušt32_t
 
RESERVED1
[55U];

985 
__IOM
 
ušt32_t
 
SPPR
;

986 
ušt32_t
 
RESERVED2
[131U];

987 
__IM
 
ušt32_t
 
FFSR
;

988 
__IOM
 
ušt32_t
 
FFCR
;

989 
__IM
 
ušt32_t
 
FSCR
;

990 
ušt32_t
 
RESERVED3
[759U];

991 
__IM
 
ušt32_t
 
TRIGGER
;

992 
__IM
 
ušt32_t
 
FIFO0
;

993 
__IM
 
ušt32_t
 
ITATBCTR2
;

994 
ušt32_t
 
RESERVED4
[1U];

995 
__IM
 
ušt32_t
 
ITATBCTR0
;

996 
__IM
 
ušt32_t
 
FIFO1
;

997 
__IOM
 
ušt32_t
 
ITCTRL
;

998 
ušt32_t
 
RESERVED5
[39U];

999 
__IOM
 
ušt32_t
 
CLAIMSET
;

1000 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1001 
ušt32_t
 
RESERVED7
[8U];

1002 
__IM
 
ušt32_t
 
DEVID
;

1003 
__IM
 
ušt32_t
 
DEVTYPE
;

1004 } 
	tTPI_Ty³
;

1007 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1008 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1011 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1012 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1015 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1016 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1018 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1019 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1021 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1022 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1024 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1025 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1028 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1029 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1031 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1032 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1035 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1036 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1039 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1040 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1042 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1043 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1045 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1046 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1048 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1049 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1051 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1052 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1054 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1055 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1057 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1058 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1061 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1062 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1064 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1065 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1068 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1069 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1071 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1072 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1074 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1075 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1077 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1078 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1080 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1081 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1083 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1084 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1086 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1087 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1090 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1091 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1093 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1094 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1097 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1098 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1101 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1102 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1104 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1105 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1107 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1108 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1110 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1111 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1113 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1114 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1116 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1120 
	#TPI_DEVTYPE_SubTy³_Pos
 4U

	)

1121 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1123 
	#TPI_DEVTYPE_MajÜTy³_Pos
 0U

	)

1124 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1129 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1142 
__IM
 
ušt32_t
 
TYPE
;

1143 
__IOM
 
ušt32_t
 
CTRL
;

1144 
__IOM
 
ušt32_t
 
RNR
;

1145 
__IOM
 
ušt32_t
 
RBAR
;

1146 
__IOM
 
ušt32_t
 
RASR
;

1147 
__IOM
 
ušt32_t
 
RBAR_A1
;

1148 
__IOM
 
ušt32_t
 
RASR_A1
;

1149 
__IOM
 
ušt32_t
 
RBAR_A2
;

1150 
__IOM
 
ušt32_t
 
RASR_A2
;

1151 
__IOM
 
ušt32_t
 
RBAR_A3
;

1152 
__IOM
 
ušt32_t
 
RASR_A3
;

1153 } 
	tMPU_Ty³
;

1156 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1157 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1159 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1160 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1162 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1163 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1166 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1169 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1170 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1172 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1173 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1176 
	#MPU_RNR_REGION_Pos
 0U

	)

1177 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1180 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1181 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1183 
	#MPU_RBAR_VALID_Pos
 4U

	)

1184 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1186 
	#MPU_RBAR_REGION_Pos
 0U

	)

1187 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1190 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1191 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1193 
	#MPU_RASR_XN_Pos
 28U

	)

1194 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1196 
	#MPU_RASR_AP_Pos
 24U

	)

1197 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1199 
	#MPU_RASR_TEX_Pos
 19U

	)

1200 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1202 
	#MPU_RASR_S_Pos
 18U

	)

1203 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1205 
	#MPU_RASR_C_Pos
 17U

	)

1206 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1208 
	#MPU_RASR_B_Pos
 16U

	)

1209 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1211 
	#MPU_RASR_SRD_Pos
 8U

	)

1212 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1214 
	#MPU_RASR_SIZE_Pos
 1U

	)

1215 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1217 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1218 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1236 
__IOM
 
ušt32_t
 
DHCSR
;

1237 
__OM
 
ušt32_t
 
DCRSR
;

1238 
__IOM
 
ušt32_t
 
DCRDR
;

1239 
__IOM
 
ušt32_t
 
DEMCR
;

1240 } 
	tCÜeDebug_Ty³
;

1243 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1244 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1246 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1249 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1252 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1255 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1258 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1261 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1264 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1267 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1270 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1273 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1276 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1280 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1283 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1287 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1290 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1293 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1296 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1299 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1302 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1305 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1308 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1311 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1314 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1317 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1320 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1323 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1342 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1350 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1363 
	#SCS_BASE
 (0xE000E000ULè

	)

1364 
	#ITM_BASE
 (0xE0000000ULè

	)

1365 
	#DWT_BASE
 (0xE0001000ULè

	)

1366 
	#TPI_BASE
 (0xE0040000ULè

	)

1367 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1368 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1369 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1370 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1372 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1373 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1374 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1375 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1376 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1377 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1378 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1379 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1381 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1382 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1383 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1412 #ifdeà
CMSIS_NVIC_VIRTUAL


1413 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1414 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1416 #šþud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1418 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1419 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1420 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1421 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1422 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1423 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1424 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1425 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1426 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1427 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1428 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1429 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1432 #ifdeà
CMSIS_VECTAB_VIRTUAL


1433 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1434 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1436 #šþud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1438 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1439 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1442 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1446 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULè

	)

1447 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULè

	)

1448 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULè

	)

1461 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1463 
ušt32_t
 
»g_v®ue
;

1464 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1466 
»g_v®ue
 = 
SCB
->
AIRCR
;

1467 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1468 
»g_v®ue
 = (reg_value |

1469 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1470 (
PriÜ™yGroupTmp
 << 8U) );

1471 
SCB
->
AIRCR
 = 
»g_v®ue
;

1480 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1482  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1492 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1494 ià((
št32_t
)(
IRQn
) >= 0)

1496 
NVIC
->
ISER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1509 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1511 ià((
št32_t
)(
IRQn
) >= 0)

1513 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1528 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1530 ià((
št32_t
)(
IRQn
) >= 0)

1532 
NVIC
->
ICER
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1533 
__DSB
();

1534 
__ISB
();

1547 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) >= 0)

1551 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1566 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1568 ià((
št32_t
)(
IRQn
) >= 0)

1570 
NVIC
->
ISPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1581 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1583 ià((
št32_t
)(
IRQn
) >= 0)

1585 
NVIC
->
ICPR
[(((
ušt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1598 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1600 ià((
št32_t
)(
IRQn
) >= 0)

1602 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1620 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1622 ià((
št32_t
)(
IRQn
) >= 0)

1624 
NVIC
->
IP
[((
ušt32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1628 
SCB
->
SHP
[(((
ušt32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1642 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1645 ià((
št32_t
)(
IRQn
) >= 0)

1647 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1651 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1667 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1669 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1670 
ušt32_t
 
P»em±PriÜ™yB™s
;

1671 
ušt32_t
 
SubPriÜ™yB™s
;

1673 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1674 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1677 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1678 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1694 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1696 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1697 
ušt32_t
 
P»em±PriÜ™yB™s
;

1698 
ušt32_t
 
SubPriÜ™yB™s
;

1700 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1701 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1703 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1704 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1717 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1719 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1720 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

1732 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1734 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1735  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

1743 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1745 
__DSB
();

1747 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1748 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1749 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1750 
__DSB
();

1754 
__NOP
();

1777 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1795 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

1808 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1810 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1815 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1816 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1817 
SysTick
->
VAL
 = 0UL;

1818 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1819 
SysTick_CTRL_TICKINT_Msk
 |

1820 
SysTick_CTRL_ENABLE_Msk
;

1838 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1839 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

1850 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1852 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1853 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1855 
ITM
->
PORT
[0U].
u32
 == 0UL)

1857 
__NOP
();

1859 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1861  (
	gch
);

1871 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1873 
št32_t
 
	gch
 = -1;

1875 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1877 
ch
 = 
ITM_RxBufãr
;

1878 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1881  (
	gch
);

1891 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1894 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1909 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/mpu_armv7.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
ARM_MPU_ARMV7_H


32 
	#ARM_MPU_ARMV7_H


	)

34 
	#ARM_MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04U)

35 
	#ARM_MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05U)

36 
	#ARM_MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06U)

37 
	#ARM_MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07U)

38 
	#ARM_MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08U)

39 
	#ARM_MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09U)

40 
	#ARM_MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0AU)

41 
	#ARM_MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0BU)

42 
	#ARM_MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0CU)

43 
	#ARM_MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0DU)

44 
	#ARM_MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0EU)

45 
	#ARM_MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0FU)

46 
	#ARM_MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10U)

47 
	#ARM_MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11U)

48 
	#ARM_MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12U)

49 
	#ARM_MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13U)

50 
	#ARM_MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14U)

51 
	#ARM_MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15U)

52 
	#ARM_MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16U)

53 
	#ARM_MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17U)

54 
	#ARM_MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18U)

55 
	#ARM_MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19U)

56 
	#ARM_MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1AU)

57 
	#ARM_MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1BU)

58 
	#ARM_MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1CU)

59 
	#ARM_MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1DU)

60 
	#ARM_MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1EU)

61 
	#ARM_MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1FU)

62 

	)

63 
	#ARM_MPU_AP_NONE
 0U

64 
	#ARM_MPU_AP_PRIV
 1U

65 
	#ARM_MPU_AP_URO
 2U

66 
	#ARM_MPU_AP_FULL
 3U

67 
	#ARM_MPU_AP_PRO
 5U

68 
	#ARM_MPU_AP_RO
 6U

69 

	)

75 
	#ARM_MPU_RBAR
(
RegiÚ
, 
Ba£Add»ss
è\

	)

76 (((
	gBa£Add»ss
è& 
	gMPU_RBAR_ADDR_Msk
) | \

77 ((
	gRegiÚ
è& 
	gMPU_RBAR_REGION_Msk
) | \

78 (
	gMPU_RBAR_VALID_Msk
))

88 
	#ARM_MPU_ACCESS_
(
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
è\

	)

89 ((((
	gTy³ExtF›ld
 ) << 
	gMPU_RASR_TEX_Pos
è& 
	gMPU_RASR_TEX_Msk
) | \

90 (((
	gIsSh¬—bË
 ) << 
	gMPU_RASR_S_Pos
è& 
	gMPU_RASR_S_Msk
) | \

91 (((
	gIsCach—bË
 ) << 
	gMPU_RASR_C_Pos
è& 
	gMPU_RASR_C_Msk
) | \

92 (((
	gIsBufã¿bË
 ) << 
	gMPU_RASR_B_Pos
è& 
	gMPU_RASR_B_Msk
))

103 
	#ARM_MPU_RASR_EX
(
Di§bËExec
, 
AcûssP”missiÚ
, 
AcûssA‰ribu‹s
, 
SubRegiÚDi§bË
, 
Size
è\

	)

104 ((((
	gDi§bËExec
 ) << 
	gMPU_RASR_XN_Pos
è& 
	gMPU_RASR_XN_Msk
) | \

105 (((
	gAcûssP”missiÚ
è<< 
	gMPU_RASR_AP_Pos
è& 
	gMPU_RASR_AP_Msk
) | \

106 (((
	gAcûssA‰ribu‹s
èè& (
	gMPU_RASR_TEX_Msk
 | 
	gMPU_RASR_S_Msk
 | 
	gMPU_RASR_C_Msk
 | 
	gMPU_RASR_B_Msk
)))

120 
	#ARM_MPU_RASR
(
Di§bËExec
, 
AcûssP”missiÚ
, 
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
, 
SubRegiÚDi§bË
, 
Size
è\

	)

121 
ARM_MPU_RASR_EX
(
Di§bËExec
, 
AcûssP”missiÚ
, 
ARM_MPU_ACCESS_
(
Ty³ExtF›ld
, 
IsSh¬—bË
, 
IsCach—bË
, 
IsBufã¿bË
), 
SubRegiÚDi§bË
, 
Size
)

130 
	#ARM_MPU_ACCESS_ORDERED
 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 0U)

	)

141 
	#ARM_MPU_ACCESS_DEVICE
(
IsSh¬—bË
è((IsSh¬—bËè? 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 1Uè: ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))

	)

154 
	#ARM_MPU_ACCESS_NORMAL
(
Ou‹rCp
, 
IÂ”Cp
, 
IsSh¬—bË
è
	`ARM_MPU_ACCESS_
((4U | (Ou‹rCp)), IsSh¬—bË, ((IÂ”Cpè& 2U), ((IÂ”Cpè& 1U))

	)

159 
	#ARM_MPU_CACHEP_NOCACHE
 0U

	)

164 
	#ARM_MPU_CACHEP_WB_WRA
 1U

	)

169 
	#ARM_MPU_CACHEP_WT_NWA
 2U

	)

174 
	#ARM_MPU_CACHEP_WB_NWA
 3U

	)

181 
ušt32_t
 
	mRBAR
;

182 
ušt32_t
 
	mRASR
;

183 } 
	tARM_MPU_RegiÚ_t
;

188 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

190 
	`__DSB
();

191 
	`__ISB
();

192 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

193 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


194 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

196 
	}
}

200 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË
()

202 
	`__DSB
();

203 
	`__ISB
();

204 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


205 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

207 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

208 
	}
}

213 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ
(
ušt32_t
 
ºr
)

215 
MPU
->
RNR
 = 
ºr
;

216 
MPU
->
RASR
 = 0U;

217 
	}
}

223 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ
(
ušt32_t
 
rb¬
, ušt32_ˆ
¿¤
)

225 
MPU
->
RBAR
 = 
rb¬
;

226 
MPU
->
RASR
 = 
¿¤
;

227 
	}
}

234 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚEx
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¿¤
)

236 
MPU
->
RNR
 = 
ºr
;

237 
MPU
->
RBAR
 = 
rb¬
;

238 
MPU
->
RASR
 = 
¿¤
;

239 
	}
}

246 
__STATIC_INLINE
 
	$Üd”edCpy
(vÞ©ž
ušt32_t
* 
d¡
, cÚ¡ ušt32_t* 
__RESTRICT
 
¤c
, ušt32_ˆ
Ën
)

248 
ušt32_t
 
i
;

249 
i
 = 0U; i < 
Ën
; ++i)

251 
d¡
[
i
] = 
¤c
[i];

253 
	}
}

259 
__STATIC_INLINE
 
	$ARM_MPU_Lßd
(
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, 
ušt32_t
 
út
)

261 cÚ¡ 
ušt32_t
 
rowWÜdSize
 = (
ARM_MPU_RegiÚ_t
)/4U;

262 
út
 > 
MPU_TYPE_RALIASES
) {

263 
	`Üd”edCpy
(&(
MPU
->
RBAR
), &(
bË
->RBAR), 
MPU_TYPE_RALIASES
*
rowWÜdSize
);

264 
bË
 +ð
MPU_TYPE_RALIASES
;

265 
út
 -ð
MPU_TYPE_RALIASES
;

267 
	`Üd”edCpy
(&(
MPU
->
RBAR
), &(
bË
->RBAR), 
út
*
rowWÜdSize
);

268 
	}
}

	@Drivers/CMSIS/Include/mpu_armv8.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
ARM_MPU_ARMV8_H


32 
	#ARM_MPU_ARMV8_H


	)

35 
	#ARM_MPU_ATTR_DEVICE
 ( 0U )

	)

38 
	#ARM_MPU_ATTR_NON_CACHEABLE
 ( 4U )

	)

46 
	#ARM_MPU_ATTR_MEMORY_
(
NT
, 
WB
, 
RA
, 
WA
è\

	)

47 (((
	gNT
 & 1Uè<< 3Uè| ((
	gWB
 & 1Uè<< 2Uè| ((
	gRA
 & 1Uè<< 1Uè| (
	gWA
 & 1U))

50 
	#ARM_MPU_ATTR_DEVICE_nGnRnE
 (0U)

	)

53 
	#ARM_MPU_ATTR_DEVICE_nGnRE
 (1U)

	)

56 
	#ARM_MPU_ATTR_DEVICE_nGRE
 (2U)

	)

59 
	#ARM_MPU_ATTR_DEVICE_GRE
 (3U)

	)

65 
	#ARM_MPU_ATTR
(
O
, 
I
è(((O & 0xFUè<< 4Uè| (((O & 0xFUè!ð0Uè? (I & 0xFUè: ((I & 0x3Uè<< 2U)))

	)

68 
	#ARM_MPU_SH_NON
 (0U)

	)

71 
	#ARM_MPU_SH_OUTER
 (2U)

	)

74 
	#ARM_MPU_SH_INNER
 (3U)

	)

80 
	#ARM_MPU_AP_
(
RO
, 
NP
è(((RO & 1Uè<< 1Uè| (NP & 1U))

	)

89 
	#ARM_MPU_RBAR
(
BASE
, 
SH
, 
RO
, 
NP
, 
XN
è\

	)

90 ((
	gBASE
 & 
	gMPU_RBAR_BASE_Msk
) | \

91 ((
	gSH
 << 
	gMPU_RBAR_SH_Pos
è& 
	gMPU_RBAR_SH_Msk
) | \

92 ((
ARM_MPU_AP_
(
RO
, 
NP
è<< 
	gMPU_RBAR_AP_Pos
è& 
	gMPU_RBAR_AP_Msk
) | \

93 ((
	gXN
 << 
	gMPU_RBAR_XN_Pos
è& 
	gMPU_RBAR_XN_Msk
))

99 
	#ARM_MPU_RLAR
(
LIMIT
, 
IDX
è\

	)

100 ((
	gLIMIT
 & 
	gMPU_RLAR_LIMIT_Msk
) | \

101 ((
	gIDX
 << 
	gMPU_RLAR_A‰rIndx_Pos
è& 
	gMPU_RLAR_A‰rIndx_Msk
) | \

102 (
	gMPU_RLAR_EN_Msk
))

108 
ušt32_t
 
	mRBAR
;

109 
ušt32_t
 
	mRLAR
;

110 } 
	tARM_MPU_RegiÚ_t
;

115 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

117 
	`__DSB
();

118 
	`__ISB
();

119 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

120 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


121 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

123 
	}
}

127 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË
()

129 
	`__DSB
();

130 
	`__ISB
();

131 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


132 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

134 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

135 
	}
}

137 #ifdeà
MPU_NS


141 
__STATIC_INLINE
 
	$ARM_MPU_EÇbË_NS
(
ušt32_t
 
MPU_CÚŒÞ
)

143 
	`__DSB
();

144 
	`__ISB
();

145 
MPU_NS
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

146 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


147 
SCB_NS
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

149 
	}
}

153 
__STATIC_INLINE
 
	$ARM_MPU_Di§bË_NS
()

155 
	`__DSB
();

156 
	`__ISB
();

157 #ifdeà
SCB_SHCSR_MEMFAULTENA_Msk


158 
SCB_NS
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

160 
MPU_NS
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

161 
	}
}

169 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰rEx
(
MPU_Ty³
* 
mpu
, 
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

171 cÚ¡ 
ušt8_t
 
»g
 = 
idx
 / 4U;

172 cÚ¡ 
ušt32_t
 
pos
 = ((
idx
 % 4U) * 8U);

173 cÚ¡ 
ušt32_t
 
mask
 = 0xFFU << 
pos
;

175 ià(
»g
 >ð((
mpu
->
MAIR
) / (mpu->MAIR[0]))) {

179 
mpu
->
MAIR
[
»g
] = ((mpu->MAIR[»g] & ~
mask
è| ((
©Œ
 << 
pos
) & mask));

180 
	}
}

186 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰r
(
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

188 
	`ARM_MPU_S‘MemA‰rEx
(
MPU
, 
idx
, 
©Œ
);

189 
	}
}

191 #ifdeà
MPU_NS


196 
__STATIC_INLINE
 
	$ARM_MPU_S‘MemA‰r_NS
(
ušt8_t
 
idx
, ušt8_ˆ
©Œ
)

198 
	`ARM_MPU_S‘MemA‰rEx
(
MPU_NS
, 
idx
, 
©Œ
);

199 
	}
}

206 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
)

208 
mpu
->
RNR
 = 
ºr
;

209 
mpu
->
RLAR
 = 0U;

210 
	}
}

215 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ
(
ušt32_t
 
ºr
)

217 
	`ARM_MPU_CÌRegiÚEx
(
MPU
, 
ºr
);

218 
	}
}

220 #ifdeà
MPU_NS


224 
__STATIC_INLINE
 
	$ARM_MPU_CÌRegiÚ_NS
(
ušt32_t
 
ºr
)

226 
	`ARM_MPU_CÌRegiÚEx
(
MPU_NS
, 
ºr
);

227 
	}
}

236 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

238 
mpu
->
RNR
 = 
ºr
;

239 
mpu
->
RBAR
 = 
rb¬
;

240 
mpu
->
RLAR
 = 
¾¬
;

241 
	}
}

248 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

250 
	`ARM_MPU_S‘RegiÚEx
(
MPU
, 
ºr
, 
rb¬
, 
¾¬
);

251 
	}
}

253 #ifdeà
MPU_NS


259 
__STATIC_INLINE
 
	$ARM_MPU_S‘RegiÚ_NS
(
ušt32_t
 
ºr
, ušt32_ˆ
rb¬
, ušt32_ˆ
¾¬
)

261 
	`ARM_MPU_S‘RegiÚEx
(
MPU_NS
, 
ºr
, 
rb¬
, 
¾¬
);

262 
	}
}

270 
__STATIC_INLINE
 
	$Üd”edCpy
(vÞ©ž
ušt32_t
* 
d¡
, cÚ¡ ušt32_t* 
__RESTRICT
 
¤c
, ušt32_ˆ
Ën
)

272 
ušt32_t
 
i
;

273 
i
 = 0U; i < 
Ën
; ++i)

275 
d¡
[
i
] = 
¤c
[i];

277 
	}
}

285 
__STATIC_INLINE
 
	$ARM_MPU_LßdEx
(
MPU_Ty³
* 
mpu
, 
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

287 cÚ¡ 
ušt32_t
 
rowWÜdSize
 = (
ARM_MPU_RegiÚ_t
)/4U;

288 ià(
út
 == 1U) {

289 
mpu
->
RNR
 = 
ºr
;

290 
	`Üd”edCpy
(&(
mpu
->
RBAR
), &(
bË
->RBAR), 
rowWÜdSize
);

292 
ušt32_t
 
ºrBa£
 = 
ºr
 & ~(
MPU_TYPE_RALIASES
-1U);

293 
ušt32_t
 
ºrOff£t
 = 
ºr
 % 
MPU_TYPE_RALIASES
;

295 
mpu
->
RNR
 = 
ºrBa£
;

296 (
ºrOff£t
 + 
út
è> 
MPU_TYPE_RALIASES
) {

297 
ušt32_t
 
c
 = 
MPU_TYPE_RALIASES
 - 
ºrOff£t
;

298 
	`Üd”edCpy
(&(
mpu
->
RBAR
)+(
ºrOff£t
*2U), &(
bË
->RBAR), 
c
*
rowWÜdSize
);

299 
bË
 +ð
c
;

300 
út
 -ð
c
;

301 
ºrOff£t
 = 0U;

302 
ºrBa£
 +ð
MPU_TYPE_RALIASES
;

303 
mpu
->
RNR
 = 
ºrBa£
;

306 
	`Üd”edCpy
(&(
mpu
->
RBAR
)+(
ºrOff£t
*2U), &(
bË
->RBAR), 
út
*
rowWÜdSize
);

308 
	}
}

315 
__STATIC_INLINE
 
	$ARM_MPU_Lßd
(
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

317 
	`ARM_MPU_LßdEx
(
MPU
, 
ºr
, 
bË
, 
út
);

318 
	}
}

320 #ifdeà
MPU_NS


326 
__STATIC_INLINE
 
	$ARM_MPU_Lßd_NS
(
ušt32_t
 
ºr
, 
ARM_MPU_RegiÚ_t
 cÚ¡* 
bË
, ušt32_ˆ
út
)

328 
	`ARM_MPU_LßdEx
(
MPU_NS
, 
ºr
, 
bË
, 
út
);

329 
	}
}

	@Drivers/CMSIS/Include/tz_context.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šþude


27 #–ià
defšed
 (
__þªg__
)

28 #´agm¨
þªg
 
sy¡em_h—d”


31 #iâdeà
TZ_CONTEXT_H


32 
	#TZ_CONTEXT_H


	)

34 
	~<¡dšt.h
>

36 #iâdeà
TZ_MODULEID_T


37 
	#TZ_MODULEID_T


	)

39 
ušt32_t
 
	tTZ_ModuËId_t
;

43 
ušt32_t
 
	tTZ_MemÜyId_t
;

47 
ušt32_t
 
TZ_In™CÚ‹xtSy¡em_S
 ();

53 
TZ_MemÜyId_t
 
TZ_AÎocModuËCÚ‹xt_S
 (
TZ_ModuËId_t
 
moduË
);

58 
ušt32_t
 
TZ_F»eModuËCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

63 
ušt32_t
 
TZ_LßdCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

68 
ušt32_t
 
TZ_StÜeCÚ‹xt_S
 (
TZ_MemÜyId_t
 
id
);

	@Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h

22 #iâdeà
STM32_HAL_LEGACY


23 
	#STM32_HAL_LEGACY


	)

25 #ifdeà
__ýlu¥lus


36 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

37 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

38 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

39 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

40 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

49 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

50 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

51 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

52 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

53 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

54 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

55 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

56 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

57 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

58 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

59 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

60 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

61 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

62 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

63 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

64 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

65 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

66 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

67 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

68 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

69 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

70 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

71 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

72 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

73 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

74 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

75 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

76 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

77 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

78 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

79 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

80 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

81 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

82 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

83 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

84 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

85 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

86 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

87 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

88 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

90 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

91 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

92 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

93 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

94 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

95 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

96 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

98 #ià
defšed
(
STM32H7
)

99 
	#ADC_CHANNEL_VBAT_DIV4
 
ADC_CHANNEL_VBAT


	)

109 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

118 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

119 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

120 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

121 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

122 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

123 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

124 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

125 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

126 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

127 #ià
defšed
(
STM32L0
)

128 
	#COMP_LPTIMCONNECTION_ENABLED
 ((
ušt32_t
)0x00000003Uè

	)

130 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

131 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

132 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

133 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

136 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

137 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

139 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

140 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

141 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

142 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

143 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

144 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

146 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

147 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

148 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

149 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

150 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

151 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

152 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

153 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

154 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

155 #ià
defšed
(
STM32L0
)

159 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

160 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

162 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

163 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

165 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

166 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

168 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

169 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

173 #ià
defšed
(
COMP_CSR_LOCK
)

174 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

175 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

176 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

177 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

178 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

181 #ià
defšed
(
STM32L4
)

182 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

183 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

184 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

185 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

186 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

187 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

188 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

191 #ià
defšed
(
STM32L0
)

192 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

193 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

195 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

196 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

197 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

198 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

209 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

218 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

219 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

229 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

230 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

231 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

232 
	#DAC_WAVE_NONE
 0x00000000U

	)

233 
	#DAC_WAVE_NOISE
 
DAC_CR_WAVE1_0


	)

234 
	#DAC_WAVE_TRIANGLE
 
DAC_CR_WAVE1_1


	)

235 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

236 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

237 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

246 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

247 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

248 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

249 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

250 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

251 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

252 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

253 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

254 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

255 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

256 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

257 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

258 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

259 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

261 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

262 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

263 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

265 #ià
defšed
(
STM32L4
)

267 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI0
 
HAL_DMAMUX1_REQ_GEN_EXTI0


	)

268 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI1
 
HAL_DMAMUX1_REQ_GEN_EXTI1


	)

269 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI2
 
HAL_DMAMUX1_REQ_GEN_EXTI2


	)

270 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI3
 
HAL_DMAMUX1_REQ_GEN_EXTI3


	)

271 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI4
 
HAL_DMAMUX1_REQ_GEN_EXTI4


	)

272 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI5
 
HAL_DMAMUX1_REQ_GEN_EXTI5


	)

273 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI6
 
HAL_DMAMUX1_REQ_GEN_EXTI6


	)

274 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI7
 
HAL_DMAMUX1_REQ_GEN_EXTI7


	)

275 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI8
 
HAL_DMAMUX1_REQ_GEN_EXTI8


	)

276 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI9
 
HAL_DMAMUX1_REQ_GEN_EXTI9


	)

277 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI10
 
HAL_DMAMUX1_REQ_GEN_EXTI10


	)

278 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI11
 
HAL_DMAMUX1_REQ_GEN_EXTI11


	)

279 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI12
 
HAL_DMAMUX1_REQ_GEN_EXTI12


	)

280 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI13
 
HAL_DMAMUX1_REQ_GEN_EXTI13


	)

281 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI14
 
HAL_DMAMUX1_REQ_GEN_EXTI14


	)

282 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI15
 
HAL_DMAMUX1_REQ_GEN_EXTI15


	)

283 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT


	)

284 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT


	)

285 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT


	)

286 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT


	)

287 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT


	)

288 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT


	)

289 
	#HAL_DMAMUX1_REQUEST_GEN_DSI_TE
 
HAL_DMAMUX1_REQ_GEN_DSI_TE


	)

290 
	#HAL_DMAMUX1_REQUEST_GEN_DSI_EOT
 
HAL_DMAMUX1_REQ_GEN_DSI_EOT


	)

291 
	#HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT
 
HAL_DMAMUX1_REQ_GEN_DMA2D_EOT


	)

292 
	#HAL_DMAMUX1_REQUEST_GEN_LTDC_IT
 
HAL_DMAMUX1_REQ_GEN_LTDC_IT


	)

294 
	#HAL_DMAMUX_REQUEST_GEN_NO_EVENT
 
HAL_DMAMUX_REQ_GEN_NO_EVENT


	)

295 
	#HAL_DMAMUX_REQUEST_GEN_RISING
 
HAL_DMAMUX_REQ_GEN_RISING


	)

296 
	#HAL_DMAMUX_REQUEST_GEN_FALLING
 
HAL_DMAMUX_REQ_GEN_FALLING


	)

297 
	#HAL_DMAMUX_REQUEST_GEN_RISING_FALLING
 
HAL_DMAMUX_REQ_GEN_RISING_FALLING


	)

301 #ià
defšed
(
STM32H7
)

303 
	#DMA_REQUEST_DAC1
 
DMA_REQUEST_DAC1_CH1


	)

304 
	#DMA_REQUEST_DAC2
 
DMA_REQUEST_DAC1_CH2


	)

306 
	#BDMA_REQUEST_LP_UART1_RX
 
BDMA_REQUEST_LPUART1_RX


	)

307 
	#BDMA_REQUEST_LP_UART1_TX
 
BDMA_REQUEST_LPUART1_TX


	)

309 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT


	)

310 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT


	)

311 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT


	)

312 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT


	)

313 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT


	)

314 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT


	)

315 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI0
 
HAL_DMAMUX1_REQ_GEN_EXTI0


	)

316 
	#HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO
 
HAL_DMAMUX1_REQ_GEN_TIM12_TRGO


	)

318 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT


	)

319 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT


	)

320 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT


	)

321 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT


	)

322 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT


	)

323 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT


	)

324 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT


	)

325 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP


	)

326 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP


	)

327 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP


	)

328 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT


	)

329 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP


	)

330 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT


	)

331 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP


	)

332 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP


	)

333 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP
 
HAL_DMAMUX2_REQ_GEN_I2C4_WKUP


	)

334 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP
 
HAL_DMAMUX2_REQ_GEN_SPI6_WKUP


	)

335 
	#HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP1_OUT


	)

336 
	#HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP2_OUT


	)

337 
	#HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP
 
HAL_DMAMUX2_REQ_GEN_RTC_WKUP


	)

338 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI0
 
HAL_DMAMUX2_REQ_GEN_EXTI0


	)

339 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI2
 
HAL_DMAMUX2_REQ_GEN_EXTI2


	)

340 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT
 
HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT


	)

341 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_IT
 
HAL_DMAMUX2_REQ_GEN_SPI6_IT


	)

342 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT


	)

343 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT


	)

344 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_IT
 
HAL_DMAMUX2_REQ_GEN_ADC3_IT


	)

345 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT
 
HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT


	)

346 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT


	)

347 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT


	)

349 
	#HAL_DMAMUX_REQUEST_GEN_NO_EVENT
 
HAL_DMAMUX_REQ_GEN_NO_EVENT


	)

350 
	#HAL_DMAMUX_REQUEST_GEN_RISING
 
HAL_DMAMUX_REQ_GEN_RISING


	)

351 
	#HAL_DMAMUX_REQUEST_GEN_FALLING
 
HAL_DMAMUX_REQ_GEN_FALLING


	)

352 
	#HAL_DMAMUX_REQUEST_GEN_RISING_FALLING
 
HAL_DMAMUX_REQ_GEN_RISING_FALLING


	)

354 
	#DFSDM_FILTER_EXT_TRIG_LPTIM1
 
DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT


	)

355 
	#DFSDM_FILTER_EXT_TRIG_LPTIM2
 
DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT


	)

356 
	#DFSDM_FILTER_EXT_TRIG_LPTIM3
 
DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT


	)

368 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

369 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

370 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

371 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

372 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

373 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

374 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

375 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

376 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

377 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

378 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

379 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

380 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

381 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

382 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

383 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

384 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

385 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

386 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

387 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

388 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

389 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

390 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

391 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

392 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

393 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

394 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

395 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

396 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

397 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

398 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

399 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

400 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

401 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

402 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

403 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

404 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

405 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

406 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

407 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

408 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

409 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

410 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

411 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

412 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

413 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

414 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

415 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

416 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

417 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

418 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

419 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

420 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

421 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

422 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

423 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

424 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

425 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

426 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

427 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

428 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

429 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

430 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

431 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

432 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

433 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

434 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

435 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

436 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

437 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

438 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

439 #ià
defšed
(
STM32G0
)

440 
	#OB_BOOT_LOCK_DISABLE
 
OB_BOOT_ENTRY_FORCED_NONE


	)

441 
	#OB_BOOT_LOCK_ENABLE
 
OB_BOOT_ENTRY_FORCED_FLASH


	)

443 
	#OB_BOOT_ENTRY_FORCED_NONE
 
OB_BOOT_LOCK_DISABLE


	)

444 
	#OB_BOOT_ENTRY_FORCED_FLASH
 
OB_BOOT_LOCK_ENABLE


	)

446 #ià
defšed
(
STM32H7
)

447 
	#FLASH_FLAG_SNECCE_BANK1RR
 
FLASH_FLAG_SNECCERR_BANK1


	)

448 
	#FLASH_FLAG_DBECCE_BANK1RR
 
FLASH_FLAG_DBECCERR_BANK1


	)

449 
	#FLASH_FLAG_STRBER_BANK1R
 
FLASH_FLAG_STRBERR_BANK1


	)

450 
	#FLASH_FLAG_SNECCE_BANK2RR
 
FLASH_FLAG_SNECCERR_BANK2


	)

451 
	#FLASH_FLAG_DBECCE_BANK2RR
 
FLASH_FLAG_DBECCERR_BANK2


	)

452 
	#FLASH_FLAG_STRBER_BANK2R
 
FLASH_FLAG_STRBERR_BANK2


	)

463 #ià
defšed
(
STM32H7
)

464 
	#__HAL_RCC_JPEG_CLK_ENABLE
 
__HAL_RCC_JPGDECEN_CLK_ENABLE


	)

465 
	#__HAL_RCC_JPEG_CLK_DISABLE
 
__HAL_RCC_JPGDECEN_CLK_DISABLE


	)

466 
	#__HAL_RCC_JPEG_FORCE_RESET
 
__HAL_RCC_JPGDECRST_FORCE_RESET


	)

467 
	#__HAL_RCC_JPEG_RELEASE_RESET
 
__HAL_RCC_JPGDECRST_RELEASE_RESET


	)

468 
	#__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE


	)

469 
	#__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE


	)

480 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

481 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

482 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

483 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

484 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

485 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

486 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

487 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

488 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

497 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32H7
)

498 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

499 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

500 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

501 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

502 #–ià
defšed
(
STM32F1
è|| defšed(
STM32F2
è|| defšed(
STM32F3
è|| defšed(
STM32F4
)

503 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

504 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

505 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

506 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

516 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

517 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

525 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

526 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

528 #ià
defšed
(
STM32F4
)

529 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

530 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

533 #ià
defšed
(
STM32F7
)

534 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

535 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

538 #ià
defšed
(
STM32L4
)

539 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

540 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

543 #ià
defšed
(
STM32H7
)

544 
	#GPIO_AF7_SDIO1
 
GPIO_AF7_SDMMC1


	)

545 
	#GPIO_AF8_SDIO1
 
GPIO_AF8_SDMMC1


	)

546 
	#GPIO_AF12_SDIO1
 
GPIO_AF12_SDMMC1


	)

547 
	#GPIO_AF9_SDIO2
 
GPIO_AF9_SDMMC2


	)

548 
	#GPIO_AF10_SDIO2
 
GPIO_AF10_SDMMC2


	)

549 
	#GPIO_AF11_SDIO2
 
GPIO_AF11_SDMMC2


	)

552 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

553 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

554 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

556 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
è|| defšed(
STM32H7
)

557 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

558 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

559 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

560 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

563 #ià
defšed
(
STM32L1
)

564 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

565 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

566 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

567 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

570 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

571 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

572 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

573 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

576 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

584 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

585 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

586 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

587 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

588 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

589 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

590 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

591 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

592 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

594 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

595 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

596 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

597 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

598 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

599 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

600 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

601 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

609 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

610 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

611 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

612 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

613 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

614 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

615 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

616 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

617 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

618 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

619 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

620 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

621 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

622 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

623 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

632 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

633 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

642 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

643 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

644 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

645 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

654 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

655 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

656 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

657 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

659 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

660 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

661 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

663 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

664 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

665 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

666 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

670 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

671 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

672 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

681 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

682 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

683 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

684 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

686 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

688 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

689 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

690 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

691 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

692 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

700 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

701 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

702 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

703 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

704 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

706 
	#__NOR_WRITE
 
NOR_WRITE


	)

707 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

716 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

717 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

718 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

719 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

721 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

722 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

723 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

724 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

726 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

727 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

729 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

730 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

732 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

733 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

735 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

737 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

738 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

739 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

748 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

750 #ià
defšed
(
STM32H7
)

751 
	#I2S_IT_TXE
 
I2S_IT_TXP


	)

752 
	#I2S_IT_RXNE
 
I2S_IT_RXP


	)

754 
	#I2S_FLAG_TXE
 
I2S_FLAG_TXP


	)

755 
	#I2S_FLAG_RXNE
 
I2S_FLAG_RXP


	)

756 
	#I2S_FLAG_FRE
 
I2S_FLAG_TIFRE


	)

759 #ià
defšed
(
STM32F7
)

760 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

771 
	#CF_DATA
 
ATA_DATA


	)

772 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

773 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

774 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

775 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

776 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

777 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

778 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

779 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

782 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

783 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

784 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

785 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

787 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

788 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

789 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

790 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

791 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

800 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

801 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

803 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

804 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

805 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

806 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

808 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

809 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

810 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

811 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

812 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

814 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

815 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

816 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

817 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

819 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

820 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

821 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

823 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

824 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

825 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

835 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

836 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

838 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

839 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

840 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

841 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

843 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

844 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

846 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

847 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

856 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

857 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

858 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

859 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

860 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

861 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

862 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

863 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

864 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

865 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

866 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

874 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

875 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

877 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

878 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

880 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

881 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

883 #ià
defšed
(
STM32H7
)

885 
	#SPI_FLAG_TXE
 
SPI_FLAG_TXP


	)

886 
	#SPI_FLAG_RXNE
 
SPI_FLAG_RXP


	)

888 
	#SPI_IT_TXE
 
SPI_IT_TXP


	)

889 
	#SPI_IT_RXNE
 
SPI_IT_RXP


	)

891 
	#SPI_FRLVL_EMPTY
 
SPI_RX_FIFO_0PACKET


	)

892 
	#SPI_FRLVL_QUARTER_FULL
 
SPI_RX_FIFO_1PACKET


	)

893 
	#SPI_FRLVL_HALF_FULL
 
SPI_RX_FIFO_2PACKET


	)

894 
	#SPI_FRLVL_FULL
 
SPI_RX_FIFO_3PACKET


	)

905 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

906 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

908 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

909 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

910 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

911 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

912 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

913 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

914 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

915 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

916 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

917 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

918 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

919 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

920 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

921 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

922 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

923 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

924 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

925 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

926 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

927 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

928 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

929 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

930 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

931 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

932 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

933 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

934 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

936 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

937 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

938 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

939 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

940 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

941 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

942 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

943 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

944 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

946 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

947 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

948 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

949 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

950 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

951 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

952 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

953 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

954 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

955 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

956 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

957 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

958 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

959 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

960 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

961 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

962 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

963 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

965 #ià
defšed
(
STM32L0
)

966 
	#TIM22_TI1_GPIO1
 
TIM22_TI1_GPIO


	)

967 
	#TIM22_TI1_GPIO2
 
TIM22_TI1_GPIO


	)

970 #ià
defšed
(
STM32F3
)

971 
	#IS_TIM_HALL_INTERFACE_INSTANCE
 
IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE


	)

981 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

982 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

990 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

991 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

992 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

993 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

995 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

996 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

998 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

999 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

1000 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

1001 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

1003 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

1004 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

1005 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

1006 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

1008 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

1010 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

1011 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

1022 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

1023 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

1025 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

1026 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

1034 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

1043 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

1044 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

1045 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

1046 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

1047 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

1048 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

1049 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

1050 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00U)

	)

1051 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01U)

	)

1052 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02U)

	)

1062 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

1063 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

1064 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

1065 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

1066 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

1067 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

1068 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

1069 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

1071 
	#ETH_MMCCR
 0x00000100U

	)

1072 
	#ETH_MMCRIR
 0x00000104U

	)

1073 
	#ETH_MMCTIR
 0x00000108U

	)

1074 
	#ETH_MMCRIMR
 0x0000010CU

	)

1075 
	#ETH_MMCTIMR
 0x00000110U

	)

1076 
	#ETH_MMCTGFSCCR
 0x0000014CU

	)

1077 
	#ETH_MMCTGFMSCCR
 0x00000150U

	)

1078 
	#ETH_MMCTGFCR
 0x00000168U

	)

1079 
	#ETH_MMCRFCECR
 0x00000194U

	)

1080 
	#ETH_MMCRFAECR
 0x00000198U

	)

1081 
	#ETH_MMCRGUFCR
 0x000001C4U

	)

1083 
	#ETH_MAC_TXFIFO_FULL
 0x02000000U

	)

1084 
	#ETH_MAC_TXFIFONOT_EMPTY
 0x01000000U

	)

1085 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 0x00400000U

	)

1086 
	#ETH_MAC_TXFIFO_IDLE
 0x00000000U

	)

1087 
	#ETH_MAC_TXFIFO_READ
 0x00100000U

	)

1088 
	#ETH_MAC_TXFIFO_WAITING
 0x00200000U

	)

1089 
	#ETH_MAC_TXFIFO_WRITING
 0x00300000U

	)

1090 
	#ETH_MAC_TRANSMISSION_PAUSE
 0x00080000U

	)

1091 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 0x00000000U

	)

1092 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 0x00020000U

	)

1093 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 0x00040000U

	)

1094 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 0x00060000U

	)

1095 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 0x00010000U

	)

1096 
	#ETH_MAC_RXFIFO_EMPTY
 0x00000000U

	)

1097 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 0x00000100U

	)

1098 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 0x00000200U

	)

1099 
	#ETH_MAC_RXFIFO_FULL
 0x00000300U

	)

1100 #ià
defšed
(
STM32F1
)

1102 
	#ETH_MAC_READCONTROLLER_IDLE
 0x00000000U

	)

1103 
	#ETH_MAC_READCONTROLLER_READING_DATA
 0x00000020U

	)

1104 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 0x00000040U

	)

1106 
	#ETH_MAC_READCONTROLLER_FLUSHING
 0x00000060U

	)

1107 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 0x00000010U

	)

1108 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 0x00000000U

	)

1109 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 0x00000002U

	)

1110 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 0x00000004U

	)

1111 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 0x00000006U

	)

1112 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 0x00000001U

	)

1121 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

1122 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

1123 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

1124 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

1126 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

1127 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

1128 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

1134 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) \

1135 || 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
) \

1136 || 
defšed
(
STM32H7
)

1140 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

1141 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

1142 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

1143 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

1144 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

1146 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

1147 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

1148 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

1149 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

1150 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

1151 
	#CM_L8
 
DMA2D_INPUT_L8


	)

1152 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

1153 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

1154 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1155 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1156 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1175 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1183 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1184 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1185 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1186 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1187 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1188 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1192 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1193 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1194 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1195 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1197 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1198 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1200 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1201 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1209 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1210 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1211 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1212 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1213 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1214 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1215 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1216 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1217 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1218 #ià
defšed
(
STM32L0
)

1220 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1222 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1223 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1231 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1232 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1233 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1234 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1235 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1236 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1237 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1246 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1247 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1248 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1249 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1251 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1253 #ià
defšed
(
STM32H7
è|| defšed(
STM32WB
è|| defšed(
STM32G0
è|| defšed(
STM32F4
è|| defšed(
STM32F7
)

1254 
	#HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
 
HAL_I2C_Ma¡”_Seq_T¿nsm™_IT


	)

1255 
	#HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
 
HAL_I2C_Ma¡”_Seq_Reûive_IT


	)

1256 
	#HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
 
HAL_I2C_SÏve_Seq_T¿nsm™_IT


	)

1257 
	#HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
 
HAL_I2C_SÏve_Seq_Reûive_IT


	)

1258 
	#HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_DMA
 
HAL_I2C_Ma¡”_Seq_T¿nsm™_DMA


	)

1259 
	#HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_DMA
 
HAL_I2C_Ma¡”_Seq_Reûive_DMA


	)

1260 
	#HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_DMA
 
HAL_I2C_SÏve_Seq_T¿nsm™_DMA


	)

1261 
	#HAL_I2C_SÏve_Sequ’tŸl_Reûive_DMA
 
HAL_I2C_SÏve_Seq_Reûive_DMA


	)

1264 #ià
defšed
(
STM32F4
)

1265 
	#HAL_FMPI2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
 
HAL_FMPI2C_Ma¡”_Seq_T¿nsm™_IT


	)

1266 
	#HAL_FMPI2C_Ma¡”_Sequ’tŸl_Reûive_IT
 
HAL_FMPI2C_Ma¡”_Seq_Reûive_IT


	)

1267 
	#HAL_FMPI2C_SÏve_Sequ’tŸl_T¿nsm™_IT
 
HAL_FMPI2C_SÏve_Seq_T¿nsm™_IT


	)

1268 
	#HAL_FMPI2C_SÏve_Sequ’tŸl_Reûive_IT
 
HAL_FMPI2C_SÏve_Seq_Reûive_IT


	)

1269 
	#HAL_FMPI2C_Ma¡”_Sequ’tŸl_T¿nsm™_DMA
 
HAL_FMPI2C_Ma¡”_Seq_T¿nsm™_DMA


	)

1270 
	#HAL_FMPI2C_Ma¡”_Sequ’tŸl_Reûive_DMA
 
HAL_FMPI2C_Ma¡”_Seq_Reûive_DMA


	)

1271 
	#HAL_FMPI2C_SÏve_Sequ’tŸl_T¿nsm™_DMA
 
HAL_FMPI2C_SÏve_Seq_T¿nsm™_DMA


	)

1272 
	#HAL_FMPI2C_SÏve_Sequ’tŸl_Reûive_DMA
 
HAL_FMPI2C_SÏve_Seq_Reûive_DMA


	)

1281 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1282 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1283 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1284 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1285 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1286 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1287 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1288 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1289 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1290 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1291 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1292 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1293 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1294 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1295 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1296 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1298 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1299 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1300 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1301 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1302 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1303 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1304 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1306 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1307 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1308 
	#PMODE_BIT_NUMBER
 
VOS_BIT_NUMBER


	)

1309 
	#CR_PMODE_BB
 
CR_VOS_BB


	)

1311 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1312 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1313 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1314 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1315 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1316 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1317 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1318 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1319 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1320 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1322 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1331 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1332 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1333 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1341 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1349 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1350 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1351 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1352 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1353 #ià
defšed
(
STM32H7
è|| defšed(
STM32G0
è|| defšed(
STM32F7
è|| defšed(
STM32F4
è|| defšed(
STM32L0
)

1354 
	#HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
 
HAL_TIM_SÏveCÚfigSynchro


	)

1355 
	#HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
 
HAL_TIM_SÏveCÚfigSynchro_IT


	)

1356 
	#HAL_TIMEx_CommutiÚC®lback
 
HAL_TIMEx_CommutC®lback


	)

1357 
	#HAL_TIMEx_CÚfigCommutiÚEv’t
 
HAL_TIMEx_CÚfigCommutEv’t


	)

1358 
	#HAL_TIMEx_CÚfigCommutiÚEv’t_IT
 
HAL_TIMEx_CÚfigCommutEv’t_IT


	)

1359 
	#HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
 
HAL_TIMEx_CÚfigCommutEv’t_DMA


	)

1368 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1376 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1377 
	#HAL_LTDC_R–aod
 
HAL_LTDC_R–ßd


	)

1378 
	#HAL_LTDC_SŒuùIn™FromVideoCÚfig
 
HAL_LTDCEx_SŒuùIn™FromVideoCÚfig


	)

1379 
	#HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
 
HAL_LTDCEx_SŒuùIn™FromAd­‹dCommªdCÚfig


	)

1398 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1399 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1400 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1408 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1409 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1410 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1411 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1412 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1413 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1414 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1415 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1416 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1417 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1418 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1419 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1420 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1421 
	#__HAL_SYSCFG_SRAM2_WRP_ENABLE
 
__HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE


	)

1423 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1424 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1425 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1426 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1427 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1437 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1438 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1439 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1440 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1441 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1442 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1443 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1444 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1445 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1446 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1447 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1448 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1449 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1451 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1452 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1453 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1454 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1455 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1456 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1457 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1458 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1459 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1460 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1461 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1462 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1463 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1464 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1465 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1466 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1467 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1468 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1469 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1470 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1472 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1473 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1474 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1475 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1476 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1477 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1478 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1479 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1480 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1481 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1483 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1484 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1485 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1486 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1487 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1488 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1489 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1490 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1492 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1493 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1494 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1495 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1496 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1497 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1498 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1499 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1500 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1501 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1502 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1503 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1505 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1506 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1507 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1508 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1509 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1510 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1511 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1512 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1521 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1522 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1523 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1524 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1533 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1534 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1535 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1536 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1537 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1538 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1539 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1540 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1541 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1542 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1543 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1544 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1545 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1546 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1547 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1548 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1550 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1551 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1552 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1553 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1554 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1555 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1556 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1557 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1558 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1559 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1560 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1561 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1562 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1563 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1566 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1567 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1568 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1569 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1570 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1571 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1572 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1573 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1574 #ià
defšed
(
STM32H7
)

1575 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG1


	)

1576 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UnF»eze_WWDG1


	)

1577 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG1


	)

1578 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UnF»eze_IWDG1


	)

1580 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1581 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1582 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1583 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1585 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1586 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1587 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1588 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1589 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1590 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1591 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1592 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1593 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1594 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1595 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1596 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1605 #ià
defšed
(
STM32F3
)

1606 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1607 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1608 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1610 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1611 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1612 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1613 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1614 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1615 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1616 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1617 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1618 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1619 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1620 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1621 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1622 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1623 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
(è: \

	)

1624 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1625 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1626 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
(è: \

	)

1627 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1628 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1629 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
(è: \

	)

1630 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1631 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1632 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
(è: \

	)

1633 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1634 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1636 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1637 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1638 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1639 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1640 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1641 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1642 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1643 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1644 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1645 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1646 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1647 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1648 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1649 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1650 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1651 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1652 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1653 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1654 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1655 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1656 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1657 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1658 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1659 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1660 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1661 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1662 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1663 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1664 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1665 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1666 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1667 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1668 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1670 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1671 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1672 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1673 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1674 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1675 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1676 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1677 
__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

1678 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1679 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1680 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1681 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1682 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1683 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1684 
__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

1685 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1686 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1687 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1688 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1689 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1690 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1691 
__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

1692 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1693 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1694 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1695 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1696 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1697 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1698 
__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

1699 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1700 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1701 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1702 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1703 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1704 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1705 
__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

1706 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1707 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1708 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1709 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1710 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1711 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1712 
__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

1713 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1714 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1715 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1716 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1717 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1718 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1719 
__HAL_COMP_COMP7_EXTI_GET_FLAG
())

1720 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1721 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1722 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1723 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1724 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1725 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1726 
__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

1728 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1729 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1730 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1731 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1732 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1733 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1734 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1735 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1736 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1737 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1738 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1739 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1740 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1741 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1742 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1743 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1744 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1747 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1748 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1749 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1750 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1751 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1752 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1753 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1754 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1755 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1756 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1757 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1758 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1759 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1760 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1761 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1762 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1765 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1767 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1772 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1778 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1782 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1783 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1793 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
è|| \

	)

1794 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1795 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

1805 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1806 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1807 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1808 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1809 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1810 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1820 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1821 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1822 #ià
defšed
(
STM32F1
)

1823 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQRANGE


	)

1825 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1827 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1828 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1829 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1830 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1831 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1832 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1833 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1834 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1835 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1836 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1837 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1838 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1847 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1848 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1850 #ià
defšed
(
STM32H7
)

1851 
	#__HAL_I2S_CLEAR_FREFLAG
 
__HAL_I2S_CLEAR_TIFREFLAG


	)

1862 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1863 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1865 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1866 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1867 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1868 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1870 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1881 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1882 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1892 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1893 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1894 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1904 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1905 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1906 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1907 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1908 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1909 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1910 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1911 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1912 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1913 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1914 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1915 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1916 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1926 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1927 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1928 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1929 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1930 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1931 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1932 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1933 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1934 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1935 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1936 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1937 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1938 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1939 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1940 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1941 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1942 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1943 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1944 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1945 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1946 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1947 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1948 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1949 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1950 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1951 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1952 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1953 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1954 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1955 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1956 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1957 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1958 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1959 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1960 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1962 #ià
defšed
 (
STM32F4
)

1963 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1964 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1965 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1966 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1967 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1969 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1970 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1971 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1972 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1973 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1984 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1985 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1987 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1988 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1990 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1991 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1992 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1993 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1994 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1995 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1996 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1997 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1998 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1999 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

2000 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

2001 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

2002 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

2003 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

2004 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

2005 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

2006 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

2007 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

2008 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

2009 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

2010 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

2011 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

2012 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

2013 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

2014 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

2015 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

2016 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

2017 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

2018 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

2019 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

2020 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

2021 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

2022 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

2023 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

2024 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

2025 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

2026 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

2027 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

2028 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

2029 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

2030 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

2031 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

2032 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

2033 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

2034 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

2035 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

2036 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

2037 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

2038 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

2039 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

2040 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

2041 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

2042 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

2043 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

2044 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

2045 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

2046 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

2047 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

2048 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

2049 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

2050 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

2051 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

2052 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

2053 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

2054 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

2055 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

2056 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

2057 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

2058 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

2059 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

2060 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

2061 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

2062 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

2063 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

2064 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

2065 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

2066 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

2067 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

2068 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

2069 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

2070 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

2071 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

2072 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

2073 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

2074 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

2075 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

2076 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

2077 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

2078 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

2079 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

2080 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

2081 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

2082 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

2083 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

2084 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

2085 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

2086 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

2087 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

2088 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

2089 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

2090 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

2091 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

2092 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

2093 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

2094 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

2095 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

2096 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

2097 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

2098 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

2099 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

2100 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

2101 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

2102 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

2103 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

2104 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

2105 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

2106 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

2107 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

2108 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

2109 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

2110 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

2111 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

2112 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

2113 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

2114 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

2115 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

2116 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

2117 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

2118 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

2119 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

2120 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

2121 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

2122 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

2123 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

2124 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

2125 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

2126 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

2127 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

2128 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

2129 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

2130 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

2131 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

2132 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

2133 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

2134 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

2135 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

2136 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

2137 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

2138 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

2139 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

2140 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

2141 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

2142 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

2143 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

2144 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

2145 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

2146 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

2147 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

2148 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

2149 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

2150 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

2151 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

2152 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

2153 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

2154 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

2155 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

2156 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

2157 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

2158 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

2159 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

2160 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

2161 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

2162 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

2163 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

2164 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

2165 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

2166 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

2167 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

2168 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

2169 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

2170 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

2171 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

2172 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

2173 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

2174 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

2175 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

2176 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

2177 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

2178 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

2179 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

2180 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

2181 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

2182 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

2183 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

2184 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

2185 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

2186 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

2187 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

2188 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

2189 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

2190 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

2191 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

2192 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

2193 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

2194 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

2195 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

2196 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

2197 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2198 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2199 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2200 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2201 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2202 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2203 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2204 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2205 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2206 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2207 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2208 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2209 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2210 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2211 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2212 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2213 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2214 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2215 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2216 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2217 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2218 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2219 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2220 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2221 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2222 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2223 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2224 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2225 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2226 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2227 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2228 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2229 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2230 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2231 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2232 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2233 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2234 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2235 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2236 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2237 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2238 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2239 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2240 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2241 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2242 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2243 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2244 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2245 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2246 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2247 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2249 #ià
defšed
(
STM32WB
)

2250 
	#__HAL_RCC_QSPI_CLK_DISABLE
 
__HAL_RCC_QUADSPI_CLK_DISABLE


	)

2251 
	#__HAL_RCC_QSPI_CLK_ENABLE
 
__HAL_RCC_QUADSPI_CLK_ENABLE


	)

2252 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE


	)

2253 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE


	)

2254 
	#__HAL_RCC_QSPI_FORCE_RESET
 
__HAL_RCC_QUADSPI_FORCE_RESET


	)

2255 
	#__HAL_RCC_QSPI_RELEASE_RESET
 
__HAL_RCC_QUADSPI_RELEASE_RESET


	)

2256 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
 
__HAL_RCC_QUADSPI_IS_CLK_ENABLED


	)

2257 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
 
__HAL_RCC_QUADSPI_IS_CLK_DISABLED


	)

2258 
	#__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED


	)

2259 
	#__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED


	)

2260 
	#QSPI_IRQHªdËr
 
QUADSPI_IRQHªdËr


	)

2263 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2264 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2265 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2266 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2267 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2268 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2269 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2270 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2271 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2272 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2273 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2274 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2275 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2276 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2277 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2278 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2279 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2280 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2281 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2282 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2283 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2284 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2285 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2286 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2287 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2288 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2289 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2290 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2291 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2292 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2293 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2294 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2295 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2296 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2297 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2298 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2299 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2300 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2301 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2302 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2303 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2304 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2305 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2306 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2307 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2308 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2309 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2310 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2311 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2312 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2313 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2314 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2315 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2316 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2317 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2318 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2319 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2320 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2321 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2322 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2323 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2324 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2325 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2326 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2327 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2328 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2329 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2330 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2331 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2332 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2333 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2334 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2335 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2336 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2337 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2338 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2339 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2340 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2341 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2342 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2343 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2344 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2345 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2346 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2347 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2348 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2349 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2350 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2351 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2352 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2353 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2354 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2355 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2356 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2357 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2358 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2359 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2360 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2361 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2362 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2363 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2364 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2365 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2366 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2367 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2368 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2369 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2370 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2371 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2372 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2373 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2374 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2375 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2376 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2377 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2378 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2379 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2380 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2381 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2382 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2383 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2384 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2385 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2386 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2387 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2388 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2389 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2390 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2391 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2392 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2393 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2394 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2395 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2396 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2397 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2398 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2399 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2400 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2401 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2402 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2403 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2404 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2405 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2406 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2407 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2408 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2409 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2410 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2411 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2412 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2413 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2414 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2415 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2416 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2417 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2418 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2419 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2420 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2421 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2422 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2423 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2424 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2425 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2426 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2427 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2428 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2429 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2430 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2431 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2432 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2433 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2434 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2435 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2436 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2437 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2438 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2439 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2440 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2441 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2442 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2443 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2444 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2445 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2446 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2447 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2448 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2449 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2450 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2451 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2452 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2453 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2454 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2455 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2456 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2457 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2458 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2459 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2460 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2461 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2462 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2463 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2464 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2465 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2466 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2467 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2468 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2469 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2470 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2471 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2472 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2473 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2474 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2475 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2476 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2477 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2478 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2479 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2480 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2481 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2482 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2483 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2484 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2485 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2486 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2487 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2488 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2489 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2490 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2491 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2492 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2493 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2494 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2495 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2496 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2497 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2498 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2499 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2500 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2501 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2502 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2503 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2504 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2506 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2507 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2508 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2509 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2510 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2511 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2512 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2513 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2514 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2515 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2516 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2517 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2518 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2519 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2520 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2521 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2522 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2523 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2524 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2525 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2526 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2527 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2528 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2529 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2530 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2531 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2532 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2533 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2534 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2535 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2536 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2537 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2538 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2539 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2540 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2541 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2542 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2543 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2544 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2545 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2546 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2547 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2548 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2549 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2550 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2551 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2552 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2553 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2554 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2555 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2556 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2557 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2558 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2559 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2560 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2561 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2562 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2563 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2564 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2565 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2566 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2567 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2568 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2569 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2570 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2571 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2572 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2573 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2574 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2575 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2576 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2577 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2578 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2579 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2580 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2581 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2582 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2583 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2584 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2585 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2586 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2587 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2588 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2589 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2590 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2591 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2592 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2593 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2594 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2595 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2596 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2597 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2598 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2599 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2600 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2601 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2602 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2603 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2604 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2605 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2606 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2607 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2608 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2609 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2610 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2611 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2612 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2613 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2614 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2615 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2616 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2617 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2618 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2619 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2620 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2621 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2622 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2623 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2624 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2625 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2626 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2627 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2628 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2629 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2630 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2631 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2632 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2633 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2634 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2635 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2636 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2637 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2638 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2639 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2640 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2641 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2642 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2643 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2644 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2645 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2646 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2647 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2648 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2649 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2650 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2651 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2652 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2655 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2656 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2658 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2659 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2660 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2661 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2662 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2663 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2664 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2665 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2666 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2667 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2668 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2669 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2670 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2671 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2672 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2673 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2674 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2675 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2676 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2677 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2679 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2680 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2681 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2682 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2683 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2684 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2685 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2686 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2687 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2688 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2689 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2690 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2691 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2692 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2693 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2694 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2695 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2696 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2697 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2698 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2700 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2701 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2702 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2703 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2704 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2705 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2706 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2707 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2708 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2709 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2710 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2711 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2712 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2713 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2714 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2715 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2716 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2717 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2718 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2719 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2720 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2721 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2722 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2723 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2724 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2725 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2726 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2727 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2728 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2729 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2730 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2731 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2732 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2733 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2734 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2735 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2736 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2737 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2738 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2739 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2740 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2741 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2742 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2743 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2744 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2745 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2746 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2747 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2748 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2749 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2750 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2751 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2752 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2753 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2754 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2755 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2756 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2757 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2758 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2759 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2760 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2761 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2762 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2763 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2764 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2765 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2766 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2767 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2768 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2769 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2770 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2771 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2772 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2773 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2774 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2775 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2776 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2777 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2778 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2779 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2780 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2781 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2782 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2783 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2784 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2785 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2786 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2787 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2788 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2789 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2790 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2791 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2792 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2793 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2794 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2795 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2796 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2797 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2798 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2799 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2800 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2801 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2802 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2803 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2804 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2805 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2806 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2807 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2808 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2809 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2810 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2811 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2812 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2813 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2814 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2815 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2817 #ià
defšed
(
STM32F4
)

2818 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2819 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2820 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2821 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2822 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2823 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2824 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2825 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2826 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2827 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2828 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2829 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2830 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2831 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2834 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2835 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2836 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2837 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2838 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2839 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2840 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2841 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2842 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2843 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2844 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2845 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2846 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2849 #ià
defšed
(
STM32F7
)

2850 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2851 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2854 #ià
defšed
(
STM32H7
)

2855 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_ENABLE
()

	)

2856 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE
()

	)

2857 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_DISABLE
()

	)

2858 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE
()

	)

2859 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_FORCE_RESET
()

	)

2860 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_RELEASE_RESET
()

	)

2861 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE
()

	)

2862 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE
()

	)

2863 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE
()

	)

2864 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE
()

	)

2866 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_ENABLE
()

	)

2867 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE
()

	)

2868 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_DISABLE
()

	)

2869 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE
()

	)

2870 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_FORCE_RESET
()

	)

2871 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_RELEASE_RESET
()

	)

2872 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE
()

	)

2873 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE
()

	)

2874 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE
()

	)

2875 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE
()

	)

2878 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2879 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2881 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2883 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2884 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2885 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2886 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2887 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2889 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2891 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2892 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2894 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2895 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2896 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2897 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2898 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2899 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2900 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2901 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2902 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2904 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2905 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2906 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2908 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2909 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2910 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2911 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2912 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2913 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2914 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2915 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2916 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2917 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2918 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2919 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2920 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2921 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2922 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2923 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2924 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2925 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2926 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2927 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2928 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2929 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2931 #ià
defšed
(
STM32L4
)

2932 
	#RCC_RTCCLKSOURCE_NO_CLK
 
RCC_RTCCLKSOURCE_NONE


	)

2933 #–ià
defšed
(
STM32WB
è|| defšed(
STM32G0
)

2935 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2938 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2939 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2940 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2941 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2942 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2943 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2944 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2945 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2947 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2948 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2949 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2950 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2951 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2952 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2953 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2954 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2955 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2956 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2957 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2958 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2959 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2960 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2961 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2962 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2963 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2964 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2965 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2966 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2967 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2968 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2969 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2970 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2971 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2972 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2973 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2974 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2975 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2976 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2977 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2978 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2980 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2981 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2982 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2983 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2984 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2985 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2986 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2987 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2988 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2989 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2990 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2991 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2992 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2993 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2994 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2995 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2996 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2998 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2999 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

3000 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

3001 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

3002 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

3004 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

3006 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

3007 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

3009 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

3010 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

3011 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

3012 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

3013 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

3014 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

3016 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

3017 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

3018 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

3019 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

3020 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

3021 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

3022 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

3023 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

3024 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

3025 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

3026 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

3027 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

3028 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

3029 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

3030 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

3031 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

3032 
	#RCC_DFSDM1CLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

3033 
	#RCC_SWPMI1CLKSOURCE_PCLK
 
RCC_SWPMI1CLKSOURCE_PCLK1


	)

3034 
	#RCC_LPTIM1CLKSOURCE_PCLK
 
RCC_LPTIM1CLKSOURCE_PCLK1


	)

3035 
	#RCC_LPTIM2CLKSOURCE_PCLK
 
RCC_LPTIM2CLKSOURCE_PCLK1


	)

3037 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S1


	)

3038 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S2


	)

3039 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S1


	)

3040 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S2


	)

3041 
	#RCC_DFSDM1CLKSOURCE_APB2
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

3042 
	#RCC_DFSDM2CLKSOURCE_APB2
 
RCC_DFSDM2CLKSOURCE_PCLK2


	)

3043 
	#RCC_FMPI2C1CLKSOURCE_APB
 
RCC_FMPI2C1CLKSOURCE_PCLK1


	)

3052 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

3061 #ià
defšed
 (
STM32G0
è|| defšed (
STM32L412xx
è|| defšed (
STM32L422xx
è|| defšed (
STM32L4P5xx
è|| defšed (
STM32L4Q5xx
)

3063 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

3065 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

3066 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

3068 #ià
defšed
 (
STM32F1
)

3069 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

3071 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

3073 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

3075 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

3077 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

3079 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è: \

	)

3080 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

3081 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

3082 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è: \

	)

3083 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

3084 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

3085 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è: \

	)

3086 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

3087 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

3088 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
(è: \

	)

3089 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

3090 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

3091 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è: \

	)

3092 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

3093 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

3096 
	#IS_ALARM
 
IS_RTC_ALARM


	)

3097 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

3098 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

3099 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

3100 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

3101 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

3102 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

3103 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

3104 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

3105 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

3106 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

3107 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

3108 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

3109 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

3111 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

3112 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

3122 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

3123 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

3125 #ià
defšed
(
STM32F4
è|| defšed(
STM32F2
)

3126 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

3127 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

3128 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

3129 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

3130 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

3131 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

3132 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

3133 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

3134 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

3135 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

3136 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

3137 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

3138 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

3139 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

3140 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

3141 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

3142 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

3143 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

3144 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

3145 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

3147 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

3148 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

3151 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

3152 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

3153 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

3154 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

3155 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

3156 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

3157 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

3158 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

3159 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

3160 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

3161 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

3162 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

3163 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

3164 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

3165 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

3166 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

3167 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

3168 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

3169 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

3170 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

3171 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

3173 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

3174 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

3177 #ià
defšed
(
STM32F7
è|| defšed(
STM32F4
è|| defšed(
STM32F2
)

3178 
	#HAL_SD_C¬dCIDTy³def
 
HAL_SD_C¬dCIDTy³Def


	)

3179 
	#HAL_SD_C¬dCSDTy³def
 
HAL_SD_C¬dCSDTy³Def


	)

3180 
	#HAL_SD_C¬dStusTy³def
 
HAL_SD_C¬dStusTy³Def


	)

3181 
	#HAL_SD_C¬dS‹Ty³def
 
HAL_SD_C¬dS‹Ty³Def


	)

3184 #ià
defšed
(
STM32H7
)

3185 
	#HAL_MMCEx_R—d_DMADoubËBufãr0C¶tC®lback
 
HAL_MMCEx_R—d_DMADoubËBuf0C¶tC®lback


	)

3186 
	#HAL_MMCEx_R—d_DMADoubËBufãr1C¶tC®lback
 
HAL_MMCEx_R—d_DMADoubËBuf1C¶tC®lback


	)

3187 
	#HAL_MMCEx_Wr™e_DMADoubËBufãr0C¶tC®lback
 
HAL_MMCEx_Wr™e_DMADoubËBuf0C¶tC®lback


	)

3188 
	#HAL_MMCEx_Wr™e_DMADoubËBufãr1C¶tC®lback
 
HAL_MMCEx_Wr™e_DMADoubËBuf1C¶tC®lback


	)

3189 
	#HAL_SDEx_R—d_DMADoubËBufãr0C¶tC®lback
 
HAL_SDEx_R—d_DMADoubËBuf0C¶tC®lback


	)

3190 
	#HAL_SDEx_R—d_DMADoubËBufãr1C¶tC®lback
 
HAL_SDEx_R—d_DMADoubËBuf1C¶tC®lback


	)

3191 
	#HAL_SDEx_Wr™e_DMADoubËBufãr0C¶tC®lback
 
HAL_SDEx_Wr™e_DMADoubËBuf0C¶tC®lback


	)

3192 
	#HAL_SDEx_Wr™e_DMADoubËBufãr1C¶tC®lback
 
HAL_SDEx_Wr™e_DMADoubËBuf1C¶tC®lback


	)

3193 
	#HAL_SD_DriveT¿nsciv”_1_8V_C®lback
 
HAL_SD_DriveT¿nsûiv”_1_8V_C®lback


	)

3203 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

3204 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

3205 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

3206 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

3207 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

3208 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

3210 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3211 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3213 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

3222 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

3223 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

3224 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

3225 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

3226 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

3227 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

3228 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

3229 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

3238 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

3239 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

3240 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3250 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3251 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3252 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3253 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3255 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3257 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3258 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3269 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3270 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3271 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3272 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3274 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3275 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3284 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3286 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3287 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3288 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3289 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3291 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3292 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3293 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3294 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3296 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3297 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3298 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3299 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3300 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3301 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3302 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3304 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3305 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3306 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3307 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3308 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3309 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3310 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3311 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3313 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3314 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3315 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3316 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3317 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3318 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3319 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3320 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3322 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3323 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3325 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3326 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3334 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3335 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3337 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3338 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3340 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3342 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3343 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3344 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3345 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3346 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3347 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3348 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3349 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3350 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3351 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3352 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3353 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3355 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3364 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3365 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3366 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3367 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3368 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3369 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3370 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3372 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3373 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3374 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3382 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3383 
	#__HAL_LTDC_RELOAD_CONFIG
 
__HAL_LTDC_RELOAD_IMMEDIATE_CONFIG


	)

3391 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3392 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3393 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3394 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3395 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3396 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3397 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3398 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3399 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3400 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3401 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3402 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3403 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3404 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3412 #ià
defšed
(
STM32H7
)

3413 
	#HAL_SPDIFRX_ReûiveCÚŒÞFlow
 
HAL_SPDIFRX_ReûiveCŒlFlow


	)

3414 
	#HAL_SPDIFRX_ReûiveCÚŒÞFlow_IT
 
HAL_SPDIFRX_ReûiveCŒlFlow_IT


	)

3415 
	#HAL_SPDIFRX_ReûiveCÚŒÞFlow_DMA
 
HAL_SPDIFRX_ReûiveCŒlFlow_DMA


	)

3424 #ià
defšed
 (
STM32H7
è|| defšed (
STM32F3
)

3425 
	#HAL_HRTIM_WavefÜmCouÁ”S¹_IT
 
HAL_HRTIM_WavefÜmCouÁS¹_IT


	)

3426 
	#HAL_HRTIM_WavefÜmCouÁ”S¹_DMA
 
HAL_HRTIM_WavefÜmCouÁS¹_DMA


	)

3427 
	#HAL_HRTIM_WavefÜmCouÁ”S¹
 
HAL_HRTIM_WavefÜmCouÁS¹


	)

3428 
	#HAL_HRTIM_WavefÜmCouÁ”StÝ_IT
 
HAL_HRTIM_WavefÜmCouÁStÝ_IT


	)

3429 
	#HAL_HRTIM_WavefÜmCouÁ”StÝ_DMA
 
HAL_HRTIM_WavefÜmCouÁStÝ_DMA


	)

3430 
	#HAL_HRTIM_WavefÜmCouÁ”StÝ
 
HAL_HRTIM_WavefÜmCouÁStÝ


	)

3444 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h

22 #iâdeà
__STM32F4xx_HAL_H


23 
	#__STM32F4xx_HAL_H


	)

25 #ifdeà
__ýlu¥lus


30 
	~"¡m32f4xx_h®_cÚf.h
"

52 
HAL_TICK_FREQ_10HZ
 = 100U,

53 
HAL_TICK_FREQ_100HZ
 = 10U,

54 
HAL_TICK_FREQ_1KHZ
 = 1U,

55 
HAL_TICK_FREQ_DEFAULT
 = 
HAL_TICK_FREQ_1KHZ


56 } 
	tHAL_TickF»qTy³Def
;

72 
	#__HAL_DBGMCU_FREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

73 
	#__HAL_DBGMCU_FREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

74 
	#__HAL_DBGMCU_FREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

75 
	#__HAL_DBGMCU_FREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

76 
	#__HAL_DBGMCU_FREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

77 
	#__HAL_DBGMCU_FREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

78 
	#__HAL_DBGMCU_FREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

79 
	#__HAL_DBGMCU_FREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

80 
	#__HAL_DBGMCU_FREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

81 
	#__HAL_DBGMCU_FREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

82 
	#__HAL_DBGMCU_FREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

83 
	#__HAL_DBGMCU_FREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

84 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

85 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

86 
	#__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

87 
	#__HAL_DBGMCU_FREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

88 
	#__HAL_DBGMCU_FREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

89 
	#__HAL_DBGMCU_FREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

90 
	#__HAL_DBGMCU_FREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

91 
	#__HAL_DBGMCU_FREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

92 
	#__HAL_DBGMCU_FREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

93 
	#__HAL_DBGMCU_FREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

95 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

96 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

97 
	#__HAL_DBGMCU_UNFREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

98 
	#__HAL_DBGMCU_UNFREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

99 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

100 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

101 
	#__HAL_DBGMCU_UNFREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

102 
	#__HAL_DBGMCU_UNFREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

103 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

104 
	#__HAL_DBGMCU_UNFREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

105 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

106 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

107 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

108 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

109 
	#__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

110 
	#__HAL_DBGMCU_UNFREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

111 
	#__HAL_DBGMCU_UNFREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

112 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

113 
	#__HAL_DBGMCU_UNFREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

114 
	#__HAL_DBGMCU_UNFREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

115 
	#__HAL_DBGMCU_UNFREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

116 
	#__HAL_DBGMCU_UNFREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

120 
	#__HAL_SYSCFG_REMAPMEMORY_FLASH
(è(
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
))

	)

124 
	#__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

125 
SYSCFG
->
MEMRMP
 |ð
SYSCFG_MEMRMP_MEM_MODE_0
;\

130 
	#__HAL_SYSCFG_REMAPMEMORY_SRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

131 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_0
 | 
SYSCFG_MEMRMP_MEM_MODE_1
);\

134 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

137 
	#__HAL_SYSCFG_REMAPMEMORY_FSMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

138 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

142 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

143 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

146 
	#__HAL_SYSCFG_REMAPMEMORY_FMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

147 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

152 
	#__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

153 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_2
);\

157 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

165 
	#__HAL_SYSCFG_BREAK_PVD_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_PVD_LOCK
); \

	)

166 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_PVD_LOCK
; \

179 
	#__HAL_SYSCFG_BREAK_LOCKUP_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_LOCKUP_LOCK
); \

	)

180 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_LOCKUP_LOCK
; \

193 
	#IS_TICKFREQ
(
FREQ
è(((FREQè=ð
HAL_TICK_FREQ_10HZ
è|| \

	)

194 ((
FREQ
è=ð
HAL_TICK_FREQ_100HZ
) || \

195 ((
FREQ
è=ð
HAL_TICK_FREQ_1KHZ
))

208 
HAL_StusTy³Def
 
HAL_In™
();

209 
HAL_StusTy³Def
 
HAL_DeIn™
();

210 
HAL_M¥In™
();

211 
HAL_M¥DeIn™
();

212 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

221 
HAL_IncTick
();

222 
HAL_D–ay
(
ušt32_t
 
D–ay
);

223 
ušt32_t
 
HAL_G‘Tick
();

224 
ušt32_t
 
HAL_G‘TickPrio
();

225 
HAL_StusTy³Def
 
HAL_S‘TickF»q
(
HAL_TickF»qTy³Def
 
F»q
);

226 
HAL_TickF»qTy³Def
 
HAL_G‘TickF»q
();

227 
HAL_Su¥’dTick
();

228 
HAL_ResumeTick
();

229 
ušt32_t
 
HAL_G‘H®V”siÚ
();

230 
ušt32_t
 
HAL_G‘REVID
();

231 
ušt32_t
 
HAL_G‘DEVID
();

232 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

233 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

234 
HAL_DBGMCU_EÇbËDBGStÝMode
();

235 
HAL_DBGMCU_Di§bËDBGStÝMode
();

236 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

237 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

238 
HAL_EÇbËCom³n§tiÚC–l
();

239 
HAL_Di§bËCom³n§tiÚC–l
();

240 
ušt32_t
 
HAL_G‘UIDw0
();

241 
ušt32_t
 
HAL_G‘UIDw1
();

242 
ušt32_t
 
HAL_G‘UIDw2
();

243 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

244 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

245 
HAL_EÇbËMemÜySw­pšgBªk
();

246 
HAL_Di§bËMemÜySw­pšgBªk
();

280 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h

21 #iâdeà
__STM32F4xx_HAL_CORTEX_H


22 
	#__STM32F4xx_HAL_CORTEX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

43 #ià(
__MPU_PRESENT
 == 1U)

50 
ušt8_t
 
EÇbË
;

52 
ušt8_t
 
Numb”
;

54 
ušt32_t
 
Ba£Add»ss
;

55 
ušt8_t
 
Size
;

57 
ušt8_t
 
SubRegiÚDi§bË
;

59 
ušt8_t
 
Ty³ExtF›ld
;

61 
ušt8_t
 
AcûssP”missiÚ
;

63 
ušt8_t
 
Di§bËExec
;

65 
ušt8_t
 
IsSh¬—bË
;

67 
ušt8_t
 
IsCach—bË
;

69 
ušt8_t
 
IsBufã¿bË
;

71 }
	tMPU_RegiÚ_In™Ty³Def
;

90 
	#NVIC_PRIORITYGROUP_0
 0x00000007U

	)

92 
	#NVIC_PRIORITYGROUP_1
 0x00000006U

	)

94 
	#NVIC_PRIORITYGROUP_2
 0x00000005U

	)

96 
	#NVIC_PRIORITYGROUP_3
 0x00000004U

	)

98 
	#NVIC_PRIORITYGROUP_4
 0x00000003U

	)

107 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 0x00000000U

	)

108 
	#SYSTICK_CLKSOURCE_HCLK
 0x00000004U

	)

114 #ià(
__MPU_PRESENT
 == 1)

118 
	#MPU_HFNMI_PRIVDEF_NONE
 0x00000000U

	)

119 
	#MPU_HARDFAULT_NMI
 
MPU_CTRL_HFNMIENA_Msk


	)

120 
	#MPU_PRIVILEGED_DEFAULT
 
MPU_CTRL_PRIVDEFENA_Msk


	)

121 
	#MPU_HFNMI_PRIVDEF
 (
MPU_CTRL_HFNMIENA_Msk
 | 
MPU_CTRL_PRIVDEFENA_Msk
)

	)

130 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01)

	)

131 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00)

	)

139 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00)

	)

140 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01)

	)

148 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01)

	)

149 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00)

	)

157 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01)

	)

158 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00)

	)

166 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01)

	)

167 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00)

	)

175 
	#MPU_TEX_LEVEL0
 ((
ušt8_t
)0x00)

	)

176 
	#MPU_TEX_LEVEL1
 ((
ušt8_t
)0x01)

	)

177 
	#MPU_TEX_LEVEL2
 ((
ušt8_t
)0x02)

	)

185 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04)

	)

186 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05)

	)

187 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06)

	)

188 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07)

	)

189 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08)

	)

190 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09)

	)

191 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0A)

	)

192 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0B)

	)

193 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0C)

	)

194 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0D)

	)

195 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0E)

	)

196 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0F)

	)

197 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10)

	)

198 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11)

	)

199 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12)

	)

200 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13)

	)

201 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14)

	)

202 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15)

	)

203 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16)

	)

204 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17)

	)

205 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18)

	)

206 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19)

	)

207 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1A)

	)

208 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1B)

	)

209 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1C)

	)

210 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1D)

	)

211 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1E)

	)

212 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1F)

	)

220 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00)

	)

221 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01)

	)

222 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02)

	)

223 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03)

	)

224 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05)

	)

225 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06)

	)

233 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00)

	)

234 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01)

	)

235 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02)

	)

236 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03)

	)

237 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04)

	)

238 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05)

	)

239 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06)

	)

240 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07)

	)

262 
HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
);

263 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

264 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

265 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

266 
HAL_NVIC_Sy¡emRe£t
();

267 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

276 
ušt32_t
 
HAL_NVIC_G‘PriÜ™yGroupšg
();

277 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
);

278 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

279 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

280 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

281 
ušt32_t
 
HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
);

282 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

283 
HAL_SYSTICK_IRQHªdËr
();

284 
HAL_SYSTICK_C®lback
();

286 #ià(
__MPU_PRESENT
 == 1U)

287 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
);

288 
HAL_MPU_Di§bË
();

289 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

306 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PRIORITYGROUP_0
è|| \

	)

307 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_1
) || \

308 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_2
) || \

309 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_3
) || \

310 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_4
))

312 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

314 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

316 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð(
IRQn_Ty³
)0x00U)

	)

318 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
è|| \

	)

319 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

321 #ià(
__MPU_PRESENT
 == 1U)

322 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
è|| \

	)

323 ((
STATE
è=ð
MPU_REGION_DISABLE
))

325 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
è|| \

	)

326 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

328 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
è|| \

	)

329 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

331 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
è|| \

	)

332 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

334 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
è|| \

	)

335 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

337 
	#IS_MPU_TEX_LEVEL
(
TYPE
è(((TYPEè=ð
MPU_TEX_LEVEL0
è|| \

	)

338 ((
TYPE
è=ð
MPU_TEX_LEVEL1
) || \

339 ((
TYPE
è=ð
MPU_TEX_LEVEL2
))

341 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
è|| \

	)

342 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

343 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

344 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

345 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

346 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

348 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
è|| \

	)

349 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

350 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

351 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

352 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

353 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

354 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

355 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

357 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_32B
è|| \

	)

358 ((
SIZE
è=ð
MPU_REGION_SIZE_64B
) || \

359 ((
SIZE
è=ð
MPU_REGION_SIZE_128B
) || \

360 ((
SIZE
è=ð
MPU_REGION_SIZE_256B
) || \

361 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

362 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

363 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

364 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

365 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

366 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

367 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

368 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

369 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

370 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

371 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

372 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

373 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

374 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

375 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

376 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

377 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

378 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

379 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

380 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

381 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

382 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

383 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

384 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

386 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FF)

	)

403 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h

21 #iâdeà
STM32F4xx_HAL_CRC_H


22 
	#STM32F4xx_HAL_CRC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
HAL_CRC_STATE_RESET
 = 0x00U,

50 
HAL_CRC_STATE_READY
 = 0x01U,

51 
HAL_CRC_STATE_BUSY
 = 0x02U,

52 
HAL_CRC_STATE_TIMEOUT
 = 0x03U,

53 
HAL_CRC_STATE_ERROR
 = 0x04U

54 } 
	tHAL_CRC_S‹Ty³Def
;

62 
CRC_Ty³Def
 *
In¡ªû
;

64 
HAL_LockTy³Def
 
Lock
;

66 
__IO
 
HAL_CRC_S‹Ty³Def
 
S‹
;

68 } 
	tCRC_HªdËTy³Def
;

91 
	#__HAL_CRC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CRC_STATE_RESET
)

	)

98 
	#__HAL_CRC_DR_RESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRC_CR_RESET
)

	)

107 
	#__HAL_CRC_SET_IDR
(
__HANDLE__
, 
__VALUE__
è(
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
IDR
, (__VALUE__)))

	)

115 
	#__HAL_CRC_GET_IDR
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
IDR
è& 
CRC_IDR_IDR
)

	)

139 
HAL_StusTy³Def
 
HAL_CRC_In™
(
CRC_HªdËTy³Def
 *
hüc
);

140 
HAL_StusTy³Def
 
HAL_CRC_DeIn™
(
CRC_HªdËTy³Def
 *
hüc
);

141 
HAL_CRC_M¥In™
(
CRC_HªdËTy³Def
 *
hüc
);

142 
HAL_CRC_M¥DeIn™
(
CRC_HªdËTy³Def
 *
hüc
);

151 
ušt32_t
 
HAL_CRC_AccumuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

152 
ušt32_t
 
HAL_CRC_C®cuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

161 
HAL_CRC_S‹Ty³Def
 
HAL_CRC_G‘S‹
(
CRC_HªdËTy³Def
 *
hüc
);

178 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h

22 #iâdeà
__STM32F4xx_HAL_DEF


23 
	#__STM32F4xx_HAL_DEF


	)

25 #ifdeà
__ýlu¥lus


30 
	~"¡m32f4xx.h
"

31 
	~"Legacy/¡m32_h®_Ëgacy.h
"

32 
	~<¡ddef.h
>

41 
HAL_OK
 = 0x00U,

42 
HAL_ERROR
 = 0x01U,

43 
HAL_BUSY
 = 0x02U,

44 
HAL_TIMEOUT
 = 0x03U

45 } 
	tHAL_StusTy³Def
;

52 
HAL_UNLOCKED
 = 0x00U,

53 
HAL_LOCKED
 = 0x01U

54 } 
	tHAL_LockTy³Def
;

58 
	#UNUSED
(
X
è()X

	)

60 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

62 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è=ð(BIT))

	)

63 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð0U)

	)

65 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
è\

	)

67 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

68 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

86 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0U)

	)

88 #ià(
USE_RTOS
 == 1U)

92 
	#__HAL_LOCK
(
__HANDLE__
è\

	)

94 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

96  
HAL_BUSY
; \

100 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

104 
	#__HAL_UNLOCK
(
__HANDLE__
è\

	)

106 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

110 #ià
defšed
 ( 
__GNUC__
 ) && !defšed (
__CC_ARM
)

111 #iâdeà
__w—k


112 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

114 #iâdeà
__·cked


115 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

121 #ià
defšed
 ( 
__GNUC__
 ) && !defšed (
__CC_ARM
)

122 #iâdeà
__ALIGN_END


123 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

125 #iâdeà
__ALIGN_BEGIN


126 
	#__ALIGN_BEGIN


	)

129 #iâdeà
__ALIGN_END


130 
	#__ALIGN_END


	)

132 #iâdeà
__ALIGN_BEGIN


133 #ià
defšed
 (
__CC_ARM
)

134 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

135 #–ià
defšed
 (
__ICCARM__
)

136 
	#__ALIGN_BEGIN


	)

145 #ià
defšed
 ( 
__CC_ARM
 )

155 
	#__RAM_FUNC


	)

157 #–ià
defšed
 ( 
__ICCARM__
 )

162 
	#__RAM_FUNC
 
__¿mfunc


	)

164 #–ià
defšed
 ( 
__GNUC__
 )

170 
	#__RAM_FUNC
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

177 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

181 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

183 #–ià
defšed
 ( 
__ICCARM__
 )

187 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

191 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h

21 #iâdeà
__STM32F4xx_HAL_DMA_H


22 
	#__STM32F4xx_HAL_DMA_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

51 
ušt32_t
 
ChªÃl
;

54 
ušt32_t
 
DœeùiÚ
;

58 
ušt32_t
 
P”hInc
;

61 
ušt32_t
 
MemInc
;

64 
ušt32_t
 
P”hD©aAlignm’t
;

67 
ušt32_t
 
MemD©aAlignm’t
;

70 
ušt32_t
 
Mode
;

75 
ušt32_t
 
PriÜ™y
;

78 
ušt32_t
 
FIFOMode
;

83 
ušt32_t
 
FIFOTh»shÞd
;

86 
ušt32_t
 
MemBur¡
;

92 
ušt32_t
 
P”hBur¡
;

97 }
	tDMA_In™Ty³Def
;

105 
HAL_DMA_STATE_RESET
 = 0x00U,

106 
HAL_DMA_STATE_READY
 = 0x01U,

107 
HAL_DMA_STATE_BUSY
 = 0x02U,

108 
HAL_DMA_STATE_TIMEOUT
 = 0x03U,

109 
HAL_DMA_STATE_ERROR
 = 0x04U,

110 
HAL_DMA_STATE_ABORT
 = 0x05U,

111 }
	tHAL_DMA_S‹Ty³Def
;

118 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

119 
HAL_DMA_HALF_TRANSFER
 = 0x01U

120 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

127 
HAL_DMA_XFER_CPLT_CB_ID
 = 0x00U,

128 
HAL_DMA_XFER_HALFCPLT_CB_ID
 = 0x01U,

129 
HAL_DMA_XFER_M1CPLT_CB_ID
 = 0x02U,

130 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
 = 0x03U,

131 
HAL_DMA_XFER_ERROR_CB_ID
 = 0x04U,

132 
HAL_DMA_XFER_ABORT_CB_ID
 = 0x05U,

133 
HAL_DMA_XFER_ALL_CB_ID
 = 0x06U

134 }
	tHAL_DMA_C®lbackIDTy³Def
;

139 
	s__DMA_HªdËTy³Def


141 
DMA_SŒ—m_Ty³Def
 *
In¡ªû
;

143 
DMA_In™Ty³Def
 
In™
;

145 
HAL_LockTy³Def
 
Lock
;

147 
__IO
 
HAL_DMA_S‹Ty³Def
 
S‹
;

149 *
P¬’t
;

151 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

153 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

155 (* 
XãrM1C¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

157 (* 
XãrM1H®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

159 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

161 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

163 
__IO
 
ušt32_t
 
E¼ÜCode
;

165 
ušt32_t
 
SŒ—mBa£Add»ss
;

167 
ušt32_t
 
SŒ—mIndex
;

169 }
	tDMA_HªdËTy³Def
;

186 
	#HAL_DMA_ERROR_NONE
 0x00000000U

	)

187 
	#HAL_DMA_ERROR_TE
 0x00000001U

	)

188 
	#HAL_DMA_ERROR_FE
 0x00000002U

	)

189 
	#HAL_DMA_ERROR_DME
 0x00000004U

	)

190 
	#HAL_DMA_ERROR_TIMEOUT
 0x00000020U

	)

191 
	#HAL_DMA_ERROR_PARAM
 0x00000040U

	)

192 
	#HAL_DMA_ERROR_NO_XFER
 0x00000080U

	)

193 
	#HAL_DMA_ERROR_NOT_SUPPORTED
 0x00000100U

	)

202 
	#DMA_CHANNEL_0
 0x00000000U

	)

203 
	#DMA_CHANNEL_1
 0x02000000U

	)

204 
	#DMA_CHANNEL_2
 0x04000000U

	)

205 
	#DMA_CHANNEL_3
 0x06000000U

	)

206 
	#DMA_CHANNEL_4
 0x08000000U

	)

207 
	#DMA_CHANNEL_5
 0x0A000000U

	)

208 
	#DMA_CHANNEL_6
 0x0C000000U

	)

209 
	#DMA_CHANNEL_7
 0x0E000000U

	)

210 #ià
defšed
 (
DMA_SxCR_CHSEL_3
)

211 
	#DMA_CHANNEL_8
 0x10000000U

	)

212 
	#DMA_CHANNEL_9
 0x12000000U

	)

213 
	#DMA_CHANNEL_10
 0x14000000U

	)

214 
	#DMA_CHANNEL_11
 0x16000000U

	)

215 
	#DMA_CHANNEL_12
 0x18000000U

	)

216 
	#DMA_CHANNEL_13
 0x1A000000U

	)

217 
	#DMA_CHANNEL_14
 0x1C000000U

	)

218 
	#DMA_CHANNEL_15
 0x1E000000U

	)

228 
	#DMA_PERIPH_TO_MEMORY
 0x00000000U

	)

229 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_SxCR_DIR_0
è

	)

230 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)
DMA_SxCR_DIR_1
è

	)

239 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_PINC
è

	)

240 
	#DMA_PINC_DISABLE
 0x00000000U

	)

249 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_MINC
è

	)

250 
	#DMA_MINC_DISABLE
 0x00000000U

	)

259 
	#DMA_PDATAALIGN_BYTE
 0x00000000U

	)

260 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_0
è

	)

261 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_1
è

	)

270 
	#DMA_MDATAALIGN_BYTE
 0x00000000U

	)

271 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_0
è

	)

272 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_1
è

	)

281 
	#DMA_NORMAL
 0x00000000U

	)

282 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_SxCR_CIRC
è

	)

283 
	#DMA_PFCTRL
 ((
ušt32_t
)
DMA_SxCR_PFCTRL
è

	)

292 
	#DMA_PRIORITY_LOW
 0x00000000U

	)

293 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_SxCR_PL_0
è

	)

294 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL_1
è

	)

295 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL
è

	)

304 
	#DMA_FIFOMODE_DISABLE
 0x00000000U

	)

305 
	#DMA_FIFOMODE_ENABLE
 ((
ušt32_t
)
DMA_SxFCR_DMDIS
è

	)

314 
	#DMA_FIFO_THRESHOLD_1QUARTERFULL
 0x00000000U

	)

315 
	#DMA_FIFO_THRESHOLD_HALFFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_0
è

	)

316 
	#DMA_FIFO_THRESHOLD_3QUARTERSFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_1
è

	)

317 
	#DMA_FIFO_THRESHOLD_FULL
 ((
ušt32_t
)
DMA_SxFCR_FTH
è

	)

326 
	#DMA_MBURST_SINGLE
 0x00000000U

	)

327 
	#DMA_MBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_MBURST_0
)

	)

328 
	#DMA_MBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_MBURST_1
)

	)

329 
	#DMA_MBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_MBURST
)

	)

338 
	#DMA_PBURST_SINGLE
 0x00000000U

	)

339 
	#DMA_PBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_PBURST_0
)

	)

340 
	#DMA_PBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_PBURST_1
)

	)

341 
	#DMA_PBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_PBURST
)

	)

350 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_SxCR_TCIE
)

	)

351 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_SxCR_HTIE
)

	)

352 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_SxCR_TEIE
)

	)

353 
	#DMA_IT_DME
 ((
ušt32_t
)
DMA_SxCR_DMEIE
)

	)

354 
	#DMA_IT_FE
 0x00000080U

	)

363 
	#DMA_FLAG_FEIF0_4
 0x00000001U

	)

364 
	#DMA_FLAG_DMEIF0_4
 0x00000004U

	)

365 
	#DMA_FLAG_TEIF0_4
 0x00000008U

	)

366 
	#DMA_FLAG_HTIF0_4
 0x00000010U

	)

367 
	#DMA_FLAG_TCIF0_4
 0x00000020U

	)

368 
	#DMA_FLAG_FEIF1_5
 0x00000040U

	)

369 
	#DMA_FLAG_DMEIF1_5
 0x00000100U

	)

370 
	#DMA_FLAG_TEIF1_5
 0x00000200U

	)

371 
	#DMA_FLAG_HTIF1_5
 0x00000400U

	)

372 
	#DMA_FLAG_TCIF1_5
 0x00000800U

	)

373 
	#DMA_FLAG_FEIF2_6
 0x00010000U

	)

374 
	#DMA_FLAG_DMEIF2_6
 0x00040000U

	)

375 
	#DMA_FLAG_TEIF2_6
 0x00080000U

	)

376 
	#DMA_FLAG_HTIF2_6
 0x00100000U

	)

377 
	#DMA_FLAG_TCIF2_6
 0x00200000U

	)

378 
	#DMA_FLAG_FEIF3_7
 0x00400000U

	)

379 
	#DMA_FLAG_DMEIF3_7
 0x01000000U

	)

380 
	#DMA_FLAG_TEIF3_7
 0x02000000U

	)

381 
	#DMA_FLAG_HTIF3_7
 0x04000000U

	)

382 
	#DMA_FLAG_TCIF3_7
 0x08000000U

	)

397 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

411 
	#__HAL_DMA_GET_FS
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
FCR
 & (
DMA_SxFCR_FS
)))

	)

418 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DMA_SxCR_EN
)

	)

425 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DMA_SxCR_EN
)

	)

434 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

435 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

436 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

437 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

438 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

439 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

440 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

441 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

442 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

443 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

444 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

445 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

446 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

447 
DMA_FLAG_TCIF3_7
)

454 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

455 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

456 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

457 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

458 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

459 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

460 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

461 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

462 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

463 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

464 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

465 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

466 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

467 
DMA_FLAG_HTIF3_7
)

474 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

475 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

476 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

477 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

478 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

479 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

480 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

481 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

482 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

483 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

484 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

485 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

486 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

487 
DMA_FLAG_TEIF3_7
)

494 
	#__HAL_DMA_GET_FE_FLAG_INDEX
(
__HANDLE__
)\

	)

495 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

496 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

497 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

498 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

499 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

500 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

501 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

502 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

503 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

504 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

505 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

506 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

507 
DMA_FLAG_FEIF3_7
)

514 
	#__HAL_DMA_GET_DME_FLAG_INDEX
(
__HANDLE__
)\

	)

515 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

516 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

517 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

518 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

519 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

520 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

521 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

522 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

523 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

524 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

525 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

526 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

527 
DMA_FLAG_DMEIF3_7
)

542 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

	)

543 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HISR
 & (
__FLAG__
)) :\

544 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LISR
 & (
__FLAG__
)) :\

545 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HISR
 & (
__FLAG__
)è: (DMA1->
LISR
 & (__FLAG__)))

560 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è\

	)

561 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HIFCR
 = (
__FLAG__
)) :\

562 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LIFCR
 = (
__FLAG__
)) :\

563 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HIFCR
 = (
__FLAG__
)è: (DMA1->
LIFCR
 = (__FLAG__)))

577 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

	)

578 ((
__HANDLE__
)->
In¡ªû
->
CR
 |ð(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 |= (__INTERRUPT__)))

592 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

	)

593 ((
__HANDLE__
)->
In¡ªû
->
CR
 &ð~(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 &= ~(__INTERRUPT__)))

607 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

	)

608 ((
__HANDLE__
)->
In¡ªû
->
CR
 & (
__INTERRUPT__
)) : \

609 ((
__HANDLE__
)->
In¡ªû
->
FCR
 & (
__INTERRUPT__
)))

628 
	#__HAL_DMA_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
NDTR
 = (
ušt16_t
)(__COUNTER__))

	)

636 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
NDTR
)

	)

640 
	~"¡m32f4xx_h®_dma_ex.h
"

653 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

654 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
);

663 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

664 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

665 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

666 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

667 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_Lev–Com¶‘eTy³Def
 
Com¶‘eLev–
, 
ušt32_t
 
Timeout
);

668 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

669 
HAL_StusTy³Def
 
HAL_DMA_CËªC®lbacks
(
DMA_HªdËTy³Def
 *
hdma
);

670 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)(DMA_HªdËTy³Deà*
_hdma
));

671 
HAL_StusTy³Def
 
HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
);

681 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

682 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

703 #ià
defšed
 (
DMA_SxCR_CHSEL_3
)

704 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
è|| \

	)

705 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

706 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

707 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

708 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

709 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

710 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

711 ((
CHANNEL
è=ð
DMA_CHANNEL_7
) || \

712 ((
CHANNEL
è=ð
DMA_CHANNEL_8
) || \

713 ((
CHANNEL
è=ð
DMA_CHANNEL_9
) || \

714 ((
CHANNEL
è=ð
DMA_CHANNEL_10
)|| \

715 ((
CHANNEL
è=ð
DMA_CHANNEL_11
)|| \

716 ((
CHANNEL
è=ð
DMA_CHANNEL_12
)|| \

717 ((
CHANNEL
è=ð
DMA_CHANNEL_13
)|| \

718 ((
CHANNEL
è=ð
DMA_CHANNEL_14
)|| \

719 ((
CHANNEL
è=ð
DMA_CHANNEL_15
))

721 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
è|| \

	)

722 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

723 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

724 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

725 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

726 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

727 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

728 ((
CHANNEL
è=ð
DMA_CHANNEL_7
))

731 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

	)

732 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

733 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

735 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x01Uè&& ((SIZEè< 0x10000U))

	)

737 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
è|| \

	)

738 ((
STATE
è=ð
DMA_PINC_DISABLE
))

740 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
è|| \

	)

741 ((
STATE
è=ð
DMA_MINC_DISABLE
))

743 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
è|| \

	)

744 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

745 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

747 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
è|| \

	)

748 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

749 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

751 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

	)

752 ((
MODE
è=ð
DMA_CIRCULAR
) || \

753 ((
MODE
è=ð
DMA_PFCTRL
))

755 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

	)

756 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

757 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

758 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

760 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ð
DMA_FIFOMODE_DISABLE
 ) || \

	)

761 ((
STATE
è=ð
DMA_FIFOMODE_ENABLE
))

763 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
DMA_FIFO_THRESHOLD_1QUARTERFULL
 ) || \

	)

764 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_HALFFULL
) || \

765 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_3QUARTERSFULL
) || \

766 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_FULL
))

768 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ð
DMA_MBURST_SINGLE
è|| \

	)

769 ((
BURST
è=ð
DMA_MBURST_INC4
) || \

770 ((
BURST
è=ð
DMA_MBURST_INC8
) || \

771 ((
BURST
è=ð
DMA_MBURST_INC16
))

773 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ð
DMA_PBURST_SINGLE
è|| \

	)

774 ((
BURST
è=ð
DMA_PBURST_INC4
) || \

775 ((
BURST
è=ð
DMA_PBURST_INC8
) || \

776 ((
BURST
è=ð
DMA_PBURST_INC16
))

798 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h

21 #iâdeà
__STM32F4xx_HAL_DMA_EX_H


22 
	#__STM32F4xx_HAL_DMA_EX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

50 
MEMORY0
 = 0x00U,

51 
MEMORY1
 = 0x01U

52 }
	tHAL_DMA_MemÜyTy³Def
;

70 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

71 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

72 
HAL_StusTy³Def
 
HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
);

98 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h

21 #iâdeà
STM32f4xx_HAL_EXTI_H


22 
	#STM32f4xx_HAL_EXTI_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

47 
HAL_EXTI_COMMON_CB_ID
 = 0x00U,

48 
HAL_EXTI_RISING_CB_ID
 = 0x01U,

49 
HAL_EXTI_FALLING_CB_ID
 = 0x02U,

50 } 
	tEXTI_C®lbackIDTy³Def
;

57 
ušt32_t
 
Lše
;

58 (* 
RisšgC®lback
)();

59 (* 
F®lšgC®lback
)();

60 } 
	tEXTI_HªdËTy³Def
;

67 
ušt32_t
 
Lše
;

69 
ušt32_t
 
Mode
;

71 
ušt32_t
 
Trigg”
;

73 } 
	tEXTI_CÚfigTy³Def
;

87 
	#EXTI_LINE_0
 
EXTI_IMR_IM0


	)

88 
	#EXTI_LINE_1
 
EXTI_IMR_IM1


	)

89 
	#EXTI_LINE_2
 
EXTI_IMR_IM2


	)

90 
	#EXTI_LINE_3
 
EXTI_IMR_IM3


	)

91 
	#EXTI_LINE_4
 
EXTI_IMR_IM4


	)

92 
	#EXTI_LINE_5
 
EXTI_IMR_IM5


	)

93 
	#EXTI_LINE_6
 
EXTI_IMR_IM6


	)

94 
	#EXTI_LINE_7
 
EXTI_IMR_IM7


	)

95 
	#EXTI_LINE_8
 
EXTI_IMR_IM8


	)

96 
	#EXTI_LINE_9
 
EXTI_IMR_IM9


	)

97 
	#EXTI_LINE_10
 
EXTI_IMR_IM10


	)

98 
	#EXTI_LINE_11
 
EXTI_IMR_IM11


	)

99 
	#EXTI_LINE_12
 
EXTI_IMR_IM12


	)

100 
	#EXTI_LINE_13
 
EXTI_IMR_IM13


	)

101 
	#EXTI_LINE_14
 
EXTI_IMR_IM14


	)

102 
	#EXTI_LINE_15
 
EXTI_IMR_IM15


	)

103 
	#EXTI_LINE_16
 
EXTI_IMR_IM16


	)

104 
	#EXTI_LINE_17
 
EXTI_IMR_IM17


	)

105 
	#EXTI_LINE_18
 
EXTI_IMR_IM18


	)

106 
	#EXTI_LINE_19
 
EXTI_IMR_IM19


	)

107 
	#EXTI_LINE_20
 
EXTI_IMR_IM20


	)

108 
	#EXTI_LINE_21
 
EXTI_IMR_IM21


	)

109 
	#EXTI_LINE_22
 
EXTI_IMR_IM22


	)

118 
	#EXTI_MODE_INTERRUPT
 0x00000000U

	)

119 
	#EXTI_MODE_EVENT
 0x00000004U

	)

128 
	#EXTI_TRIGGER_RISING
 0x00000008U

	)

129 
	#EXTI_TRIGGER_FALLING
 0x0000000CU

	)

130 
	#EXTI_TRIGGER_RISING_FALLING
 0x00000010U

	)

155 
	#EXTI_MODE_MASK
 (
EXTI_MODE_EVENT
 | 
EXTI_MODE_INTERRUPT
)

	)

160 
	#EXTI_TRIGGER_MASK
 (
EXTI_TRIGGER_RISING
 | 
EXTI_TRIGGER_FALLING
 | 
EXTI_TRIGGER_RISING_FALLING
)

	)

165 
	#EXTI_LINE_NB
 23UL

	)

175 
	#IS_EXTI_LINE
(
__LINE__
è(((__LINE__è=ð
EXTI_LINE_0
è|| \

	)

176 ((
__LINE__
è=ð
EXTI_LINE_1
) || \

177 ((
__LINE__
è=ð
EXTI_LINE_2
) || \

178 ((
__LINE__
è=ð
EXTI_LINE_3
) || \

179 ((
__LINE__
è=ð
EXTI_LINE_4
) || \

180 ((
__LINE__
è=ð
EXTI_LINE_5
) || \

181 ((
__LINE__
è=ð
EXTI_LINE_6
) || \

182 ((
__LINE__
è=ð
EXTI_LINE_7
) || \

183 ((
__LINE__
è=ð
EXTI_LINE_8
) || \

184 ((
__LINE__
è=ð
EXTI_LINE_9
) || \

185 ((
__LINE__
è=ð
EXTI_LINE_10
) || \

186 ((
__LINE__
è=ð
EXTI_LINE_11
) || \

187 ((
__LINE__
è=ð
EXTI_LINE_12
) || \

188 ((
__LINE__
è=ð
EXTI_LINE_13
) || \

189 ((
__LINE__
è=ð
EXTI_LINE_14
) || \

190 ((
__LINE__
è=ð
EXTI_LINE_15
) || \

191 ((
__LINE__
è=ð
EXTI_LINE_16
) || \

192 ((
__LINE__
è=ð
EXTI_LINE_17
) || \

193 ((
__LINE__
è=ð
EXTI_LINE_18
) || \

194 ((
__LINE__
è=ð
EXTI_LINE_19
) || \

195 ((
__LINE__
è=ð
EXTI_LINE_20
) || \

196 ((
__LINE__
è=ð
EXTI_LINE_21
) || \

197 ((
__LINE__
è=ð
EXTI_LINE_22
))

199 
	#IS_EXTI_MODE
(
__LINE__
è((((__LINE__è& ~
EXTI_MODE_MASK
è=ð0x00U))

	)

201 
	#IS_EXTI_TRIGGER
(
__LINE__
è(((__LINE__è& ~
EXTI_TRIGGER_MASK
è=ð0x00U)

	)

203 
	#IS_EXTI_PENDING_EDGE
(
__LINE__
è(((__LINE__è=ð
EXTI_TRIGGER_FALLING
è|| \

	)

204 ((
__LINE__
è=ð
EXTI_TRIGGER_RISING
) || \

205 ((
__LINE__
è=ð
EXTI_TRIGGER_RISING_FALLING
))

207 
	#IS_EXTI_GPIO_PIN
(
__PIN__
è((__PIN__è< 16U)

	)

223 
HAL_StusTy³Def
 
HAL_EXTI_S‘CÚfigLše
(
EXTI_HªdËTy³Def
 *
hexti
, 
EXTI_CÚfigTy³Def
 *
pExtiCÚfig
);

224 
HAL_StusTy³Def
 
HAL_EXTI_G‘CÚfigLše
(
EXTI_HªdËTy³Def
 *
hexti
, 
EXTI_CÚfigTy³Def
 *
pExtiCÚfig
);

225 
HAL_StusTy³Def
 
HAL_EXTI_CË¬CÚfigLše
(
EXTI_HªdËTy³Def
 *
hexti
);

226 
HAL_StusTy³Def
 
HAL_EXTI_Regi¡”C®lback
(
EXTI_HªdËTy³Def
 *
hexti
, 
EXTI_C®lbackIDTy³Def
 
C®lbackID
, (*
pP’dšgCbâ
)());

227 
HAL_StusTy³Def
 
HAL_EXTI_G‘HªdË
(
EXTI_HªdËTy³Def
 *
hexti
, 
ušt32_t
 
ExtiLše
);

237 
HAL_EXTI_IRQHªdËr
(
EXTI_HªdËTy³Def
 *
hexti
);

238 
ušt32_t
 
HAL_EXTI_G‘P’dšg
(
EXTI_HªdËTy³Def
 *
hexti
, ušt32_ˆ
Edge
);

239 
HAL_EXTI_CË¬P’dšg
(
EXTI_HªdËTy³Def
 *
hexti
, 
ušt32_t
 
Edge
);

240 
HAL_EXTI_G’”©eSWI
(
EXTI_HªdËTy³Def
 *
hexti
);

258 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h

21 #iâdeà
__STM32F4xx_HAL_FLASH_H


22 
	#__STM32F4xx_HAL_FLASH_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
FLASH_PROC_NONE
 = 0U,

50 
FLASH_PROC_SECTERASE
,

51 
FLASH_PROC_MASSERASE
,

52 
FLASH_PROC_PROGRAM


53 } 
	tFLASH_Proûdu»Ty³Def
;

60 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

62 
__IO
 
ušt32_t
 
NbSeùÜsToE¿£
;

64 
__IO
 
ušt8_t
 
VÞgeFÜE¿£
;

66 
__IO
 
ušt32_t
 
SeùÜ
;

68 
__IO
 
ušt32_t
 
Bªk
;

70 
__IO
 
ušt32_t
 
Add»ss
;

72 
HAL_LockTy³Def
 
Lock
;

74 
__IO
 
ušt32_t
 
E¼ÜCode
;

76 }
	tFLASH_ProûssTy³Def
;

90 
	#HAL_FLASH_ERROR_NONE
 0x00000000U

	)

91 
	#HAL_FLASH_ERROR_RD
 0x00000001U

	)

92 
	#HAL_FLASH_ERROR_PGS
 0x00000002U

	)

93 
	#HAL_FLASH_ERROR_PGP
 0x00000004U

	)

94 
	#HAL_FLASH_ERROR_PGA
 0x00000008U

	)

95 
	#HAL_FLASH_ERROR_WRP
 0x00000010U

	)

96 
	#HAL_FLASH_ERROR_OPERATION
 0x00000020U

	)

104 
	#FLASH_TYPEPROGRAM_BYTE
 0x00000000U

	)

105 
	#FLASH_TYPEPROGRAM_HALFWORD
 0x00000001U

	)

106 
	#FLASH_TYPEPROGRAM_WORD
 0x00000002U

	)

107 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 0x00000003U

	)

116 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

117 
	#FLASH_FLAG_OPERR
 
FLASH_SR_SOP


	)

118 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

119 
	#FLASH_FLAG_PGAERR
 
FLASH_SR_PGAERR


	)

120 
	#FLASH_FLAG_PGPERR
 
FLASH_SR_PGPERR


	)

121 
	#FLASH_FLAG_PGSERR
 
FLASH_SR_PGSERR


	)

122 #ià
defšed
(
FLASH_SR_RDERR
)

123 
	#FLASH_FLAG_RDERR
 
FLASH_SR_RDERR


	)

125 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

134 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

135 
	#FLASH_IT_ERR
 0x02000000U

	)

143 
	#FLASH_PSIZE_BYTE
 0x00000000U

	)

144 
	#FLASH_PSIZE_HALF_WORD
 0x00000100U

	)

145 
	#FLASH_PSIZE_WORD
 0x00000200U

	)

146 
	#FLASH_PSIZE_DOUBLE_WORD
 0x00000300U

	)

147 
	#CR_PSIZE_MASK
 0xFFFFFCFFU

	)

155 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

156 
	#FLASH_KEY1
 0x45670123U

	)

157 
	#FLASH_KEY2
 0xCDEF89ABU

	)

158 
	#FLASH_OPT_KEY1
 0x08192A3BU

	)

159 
	#FLASH_OPT_KEY2
 0x4C5D6E7FU

	)

178 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(*(
__IO
 
ušt8_t
 *)
ACR_BYTE0_ADDRESS
 = (ušt8_t)(__LATENCY__))

	)

185 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

191 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTEN
)

	)

197 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTEN
))

	)

203 
	#__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_ICEN
)

	)

209 
	#__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_ICEN
))

	)

215 
	#__HAL_FLASH_DATA_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_DCEN
)

	)

221 
	#__HAL_FLASH_DATA_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_DCEN
))

	)

228 
	#__HAL_FLASH_INSTRUCTION_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_ICRST
; \

	)

229 
FLASH
->
ACR
 &ð~
FLASH_ACR_ICRST
; \

237 
	#__HAL_FLASH_DATA_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_DCRST
; \

	)

238 
FLASH
->
ACR
 &ð~
FLASH_ACR_DCRST
; \

248 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 |ð(__INTERRUPT__))

	)

258 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 &ð~(
ušt32_t
)(__INTERRUPT__))

	)

275 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è((
FLASH
->
SR
 & (__FLAG__)))

	)

291 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
è(
FLASH
->
SR
 = (__FLAG__))

	)

297 
	~"¡m32f4xx_h®_æash_ex.h
"

298 
	~"¡m32f4xx_h®_æash_¿mfunc.h
"

308 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

309 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

311 
HAL_FLASH_IRQHªdËr
();

313 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

314 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

323 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

324 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

325 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

326 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

328 
HAL_StusTy³Def
 
HAL_FLASH_OB_Launch
();

337 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

338 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

363 
	#ACR_BYTE0_ADDRESS
 0x40023C00U

	)

367 
	#OPTCR_BYTE0_ADDRESS
 0x40023C14U

	)

371 
	#OPTCR_BYTE1_ADDRESS
 0x40023C15U

	)

375 
	#OPTCR_BYTE2_ADDRESS
 0x40023C16U

	)

379 
	#OPTCR_BYTE3_ADDRESS
 0x40023C17U

	)

393 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
)(((VALUEè=ð
FLASH_TYPEPROGRAM_BYTE
è|| \

	)

394 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_HALFWORD
) || \

395 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

396 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

422 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h

21 #iâdeà
__STM32F4xx_HAL_FLASH_EX_H


22 
	#__STM32F4xx_HAL_FLASH_EX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
ušt32_t
 
Ty³E¿£
;

52 
ušt32_t
 
Bªks
;

55 
ušt32_t
 
SeùÜ
;

58 
ušt32_t
 
NbSeùÜs
;

61 
ušt32_t
 
VÞgeRªge
;

64 } 
	tFLASH_E¿£In™Ty³Def
;

71 
ušt32_t
 
O±iÚTy³
;

74 
ušt32_t
 
WRPS‹
;

77 
ušt32_t
 
WRPSeùÜ
;

80 
ušt32_t
 
Bªks
;

83 
ušt32_t
 
RDPLev–
;

86 
ušt32_t
 
BORLev–
;

89 
ušt8_t
 
USERCÚfig
;

91 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

96 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

97 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

98 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

99 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

100 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

103 
ušt32_t
 
O±iÚTy³
;

106 
ušt32_t
 
PCROPS‹
;

109 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

110 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

111 
ušt16_t
 
SeùÜs
;

114 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

116 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

117 
ušt32_t
 
Bªks
;

120 
ušt16_t
 
SeùÜsBªk1
;

123 
ušt16_t
 
SeùÜsBªk2
;

126 
ušt8_t
 
BoÙCÚfig
;

130 }
	tFLASH_AdvOBProg¿mIn™Ty³Def
;

132 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

146 
	#FLASH_TYPEERASE_SECTORS
 0x00000000U

	)

147 
	#FLASH_TYPEERASE_MASSERASE
 0x00000001U

	)

155 
	#FLASH_VOLTAGE_RANGE_1
 0x00000000U

	)

156 
	#FLASH_VOLTAGE_RANGE_2
 0x00000001U

	)

157 
	#FLASH_VOLTAGE_RANGE_3
 0x00000002U

	)

158 
	#FLASH_VOLTAGE_RANGE_4
 0x00000003U

	)

166 
	#OB_WRPSTATE_DISABLE
 0x00000000U

	)

167 
	#OB_WRPSTATE_ENABLE
 0x00000001U

	)

175 
	#OPTIONBYTE_WRP
 0x00000001U

	)

176 
	#OPTIONBYTE_RDP
 0x00000002U

	)

177 
	#OPTIONBYTE_USER
 0x00000004U

	)

178 
	#OPTIONBYTE_BOR
 0x00000008U

	)

186 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xAA)

	)

187 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0x55)

	)

188 
	#OB_RDP_LEVEL_2
 ((
ušt8_t
)0xCCè

	)

197 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

198 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

206 
	#OB_STOP_NO_RST
 ((
ušt8_t
)0x40è

	)

207 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

216 
	#OB_STDBY_NO_RST
 ((
ušt8_t
)0x80è

	)

217 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

225 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

226 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

227 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

228 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

233 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

234 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

235 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

236 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

237 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

241 
	#OB_PCROP_STATE_DISABLE
 0x00000000U

	)

242 
	#OB_PCROP_STATE_ENABLE
 0x00000001U

	)

247 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

248 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

253 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

254 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

255 
	#OPTIONBYTE_PCROP
 0x00000001U

	)

256 
	#OPTIONBYTE_BOOTCONFIG
 0x00000002U

	)

259 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

260 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

261 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

262 
defšed
(
STM32F423xx
)

263 
	#OPTIONBYTE_PCROP
 0x00000001U

	)

265 
STM32F413xx
 || 
STM32F423xx
 */

274 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

275 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

276 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

277 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

278 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

279 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

280 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

281 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

282 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

283 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

284 
	#FLASH_LATENCY_8
 
FLASH_ACR_LATENCY_8WS


	)

285 
	#FLASH_LATENCY_9
 
FLASH_ACR_LATENCY_9WS


	)

286 
	#FLASH_LATENCY_10
 
FLASH_ACR_LATENCY_10WS


	)

287 
	#FLASH_LATENCY_11
 
FLASH_ACR_LATENCY_11WS


	)

288 
	#FLASH_LATENCY_12
 
FLASH_ACR_LATENCY_12WS


	)

289 
	#FLASH_LATENCY_13
 
FLASH_ACR_LATENCY_13WS


	)

290 
	#FLASH_LATENCY_14
 
FLASH_ACR_LATENCY_14WS


	)

291 
	#FLASH_LATENCY_15
 
FLASH_ACR_LATENCY_15WS


	)

296 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

297 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

298 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

299 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

301 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

302 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

303 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

304 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

305 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

306 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

307 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

308 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

310 
STM32F413xx
 || 
STM32F423xx
 */

321 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

322 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

323 
	#FLASH_BANK_1
 1U

	)

324 
	#FLASH_BANK_2
 2U

	)

325 
	#FLASH_BANK_BOTH
 ((
ušt32_t
)
FLASH_BANK_1
 | 
FLASH_BANK_2
è

	)

328 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

329 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

330 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

331 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

332 
defšed
(
STM32F423xx
)

333 
	#FLASH_BANK_1
 1U

	)

335 
STM32F413xx
 || 
STM32F423xx
 */

343 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

344 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

345 
	#FLASH_MER_BIT
 (
FLASH_CR_MER1
 | 
FLASH_CR_MER2
è

	)

348 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

349 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

350 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

351 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

352 
defšed
(
STM32F423xx
)

353 
	#FLASH_MER_BIT
 (
FLASH_CR_MER
è

	)

355 
STM32F413xx
 || 
STM32F423xx
 */

364 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

365 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

366 
	#FLASH_SECTOR_0
 0U

	)

367 
	#FLASH_SECTOR_1
 1U

	)

368 
	#FLASH_SECTOR_2
 2U

	)

369 
	#FLASH_SECTOR_3
 3U

	)

370 
	#FLASH_SECTOR_4
 4U

	)

371 
	#FLASH_SECTOR_5
 5U

	)

372 
	#FLASH_SECTOR_6
 6U

	)

373 
	#FLASH_SECTOR_7
 7U

	)

374 
	#FLASH_SECTOR_8
 8U

	)

375 
	#FLASH_SECTOR_9
 9U

	)

376 
	#FLASH_SECTOR_10
 10U

	)

377 
	#FLASH_SECTOR_11
 11U

	)

378 
	#FLASH_SECTOR_12
 12U

	)

379 
	#FLASH_SECTOR_13
 13U

	)

380 
	#FLASH_SECTOR_14
 14U

	)

381 
	#FLASH_SECTOR_15
 15U

	)

382 
	#FLASH_SECTOR_16
 16U

	)

383 
	#FLASH_SECTOR_17
 17U

	)

384 
	#FLASH_SECTOR_18
 18U

	)

385 
	#FLASH_SECTOR_19
 19U

	)

386 
	#FLASH_SECTOR_20
 20U

	)

387 
	#FLASH_SECTOR_21
 21U

	)

388 
	#FLASH_SECTOR_22
 22U

	)

389 
	#FLASH_SECTOR_23
 23U

	)

394 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

395 
	#FLASH_SECTOR_0
 0U

	)

396 
	#FLASH_SECTOR_1
 1U

	)

397 
	#FLASH_SECTOR_2
 2U

	)

398 
	#FLASH_SECTOR_3
 3U

	)

399 
	#FLASH_SECTOR_4
 4U

	)

400 
	#FLASH_SECTOR_5
 5U

	)

401 
	#FLASH_SECTOR_6
 6U

	)

402 
	#FLASH_SECTOR_7
 7U

	)

403 
	#FLASH_SECTOR_8
 8U

	)

404 
	#FLASH_SECTOR_9
 9U

	)

405 
	#FLASH_SECTOR_10
 10U

	)

406 
	#FLASH_SECTOR_11
 11U

	)

407 
	#FLASH_SECTOR_12
 12U

	)

408 
	#FLASH_SECTOR_13
 13U

	)

409 
	#FLASH_SECTOR_14
 14U

	)

410 
	#FLASH_SECTOR_15
 15U

	)

415 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

416 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

417 
	#FLASH_SECTOR_0
 0U

	)

418 
	#FLASH_SECTOR_1
 1U

	)

419 
	#FLASH_SECTOR_2
 2U

	)

420 
	#FLASH_SECTOR_3
 3U

	)

421 
	#FLASH_SECTOR_4
 4U

	)

422 
	#FLASH_SECTOR_5
 5U

	)

423 
	#FLASH_SECTOR_6
 6U

	)

424 
	#FLASH_SECTOR_7
 7U

	)

425 
	#FLASH_SECTOR_8
 8U

	)

426 
	#FLASH_SECTOR_9
 9U

	)

427 
	#FLASH_SECTOR_10
 10U

	)

428 
	#FLASH_SECTOR_11
 11U

	)

433 #ià
defšed
(
STM32F401xC
)

434 
	#FLASH_SECTOR_0
 0U

	)

435 
	#FLASH_SECTOR_1
 1U

	)

436 
	#FLASH_SECTOR_2
 2U

	)

437 
	#FLASH_SECTOR_3
 3U

	)

438 
	#FLASH_SECTOR_4
 4U

	)

439 
	#FLASH_SECTOR_5
 5U

	)

444 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

445 
	#FLASH_SECTOR_0
 0U

	)

446 
	#FLASH_SECTOR_1
 1U

	)

447 
	#FLASH_SECTOR_2
 2U

	)

448 
	#FLASH_SECTOR_3
 3U

	)

449 
	#FLASH_SECTOR_4
 4U

	)

454 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

455 
	#FLASH_SECTOR_0
 0U

	)

456 
	#FLASH_SECTOR_1
 1U

	)

457 
	#FLASH_SECTOR_2
 2U

	)

458 
	#FLASH_SECTOR_3
 3U

	)

459 
	#FLASH_SECTOR_4
 4U

	)

460 
	#FLASH_SECTOR_5
 5U

	)

461 
	#FLASH_SECTOR_6
 6U

	)

462 
	#FLASH_SECTOR_7
 7U

	)

474 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

475 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

476 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

477 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

478 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

479 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

480 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

481 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

482 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

483 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

484 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

485 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

486 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

487 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

488 
	#OB_WRP_SECTOR_12
 0x00000001U << 12U

	)

489 
	#OB_WRP_SECTOR_13
 0x00000002U << 12U

	)

490 
	#OB_WRP_SECTOR_14
 0x00000004U << 12U

	)

491 
	#OB_WRP_SECTOR_15
 0x00000008U << 12U

	)

492 
	#OB_WRP_SECTOR_16
 0x00000010U << 12U

	)

493 
	#OB_WRP_SECTOR_17
 0x00000020U << 12U

	)

494 
	#OB_WRP_SECTOR_18
 0x00000040U << 12U

	)

495 
	#OB_WRP_SECTOR_19
 0x00000080U << 12U

	)

496 
	#OB_WRP_SECTOR_20
 0x00000100U << 12U

	)

497 
	#OB_WRP_SECTOR_21
 0x00000200U << 12U

	)

498 
	#OB_WRP_SECTOR_22
 0x00000400U << 12U

	)

499 
	#OB_WRP_SECTOR_23
 0x00000800U << 12U

	)

500 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU << 12U

	)

505 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

506 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

507 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

508 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

509 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

510 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

511 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

512 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

513 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

514 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

515 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

516 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

517 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

518 
	#OB_WRP_SECTOR_12
 0x00001000U

	)

519 
	#OB_WRP_SECTOR_13
 0x00002000U

	)

520 
	#OB_WRP_SECTOR_14
 0x00004000U

	)

521 
	#OB_WRP_SECTOR_15
 0x00004000U

	)

522 
	#OB_WRP_SECTOR_AÎ
 0x00007FFFU

	)

527 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

528 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

529 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

530 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

531 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

532 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

533 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

534 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

535 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

536 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

537 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

538 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

539 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

540 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

541 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

546 #ià
defšed
(
STM32F401xC
)

547 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

548 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

549 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

550 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

551 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

552 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

553 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

558 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

559 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

560 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

561 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

562 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

563 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

564 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

569 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

570 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

571 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

572 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

573 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

574 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

575 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

576 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

577 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

578 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

589 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

590 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

591 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

592 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

593 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

594 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

595 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

596 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

597 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

598 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

599 
	#OB_PCROP_SECTOR_8
 0x00000100U

	)

600 
	#OB_PCROP_SECTOR_9
 0x00000200U

	)

601 
	#OB_PCROP_SECTOR_10
 0x00000400U

	)

602 
	#OB_PCROP_SECTOR_11
 0x00000800U

	)

603 
	#OB_PCROP_SECTOR_12
 0x00000001U

	)

604 
	#OB_PCROP_SECTOR_13
 0x00000002U

	)

605 
	#OB_PCROP_SECTOR_14
 0x00000004U

	)

606 
	#OB_PCROP_SECTOR_15
 0x00000008U

	)

607 
	#OB_PCROP_SECTOR_16
 0x00000010U

	)

608 
	#OB_PCROP_SECTOR_17
 0x00000020U

	)

609 
	#OB_PCROP_SECTOR_18
 0x00000040U

	)

610 
	#OB_PCROP_SECTOR_19
 0x00000080U

	)

611 
	#OB_PCROP_SECTOR_20
 0x00000100U

	)

612 
	#OB_PCROP_SECTOR_21
 0x00000200U

	)

613 
	#OB_PCROP_SECTOR_22
 0x00000400U

	)

614 
	#OB_PCROP_SECTOR_23
 0x00000800U

	)

615 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

620 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

621 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

622 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

623 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

624 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

625 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

626 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

627 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

628 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

629 
	#OB_PCROP_SECTOR_8
 0x00000100U

	)

630 
	#OB_PCROP_SECTOR_9
 0x00000200U

	)

631 
	#OB_PCROP_SECTOR_10
 0x00000400U

	)

632 
	#OB_PCROP_SECTOR_11
 0x00000800U

	)

633 
	#OB_PCROP_SECTOR_12
 0x00001000U

	)

634 
	#OB_PCROP_SECTOR_13
 0x00002000U

	)

635 
	#OB_PCROP_SECTOR_14
 0x00004000U

	)

636 
	#OB_PCROP_SECTOR_15
 0x00004000U

	)

637 
	#OB_PCROP_SECTOR_AÎ
 0x00007FFFU

	)

642 #ià
defšed
(
STM32F401xC
)

643 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

644 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

645 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

646 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

647 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

648 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

649 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

654 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

655 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

656 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

657 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

658 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

659 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

660 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

665 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

666 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

667 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

668 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

669 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

670 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

671 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

672 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

673 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

674 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

675 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

686 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

687 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

688 
	#OB_DUAL_BOOT_ENABLE
 ((
ušt8_t
)0x10è

	)

689 
	#OB_DUAL_BOOT_DISABLE
 ((
ušt8_t
)0x00è

	)

698 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

699 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

700 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

701 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

702 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

703 
	#OB_PCROP_DESELECTED
 ((
ušt8_t
)0x00è

	)

704 
	#OB_PCROP_SELECTED
 ((
ušt8_t
)0x80è

	)

706 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

707 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

727 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
);

728 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

729 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

730 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

732 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

733 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

734 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

735 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

736 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

737 
HAL_StusTy³Def
 
HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

738 
HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

739 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_S–eùPCROP
();

740 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_DeS–eùPCROP
();

742 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

743 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

745 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

746 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

747 
ušt16_t
 
HAL_FLASHEx_OB_G‘Bªk2WRP
();

763 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

764 
	#FLASH_SECTOR_TOTAL
 24U

	)

768 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

769 
	#FLASH_SECTOR_TOTAL
 16U

	)

773 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

774 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

775 
	#FLASH_SECTOR_TOTAL
 12U

	)

779 #ià
defšed
(
STM32F401xC
)

780 
	#FLASH_SECTOR_TOTAL
 6U

	)

784 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

785 
	#FLASH_SECTOR_TOTAL
 5U

	)

789 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

790 
	#FLASH_SECTOR_TOTAL
 8U

	)

796 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

797 
	#OPTCR1_BYTE2_ADDRESS
 0x40023C1AU

	)

813 
	#IS_FLASH_TYPEERASE
(
VALUE
)(((VALUEè=ð
FLASH_TYPEERASE_SECTORS
è|| \

	)

814 ((
VALUE
è=ð
FLASH_TYPEERASE_MASSERASE
))

816 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ð
FLASH_VOLTAGE_RANGE_1
è|| \

	)

817 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_2
) || \

818 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_3
) || \

819 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_4
))

821 
	#IS_WRPSTATE
(
VALUE
)(((VALUEè=ð
OB_WRPSTATE_DISABLE
è|| \

	)

822 ((
VALUE
è=ð
OB_WRPSTATE_ENABLE
))

824 
	#IS_OPTIONBYTE
(
VALUE
)(((VALUEè<ð(
OPTIONBYTE_WRP
|
OPTIONBYTE_RDP
|
OPTIONBYTE_USER
|
OPTIONBYTE_BOR
)))

	)

826 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
è||\

	)

827 ((
LEVEL
è=ð
OB_RDP_LEVEL_1
) ||\

828 ((
LEVEL
è=ð
OB_RDP_LEVEL_2
))

830 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

832 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

834 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

836 
	#IS_OB_BOR_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_BOR_LEVEL1
è|| ((LEVELè=ð
OB_BOR_LEVEL2
è||\

	)

837 ((
LEVEL
è=ð
OB_BOR_LEVEL3
è|| ((LEVELè=ð
OB_BOR_OFF
))

839 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

840 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

841 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

842 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

843 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

844 
	#IS_PCROPSTATE
(
VALUE
)(((VALUEè=ð
OB_PCROP_STATE_DISABLE
è|| \

	)

845 ((
VALUE
è=ð
OB_PCROP_STATE_ENABLE
))

847 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

848 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

850 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

851 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

852 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
è|| \

	)

853 ((
VALUE
è=ð
OPTIONBYTE_BOOTCONFIG
))

856 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

857 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

858 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

859 
defšed
(
STM32F423xx
)

860 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
))

	)

862 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

864 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

865 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

866 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
è|| \

	)

867 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

868 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

869 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

870 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

871 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

872 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

873 ((
LATENCY
è=ð
FLASH_LATENCY_7
) || \

874 ((
LATENCY
è=ð
FLASH_LATENCY_8
) || \

875 ((
LATENCY
è=ð
FLASH_LATENCY_9
) || \

876 ((
LATENCY
è=ð
FLASH_LATENCY_10
) || \

877 ((
LATENCY
è=ð
FLASH_LATENCY_11
) || \

878 ((
LATENCY
è=ð
FLASH_LATENCY_12
) || \

879 ((
LATENCY
è=ð
FLASH_LATENCY_13
) || \

880 ((
LATENCY
è=ð
FLASH_LATENCY_14
) || \

881 ((
LATENCY
è=ð
FLASH_LATENCY_15
))

884 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

885 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

886 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

887 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

888 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
è|| \

	)

889 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

890 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

891 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

892 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

893 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

894 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

895 ((
LATENCY
è=ð
FLASH_LATENCY_7
))

897 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

899 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

900 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
è|| \

	)

901 ((
BANK
è=ð
FLASH_BANK_2
) || \

902 ((
BANK
è=ð
FLASH_BANK_BOTH
))

905 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

906 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

907 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

908 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

909 
defšed
(
STM32F423xx
)

910 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
))

	)

912 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

914 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

915 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

916 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

917 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

918 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

919 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

920 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

921 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

922 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
) ||\

923 ((
SECTOR
è=ð
FLASH_SECTOR_16
è|| ((SECTORè=ð
FLASH_SECTOR_17
) ||\

924 ((
SECTOR
è=ð
FLASH_SECTOR_18
è|| ((SECTORè=ð
FLASH_SECTOR_19
) ||\

925 ((
SECTOR
è=ð
FLASH_SECTOR_20
è|| ((SECTORè=ð
FLASH_SECTOR_21
) ||\

926 ((
SECTOR
è=ð
FLASH_SECTOR_22
è|| ((SECTORè=ð
FLASH_SECTOR_23
))

929 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

930 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

931 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

932 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

933 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

934 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

935 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

936 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

937 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
))

940 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

941 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

942 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

943 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

944 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

945 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

946 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

947 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
))

950 #ià
defšed
(
STM32F401xC
)

951 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

952 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

953 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
))

956 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

957 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

958 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

959 ((
SECTOR
è=ð
FLASH_SECTOR_4
))

962 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

963 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

964 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

965 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

966 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
))

969 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ð
FLASH_BASE
è&& ((ADDRESSè<ð
FLASH_END
)è|| \

	)

970 (((
ADDRESS
è>ð
FLASH_OTP_BASE
è&& ((ADDRESSè<ð
FLASH_OTP_END
)))

972 
	#IS_FLASH_NBSECTORS
(
NBSECTORS
è(((NBSECTORSè!ð0è&& ((NBSECTORSè<ð
FLASH_SECTOR_TOTAL
))

	)

974 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

975 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFF000000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

978 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

979 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFF8000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

982 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

983 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

986 #ià
defšed
(
STM32F401xC
)

987 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

990 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

991 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

994 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

995 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

996 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

999 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1000 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1003 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1004 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFF8000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1007 #ià
defšed
(
STM32F401xC
)

1008 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1011 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1012 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1015 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

1016 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1017 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1020 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1021 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1022 
	#IS_OB_BOOT
(
BOOT
è(((BOOTè=ð
OB_DUAL_BOOT_ENABLE
è|| ((BOOTè=ð
OB_DUAL_BOOT_DISABLE
))

	)

1025 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1026 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

1027 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

1028 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

1029 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1030 
	#IS_OB_PCROP_SELECT
(
PCROP
è(((PCROPè=ð
OB_PCROP_SELECTED
è|| ((PCROPè=ð
OB_PCROP_DESELECTED
))

	)

1032 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

1033 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

1046 
FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
);

1047 
FLASH_FlushCaches
();

1060 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h

21 #iâdeà
__STM32F4xx_FLASH_RAMFUNC_H


22 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

24 #ifdeà
__ýlu¥lus


27 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

28 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| 
	$defšed
(
STM32F412Cx
)

31 
	~"¡m32f4xx_h®_def.h
"

51 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_StÝFÏshIÁ”çûClk
();

52 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_S¹FÏshIÁ”çûClk
();

53 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_EÇbËFÏshSË•Mode
();

54 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_Di§bËFÏshSË•Mode
();

72 #ifdeà
__ýlu¥lus


73 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h

21 #iâdeà
__STM32F4xx_HAL_GPIO_H


22 
	#__STM32F4xx_HAL_GPIO_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
ušt32_t
 
Pš
;

52 
ušt32_t
 
Mode
;

55 
ušt32_t
 
PuÎ
;

58 
ušt32_t
 
S³ed
;

61 
ušt32_t
 
AÉ”Ç‹
;

63 }
	tGPIO_In™Ty³Def
;

70 
GPIO_PIN_RESET
 = 0,

71 
GPIO_PIN_SET


72 }
	tGPIO_PšS‹
;

86 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001è

	)

87 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002è

	)

88 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004è

	)

89 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008è

	)

90 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010è

	)

91 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020è

	)

92 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040è

	)

93 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080è

	)

94 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100è

	)

95 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200è

	)

96 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400è

	)

97 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800è

	)

98 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000è

	)

99 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000è

	)

100 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000è

	)

101 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000è

	)

102 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFè

	)

104 
	#GPIO_PIN_MASK
 0x0000FFFFU

	)

119 
	#GPIO_MODE_INPUT
 0x00000000U

	)

120 
	#GPIO_MODE_OUTPUT_PP
 0x00000001U

	)

121 
	#GPIO_MODE_OUTPUT_OD
 0x00000011U

	)

122 
	#GPIO_MODE_AF_PP
 0x00000002U

	)

123 
	#GPIO_MODE_AF_OD
 0x00000012U

	)

125 
	#GPIO_MODE_ANALOG
 0x00000003U

	)

127 
	#GPIO_MODE_IT_RISING
 0x10110000U

	)

128 
	#GPIO_MODE_IT_FALLING
 0x10210000U

	)

129 
	#GPIO_MODE_IT_RISING_FALLING
 0x10310000U

	)

131 
	#GPIO_MODE_EVT_RISING
 0x10120000U

	)

132 
	#GPIO_MODE_EVT_FALLING
 0x10220000U

	)

133 
	#GPIO_MODE_EVT_RISING_FALLING
 0x10320000U

	)

142 
	#GPIO_SPEED_FREQ_LOW
 0x00000000U

	)

143 
	#GPIO_SPEED_FREQ_MEDIUM
 0x00000001U

	)

144 
	#GPIO_SPEED_FREQ_HIGH
 0x00000002U

	)

145 
	#GPIO_SPEED_FREQ_VERY_HIGH
 0x00000003U

	)

154 
	#GPIO_NOPULL
 0x00000000U

	)

155 
	#GPIO_PULLUP
 0x00000001U

	)

156 
	#GPIO_PULLDOWN
 0x00000002U

	)

176 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

184 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

192 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

200 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

208 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

214 
	~"¡m32f4xx_h®_gpio_ex.h
"

225 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

226 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

235 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

236 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

237 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

238 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

239 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

240 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

264 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

265 
	#IS_GPIO_PIN
(
PIN
è((((PINè& 
GPIO_PIN_MASK
 ) !ð0x00Uè&& (((PINè& ~GPIO_PIN_MASKè=ð0x00U))

	)

266 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_MODE_INPUT
è||\

	)

267 ((
MODE
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

268 ((
MODE
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

269 ((
MODE
è=ð
GPIO_MODE_AF_PP
) ||\

270 ((
MODE
è=ð
GPIO_MODE_AF_OD
) ||\

271 ((
MODE
è=ð
GPIO_MODE_IT_RISING
) ||\

272 ((
MODE
è=ð
GPIO_MODE_IT_FALLING
) ||\

273 ((
MODE
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

274 ((
MODE
è=ð
GPIO_MODE_EVT_RISING
) ||\

275 ((
MODE
è=ð
GPIO_MODE_EVT_FALLING
) ||\

276 ((
MODE
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

277 ((
MODE
è=ð
GPIO_MODE_ANALOG
))

278 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_SPEED_FREQ_LOW
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_MEDIUM
è|| \

	)

279 ((
SPEED
è=ð
GPIO_SPEED_FREQ_HIGH
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_VERY_HIGH
))

280 
	#IS_GPIO_PULL
(
PULL
è(((PULLè=ð
GPIO_NOPULL
è|| ((PULLè=ð
GPIO_PULLUP
è|| \

	)

281 ((
PULL
è=ð
GPIO_PULLDOWN
))

303 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h

21 #iâdeà
__STM32F4xx_HAL_GPIO_EX_H


22 
	#__STM32F4xx_HAL_GPIO_EX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

50 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

54 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

55 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

56 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

57 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

58 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

63 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

64 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

69 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

70 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

71 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

76 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

77 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

78 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

79 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

84 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

85 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

86 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

91 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

92 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

93 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

94 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

95 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

96 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

97 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

102 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

103 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

104 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

109 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

110 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

111 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

112 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

117 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

118 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

119 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

120 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

121 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

126 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

127 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

128 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

129 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

130 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

131 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

136 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

137 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

142 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

147 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

148 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

149 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

154 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

159 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

164 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

169 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

173 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

174 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

175 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

176 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

177 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

182 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

183 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

188 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

189 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

190 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

195 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

196 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

197 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

198 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

203 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

204 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

205 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

210 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

211 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

212 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

213 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

214 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

215 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

218 
	#GPIO_AF5_I2S3ext
 
GPIO_AF5_SPI3


	)

223 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

224 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

225 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

230 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

231 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

232 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

233 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

238 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

239 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

240 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

241 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

242 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

247 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

248 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

249 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

250 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

251 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

256 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

257 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

262 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

267 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

268 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

269 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

274 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

279 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

284 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

288 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

289 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

290 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

291 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

292 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

297 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

298 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

303 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

304 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

305 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

310 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

311 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

312 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

313 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

318 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

319 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

320 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

325 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

326 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

327 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

332 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

333 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

338 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

339 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

340 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

341 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

346 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

347 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

348 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

353 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

354 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

355 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

356 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

357 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

362 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

363 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

368 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

373 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

374 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

375 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

380 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

385 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

390 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

394 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

395 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

396 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

397 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

398 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

403 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

404 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

409 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

410 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

411 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

416 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

417 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

418 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

419 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

424 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

425 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

426 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

431 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

432 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

433 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

438 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

439 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

444 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

445 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

446 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

447 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

452 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

453 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

454 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

459 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

460 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

461 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

462 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

463 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

468 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

469 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

474 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

475 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

476 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

481 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

487 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

491 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

492 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

493 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

494 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

495 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

500 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

501 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

506 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

507 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

508 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

513 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

514 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

515 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

520 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

521 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

522 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

527 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

528 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

529 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

530 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

531 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

536 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

537 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

542 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

543 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

544 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

549 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

554 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

555 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

561 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

566 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

571 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

576 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

580 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

581 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

582 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

583 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

584 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

589 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

590 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

595 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

596 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

597 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

602 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

603 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

604 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

605 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

610 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

611 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

612 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

613 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

618 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

619 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

620 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

621 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

622 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

627 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

628 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

629 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

630 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

631 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

632 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

636 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

637 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

638 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

639 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

640 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

645 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

646 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

647 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

648 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

653 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

654 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

655 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

656 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

657 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

658 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

659 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

660 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

661 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

666 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

667 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0x0Aè

	)

668 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

669 
	#GPIO_AF10_FMC
 ((
ušt8_t
)0x0Aè

	)

674 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

675 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

680 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

686 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

690 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

691 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

692 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

693 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

698 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

699 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

700 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

705 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

706 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

707 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

712 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

713 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

714 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

715 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

716 
	#GPIO_AF3_DFSDM2
 ((
ušt8_t
)0x03è

	)

721 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

722 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

723 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

724 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

729 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

730 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

731 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

732 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

733 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

738 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

739 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

740 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

741 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

742 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

743 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

744 
	#GPIO_AF6_DFSDM2
 ((
ušt8_t
)0x06è

	)

748 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

749 
	#GPIO_AF7_SAI1
 ((
ušt8_t
)0x07è

	)

750 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

751 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

752 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

753 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

754 
	#GPIO_AF7_DFSDM2
 ((
ušt8_t
)0x07è

	)

759 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

760 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

761 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

762 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

763 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

764 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

765 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

766 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

771 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

772 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

773 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

774 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

775 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

776 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

777 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

778 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

779 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

784 
	#GPIO_AF10_SAI1
 ((
ušt8_t
)0x0Aè

	)

785 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

786 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0x0Aè

	)

787 
	#GPIO_AF10_DFSDM2
 ((
ušt8_t
)0x0Aè

	)

788 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

789 
	#GPIO_AF10_FSMC
 ((
ušt8_t
)0x0Aè

	)

794 
	#GPIO_AF11_UART4
 ((
ušt8_t
)0x0Bè

	)

795 
	#GPIO_AF11_UART5
 ((
ušt8_t
)0x0Bè

	)

796 
	#GPIO_AF11_UART9
 ((
ušt8_t
)0x0Bè

	)

797 
	#GPIO_AF11_UART10
 ((
ušt8_t
)0x0Bè

	)

798 
	#GPIO_AF11_CAN3
 ((
ušt8_t
)0x0Bè

	)

803 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

804 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

809 
	#GPIO_AF14_RNG
 ((
ušt8_t
)0x0Eè

	)

814 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

818 #ià
defšed
(
STM32F411xE
)

822 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

823 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

824 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

825 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

826 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

831 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

832 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

837 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

838 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

839 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

844 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

845 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

846 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

851 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

852 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

853 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

858 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

859 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

860 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

861 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

862 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

867 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

868 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

869 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

870 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

871 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

876 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

877 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

878 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

879 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

884 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

889 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

890 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

891 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

896 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

901 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

906 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

910 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

914 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

915 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

916 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

917 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

918 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

923 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

924 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

929 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

934 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

935 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

940 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

941 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

942 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

947 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

948 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

949 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

955 
	#GPIO_AF6_SPI1
 ((
ušt8_t
)0x06è

	)

956 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

957 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

959 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

963 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

964 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

969 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

974 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

975 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

980 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

984 #ià
defšed
(
STM32F446xx
)

988 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

989 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

990 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

991 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

992 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

997 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

998 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

1003 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

1004 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

1005 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

1010 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

1011 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

1012 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

1013 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

1014 
	#GPIO_AF3_CEC
 ((
ušt8_t
)0x03è

	)

1019 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

1020 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

1021 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

1022 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

1023 
	#GPIO_AF4_CEC
 ((
ušt8_t
)0x04è

	)

1028 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

1029 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

1030 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

1031 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

1036 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

1037 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

1038 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

1039 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

1044 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

1045 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

1046 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

1047 
	#GPIO_AF7_UART5
 ((
ušt8_t
)0x07è

	)

1048 
	#GPIO_AF7_SPI2
 ((
ušt8_t
)0x07è

	)

1049 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

1050 
	#GPIO_AF7_SPDIFRX
 ((
ušt8_t
)0x07è

	)

1055 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

1056 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

1057 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

1058 
	#GPIO_AF8_SPDIFRX
 ((
ušt8_t
)0x08è

	)

1059 
	#GPIO_AF8_SAI2
 ((
ušt8_t
)0x08è

	)

1064 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

1065 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

1066 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

1067 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

1068 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

1069 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

1074 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

1075 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

1076 
	#GPIO_AF10_SAI2
 ((
ušt8_t
)0x0Aè

	)

1077 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

1082 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

1087 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

1088 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

1089 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

1094 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

1099 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1105 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1109 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

1110 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

1111 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

1112 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

1113 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

1118 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

1119 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

1124 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

1125 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

1126 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

1131 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

1132 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

1133 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

1134 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

1139 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

1140 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

1141 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

1146 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

1147 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

1148 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

1149 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

1150 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

1151 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

1152 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

1157 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

1158 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

1159 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

1164 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

1165 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

1166 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

1167 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

1172 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

1173 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

1174 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

1175 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

1176 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

1181 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

1182 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

1183 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

1184 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

1185 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

1186 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

1187 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

1192 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

1193 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

1194 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

1199 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

1204 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

1205 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

1206 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

1211 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

1212 
	#GPIO_AF13_DSI
 ((
ušt8_t
)0x0Dè

	)

1217 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

1222 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1267 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

1268 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1269 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1270 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1271 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1272 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1273 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1274 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1275 ((
__GPIOx__
è=ð(
GPIOH
))? 7U : 8U)

1278 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1279 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1280 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1281 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1282 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1283 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1284 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1285 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1286 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1287 ((
__GPIOx__
è=ð(
GPIOH
))? 7U :\

1288 ((
__GPIOx__
è=ð(
GPIOI
))? 8U :\

1289 ((
__GPIOx__
è=ð(
GPIOJ
))? 9U : 10U)

1292 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1293 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1294 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1295 ((
__GPIOx__
è=ð(
GPIOC
))? 2U : 7U)

1298 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

1299 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1300 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1301 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1302 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1303 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 7U)

1306 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1307 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1308 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1309 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1310 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1311 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1312 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1313 ((
__GPIOx__
è=ð(
GPIOG
))? 6U : 7U)

1315 #ià
defšed
(
STM32F412Vx
)

1316 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1317 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1318 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1319 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1320 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 7U)

1322 #ià
defšed
(
STM32F412Rx
)

1323 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1324 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1325 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1326 ((
__GPIOx__
è=ð(
GPIOD
))? 3U : 7U)

1328 #ià
defšed
(
STM32F412Cx
)

1329 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1330 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1331 ((
__GPIOx__
è=ð(
GPIOC
))? 2U : 7U)

1342 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

1343 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1344 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1345 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1346 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1347 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1348 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1349 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1350 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1351 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1352 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1353 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1354 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1355 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1356 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1357 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1358 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1359 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1360 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1361 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1362 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1363 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1364 ((
AF
è=ð
GPIO_AF14_LTDC
))

1370 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

1371 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1372 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1373 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1374 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1375 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1376 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1377 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1378 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1379 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1380 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1381 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1382 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1383 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1384 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1385 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1386 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1387 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1388 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1389 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1390 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1391 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
))

1397 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

1398 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1399 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1400 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1401 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1402 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1403 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1404 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1405 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1406 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1407 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1408 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1409 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1410 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1411 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1412 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1413 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1414 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1415 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1421 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

1422 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1423 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1424 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1425 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1426 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1427 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1428 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1429 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1430 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1431 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1432 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1433 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1434 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1435 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1436 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1437 ((
AF
è=ð
GPIO_AF12_OTG_HS_FS
è|| ((AFè=ð
GPIO_AF12_SDIO
) || \

1438 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1445 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

1446 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF12_SDIO
è|| \

	)

1447 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1448 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1449 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1450 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1451 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1452 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1453 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1454 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1455 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1456 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1457 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1458 ((
AF
è=ð
GPIO_AF15_EVENTOUT
))

1463 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1464 
	#IS_GPIO_AF
(
AF
è(((AFè< 10Uè|| ((AFè=ð15U))

	)

1468 #ià
defšed
(
STM32F411xE
)

1469 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1470 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1471 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1472 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1473 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1474 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1475 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1476 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1477 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI4
) || \

1478 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1479 ((
AF
è=ð
GPIO_AF6_SPI5
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1480 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1481 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1482 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1483 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1489 #ià
defšed
(
STM32F446xx
)

1490 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1491 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1492 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1493 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1494 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1495 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1496 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1497 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1498 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1499 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1500 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1501 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1502 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1503 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1504 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1505 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1506 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1507 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1508 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1509 ((
AF
è=ð
GPIO_AF3_CEC
è|| ((AFè=ð
GPIO_AF4_CEC
) || \

1510 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI2
) || \

1511 ((
AF
è=ð
GPIO_AF6_SPI4
è|| ((AFè=ð
GPIO_AF7_UART5
) || \

1512 ((
AF
è=ð
GPIO_AF7_SPI2
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1513 ((
AF
è=ð
GPIO_AF7_SPDIFRX
è|| ((AFè=ð
GPIO_AF8_SPDIFRX
) || \

1514 ((
AF
è=ð
GPIO_AF8_SAI2
è|| ((AFè=ð
GPIO_AF9_QSPI
) || \

1515 ((
AF
è=ð
GPIO_AF10_SAI2
è|| ((AFè=ð
GPIO_AF10_QSPI
))

1521 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1522 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1523 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1524 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1525 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1526 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1527 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1528 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1529 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1530 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1531 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1532 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1533 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1534 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1535 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1536 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1537 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1538 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1539 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1540 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1541 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1542 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1543 ((
AF
è=ð
GPIO_AF14_LTDC
è|| ((AFè=ð
GPIO_AF13_DSI
) || \

1544 ((
AF
è=ð
GPIO_AF9_QSPI
è|| ((AFè=ð
GPIO_AF10_QSPI
))

1550 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1551 
	#IS_GPIO_AF
(
AF
è(((AFè< 16Uè&& ((AFè!ð11Uè&& ((AFè!ð14Uè&& ((AFè!ð13U))

	)

1556 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1557 
	#IS_GPIO_AF
(
AF
è(((AFè< 16Uè&& ((AFè!ð13U))

	)

1586 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h

21 #iâdeà
__STM32F4xx_HAL_PWR_H


22 
	#__STM32F4xx_HAL_PWR_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

50 
ušt32_t
 
PVDLev–
;

53 
ušt32_t
 
Mode
;

55 }
	tPWR_PVDTy³Def
;

69 
	#PWR_WAKEUP_PIN1
 0x00000100U

	)

77 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_LEV0


	)

78 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_LEV1


	)

79 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_LEV2


	)

80 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_LEV3


	)

81 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_LEV4


	)

82 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_LEV5


	)

83 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_LEV6


	)

84 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_LEV7


	)

93 
	#PWR_PVD_MODE_NORMAL
 0x00000000U

	)

94 
	#PWR_PVD_MODE_IT_RISING
 0x00010001U

	)

95 
	#PWR_PVD_MODE_IT_FALLING
 0x00010002U

	)

96 
	#PWR_PVD_MODE_IT_RISING_FALLING
 0x00010003U

	)

97 
	#PWR_PVD_MODE_EVENT_RISING
 0x00020001U

	)

98 
	#PWR_PVD_MODE_EVENT_FALLING
 0x00020002U

	)

99 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 0x00020003U

	)

108 
	#PWR_MAINREGULATOR_ON
 0x00000000U

	)

109 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

117 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

118 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

126 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

127 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

135 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

136 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

137 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

138 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

139 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

174 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

182 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è(
PWR
->
CR
 |ð(__FLAG__è<< 2U)

	)

188 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

194 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

200 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

206 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

212 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

218 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

224 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

231 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

238 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();\

	)

239 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();\

247 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();\

	)

248 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();\

255 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

261 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

267 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð(
PWR_EXTI_LINE_PVD
))

	)

274 
	~"¡m32f4xx_h®_pwr_ex.h
"

285 
HAL_PWR_DeIn™
();

286 
HAL_PWR_EÇbËBkUpAcûss
();

287 
HAL_PWR_Di§bËBkUpAcûss
();

297 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

298 
HAL_PWR_EÇbËPVD
();

299 
HAL_PWR_Di§bËPVD
();

302 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

303 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

306 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

307 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

308 
HAL_PWR_EÁ”STANDBYMode
();

311 
HAL_PWR_PVD_IRQHªdËr
();

312 
HAL_PWR_PVDC®lback
();

315 
HAL_PWR_EÇbËSË•OnEx™
();

316 
HAL_PWR_Di§bËSË•OnEx™
();

317 
HAL_PWR_EÇbËSEVOnP’d
();

318 
HAL_PWR_Di§bËSEVOnP’d
();

337 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)
EXTI_IMR_MR16
è

	)

346 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

347 
	#PWR_CR_OFFSET
 0x00U

	)

348 
	#PWR_CSR_OFFSET
 0x04U

	)

349 
	#PWR_CR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CR_OFFSET
)

	)

350 
	#PWR_CSR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CSR_OFFSET
)

	)

360 
	#DBP_BIT_NUMBER
 
PWR_CR_DBP_Pos


	)

361 
	#CR_DBP_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
DBP_BIT_NUMBER
 * 4U))

	)

364 
	#PVDE_BIT_NUMBER
 
PWR_CR_PVDE_Pos


	)

365 
	#CR_PVDE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
PVDE_BIT_NUMBER
 * 4U))

	)

368 
	#VOS_BIT_NUMBER
 
PWR_CR_VOS_Pos


	)

369 
	#CR_VOS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
VOS_BIT_NUMBER
 * 4U))

	)

379 
	#EWUP_BIT_NUMBER
 
PWR_CSR_EWUP_Pos


	)

380 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
EWUP_BIT_NUMBER
 * 4U))

	)

396 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

	)

397 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

398 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

399 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

400 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
è|| \

	)

401 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

402 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

403 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

404 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
è|| \

	)

405 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

406 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

407 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

424 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h

21 #iâdeà
__STM32F4xx_HAL_PWR_EX_H


22 
	#__STM32F4xx_HAL_PWR_EX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

44 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

45 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

50 
	#PWR_MAINREGULATOR_UNDERDRIVE_ON
 
PWR_CR_MRUDS


	)

51 
	#PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
 ((
ušt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

59 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

60 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

61 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

70 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

71 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

72 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 0x00000000U

	)

74 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

76 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 
PWR_CR_VOS_1


	)

78 
	#PWR_REGULATOR_VOLTAGE_SCALE3
 
PWR_CR_VOS_0


	)

83 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

84 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

88 
	#PWR_WAKEUP_PIN2
 0x00000080U

	)

89 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

90 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

91 
	#PWR_WAKEUP_PIN3
 0x00000040U

	)

93 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

98 
STM32F413xx
 || 
STM32F423xx
 */

109 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

119 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
èdØ{ \

	)

120 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

121 
MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

123 
tm´eg
 = 
READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

124 
UNUSED
(
tm´eg
); \

137 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
èdØ{ \

	)

138 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

139 
MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

141 
tm´eg
 = 
READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

142 
UNUSED
(
tm´eg
); \

146 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

147 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

151 
	#__HAL_PWR_OVERDRIVE_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
ENABLE
)

	)

152 
	#__HAL_PWR_OVERDRIVE_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
DISABLE
)

	)

157 
	#__HAL_PWR_OVERDRIVESWITCHING_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
ENABLE
)

	)

158 
	#__HAL_PWR_OVERDRIVESWITCHING_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
DISABLE
)

	)

170 
	#__HAL_PWR_UNDERDRIVE_ENABLE
(è(
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_UDEN
)

	)

171 
	#__HAL_PWR_UNDERDRIVE_DISABLE
(è(
PWR
->
CR
 &ð(
ušt32_t
)(~
PWR_CR_UDEN
))

	)

185 
	#__HAL_PWR_GET_ODRUDR_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

190 
	#__HAL_PWR_CLEAR_ODRUDR_FLAG
(è(
PWR
->
CSR
 |ð
PWR_FLAG_UDRDY
)

	)

205 
HAL_PWREx_EÇbËFÏshPow”Down
();

206 
HAL_PWREx_Di§bËFÏshPow”Down
();

207 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËBkUpReg
();

208 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËBkUpReg
();

209 
ušt32_t
 
HAL_PWREx_G‘VÞgeRªge
();

210 
HAL_StusTy³Def
 
HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
);

212 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

213 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

214 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

215 
HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
();

216 
HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
();

217 
HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
();

218 
HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
();

220 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

222 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

223 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

224 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËOv”Drive
();

225 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËOv”Drive
();

226 
HAL_StusTy³Def
 
HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

249 
	#FPDS_BIT_NUMBER
 
PWR_CR_FPDS_Pos


	)

250 
	#CR_FPDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
FPDS_BIT_NUMBER
 * 4U))

	)

253 
	#ODEN_BIT_NUMBER
 
PWR_CR_ODEN_Pos


	)

254 
	#CR_ODEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
ODEN_BIT_NUMBER
 * 4U))

	)

257 
	#ODSWEN_BIT_NUMBER
 
PWR_CR_ODSWEN_Pos


	)

258 
	#CR_ODSWEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
ODSWEN_BIT_NUMBER
 * 4U))

	)

261 
	#MRLVDS_BIT_NUMBER
 
PWR_CR_MRLVDS_Pos


	)

262 
	#CR_MRLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
MRLVDS_BIT_NUMBER
 * 4U))

	)

265 
	#LPLVDS_BIT_NUMBER
 
PWR_CR_LPLVDS_Pos


	)

266 
	#CR_LPLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
LPLVDS_BIT_NUMBER
 * 4U))

	)

277 
	#BRE_BIT_NUMBER
 
PWR_CSR_BRE_Pos


	)

278 
	#CSR_BRE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
BRE_BIT_NUMBER
 * 4U))

	)

296 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

297 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

298 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_UNDERDRIVE_ON
è|| \

	)

299 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
))

302 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

303 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
è|| \

	)

304 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
))

306 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
è|| \

	)

307 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
) || \

308 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE3
))

311 #ià
defšed
(
STM32F446xx
)

312 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
))

	)

313 #–ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F412Zx
) ||\

314 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

315 
defšed
(
STM32F423xx
)

316 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
è|| \

	)

317 ((
PIN
è=ð
PWR_WAKEUP_PIN3
))

319 
	#IS_PWR_WAKEUP_PIN
(
PIN
è((PINè=ð
PWR_WAKEUP_PIN1
)

	)

337 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h

21 #iâdeà
__STM32F4xx_HAL_RCC_H


22 
	#__STM32F4xx_HAL_RCC_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

33 
	~"¡m32f4xx_h®_rcc_ex.h
"

53 
ušt32_t
 
OscžÏtÜTy³
;

56 
ušt32_t
 
HSES‹
;

59 
ušt32_t
 
LSES‹
;

62 
ušt32_t
 
HSIS‹
;

65 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

68 
ušt32_t
 
LSIS‹
;

71 
RCC_PLLIn™Ty³Def
 
PLL
;

72 }
	tRCC_OscIn™Ty³Def
;

79 
ušt32_t
 
ClockTy³
;

82 
ušt32_t
 
SYSCLKSourû
;

85 
ušt32_t
 
AHBCLKDivid”
;

88 
ušt32_t
 
APB1CLKDivid”
;

91 
ušt32_t
 
APB2CLKDivid”
;

94 }
	tRCC_ClkIn™Ty³Def
;

108 
	#RCC_OSCILLATORTYPE_NONE
 0x00000000U

	)

109 
	#RCC_OSCILLATORTYPE_HSE
 0x00000001U

	)

110 
	#RCC_OSCILLATORTYPE_HSI
 0x00000002U

	)

111 
	#RCC_OSCILLATORTYPE_LSE
 0x00000004U

	)

112 
	#RCC_OSCILLATORTYPE_LSI
 0x00000008U

	)

120 
	#RCC_HSE_OFF
 0x00000000U

	)

121 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

122 
	#RCC_HSE_BYPASS
 ((
ušt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
))

	)

130 
	#RCC_LSE_OFF
 0x00000000U

	)

131 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

132 
	#RCC_LSE_BYPASS
 ((
ušt32_t
)(
RCC_BDCR_LSEBYP
 | 
RCC_BDCR_LSEON
))

	)

140 
	#RCC_HSI_OFF
 ((
ušt8_t
)0x00)

	)

141 
	#RCC_HSI_ON
 ((
ušt8_t
)0x01)

	)

143 
	#RCC_HSICALIBRATION_DEFAULT
 0x10U

	)

151 
	#RCC_LSI_OFF
 ((
ušt8_t
)0x00)

	)

152 
	#RCC_LSI_ON
 ((
ušt8_t
)0x01)

	)

160 
	#RCC_PLL_NONE
 ((
ušt8_t
)0x00)

	)

161 
	#RCC_PLL_OFF
 ((
ušt8_t
)0x01)

	)

162 
	#RCC_PLL_ON
 ((
ušt8_t
)0x02)

	)

170 
	#RCC_PLLP_DIV2
 0x00000002U

	)

171 
	#RCC_PLLP_DIV4
 0x00000004U

	)

172 
	#RCC_PLLP_DIV6
 0x00000006U

	)

173 
	#RCC_PLLP_DIV8
 0x00000008U

	)

181 
	#RCC_PLLSOURCE_HSI
 
RCC_PLLCFGR_PLLSRC_HSI


	)

182 
	#RCC_PLLSOURCE_HSE
 
RCC_PLLCFGR_PLLSRC_HSE


	)

190 
	#RCC_CLOCKTYPE_SYSCLK
 0x00000001U

	)

191 
	#RCC_CLOCKTYPE_HCLK
 0x00000002U

	)

192 
	#RCC_CLOCKTYPE_PCLK1
 0x00000004U

	)

193 
	#RCC_CLOCKTYPE_PCLK2
 0x00000008U

	)

203 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

204 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

205 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

206 
	#RCC_SYSCLKSOURCE_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SW_0
 | 
RCC_CFGR_SW_1
))

	)

216 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

217 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

218 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

219 
	#RCC_SYSCLKSOURCE_STATUS_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SWS_0
 | 
RCC_CFGR_SWS_1
)è

	)

227 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

228 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

229 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

230 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

231 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

232 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

233 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

234 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

235 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

243 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

244 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

245 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

246 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

247 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

255 
	#RCC_RTCCLKSOURCE_NO_CLK
 0x00000000U

	)

256 
	#RCC_RTCCLKSOURCE_LSE
 0x00000100U

	)

257 
	#RCC_RTCCLKSOURCE_LSI
 0x00000200U

	)

258 
	#RCC_RTCCLKSOURCE_HSE_DIVX
 0x00000300U

	)

259 
	#RCC_RTCCLKSOURCE_HSE_DIV2
 0x00020300U

	)

260 
	#RCC_RTCCLKSOURCE_HSE_DIV3
 0x00030300U

	)

261 
	#RCC_RTCCLKSOURCE_HSE_DIV4
 0x00040300U

	)

262 
	#RCC_RTCCLKSOURCE_HSE_DIV5
 0x00050300U

	)

263 
	#RCC_RTCCLKSOURCE_HSE_DIV6
 0x00060300U

	)

264 
	#RCC_RTCCLKSOURCE_HSE_DIV7
 0x00070300U

	)

265 
	#RCC_RTCCLKSOURCE_HSE_DIV8
 0x00080300U

	)

266 
	#RCC_RTCCLKSOURCE_HSE_DIV9
 0x00090300U

	)

267 
	#RCC_RTCCLKSOURCE_HSE_DIV10
 0x000A0300U

	)

268 
	#RCC_RTCCLKSOURCE_HSE_DIV11
 0x000B0300U

	)

269 
	#RCC_RTCCLKSOURCE_HSE_DIV12
 0x000C0300U

	)

270 
	#RCC_RTCCLKSOURCE_HSE_DIV13
 0x000D0300U

	)

271 
	#RCC_RTCCLKSOURCE_HSE_DIV14
 0x000E0300U

	)

272 
	#RCC_RTCCLKSOURCE_HSE_DIV15
 0x000F0300U

	)

273 
	#RCC_RTCCLKSOURCE_HSE_DIV16
 0x00100300U

	)

274 
	#RCC_RTCCLKSOURCE_HSE_DIV17
 0x00110300U

	)

275 
	#RCC_RTCCLKSOURCE_HSE_DIV18
 0x00120300U

	)

276 
	#RCC_RTCCLKSOURCE_HSE_DIV19
 0x00130300U

	)

277 
	#RCC_RTCCLKSOURCE_HSE_DIV20
 0x00140300U

	)

278 
	#RCC_RTCCLKSOURCE_HSE_DIV21
 0x00150300U

	)

279 
	#RCC_RTCCLKSOURCE_HSE_DIV22
 0x00160300U

	)

280 
	#RCC_RTCCLKSOURCE_HSE_DIV23
 0x00170300U

	)

281 
	#RCC_RTCCLKSOURCE_HSE_DIV24
 0x00180300U

	)

282 
	#RCC_RTCCLKSOURCE_HSE_DIV25
 0x00190300U

	)

283 
	#RCC_RTCCLKSOURCE_HSE_DIV26
 0x001A0300U

	)

284 
	#RCC_RTCCLKSOURCE_HSE_DIV27
 0x001B0300U

	)

285 
	#RCC_RTCCLKSOURCE_HSE_DIV28
 0x001C0300U

	)

286 
	#RCC_RTCCLKSOURCE_HSE_DIV29
 0x001D0300U

	)

287 
	#RCC_RTCCLKSOURCE_HSE_DIV30
 0x001E0300U

	)

288 
	#RCC_RTCCLKSOURCE_HSE_DIV31
 0x001F0300U

	)

296 
	#RCC_MCO1
 0x00000000U

	)

297 
	#RCC_MCO2
 0x00000001U

	)

305 
	#RCC_MCO1SOURCE_HSI
 0x00000000U

	)

306 
	#RCC_MCO1SOURCE_LSE
 
RCC_CFGR_MCO1_0


	)

307 
	#RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCO1_1


	)

308 
	#RCC_MCO1SOURCE_PLLCLK
 
RCC_CFGR_MCO1


	)

316 
	#RCC_MCODIV_1
 0x00000000U

	)

317 
	#RCC_MCODIV_2
 
RCC_CFGR_MCO1PRE_2


	)

318 
	#RCC_MCODIV_3
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_0
 | 
RCC_CFGR_MCO1PRE_2
)

	)

319 
	#RCC_MCODIV_4
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_1
 | 
RCC_CFGR_MCO1PRE_2
)

	)

320 
	#RCC_MCODIV_5
 
RCC_CFGR_MCO1PRE


	)

328 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

329 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

330 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

331 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

332 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

333 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

334 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

349 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

350 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

351 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

352 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

355 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

358 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

359 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

360 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

361 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

362 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

363 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

364 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

365 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

386 
	#__HAL_RCC_GPIOA_CLK_ENABLE
(èdØ{ \

	)

387 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

388 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

390 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

391 
UNUSED
(
tm´eg
); \

393 
	#__HAL_RCC_GPIOB_CLK_ENABLE
(èdØ{ \

	)

394 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

395 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

397 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

398 
UNUSED
(
tm´eg
); \

400 
	#__HAL_RCC_GPIOC_CLK_ENABLE
(èdØ{ \

	)

401 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

402 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

404 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

405 
UNUSED
(
tm´eg
); \

407 
	#__HAL_RCC_GPIOH_CLK_ENABLE
(èdØ{ \

	)

408 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

409 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

411 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

412 
UNUSED
(
tm´eg
); \

414 
	#__HAL_RCC_DMA1_CLK_ENABLE
(èdØ{ \

	)

415 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

416 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

418 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

419 
UNUSED
(
tm´eg
); \

421 
	#__HAL_RCC_DMA2_CLK_ENABLE
(èdØ{ \

	)

422 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

423 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

425 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

426 
UNUSED
(
tm´eg
); \

429 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOAEN
))

	)

430 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOBEN
))

	)

431 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOCEN
))

	)

432 
	#__HAL_RCC_GPIOH_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOHEN
))

	)

433 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA1EN
))

	)

434 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2EN
))

	)

446 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOAEN
)è!ð
RESET
)

	)

447 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOBEN
)è!ð
RESET
)

	)

448 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOCEN
)è!ð
RESET
)

	)

449 
	#__HAL_RCC_GPIOH_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOHEN
)è!ð
RESET
)

	)

450 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA1EN
)è!ð
RESET
)

	)

451 
	#__HAL_RCC_DMA2_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA2EN
)è!ð
RESET
)

	)

453 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOAEN
)è=ð
RESET
)

	)

454 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOBEN
)è=ð
RESET
)

	)

455 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOCEN
)è=ð
RESET
)

	)

456 
	#__HAL_RCC_GPIOH_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOHEN
)è=ð
RESET
)

	)

457 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA1EN
)è=ð
RESET
)

	)

458 
	#__HAL_RCC_DMA2_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA2EN
)è=ð
RESET
)

	)

470 
	#__HAL_RCC_TIM5_CLK_ENABLE
(èdØ{ \

	)

471 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

472 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

474 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

475 
UNUSED
(
tm´eg
); \

477 
	#__HAL_RCC_WWDG_CLK_ENABLE
(èdØ{ \

	)

478 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

479 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

481 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

482 
UNUSED
(
tm´eg
); \

484 
	#__HAL_RCC_SPI2_CLK_ENABLE
(èdØ{ \

	)

485 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

486 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

488 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

489 
UNUSED
(
tm´eg
); \

491 
	#__HAL_RCC_USART2_CLK_ENABLE
(èdØ{ \

	)

492 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

493 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

495 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

496 
UNUSED
(
tm´eg
); \

498 
	#__HAL_RCC_I2C1_CLK_ENABLE
(èdØ{ \

	)

499 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

500 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

502 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

503 
UNUSED
(
tm´eg
); \

505 
	#__HAL_RCC_I2C2_CLK_ENABLE
(èdØ{ \

	)

506 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

507 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

509 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

510 
UNUSED
(
tm´eg
); \

512 
	#__HAL_RCC_PWR_CLK_ENABLE
(èdØ{ \

	)

513 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

514 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

516 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

517 
UNUSED
(
tm´eg
); \

520 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

521 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

522 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

523 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

524 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

525 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

526 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

538 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

539 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è!ð
RESET
)

	)

540 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è!ð
RESET
)

	)

541 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è!ð
RESET
)

	)

542 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è!ð
RESET
)

	)

543 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è!ð
RESET
)

	)

544 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è!ð
RESET
)

	)

546 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

547 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è=ð
RESET
)

	)

548 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è=ð
RESET
)

	)

549 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è=ð
RESET
)

	)

550 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è=ð
RESET
)

	)

551 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è=ð
RESET
)

	)

552 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è=ð
RESET
)

	)

564 
	#__HAL_RCC_TIM1_CLK_ENABLE
(èdØ{ \

	)

565 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

566 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

568 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

569 
UNUSED
(
tm´eg
); \

571 
	#__HAL_RCC_USART1_CLK_ENABLE
(èdØ{ \

	)

572 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

573 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

575 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

576 
UNUSED
(
tm´eg
); \

578 
	#__HAL_RCC_USART6_CLK_ENABLE
(èdØ{ \

	)

579 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

580 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

582 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

583 
UNUSED
(
tm´eg
); \

585 
	#__HAL_RCC_ADC1_CLK_ENABLE
(èdØ{ \

	)

586 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

587 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

589 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

590 
UNUSED
(
tm´eg
); \

592 
	#__HAL_RCC_SPI1_CLK_ENABLE
(èdØ{ \

	)

593 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

594 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

596 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

597 
UNUSED
(
tm´eg
); \

599 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
(èdØ{ \

	)

600 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

601 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

603 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

604 
UNUSED
(
tm´eg
); \

606 
	#__HAL_RCC_TIM9_CLK_ENABLE
(èdØ{ \

	)

607 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

608 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

610 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

611 
UNUSED
(
tm´eg
); \

613 
	#__HAL_RCC_TIM11_CLK_ENABLE
(èdØ{ \

	)

614 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

615 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

617 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

618 
UNUSED
(
tm´eg
); \

621 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

622 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

623 
	#__HAL_RCC_USART6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART6EN
))

	)

624 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

625 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

626 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SYSCFGEN
))

	)

627 
	#__HAL_RCC_TIM9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM9EN
))

	)

628 
	#__HAL_RCC_TIM11_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM11EN
))

	)

640 
	#__HAL_RCC_TIM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è!ð
RESET
)

	)

641 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è!ð
RESET
)

	)

642 
	#__HAL_RCC_USART6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è!ð
RESET
)

	)

643 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è!ð
RESET
)

	)

644 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è!ð
RESET
)

	)

645 
	#__HAL_RCC_SYSCFG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è!ð
RESET
)

	)

646 
	#__HAL_RCC_TIM9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è!ð
RESET
)

	)

647 
	#__HAL_RCC_TIM11_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è!ð
RESET
)

	)

649 
	#__HAL_RCC_TIM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è=ð
RESET
)

	)

650 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è=ð
RESET
)

	)

651 
	#__HAL_RCC_USART6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è=ð
RESET
)

	)

652 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è=ð
RESET
)

	)

653 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è=ð
RESET
)

	)

654 
	#__HAL_RCC_SYSCFG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è=ð
RESET
)

	)

655 
	#__HAL_RCC_TIM9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è=ð
RESET
)

	)

656 
	#__HAL_RCC_TIM11_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è=ð
RESET
)

	)

665 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFFU)

	)

666 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOARST
))

	)

667 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOBRST
))

	)

668 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOCRST
))

	)

669 
	#__HAL_RCC_GPIOH_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOHRST
))

	)

670 
	#__HAL_RCC_DMA1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA1RST
))

	)

671 
	#__HAL_RCC_DMA2_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2RST
))

	)

673 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00U)

	)

674 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOARST
))

	)

675 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOBRST
))

	)

676 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOCRST
))

	)

677 
	#__HAL_RCC_GPIOH_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOHRST
))

	)

678 
	#__HAL_RCC_DMA1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA1RST
))

	)

679 
	#__HAL_RCC_DMA2_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2RST
))

	)

688 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

689 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

690 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

691 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

692 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

693 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

694 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

695 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

697 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00U)

	)

698 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

699 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

700 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

701 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

702 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

703 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

704 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

713 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

714 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

715 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

716 
	#__HAL_RCC_USART6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART6RST
))

	)

717 
	#__HAL_RCC_ADC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADCRST
))

	)

718 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

719 
	#__HAL_RCC_SYSCFG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SYSCFGRST
))

	)

720 
	#__HAL_RCC_TIM9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM9RST
))

	)

721 
	#__HAL_RCC_TIM11_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM11RST
))

	)

723 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00U)

	)

724 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

725 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

726 
	#__HAL_RCC_USART6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART6RST
))

	)

727 
	#__HAL_RCC_ADC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADCRST
))

	)

728 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

729 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SYSCFGRST
))

	)

730 
	#__HAL_RCC_TIM9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM9RST
))

	)

731 
	#__HAL_RCC_TIM11_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM11RST
))

	)

744 
	#__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOALPEN
))

	)

745 
	#__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

746 
	#__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

747 
	#__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

748 
	#__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA1LPEN
))

	)

749 
	#__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2LPEN
))

	)

751 
	#__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOALPEN
))

	)

752 
	#__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

753 
	#__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

754 
	#__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

755 
	#__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA1LPEN
))

	)

756 
	#__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2LPEN
))

	)

769 
	#__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM5LPEN
))

	)

770 
	#__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_WWDGLPEN
))

	)

771 
	#__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI2LPEN
))

	)

772 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART2LPEN
))

	)

773 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C1LPEN
))

	)

774 
	#__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C2LPEN
))

	)

775 
	#__HAL_RCC_PWR_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_PWRLPEN
))

	)

777 
	#__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM5LPEN
))

	)

778 
	#__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_WWDGLPEN
))

	)

779 
	#__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI2LPEN
))

	)

780 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART2LPEN
))

	)

781 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C1LPEN
))

	)

782 
	#__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C2LPEN
))

	)

783 
	#__HAL_RCC_PWR_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_PWRLPEN
))

	)

796 
	#__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM1LPEN
))

	)

797 
	#__HAL_RCC_USART1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART1LPEN
))

	)

798 
	#__HAL_RCC_USART6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART6LPEN
))

	)

799 
	#__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC1LPEN
))

	)

800 
	#__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI1LPEN
))

	)

801 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

802 
	#__HAL_RCC_TIM9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM9LPEN
))

	)

803 
	#__HAL_RCC_TIM11_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM11LPEN
))

	)

805 
	#__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM1LPEN
))

	)

806 
	#__HAL_RCC_USART1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART1LPEN
))

	)

807 
	#__HAL_RCC_USART6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART6LPEN
))

	)

808 
	#__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC1LPEN
))

	)

809 
	#__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI1LPEN
))

	)

810 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

811 
	#__HAL_RCC_TIM9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM9LPEN
))

	)

812 
	#__HAL_RCC_TIM11_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM11LPEN
))

	)

836 
	#__HAL_RCC_HSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
ENABLE
)

	)

837 
	#__HAL_RCC_HSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
DISABLE
)

	)

846 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
__HSIC®ib¿tiÚV®ue__
è(
	`MODIFY_REG
(
RCC
->
CR
,\

	)

847 
RCC_CR_HSITRIM
, (
ušt32_t
)(
__HSIC®ib¿tiÚV®ue__
è<< 
RCC_CR_HSITRIM_Pos
))

864 
	#__HAL_RCC_LSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
ENABLE
)

	)

865 
	#__HAL_RCC_LSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
DISABLE
)

	)

895 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
è\

	)

897 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

899 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

901 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

903 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

904 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

908 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

909 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

938 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
è\

	)

940 if((
__STATE__
è=ð
RCC_LSE_ON
) \

942 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

944 if((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

946 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

947 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

951 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

952 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

966 
	#__HAL_RCC_RTC_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
ENABLE
)

	)

967 
	#__HAL_RCC_RTC_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
DISABLE
)

	)

991 
	#__HAL_RCC_RTC_CLKPRESCALER
(
__RTCCLKSourû__
è(((__RTCCLKSourû__è& 
RCC_BDCR_RTCSEL
è=ðRCC_BDCR_RTCSELè? \

	)

992 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_RTCPRE
, ((
__RTCCLKSourû__
è& 0xFFFFCFFU)è: 
CLEAR_BIT
(RCC->CFGR, RCC_CFGR_RTCPRE)

994 
	#__HAL_RCC_RTC_CONFIG
(
__RTCCLKSourû__
èdØ{ 
	`__HAL_RCC_RTC_CLKPRESCALER
(__RTCCLKSourû__); \

	)

995 
RCC
->
BDCR
 |ð((
__RTCCLKSourû__
) & 0x00000FFFU); \

1005 
	#__HAL_RCC_GET_RTC_SOURCE
(è(
	`READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
))

	)

1013 
	#__HAL_RCC_GET_RTC_HSE_PRESCALER
(è(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_RTCPRE
è| 
RCC_BDCR_RTCSEL
)

	)

1020 
	#__HAL_RCC_BACKUPRESET_FORCE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
ENABLE
)

	)

1021 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
DISABLE
)

	)

1037 
	#__HAL_RCC_PLL_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
ENABLE
)

	)

1038 
	#__HAL_RCC_PLL_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
DISABLE
)

	)

1048 
	#__HAL_RCC_PLL_PLLSOURCE_CONFIG
(
__PLLSOURCE__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
, (__PLLSOURCE__))

	)

1059 
	#__HAL_RCC_PLL_PLLM_CONFIG
(
__PLLM__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM
, (__PLLM__))

	)

1077 
	#__HAL_RCC_SYSCLK_CONFIG
(
__RCC_SYSCLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (__RCC_SYSCLKSOURCE__))

	)

1088 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

	)

1096 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
))

	)

1120 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1121 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), ((
__MCOCLKSOURCE__
è| (
__MCODIV__
)))

1141 
	#__HAL_RCC_MCO2_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1142 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), ((
__MCOCLKSOURCE__
è| ((
__MCODIV__
) << 3U)));

1163 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1176 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð(ušt8_t)(~(__INTERRUPT__)))

	)

1190 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1204 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1209 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(
RCC
->
CSR
 |ð
RCC_CSR_RMVF
)

	)

1229 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1FU)

	)

1230 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((((__FLAG__è>> 5Uè=ð1U)? 
RCC
->
CR
 :((((__FLAG__è>> 5Uè=ð2Uè? RCC->
BDCR
 :((((__FLAG__è>> 5Uè=ð3U)? RCC->
CSR
 :RCC->
CIR
))è& (1U << ((__FLAG__è& 
RCC_FLAG_MASK
)))!ð0U)? 1U : 0U)

	)

1249 
HAL_StusTy³Def
 
HAL_RCC_DeIn™
();

1250 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1251 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1260 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1261 
HAL_RCC_EÇbËCSS
();

1262 
HAL_RCC_Di§bËCSS
();

1263 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1264 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1265 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1266 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1267 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1268 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1271 
HAL_RCC_NMI_IRQHªdËr
();

1274 
HAL_RCC_CSSC®lback
();

1295 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

1298 
	#RCC_CR_OFFSET
 (
RCC_OFFSET
 + 0x00U)

	)

1299 
	#RCC_HSION_BIT_NUMBER
 0x00U

	)

1300 
	#RCC_CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_HSION_BIT_NUMBER
 * 4U))

	)

1302 
	#RCC_CSSON_BIT_NUMBER
 0x13U

	)

1303 
	#RCC_CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_CSSON_BIT_NUMBER
 * 4U))

	)

1305 
	#RCC_PLLON_BIT_NUMBER
 0x18U

	)

1306 
	#RCC_CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLON_BIT_NUMBER
 * 4U))

	)

1310 
	#RCC_BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70U)

	)

1311 
	#RCC_RTCEN_BIT_NUMBER
 0x0FU

	)

1312 
	#RCC_BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32Uè+ (
RCC_RTCEN_BIT_NUMBER
 * 4U))

	)

1314 
	#RCC_BDRST_BIT_NUMBER
 0x10U

	)

1315 
	#RCC_BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32Uè+ (
RCC_BDRST_BIT_NUMBER
 * 4U))

	)

1319 
	#RCC_CSR_OFFSET
 (
RCC_OFFSET
 + 0x74U)

	)

1320 
	#RCC_LSION_BIT_NUMBER
 0x00U

	)

1321 
	#RCC_CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET
 * 32Uè+ (
RCC_LSION_BIT_NUMBER
 * 4U))

	)

1324 
	#RCC_CR_BYTE2_ADDRESS
 0x40023802U

	)

1327 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0CU + 0x01U))

	)

1330 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0CU + 0x02U))

	)

1333 
	#RCC_BDCR_BYTE0_ADDRESS
 (
PERIPH_BASE
 + 
RCC_BDCR_OFFSET
)

	)

1335 
	#RCC_DBP_TIMEOUT_VALUE
 2U

	)

1336 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

1338 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

1339 
	#HSI_TIMEOUT_VALUE
 2U

	)

1340 
	#LSI_TIMEOUT_VALUE
 2U

	)

1341 
	#CLOCKSWITCH_TIMEOUT_VALUE
 5000U

	)

1359 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
è((OSCILLATORè<ð15U)

	)

1361 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
è|| \

	)

1362 ((
HSE
è=ð
RCC_HSE_BYPASS
))

1364 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
è|| \

	)

1365 ((
LSE
è=ð
RCC_LSE_BYPASS
))

1367 
	#IS_RCC_HSI
(
HSI
è(((HSIè=ð
RCC_HSI_OFF
è|| ((HSIè=ð
RCC_HSI_ON
))

	)

1369 
	#IS_RCC_LSI
(
LSI
è(((LSIè=ð
RCC_LSI_OFF
è|| ((LSIè=ð
RCC_LSI_ON
))

	)

1371 
	#IS_RCC_PLL
(
PLL
è(((PLLè=ð
RCC_PLL_NONE
è||((PLLè=ð
RCC_PLL_OFF
è|| ((PLLè=ð
RCC_PLL_ON
))

	)

1373 
	#IS_RCC_PLLSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSOURCE_HSI
è|| \

	)

1374 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSE
))

1376 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_HSI
è|| \

	)

1377 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

1378 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLCLK
) || \

1379 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLRCLK
))

1381 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_LSE
è|| \

	)

1382 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

1383 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV2
) || \

1384 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV3
) || \

1385 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV4
) || \

1386 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV5
) || \

1387 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV6
) || \

1388 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV7
) || \

1389 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV8
) || \

1390 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV9
) || \

1391 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV10
) || \

1392 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV11
) || \

1393 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV12
) || \

1394 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV13
) || \

1395 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV14
) || \

1396 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV15
) || \

1397 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV16
) || \

1398 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV17
) || \

1399 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV18
) || \

1400 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV19
) || \

1401 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV20
) || \

1402 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV21
) || \

1403 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV22
) || \

1404 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV23
) || \

1405 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV24
) || \

1406 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV25
) || \

1407 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV26
) || \

1408 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV27
) || \

1409 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV28
) || \

1410 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV29
) || \

1411 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV30
) || \

1412 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV31
))

1414 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ð63U)

	)

1416 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ð2Uè|| ((VALUEè=ð4Uè|| ((VALUEè=ð6Uè|| ((VALUEè=ð8U))

	)

1418 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

1420 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_DIV1
è|| ((HCLKè=ð
RCC_SYSCLK_DIV2
è|| \

	)

1421 ((
HCLK
è=ð
RCC_SYSCLK_DIV4
è|| ((HCLKè=ð
RCC_SYSCLK_DIV8
) || \

1422 ((
HCLK
è=ð
RCC_SYSCLK_DIV16
è|| ((HCLKè=ð
RCC_SYSCLK_DIV64
) || \

1423 ((
HCLK
è=ð
RCC_SYSCLK_DIV128
è|| ((HCLKè=ð
RCC_SYSCLK_DIV256
) || \

1424 ((
HCLK
è=ð
RCC_SYSCLK_DIV512
))

1426 
	#IS_RCC_CLOCKTYPE
(
CLK
è((1U <ð(CLK)è&& ((CLKè<ð15U))

	)

1428 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_DIV1
è|| ((PCLKè=ð
RCC_HCLK_DIV2
è|| \

	)

1429 ((
PCLK
è=ð
RCC_HCLK_DIV4
è|| ((PCLKè=ð
RCC_HCLK_DIV8
) || \

1430 ((
PCLK
è=ð
RCC_HCLK_DIV16
))

1432 
	#IS_RCC_MCO
(
MCOx
è(((MCOxè=ð
RCC_MCO1
è|| ((MCOxè=ð
RCC_MCO2
))

	)

1434 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_HSI
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_LSE
è|| \

	)

1435 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_PLLCLK
))

1437 
	#IS_RCC_MCODIV
(
DIV
è(((DIVè=ð
RCC_MCODIV_1
è|| ((DIVè=ð
RCC_MCODIV_2
è|| \

	)

1438 ((
DIV
è=ð
RCC_MCODIV_3
è|| ((DIVè=ð
RCC_MCODIV_4
) || \

1439 ((
DIV
è=ð
RCC_MCODIV_5
))

1440 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1FU)

	)

1458 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h

21 #iâdeà
__STM32F4xx_HAL_RCC_EX_H


22 
	#__STM32F4xx_HAL_RCC_EX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
ušt32_t
 
PLLS‹
;

52 
ušt32_t
 
PLLSourû
;

55 
ušt32_t
 
PLLM
;

58 
ušt32_t
 
PLLN
;

62 
ušt32_t
 
PLLP
;

65 
ušt32_t
 
PLLQ
;

67 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

68 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

69 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

70 
ušt32_t
 
PLLR
;

75 }
	tRCC_PLLIn™Ty³Def
;

77 #ià
defšed
(
STM32F446xx
)

83 
ušt32_t
 
PLLI2SM
;

86 
ušt32_t
 
PLLI2SN
;

89 
ušt32_t
 
PLLI2SP
;

92 
ušt32_t
 
PLLI2SQ
;

96 
ušt32_t
 
PLLI2SR
;

99 }
	tRCC_PLLI2SIn™Ty³Def
;

106 
ušt32_t
 
PLLSAIM
;

109 
ušt32_t
 
PLLSAIN
;

112 
ušt32_t
 
PLLSAIP
;

115 
ušt32_t
 
PLLSAIQ
;

118 }
	tRCC_PLLSAIIn™Ty³Def
;

125 
ušt32_t
 
P”hClockS–eùiÚ
;

128 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

131 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

134 
ušt32_t
 
PLLI2SDivQ
;

138 
ušt32_t
 
PLLSAIDivQ
;

142 
ušt32_t
 
Sai1ClockS–eùiÚ
;

145 
ušt32_t
 
Sai2ClockS–eùiÚ
;

148 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

151 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

154 
ušt32_t
 
RTCClockS–eùiÚ
;

157 
ušt32_t
 
SdioClockS–eùiÚ
;

160 
ušt32_t
 
CecClockS–eùiÚ
;

163 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

166 
ušt32_t
 
SpdifClockS–eùiÚ
;

169 
ušt32_t
 
Clk48ClockS–eùiÚ
;

172 
ušt8_t
 
TIMP»sS–eùiÚ
;

174 }
	tRCC_P”hCLKIn™Ty³Def
;

177 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

183 
ušt32_t
 
P”hClockS–eùiÚ
;

186 
ušt32_t
 
I2SClockS–eùiÚ
;

189 
ušt32_t
 
RTCClockS–eùiÚ
;

192 
ušt32_t
 
L±im1ClockS–eùiÚ
;

195 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

198 
ušt8_t
 
TIMP»sS–eùiÚ
;

200 }
	tRCC_P”hCLKIn™Ty³Def
;

203 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

209 
ušt32_t
 
PLLI2SM
;

212 
ušt32_t
 
PLLI2SN
;

215 
ušt32_t
 
PLLI2SQ
;

219 
ušt32_t
 
PLLI2SR
;

222 }
	tRCC_PLLI2SIn™Ty³Def
;

229 
ušt32_t
 
P”hClockS–eùiÚ
;

232 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

235 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

236 
ušt32_t
 
PLLDivR
;

240 
ušt32_t
 
PLLI2SDivR
;

245 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

248 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

251 
ušt32_t
 
RTCClockS–eùiÚ
;

254 
ušt32_t
 
SdioClockS–eùiÚ
;

257 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

260 
ušt32_t
 
Clk48ClockS–eùiÚ
;

263 
ušt32_t
 
Dfsdm1ClockS–eùiÚ
;

266 
ušt32_t
 
Dfsdm1AudioClockS–eùiÚ
;

269 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

270 
ušt32_t
 
Dfsdm2ClockS–eùiÚ
;

273 
ušt32_t
 
Dfsdm2AudioClockS–eùiÚ
;

276 
ušt32_t
 
L±im1ClockS–eùiÚ
;

279 
ušt32_t
 
SaiAClockS–eùiÚ
;

282 
ušt32_t
 
SaiBClockS–eùiÚ
;

286 
ušt32_t
 
PLLI2SS–eùiÚ
;

289 
ušt8_t
 
TIMP»sS–eùiÚ
;

291 }
	tRCC_P”hCLKIn™Ty³Def
;

294 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

301 
ušt32_t
 
PLLI2SN
;

305 
ušt32_t
 
PLLI2SR
;

309 
ušt32_t
 
PLLI2SQ
;

312 }
	tRCC_PLLI2SIn™Ty³Def
;

319 
ušt32_t
 
PLLSAIN
;

322 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

323 
ušt32_t
 
PLLSAIP
;

328 
ušt32_t
 
PLLSAIQ
;

332 
ušt32_t
 
PLLSAIR
;

336 }
	tRCC_PLLSAIIn™Ty³Def
;

343 
ušt32_t
 
P”hClockS–eùiÚ
;

346 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

349 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

352 
ušt32_t
 
PLLI2SDivQ
;

356 
ušt32_t
 
PLLSAIDivQ
;

360 
ušt32_t
 
PLLSAIDivR
;

363 
ušt32_t
 
RTCClockS–eùiÚ
;

366 
ušt8_t
 
TIMP»sS–eùiÚ
;

368 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

369 
ušt32_t
 
Clk48ClockS–eùiÚ
;

372 
ušt32_t
 
SdioClockS–eùiÚ
;

375 }
	tRCC_P”hCLKIn™Ty³Def
;

379 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

380 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

386 #ià
defšed
(
STM32F411xE
)

387 
ušt32_t
 
PLLI2SM
;

391 
ušt32_t
 
PLLI2SN
;

396 
ušt32_t
 
PLLI2SR
;

400 }
	tRCC_PLLI2SIn™Ty³Def
;

407 
ušt32_t
 
P”hClockS–eùiÚ
;

410 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

413 
ušt32_t
 
RTCClockS–eùiÚ
;

415 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

416 
ušt8_t
 
TIMP»sS–eùiÚ
;

419 }
	tRCC_P”hCLKIn™Ty³Def
;

434 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

435 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

436 
	#RCC_PERIPHCLK_I2S_APB1
 0x00000001U

	)

437 
	#RCC_PERIPHCLK_I2S_APB2
 0x00000002U

	)

438 
	#RCC_PERIPHCLK_TIM
 0x00000004U

	)

439 
	#RCC_PERIPHCLK_RTC
 0x00000008U

	)

440 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000010U

	)

441 
	#RCC_PERIPHCLK_CLK48
 0x00000020U

	)

442 
	#RCC_PERIPHCLK_SDIO
 0x00000040U

	)

443 
	#RCC_PERIPHCLK_PLLI2S
 0x00000080U

	)

444 
	#RCC_PERIPHCLK_DFSDM1
 0x00000100U

	)

445 
	#RCC_PERIPHCLK_DFSDM1_AUDIO
 0x00000200U

	)

447 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

448 
	#RCC_PERIPHCLK_DFSDM2
 0x00000400U

	)

449 
	#RCC_PERIPHCLK_DFSDM2_AUDIO
 0x00000800U

	)

450 
	#RCC_PERIPHCLK_LPTIM1
 0x00001000U

	)

451 
	#RCC_PERIPHCLK_SAIA
 0x00002000U

	)

452 
	#RCC_PERIPHCLK_SAIB
 0x00004000U

	)

457 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

458 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

459 
	#RCC_PERIPHCLK_TIM
 0x00000002U

	)

460 
	#RCC_PERIPHCLK_RTC
 0x00000004U

	)

461 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000008U

	)

462 
	#RCC_PERIPHCLK_LPTIM1
 0x00000010U

	)

467 #ià
defšed
(
STM32F446xx
)

468 
	#RCC_PERIPHCLK_I2S_APB1
 0x00000001U

	)

469 
	#RCC_PERIPHCLK_I2S_APB2
 0x00000002U

	)

470 
	#RCC_PERIPHCLK_SAI1
 0x00000004U

	)

471 
	#RCC_PERIPHCLK_SAI2
 0x00000008U

	)

472 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

473 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

474 
	#RCC_PERIPHCLK_CEC
 0x00000040U

	)

475 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000080U

	)

476 
	#RCC_PERIPHCLK_CLK48
 0x00000100U

	)

477 
	#RCC_PERIPHCLK_SDIO
 0x00000200U

	)

478 
	#RCC_PERIPHCLK_SPDIFRX
 0x00000400U

	)

479 
	#RCC_PERIPHCLK_PLLI2S
 0x00000800U

	)

484 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

485 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

486 
	#RCC_PERIPHCLK_SAI_PLLI2S
 0x00000002U

	)

487 
	#RCC_PERIPHCLK_SAI_PLLSAI
 0x00000004U

	)

488 
	#RCC_PERIPHCLK_LTDC
 0x00000008U

	)

489 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

490 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

491 
	#RCC_PERIPHCLK_PLLI2S
 0x00000040U

	)

492 
	#RCC_PERIPHCLK_CLK48
 0x00000080U

	)

493 
	#RCC_PERIPHCLK_SDIO
 0x00000100U

	)

498 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

499 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

500 
	#RCC_PERIPHCLK_SAI_PLLI2S
 0x00000002U

	)

501 
	#RCC_PERIPHCLK_SAI_PLLSAI
 0x00000004U

	)

502 
	#RCC_PERIPHCLK_LTDC
 0x00000008U

	)

503 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

504 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

505 
	#RCC_PERIPHCLK_PLLI2S
 0x00000040U

	)

510 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

511 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

512 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

513 
	#RCC_PERIPHCLK_RTC
 0x00000002U

	)

514 
	#RCC_PERIPHCLK_PLLI2S
 0x00000004U

	)

516 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

517 
	#RCC_PERIPHCLK_TIM
 0x00000008U

	)

523 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

524 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

525 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

526 
defšed
(
STM32F479xx
)

530 
	#RCC_I2SCLKSOURCE_PLLI2S
 0x00000000U

	)

531 
	#RCC_I2SCLKSOURCE_EXT
 0x00000001U

	)

536 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

541 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

542 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

543 
	#RCC_PLLSAIDIVR_2
 0x00000000U

	)

544 
	#RCC_PLLSAIDIVR_4
 0x00010000U

	)

545 
	#RCC_PLLSAIDIVR_8
 0x00020000U

	)

546 
	#RCC_PLLSAIDIVR_16
 0x00030000U

	)

555 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

556 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

557 
	#RCC_PLLI2SP_DIV2
 0x00000002U

	)

558 
	#RCC_PLLI2SP_DIV4
 0x00000004U

	)

559 
	#RCC_PLLI2SP_DIV6
 0x00000006U

	)

560 
	#RCC_PLLI2SP_DIV8
 0x00000008U

	)

569 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

570 
	#RCC_PLLSAIP_DIV2
 0x00000002U

	)

571 
	#RCC_PLLSAIP_DIV4
 0x00000004U

	)

572 
	#RCC_PLLSAIP_DIV6
 0x00000006U

	)

573 
	#RCC_PLLSAIP_DIV8
 0x00000008U

	)

579 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

583 
	#RCC_SAIACLKSOURCE_PLLSAI
 0x00000000U

	)

584 
	#RCC_SAIACLKSOURCE_PLLI2S
 0x00100000U

	)

585 
	#RCC_SAIACLKSOURCE_EXT
 0x00200000U

	)

593 
	#RCC_SAIBCLKSOURCE_PLLSAI
 0x00000000U

	)

594 
	#RCC_SAIBCLKSOURCE_PLLI2S
 0x00400000U

	)

595 
	#RCC_SAIBCLKSOURCE_EXT
 0x00800000U

	)

601 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

605 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

606 
	#RCC_CLK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR_CK48MSEL
)

	)

614 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

615 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_SDIOSEL
)

	)

623 
	#RCC_DSICLKSOURCE_DSIPHY
 0x00000000U

	)

624 
	#RCC_DSICLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_DSISEL
)

	)

630 #ià
defšed
(
STM32F446xx
)

634 
	#RCC_SAI1CLKSOURCE_PLLSAI
 0x00000000U

	)

635 
	#RCC_SAI1CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

636 
	#RCC_SAI1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

637 
	#RCC_SAI1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC
)

	)

645 
	#RCC_SAI2CLKSOURCE_PLLSAI
 0x00000000U

	)

646 
	#RCC_SAI2CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_0
)

	)

647 
	#RCC_SAI2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_1
)

	)

648 
	#RCC_SAI2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC
)

	)

656 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 0x00000000U

	)

657 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

658 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

659 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

667 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 0x00000000U

	)

668 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

669 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

670 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

678 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

679 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

680 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

688 
	#RCC_CECCLKSOURCE_HSI
 0x00000000U

	)

689 
	#RCC_CECCLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_CECSEL
)

	)

697 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

698 
	#RCC_CLK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

706 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

707 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

715 
	#RCC_SPDIFRXCLKSOURCE_PLLR
 0x00000000U

	)

716 
	#RCC_SPDIFRXCLKSOURCE_PLLI2SP
 ((
ušt32_t
)
RCC_DCKCFGR2_SPDIFRXSEL
)

	)

723 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

727 
	#RCC_SAIACLKSOURCE_PLLI2SR
 0x00000000U

	)

728 
	#RCC_SAIACLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
)

	)

729 
	#RCC_SAIACLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_1
)

	)

730 
	#RCC_SAIACLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
 | 
RCC_DCKCFGR_SAI1ASRC_1
)

	)

738 
	#RCC_SAIBCLKSOURCE_PLLI2SR
 0x00000000U

	)

739 
	#RCC_SAIBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
)

	)

740 
	#RCC_SAIBCLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_1
)

	)

741 
	#RCC_SAIBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
 | 
RCC_DCKCFGR_SAI1BSRC_1
)

	)

749 
	#RCC_LPTIM1CLKSOURCE_PCLK1
 0x00000000U

	)

750 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

751 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

752 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

761 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2S1
 0x00000000U

	)

762 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2S2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM2ASEL
)

	)

770 
	#RCC_DFSDM2CLKSOURCE_PCLK2
 0x00000000U

	)

771 
	#RCC_DFSDM2CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1SEL
)

	)

778 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

782 
	#RCC_PLLI2SCLKSOURCE_PLLSRC
 0x00000000U

	)

783 
	#RCC_PLLI2SCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_PLLI2SCFGR_PLLI2SSRC
)

	)

791 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2S1
 0x00000000U

	)

792 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2S2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

800 
	#RCC_DFSDM1CLKSOURCE_PCLK2
 0x00000000U

	)

801 
	#RCC_DFSDM1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1SEL
)

	)

809 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 0x00000000U

	)

810 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

811 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

812 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

820 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 0x00000000U

	)

821 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

822 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

823 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

831 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

832 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

833 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

841 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

842 
	#RCC_CLK48CLKSOURCE_PLLI2SQ
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

850 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

851 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

857 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

862 
	#RCC_I2SAPBCLKSOURCE_PLLR
 0x00000000U

	)

863 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

864 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

872 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

873 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

874 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

882 
	#RCC_LPTIM1CLKSOURCE_PCLK1
 0x00000000U

	)

883 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

884 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

885 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

891 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

892 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

893 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

894 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

895 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

899 
	#RCC_TIMPRES_DESACTIVATED
 ((
ušt8_t
)0x00)

	)

900 
	#RCC_TIMPRES_ACTIVATED
 ((
ušt8_t
)0x01)

	)

905 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

906 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

908 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

909 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

910 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

911 
defšed
(
STM32F423xx
)

915 
	#RCC_LSE_LOWPOWER_MODE
 ((
ušt8_t
)0x00)

	)

916 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ušt8_t
)0x01)

	)

921 
STM32F412Rx
 || 
STM32F412Cx
 */

923 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

924 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

925 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

926 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

927 
defšed
(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

931 
	#RCC_MCO2SOURCE_SYSCLK
 0x00000000U

	)

932 
	#RCC_MCO2SOURCE_PLLI2SCLK
 
RCC_CFGR_MCO2_0


	)

933 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

934 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

939 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

940 
STM32F412Rx
 || 
STM32F413xx
 | 
STM32F423xx
 */

942 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

946 
	#RCC_MCO2SOURCE_SYSCLK
 0x00000000U

	)

947 
	#RCC_MCO2SOURCE_I2SCLK
 
RCC_CFGR_MCO2_0


	)

948 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

949 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

964 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

972 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
(èdØ{ \

	)

973 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

974 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

976 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

977 
UNUSED
(
tm´eg
); \

979 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

980 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

981 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

983 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

984 
UNUSED
(
tm´eg
); \

986 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

987 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

988 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

990 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

991 
UNUSED
(
tm´eg
); \

993 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

994 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

995 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

997 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

998 
UNUSED
(
tm´eg
); \

1000 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

1001 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1002 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1004 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1005 
UNUSED
(
tm´eg
); \

1007 
	#__HAL_RCC_GPIOI_CLK_ENABLE
(èdØ{ \

	)

1008 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1009 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1011 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1012 
UNUSED
(
tm´eg
); \

1014 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

1015 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1016 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1018 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1019 
UNUSED
(
tm´eg
); \

1021 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

1022 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1023 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1025 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1026 
UNUSED
(
tm´eg
); \

1028 
	#__HAL_RCC_GPIOJ_CLK_ENABLE
(èdØ{ \

	)

1029 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1030 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

1032 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

1033 
UNUSED
(
tm´eg
); \

1035 
	#__HAL_RCC_GPIOK_CLK_ENABLE
(èdØ{ \

	)

1036 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1037 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

1039 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

1040 
UNUSED
(
tm´eg
); \

1042 
	#__HAL_RCC_DMA2D_CLK_ENABLE
(èdØ{ \

	)

1043 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1044 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

1046 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

1047 
UNUSED
(
tm´eg
); \

1049 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
(èdØ{ \

	)

1050 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1051 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1053 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1054 
UNUSED
(
tm´eg
); \

1056 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
(èdØ{ \

	)

1057 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1058 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1060 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1061 
UNUSED
(
tm´eg
); \

1063 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
(èdØ{ \

	)

1064 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1065 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1067 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1068 
UNUSED
(
tm´eg
); \

1070 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
(èdØ{ \

	)

1071 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1072 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1074 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1075 
UNUSED
(
tm´eg
); \

1077 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(èdØ{ \

	)

1078 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1079 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1081 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1082 
UNUSED
(
tm´eg
); \

1084 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(èdØ{ \

	)

1085 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1086 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1088 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1089 
UNUSED
(
tm´eg
); \

1091 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

1092 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

1093 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

1094 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

1095 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

1096 
	#__HAL_RCC_GPIOJ_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOJEN
))

	)

1097 
	#__HAL_RCC_GPIOK_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOKEN
))

	)

1098 
	#__HAL_RCC_DMA2D_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2DEN
))

	)

1099 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

1100 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

1101 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

1102 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

1103 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

1104 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

1105 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

1106 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

1107 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

1112 
	#__HAL_RCC_ETH_CLK_ENABLE
(èdØ{ \

	)

1113 
__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

1114 
__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

1115 
__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

1120 
	#__HAL_RCC_ETH_CLK_DISABLE
(èdØ{ \

	)

1121 
__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

1122 
__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

1123 
__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

1136 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

1137 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

1138 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

1139 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

1140 
	#__HAL_RCC_GPIOI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è!ð
RESET
)

	)

1141 
	#__HAL_RCC_GPIOJ_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOJEN
)è!ð
RESET
)

	)

1142 
	#__HAL_RCC_GPIOK_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOKEN
)è!ð
RESET
)

	)

1143 
	#__HAL_RCC_DMA2D_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_DMA2DEN
)è!ð
RESET
)

	)

1144 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è!ð
RESET
)

	)

1145 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è!ð
RESET
)

	)

1146 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è!ð
RESET
)

	)

1147 
	#__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è!ð
RESET
)

	)

1148 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

1149 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

1150 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

1151 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

1152 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

1153 
	#__HAL_RCC_ETH_IS_CLK_ENABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è&& \

	)

1154 
__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
() && \

1155 
__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
())

1157 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

1158 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

1159 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

1160 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

1161 
	#__HAL_RCC_GPIOI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è=ð
RESET
)

	)

1162 
	#__HAL_RCC_GPIOJ_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOJEN
)è=ð
RESET
)

	)

1163 
	#__HAL_RCC_GPIOK_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOKEN
)è=ð
RESET
)

	)

1164 
	#__HAL_RCC_DMA2D_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_DMA2DEN
)è=ð
RESET
)

	)

1165 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è=ð
RESET
)

	)

1166 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è=ð
RESET
)

	)

1167 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è=ð
RESET
)

	)

1168 
	#__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è=ð
RESET
)

	)

1169 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

1170 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è=ð
RESET
)

	)

1171 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

1172 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

1173 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

1174 
	#__HAL_RCC_ETH_IS_CLK_DISABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è&& \

	)

1175 
__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
() && \

1176 
__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
())

1188 
	#__HAL_RCC_DCMI_CLK_ENABLE
(èdØ{ \

	)

1189 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1190 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1192 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1193 
UNUSED
(
tm´eg
); \

1195 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

1197 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1198 
	#__HAL_RCC_CRYP_CLK_ENABLE
(èdØ{ \

	)

1199 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1200 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1202 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1203 
UNUSED
(
tm´eg
); \

1205 
	#__HAL_RCC_HASH_CLK_ENABLE
(èdØ{ \

	)

1206 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1207 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1209 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1210 
UNUSED
(
tm´eg
); \

1213 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

1214 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

1217 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

1218 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

1221 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

1223 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

1224 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1225 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1227 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1228 
UNUSED
(
tm´eg
); \

1230 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

1242 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

1243 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

1245 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1246 
	#__HAL_RCC_CRYP_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è!ð
RESET
)

	)

1247 
	#__HAL_RCC_CRYP_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è=ð
RESET
)

	)

1249 
	#__HAL_RCC_HASH_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è!ð
RESET
)

	)

1250 
	#__HAL_RCC_HASH_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è=ð
RESET
)

	)

1253 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

1254 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

1256 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

1257 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

1269 
	#__HAL_RCC_FMC_CLK_ENABLE
(èdØ{ \

	)

1270 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1271 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

1273 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

1274 
UNUSED
(
tm´eg
); \

1276 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

1277 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1278 
	#__HAL_RCC_QSPI_CLK_ENABLE
(èdØ{ \

	)

1279 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1280 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

1282 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

1283 
UNUSED
(
tm´eg
); \

1285 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

1299 
	#__HAL_RCC_FMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è!ð
RESET
)

	)

1300 
	#__HAL_RCC_FMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è=ð
RESET
)

	)

1301 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1302 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

1303 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

1316 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

1317 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1318 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1320 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1321 
UNUSED
(
tm´eg
); \

1323 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

1324 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1325 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1327 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1328 
UNUSED
(
tm´eg
); \

1330 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

1331 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1332 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1334 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1335 
UNUSED
(
tm´eg
); \

1337 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

1338 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1339 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1341 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1342 
UNUSED
(
tm´eg
); \

1344 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

1345 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1346 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1348 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1349 
UNUSED
(
tm´eg
); \

1351 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

1352 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1353 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1355 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1356 
UNUSED
(
tm´eg
); \

1358 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

1359 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1360 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1362 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1363 
UNUSED
(
tm´eg
); \

1365 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

1366 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1367 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1369 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1370 
UNUSED
(
tm´eg
); \

1372 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

1373 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1374 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1376 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1377 
UNUSED
(
tm´eg
); \

1379 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

1380 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1381 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1383 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1384 
UNUSED
(
tm´eg
); \

1386 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

1387 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1388 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1390 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1391 
UNUSED
(
tm´eg
); \

1393 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

1394 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1395 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1397 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1398 
UNUSED
(
tm´eg
); \

1400 
	#__HAL_RCC_UART7_CLK_ENABLE
(èdØ{ \

	)

1401 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1402 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1404 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1405 
UNUSED
(
tm´eg
); \

1407 
	#__HAL_RCC_UART8_CLK_ENABLE
(èdØ{ \

	)

1408 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1409 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1411 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1412 
UNUSED
(
tm´eg
); \

1414 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

1415 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1416 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1418 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1419 
UNUSED
(
tm´eg
); \

1421 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

1422 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1423 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1425 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1426 
UNUSED
(
tm´eg
); \

1428 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

1429 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1430 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1432 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1433 
UNUSED
(
tm´eg
); \

1435 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

1436 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1437 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1439 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1440 
UNUSED
(
tm´eg
); \

1442 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

1443 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1444 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1446 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1447 
UNUSED
(
tm´eg
); \

1449 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

1450 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

1451 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

1452 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1453 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

1454 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

1455 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

1456 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1457 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1458 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1459 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

1460 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1461 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1462 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

1463 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1464 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

1465 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

1466 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

1478 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

1479 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

1480 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

1481 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1482 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

1483 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1484 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1485 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1486 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1487 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1488 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

1489 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1490 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1491 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

1492 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

1493 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1494 
	#__HAL_RCC_UART7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è!ð
RESET
)

	)

1495 
	#__HAL_RCC_UART8_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è!ð
RESET
)

	)

1497 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

1498 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

1499 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

1500 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1501 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

1502 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1503 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1504 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1505 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1506 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1507 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

1508 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1509 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1510 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

1511 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

1512 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1513 
	#__HAL_RCC_UART7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è=ð
RESET
)

	)

1514 
	#__HAL_RCC_UART8_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è=ð
RESET
)

	)

1526 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

1527 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1528 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1530 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1531 
UNUSED
(
tm´eg
); \

1533 
	#__HAL_RCC_ADC2_CLK_ENABLE
(èdØ{ \

	)

1534 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1535 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1537 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1538 
UNUSED
(
tm´eg
); \

1540 
	#__HAL_RCC_ADC3_CLK_ENABLE
(èdØ{ \

	)

1541 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1542 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1544 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1545 
UNUSED
(
tm´eg
); \

1547 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

1548 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1549 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1551 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1552 
UNUSED
(
tm´eg
); \

1554 
	#__HAL_RCC_SPI6_CLK_ENABLE
(èdØ{ \

	)

1555 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1556 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1558 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1559 
UNUSED
(
tm´eg
); \

1561 
	#__HAL_RCC_SAI1_CLK_ENABLE
(èdØ{ \

	)

1562 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1563 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1565 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1566 
UNUSED
(
tm´eg
); \

1568 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

1569 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1570 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1572 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1573 
UNUSED
(
tm´eg
); \

1575 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

1576 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1577 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1579 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1580 
UNUSED
(
tm´eg
); \

1582 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

1583 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1584 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1586 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1587 
UNUSED
(
tm´eg
); \

1589 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

1590 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

1591 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1592 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1593 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1594 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

1595 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

1596 
	#__HAL_RCC_SPI6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI6EN
))

	)

1597 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

1599 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1600 
	#__HAL_RCC_LTDC_CLK_ENABLE
(èdØ{ \

	)

1601 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1602 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1604 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1605 
UNUSED
(
tm´eg
); \

1608 
	#__HAL_RCC_LTDC_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_LTDCEN
))

	)

1611 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1612 
	#__HAL_RCC_DSI_CLK_ENABLE
(èdØ{ \

	)

1613 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1614 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1616 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1617 
UNUSED
(
tm´eg
); \

1620 
	#__HAL_RCC_DSI_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DSIEN
))

	)

1633 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

1634 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

1635 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

1636 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

1637 
	#__HAL_RCC_SPI6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI6EN
)è!ð
RESET
)

	)

1638 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

1639 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

1640 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

1641 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
))!ð
RESET
)

	)

1643 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

1644 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

1645 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
))=ð
RESET
)

	)

1646 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

1647 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

1648 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

1649 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

1650 
	#__HAL_RCC_SPI6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI6EN
)è=ð
RESET
)

	)

1651 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

1653 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1654 
	#__HAL_RCC_LTDC_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_LTDCEN
)è!ð
RESET
)

	)

1655 
	#__HAL_RCC_LTDC_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_LTDCEN
)è=ð
RESET
)

	)

1658 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1659 
	#__HAL_RCC_DSI_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DSIEN
)è!ð
RESET
)

	)

1660 
	#__HAL_RCC_DSI_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DSIEN
)è=ð
RESET
)

	)

1670 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

1671 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

1672 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

1673 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

1674 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

1675 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

1676 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

1677 
	#__HAL_RCC_GPIOJ_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOJRST
))

	)

1678 
	#__HAL_RCC_GPIOK_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOKRST
))

	)

1679 
	#__HAL_RCC_DMA2D_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2DRST
))

	)

1680 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

1682 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

1683 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

1684 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

1685 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

1686 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

1687 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

1688 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

1689 
	#__HAL_RCC_GPIOJ_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOJRST
))

	)

1690 
	#__HAL_RCC_GPIOK_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOKRST
))

	)

1691 
	#__HAL_RCC_DMA2D_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2DRST
))

	)

1692 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

1701 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

1702 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

1703 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

1704 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

1706 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

1707 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

1708 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

1709 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

1711 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1712 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

1713 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

1715 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

1716 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

1726 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

1727 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

1728 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

1729 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

1731 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1732 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

1733 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

1743 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1744 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1745 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1746 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1747 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1748 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1749 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1750 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1751 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

1752 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

1753 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1754 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

1755 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

1756 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

1757 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

1758 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

1759 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1760 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

1762 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

1763 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

1764 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

1765 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1766 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

1767 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1768 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1769 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1770 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1771 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1772 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1773 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1774 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1775 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

1776 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

1777 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1778 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

1779 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

1788 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

1789 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

1790 
	#__HAL_RCC_SPI6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI6RST
))

	)

1791 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

1792 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

1793 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

1794 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

1796 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

1797 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

1798 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

1799 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

1800 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

1801 
	#__HAL_RCC_SPI6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI6RST
))

	)

1802 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

1804 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1805 
	#__HAL_RCC_LTDC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_LTDCRST
))

	)

1806 
	#__HAL_RCC_LTDC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_LTDCRST
))

	)

1809 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1810 
	#__HAL_RCC_DSI_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DSIRST
))

	)

1811 
	#__HAL_RCC_DSI_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DSIRST
))

	)

1825 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1826 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1827 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1828 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1829 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1830 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1831 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1832 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1833 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1834 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1835 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1836 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1837 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1838 
	#__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1839 
	#__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM3LPEN
))

	)

1840 
	#__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1841 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

1842 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1843 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1844 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1846 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1847 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1848 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1849 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1850 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1851 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1852 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1853 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1854 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1855 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1856 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1857 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1858 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1859 
	#__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1860 
	#__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1861 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

1862 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1863 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1864 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1877 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1878 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1880 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

1881 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

1883 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

1884 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

1886 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1887 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1888 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

1890 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1891 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

1905 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

1906 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

1908 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1909 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

1910 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

1924 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

1925 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

1926 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

1927 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

1928 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

1929 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

1930 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

1931 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

1932 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

1933 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

1934 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

1935 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

1936 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

1937 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

1938 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

1939 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

1940 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

1941 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

1943 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

1944 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

1945 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

1946 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

1947 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

1948 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

1949 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

1950 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

1951 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

1952 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

1953 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

1954 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

1955 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

1956 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

1957 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

1958 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

1959 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

1960 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

1973 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

1974 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

1975 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

1976 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

1977 
	#__HAL_RCC_SPI6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI6LPEN
))

	)

1978 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

1979 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

1980 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

1981 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

1983 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

1984 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

1985 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

1986 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

1987 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

1988 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

1989 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

1990 
	#__HAL_RCC_SPI6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI6LPEN
))

	)

1991 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

1993 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1994 
	#__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_LTDCLPEN
))

	)

1996 
	#__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_LTDCLPEN
))

	)

1999 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2000 
	#__HAL_RCC_DSI_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DSILPEN
))

	)

2001 
	#__HAL_RCC_DSI_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DSILPEN
))

	)

2010 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

2018 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
(èdØ{ \

	)

2019 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2020 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2022 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2023 
UNUSED
(
tm´eg
); \

2025 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

2026 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2027 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2029 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2030 
UNUSED
(
tm´eg
); \

2032 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

2033 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2034 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2036 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2037 
UNUSED
(
tm´eg
); \

2039 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

2040 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2041 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2043 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2044 
UNUSED
(
tm´eg
); \

2046 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

2047 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2048 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2050 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2051 
UNUSED
(
tm´eg
); \

2053 
	#__HAL_RCC_GPIOI_CLK_ENABLE
(èdØ{ \

	)

2054 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2055 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

2057 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

2058 
UNUSED
(
tm´eg
); \

2060 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

2061 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2062 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

2064 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

2065 
UNUSED
(
tm´eg
); \

2067 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

2068 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2069 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

2071 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

2072 
UNUSED
(
tm´eg
); \

2074 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(èdØ{ \

	)

2075 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2076 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

2078 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

2079 
UNUSED
(
tm´eg
); \

2081 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(èdØ{ \

	)

2082 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2083 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

2085 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

2086 
UNUSED
(
tm´eg
); \

2088 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2089 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2090 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

2091 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

2092 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

2093 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

2094 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

2095 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

2096 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2097 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2098 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2102 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
(èdØ{ \

	)

2103 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2104 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

2106 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

2107 
UNUSED
(
tm´eg
); \

2109 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
(èdØ{ \

	)

2110 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2111 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

2113 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

2114 
UNUSED
(
tm´eg
); \

2116 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
(èdØ{ \

	)

2117 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2118 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

2120 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

2121 
UNUSED
(
tm´eg
); \

2123 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
(èdØ{ \

	)

2124 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2125 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

2127 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

2128 
UNUSED
(
tm´eg
); \

2130 
	#__HAL_RCC_ETH_CLK_ENABLE
(èdØ{ \

	)

2131 
__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

2132 
__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

2133 
__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

2139 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

2140 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

2141 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

2142 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

2143 
	#__HAL_RCC_ETH_CLK_DISABLE
(èdØ{ \

	)

2144 
__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

2145 
__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

2146 
__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

2160 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

2161 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

2162 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

2163 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

2164 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

2165 
	#__HAL_RCC_GPIOI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è!ð
RESET
)

	)

2166 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

2167 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

2168 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

2169 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

2171 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

2172 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

2173 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

2174 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

2175 
	#__HAL_RCC_GPIOI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è=ð
RESET
)

	)

2176 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

2177 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
))=ð
RESET
)

	)

2178 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

2179 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

2180 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

2181 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2185 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è!ð
RESET
)

	)

2186 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è!ð
RESET
)

	)

2187 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è!ð
RESET
)

	)

2188 
	#__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è!ð
RESET
)

	)

2189 
	#__HAL_RCC_ETH_IS_CLK_ENABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è&& \

	)

2190 
__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
() && \

2191 
__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
())

2195 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è=ð
RESET
)

	)

2196 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è=ð
RESET
)

	)

2197 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è=ð
RESET
)

	)

2198 
	#__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è=ð
RESET
)

	)

2199 
	#__HAL_RCC_ETH_IS_CLK_DISABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è&& \

	)

2200 
__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
() && \

2201 
__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
())

2214 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

2215 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2218 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

2220 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

2221 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2222 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

2224 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

2225 
UNUSED
(
tm´eg
); \

2227 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

2229 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2230 
	#__HAL_RCC_DCMI_CLK_ENABLE
(èdØ{ \

	)

2231 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2232 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

2234 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

2235 
UNUSED
(
tm´eg
); \

2237 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

2240 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2241 
	#__HAL_RCC_CRYP_CLK_ENABLE
(èdØ{ \

	)

2242 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2243 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

2245 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

2246 
UNUSED
(
tm´eg
); \

2248 
	#__HAL_RCC_HASH_CLK_ENABLE
(èdØ{ \

	)

2249 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2250 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

2252 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

2253 
UNUSED
(
tm´eg
); \

2255 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

2256 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

2270 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

2271 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

2273 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

2274 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

2276 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2277 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

2278 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

2281 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2282 
	#__HAL_RCC_CRYP_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è!ð
RESET
)

	)

2283 
	#__HAL_RCC_HASH_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è!ð
RESET
)

	)

2285 
	#__HAL_RCC_CRYP_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è=ð
RESET
)

	)

2286 
	#__HAL_RCC_HASH_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è=ð
RESET
)

	)

2299 
	#__HAL_RCC_FSMC_CLK_ENABLE
(èdØ{ \

	)

2300 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2301 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

2303 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

2304 
UNUSED
(
tm´eg
); \

2306 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

2318 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è!ð
RESET
)

	)

2319 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è=ð
RESET
)

	)

2331 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

2332 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2333 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2335 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2336 
UNUSED
(
tm´eg
); \

2338 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

2339 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2340 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

2342 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

2343 
UNUSED
(
tm´eg
); \

2345 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

2346 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2347 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

2349 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

2350 
UNUSED
(
tm´eg
); \

2352 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

2353 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2354 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

2356 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

2357 
UNUSED
(
tm´eg
); \

2359 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

2360 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2361 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

2363 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

2364 
UNUSED
(
tm´eg
); \

2366 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

2367 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2368 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

2370 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

2371 
UNUSED
(
tm´eg
); \

2373 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

2374 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2375 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

2377 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

2378 
UNUSED
(
tm´eg
); \

2380 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

2381 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2382 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

2384 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

2385 
UNUSED
(
tm´eg
); \

2387 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

2388 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2389 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

2391 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

2392 
UNUSED
(
tm´eg
); \

2394 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

2395 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2396 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

2398 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

2399 
UNUSED
(
tm´eg
); \

2401 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

2402 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2403 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2405 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2406 
UNUSED
(
tm´eg
); \

2408 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

2409 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2410 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2412 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2413 
UNUSED
(
tm´eg
); \

2415 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

2416 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2417 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2419 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2420 
UNUSED
(
tm´eg
); \

2422 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

2423 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2424 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2426 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2427 
UNUSED
(
tm´eg
); \

2429 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

2430 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2431 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2433 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2434 
UNUSED
(
tm´eg
); \

2436 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

2437 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2438 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2440 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2441 
UNUSED
(
tm´eg
); \

2443 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

2444 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

2445 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

2446 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

2447 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

2448 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

2449 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

2450 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

2451 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

2452 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

2453 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

2454 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

2455 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

2456 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

2457 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

2458 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

2470 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

2471 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

2472 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

2473 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

2474 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

2475 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

2476 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

2477 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

2478 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

2479 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

2480 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

2481 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

2482 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

2483 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

2484 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

2485 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

2487 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

2488 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

2489 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

2490 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

2491 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

2492 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

2493 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

2494 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

2495 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

2496 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

2497 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

2498 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

2499 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

2500 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

2501 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

2502 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

2514 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

2515 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2516 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

2518 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

2519 
UNUSED
(
tm´eg
); \

2521 
	#__HAL_RCC_ADC2_CLK_ENABLE
(èdØ{ \

	)

2522 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2523 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

2525 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

2526 
UNUSED
(
tm´eg
); \

2528 
	#__HAL_RCC_ADC3_CLK_ENABLE
(èdØ{ \

	)

2529 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2530 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

2532 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

2533 
UNUSED
(
tm´eg
); \

2535 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

2536 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2537 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2539 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2540 
UNUSED
(
tm´eg
); \

2542 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

2543 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2544 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2546 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2547 
UNUSED
(
tm´eg
); \

2549 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

2550 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2551 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2553 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2554 
UNUSED
(
tm´eg
); \

2557 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

2558 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

2559 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

2560 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

2561 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

2562 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

2574 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

2575 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

2576 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

2577 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

2578 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

2579 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

2581 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

2582 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

2583 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

2584 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

2585 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

2586 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

2595 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

2596 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

2597 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

2598 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

2599 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

2600 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

2601 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

2602 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2604 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

2605 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

2606 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

2607 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

2608 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

2609 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

2610 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

2611 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2620 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

2621 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

2623 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2624 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

2625 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

2628 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2629 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

2630 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

2632 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

2633 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

2636 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

2637 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

2639 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

2640 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

2649 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

2650 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

2652 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

2653 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

2662 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

2663 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

2664 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

2665 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

2666 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

2667 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

2668 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

2669 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

2670 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

2671 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

2672 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

2673 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

2674 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

2675 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

2676 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

2677 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

2679 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

2680 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

2681 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

2682 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

2683 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

2684 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

2685 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

2686 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

2687 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

2688 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

2689 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

2690 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

2691 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

2692 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

2693 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

2694 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

2703 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

2704 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

2705 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

2706 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

2708 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

2709 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

2710 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

2711 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

2724 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2725 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2726 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2727 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2728 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2729 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2730 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2731 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2732 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2733 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2734 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2735 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2736 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

2737 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2738 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2739 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2741 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2742 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2743 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2744 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2745 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2746 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2747 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2748 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2749 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2750 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2751 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2752 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2753 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

2754 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2755 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2756 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2769 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2770 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2772 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

2773 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

2775 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2776 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

2777 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

2780 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2781 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2782 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

2784 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2785 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

2799 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2800 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2813 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

2814 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

2815 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

2816 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

2817 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

2818 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

2819 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

2820 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

2821 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

2822 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

2823 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

2824 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

2825 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

2826 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

2827 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

2828 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

2830 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

2831 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

2832 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

2833 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

2834 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

2835 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

2836 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

2837 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

2838 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

2839 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

2840 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

2841 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

2842 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

2843 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

2844 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

2845 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

2858 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

2859 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

2860 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

2861 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

2862 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

2863 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

2865 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2866 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2867 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2868 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

2869 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

2870 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

2878 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

2886 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

2887 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2888 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2890 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2891 
UNUSED
(
tm´eg
); \

2893 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

2894 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2895 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2897 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2898 
UNUSED
(
tm´eg
); \

2900 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

2901 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2902 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2904 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2905 
UNUSED
(
tm´eg
); \

2907 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

2908 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2909 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2911 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2912 
UNUSED
(
tm´eg
); \

2915 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2916 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2917 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2918 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2930 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

2931 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

2932 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

2933 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

2935 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

2936 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

2937 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

2938 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

2950 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

2951 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2954 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

2966 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

2967 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

2979 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

2980 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2981 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2983 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2984 
UNUSED
(
tm´eg
); \

2986 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

2987 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2988 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2990 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2991 
UNUSED
(
tm´eg
); \

2993 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

2994 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2995 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2997 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2998 
UNUSED
(
tm´eg
); \

3000 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

3001 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3002 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3004 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3005 
UNUSED
(
tm´eg
); \

3007 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

3008 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3009 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3011 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3012 
UNUSED
(
tm´eg
); \

3014 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3015 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3016 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3017 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3018 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3030 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

3031 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

3032 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

3033 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

3034 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

3036 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

3037 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

3038 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

3039 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

3040 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

3052 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

3053 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3054 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3056 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3057 
UNUSED
(
tm´eg
); \

3059 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

3060 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3061 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3063 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3064 
UNUSED
(
tm´eg
); \

3066 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

3067 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3068 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3070 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3071 
UNUSED
(
tm´eg
); \

3074 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3075 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3076 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3088 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

3089 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

3090 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

3092 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

3093 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

3094 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

3102 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFFU)

	)

3103 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3104 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3105 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3107 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00U)

	)

3108 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3109 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3110 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3119 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

3120 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3122 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

3123 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3132 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

3133 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3134 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3135 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3136 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3137 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3139 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00U)

	)

3140 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3141 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3142 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3143 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3144 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3153 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

3154 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3155 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3156 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3158 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00U)

	)

3159 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3160 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3161 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3170 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

3171 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

3184 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3185 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3186 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3187 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3188 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3190 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3191 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3192 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3193 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3194 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3207 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3209 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3222 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3223 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3224 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3225 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3226 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3228 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3229 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3230 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3231 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3232 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3245 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3246 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3247 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3249 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3250 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3251 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3259 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

3267 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

3268 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3269 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3271 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3272 
UNUSED
(
tm´eg
); \

3274 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

3275 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3276 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

3278 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

3279 
UNUSED
(
tm´eg
); \

3281 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3282 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_RNGEN
))

	)

3294 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

3295 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_RNGEN
)è!ð
RESET
)

	)

3297 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

3298 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_RNGEN
)è=ð
RESET
)

	)

3307 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

3308 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3309 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3311 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3312 
UNUSED
(
tm´eg
); \

3314 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(èdØ{ \

	)

3315 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3316 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

3318 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

3319 
UNUSED
(
tm´eg
); \

3321 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
(èdØ{ \

	)

3322 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3323 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

3325 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

3326 
UNUSED
(
tm´eg
); \

3328 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
(èdØ{ \

	)

3329 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3330 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3332 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3333 
UNUSED
(
tm´eg
); \

3335 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

3336 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3337 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3339 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3340 
UNUSED
(
tm´eg
); \

3343 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

3344 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

3345 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

3346 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

3347 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

3359 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

3360 
	#__HAL_RCC_RTCAPB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è!ð
RESET
)

	)

3361 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è!ð
RESET
)

	)

3362 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

3363 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

3365 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

3366 
	#__HAL_RCC_RTCAPB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è=ð
RESET
)

	)

3367 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è=ð
RESET
)

	)

3368 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

3369 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

3378 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

3379 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3380 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3382 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3383 
UNUSED
(
tm´eg
); \

3385 
	#__HAL_RCC_EXTIT_CLK_ENABLE
(èdØ{ \

	)

3386 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3387 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

3389 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

3390 
UNUSED
(
tm´eg
); \

3392 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

3393 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

3405 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

3406 
	#__HAL_RCC_EXTIT_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è!ð
RESET
)

	)

3408 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

3409 
	#__HAL_RCC_EXTIT_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è=ð
RESET
)

	)

3418 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3419 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_RNGRST
))

	)

3420 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3421 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_RNGRST
))

	)

3430 
	#__HAL_RCC_AHB2_FORCE_RESET
()

	)

3431 
	#__HAL_RCC_AHB2_RELEASE_RESET
()

	)

3440 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

3441 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

3450 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

3451 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

3452 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3453 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

3455 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

3456 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

3457 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3458 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

3467 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3468 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3481 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_RNGLPEN
))

	)

3482 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3483 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3484 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3486 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_RNGLPEN
))

	)

3487 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3488 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3489 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3498 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

3499 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

3500 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

3501 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3502 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

3504 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

3505 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

3506 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

3507 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3508 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

3517 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3518 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

3519 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3520 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

3529 #ià
defšed
(
STM32F411xE
)

3537 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

3538 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3539 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3541 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3542 
UNUSED
(
tm´eg
); \

3544 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

3545 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3546 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3548 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3549 
UNUSED
(
tm´eg
); \

3551 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

3552 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3553 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3555 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3556 
UNUSED
(
tm´eg
); \

3558 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

3559 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3560 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3562 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3563 
UNUSED
(
tm´eg
); \

3565 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3566 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3567 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

3568 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3580 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

3581 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

3582 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

3583 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

3585 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

3586 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

3587 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

3588 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

3600 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

3601 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

3604 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

3616 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

3617 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

3629 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

3630 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3631 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3633 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3634 
UNUSED
(
tm´eg
); \

3636 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

3637 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3638 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3640 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3641 
UNUSED
(
tm´eg
); \

3643 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

3644 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3645 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3647 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3648 
UNUSED
(
tm´eg
); \

3650 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

3651 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3652 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3654 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3655 
UNUSED
(
tm´eg
); \

3657 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

3658 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3659 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3661 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3662 
UNUSED
(
tm´eg
); \

3664 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3665 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3666 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3667 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3668 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3680 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

3681 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

3682 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

3683 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

3684 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

3686 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

3687 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

3688 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

3689 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

3690 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

3699 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

3700 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3701 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3703 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3704 
UNUSED
(
tm´eg
); \

3706 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

3707 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3708 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3710 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3711 
UNUSED
(
tm´eg
); \

3713 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

3714 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3715 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3717 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3718 
UNUSED
(
tm´eg
); \

3720 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

3721 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3722 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3724 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3725 
UNUSED
(
tm´eg
); \

3727 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3728 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3729 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3730 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

3742 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

3743 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

3744 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

3745 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

3747 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

3748 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

3749 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

3750 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

3759 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3760 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3761 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3763 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3764 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3765 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3774 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

3775 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3777 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

3778 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3787 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

3788 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

3797 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3798 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3799 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3800 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3801 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3803 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3804 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3805 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3806 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3807 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3816 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3817 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3818 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3819 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3821 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3822 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3823 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3824 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3837 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3838 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3839 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3840 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3841 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3843 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3844 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3845 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3846 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3847 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3860 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3861 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3870 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3871 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3872 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3873 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3874 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3876 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3877 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3878 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3879 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3880 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3889 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3890 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3891 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3892 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3894 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3895 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3896 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3897 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3905 #ià
defšed
(
STM32F446xx
)

3913 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
(èdØ{ \

	)

3914 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3915 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3917 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3918 
UNUSED
(
tm´eg
); \

3920 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

3921 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3922 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3924 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3925 
UNUSED
(
tm´eg
); \

3927 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

3928 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3929 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3931 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3932 
UNUSED
(
tm´eg
); \

3934 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

3935 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3936 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3938 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3939 
UNUSED
(
tm´eg
); \

3941 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

3942 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3943 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3945 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3946 
UNUSED
(
tm´eg
); \

3948 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

3949 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3950 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3952 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3953 
UNUSED
(
tm´eg
); \

3955 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

3956 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3957 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3959 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3960 
UNUSED
(
tm´eg
); \

3962 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(èdØ{ \

	)

3963 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3964 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3966 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3967 
UNUSED
(
tm´eg
); \

3969 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(èdØ{ \

	)

3970 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3971 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3973 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3974 
UNUSED
(
tm´eg
); \

3976 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3977 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3978 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

3979 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

3980 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

3981 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

3982 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

3983 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

3984 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3996 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

3997 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

3998 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

3999 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

4000 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

4001 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

4002 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

4003 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
))!ð
RESET
)

	)

4004 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

4006 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

4007 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

4008 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

4009 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

4010 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

4011 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è=ð
RESET
)

	)

4012 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

4013 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

4014 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

4026 
	#__HAL_RCC_DCMI_CLK_ENABLE
(èdØ{ \

	)

4027 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4028 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

4030 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

4031 
UNUSED
(
tm´eg
); \

4033 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

4034 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

4035 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

4038 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

4040 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

4041 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4042 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4044 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4045 
UNUSED
(
tm´eg
); \

4047 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

4059 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

4060 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

4062 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

4063 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

4065 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

4066 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

4078 
	#__HAL_RCC_FMC_CLK_ENABLE
(èdØ{ \

	)

4079 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4080 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

4082 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

4083 
UNUSED
(
tm´eg
); \

4085 
	#__HAL_RCC_QSPI_CLK_ENABLE
(èdØ{ \

	)

4086 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4087 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4089 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4090 
UNUSED
(
tm´eg
); \

4093 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

4094 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

4106 
	#__HAL_RCC_FMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è!ð
RESET
)

	)

4107 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

4109 
	#__HAL_RCC_FMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è=ð
RESET
)

	)

4110 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

4122 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

4123 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4124 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4126 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4127 
UNUSED
(
tm´eg
); \

4129 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

4130 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4131 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4133 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4134 
UNUSED
(
tm´eg
); \

4136 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

4137 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4138 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4140 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4141 
UNUSED
(
tm´eg
); \

4143 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

4144 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4145 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4147 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4148 
UNUSED
(
tm´eg
); \

4150 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

4151 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4152 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4154 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4155 
UNUSED
(
tm´eg
); \

4157 
	#__HAL_RCC_SPDIFRX_CLK_ENABLE
(èdØ{ \

	)

4158 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4159 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

4161 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

4162 
UNUSED
(
tm´eg
); \

4164 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

4165 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4166 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4168 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4169 
UNUSED
(
tm´eg
); \

4171 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

4172 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4173 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4175 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4176 
UNUSED
(
tm´eg
); \

4178 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

4179 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4180 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4182 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4183 
UNUSED
(
tm´eg
); \

4185 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
(èdØ{ \

	)

4186 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4187 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4189 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4190 
UNUSED
(
tm´eg
); \

4192 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

4193 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4194 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

4196 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

4197 
UNUSED
(
tm´eg
); \

4199 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

4200 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4201 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

4203 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

4204 
UNUSED
(
tm´eg
); \

4206 
	#__HAL_RCC_CEC_CLK_ENABLE
(èdØ{ \

	)

4207 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4208 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

4210 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

4211 
UNUSED
(
tm´eg
); \

4213 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

4214 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4215 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

4217 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

4218 
UNUSED
(
tm´eg
); \

4220 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

4221 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4222 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

4224 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

4225 
UNUSED
(
tm´eg
); \

4227 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

4228 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4229 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

4231 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

4232 
UNUSED
(
tm´eg
); \

4234 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

4235 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4236 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

4238 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

4239 
UNUSED
(
tm´eg
); \

4241 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

4242 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4243 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

4245 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

4246 
UNUSED
(
tm´eg
); \

4248 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

4249 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4250 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

4252 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

4253 
UNUSED
(
tm´eg
); \

4255 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

4256 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

4257 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

4258 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

4259 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

4260 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

4261 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

4262 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

4263 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

4264 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

4265 
	#__HAL_RCC_SPDIFRX_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPDIFRXEN
))

	)

4266 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

4267 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

4268 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

4269 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

4270 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

4271 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

4272 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

4273 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

4285 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

4286 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

4287 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

4288 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

4289 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

4290 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

4291 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

4292 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

4293 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

4294 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

4295 
	#__HAL_RCC_SPDIFRX_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPDIFRXEN
)è!ð
RESET
)

	)

4296 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

4297 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

4298 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

4299 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

4300 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

4301 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

4302 
	#__HAL_RCC_CEC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è!ð
RESET
)

	)

4303 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

4305 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

4306 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

4307 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

4308 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

4309 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

4310 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

4311 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

4312 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

4313 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

4314 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

4315 
	#__HAL_RCC_SPDIFRX_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPDIFRXEN
)è=ð
RESET
)

	)

4316 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

4317 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

4318 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

4319 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

4320 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

4321 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

4322 
	#__HAL_RCC_CEC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è=ð
RESET
)

	)

4323 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

4335 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

4336 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4337 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

4339 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

4340 
UNUSED
(
tm´eg
); \

4342 
	#__HAL_RCC_ADC2_CLK_ENABLE
(èdØ{ \

	)

4343 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4344 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

4346 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

4347 
UNUSED
(
tm´eg
); \

4349 
	#__HAL_RCC_ADC3_CLK_ENABLE
(èdØ{ \

	)

4350 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4351 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

4353 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

4354 
UNUSED
(
tm´eg
); \

4356 
	#__HAL_RCC_SAI1_CLK_ENABLE
(èdØ{ \

	)

4357 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4358 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

4360 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

4361 
UNUSED
(
tm´eg
); \

4363 
	#__HAL_RCC_SAI2_CLK_ENABLE
(èdØ{ \

	)

4364 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4365 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

4367 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

4368 
UNUSED
(
tm´eg
); \

4370 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

4371 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4372 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

4374 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

4375 
UNUSED
(
tm´eg
); \

4377 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

4378 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4379 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

4381 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

4382 
UNUSED
(
tm´eg
); \

4384 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

4385 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4386 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

4388 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

4389 
UNUSED
(
tm´eg
); \

4391 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

4392 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

4393 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

4394 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

4395 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

4396 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

4397 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

4398 
	#__HAL_RCC_SAI2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI2EN
))

	)

4410 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

4411 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

4412 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

4413 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

4414 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

4415 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

4416 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

4417 
	#__HAL_RCC_SAI2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI2EN
)è!ð
RESET
)

	)

4419 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

4420 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

4421 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

4422 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

4423 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

4424 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

4425 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

4426 
	#__HAL_RCC_SAI2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI2EN
)è=ð
RESET
)

	)

4435 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

4436 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

4437 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

4438 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

4439 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

4440 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

4442 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

4443 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

4444 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

4445 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

4446 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

4447 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

4456 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

4457 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

4458 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

4459 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

4461 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

4462 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

4463 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

4464 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

4473 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

4474 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

4476 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

4477 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

4479 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

4480 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

4489 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

4490 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

4491 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

4492 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

4493 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

4494 
	#__HAL_RCC_SPDIFRX_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPDIFRXRST
))

	)

4495 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

4496 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

4497 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

4498 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

4499 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

4500 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

4501 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

4502 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

4503 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

4504 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

4505 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

4506 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

4507 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

4509 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

4510 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

4511 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

4512 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

4513 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

4514 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

4515 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

4516 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

4517 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

4518 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

4519 
	#__HAL_RCC_SPDIFRX_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPDIFRXRST
))

	)

4520 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

4521 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

4522 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

4523 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

4524 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

4525 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

4526 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

4527 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

4536 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

4537 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

4538 
	#__HAL_RCC_SAI2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI2RST
))

	)

4539 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

4540 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

4541 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

4543 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

4544 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

4545 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

4546 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

4547 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

4548 
	#__HAL_RCC_SAI2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI2RST
))

	)

4561 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

4562 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

4563 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

4564 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

4565 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

4566 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

4567 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

4568 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

4569 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

4570 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

4571 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

4573 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

4574 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

4575 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

4576 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

4577 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

4578 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

4579 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

4580 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

4581 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

4582 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

4583 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

4596 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

4597 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

4599 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

4600 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

4602 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

4603 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

4616 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

4617 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

4619 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

4620 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

4633 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

4634 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

4635 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

4636 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

4637 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

4638 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

4639 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

4640 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

4641 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

4642 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

4643 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

4644 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

4645 
	#__HAL_RCC_CEC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CECLPEN
))

	)

4646 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

4647 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

4648 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

4649 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

4650 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

4651 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

4653 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

4654 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

4655 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

4656 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

4657 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

4658 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

4659 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

4660 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

4661 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

4662 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

4663 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

4664 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

4665 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

4666 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

4667 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

4668 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

4669 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

4670 
	#__HAL_RCC_CEC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CECLPEN
))

	)

4671 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

4684 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

4685 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

4686 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

4687 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

4688 
	#__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI2LPEN
))

	)

4689 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

4690 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

4691 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

4693 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

4694 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

4695 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

4696 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

4697 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

4698 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

4699 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

4700 
	#__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI2LPEN
))

	)

4709 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4717 #ià
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4718 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

4719 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4720 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

4722 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

4723 
UNUSED
(
tm´eg
); \

4726 #ià
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4727 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

4728 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4729 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

4731 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

4732 
UNUSED
(
tm´eg
); \

4735 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4736 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

4737 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4738 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

4740 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

4741 
UNUSED
(
tm´eg
); \

4743 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

4744 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4745 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

4747 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

4748 
UNUSED
(
tm´eg
); \

4751 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

4752 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4753 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

4755 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

4756 
UNUSED
(
tm´eg
); \

4758 #ià
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4759 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

4761 #ià
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4762 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

4764 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4765 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

4766 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

4768 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

4780 #ià
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4781 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

4783 #ià
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4784 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

4786 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4787 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

4788 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

4790 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

4792 #ià
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4793 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

4795 #ià
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4796 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

4798 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4799 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

4800 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

4802 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

4814 #ià
defšed
(
STM32F423xx
)

4815 
	#__HAL_RCC_AES_CLK_ENABLE
(èdØ{ \

	)

4816 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4817 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_AESEN
);\

4819 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_AESEN
);\

4820 
UNUSED
(
tm´eg
); \

4823 
	#__HAL_RCC_AES_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_AESEN
))

	)

4826 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

4827 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4828 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4830 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4831 
UNUSED
(
tm´eg
); \

4833 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

4835 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

4836 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

4839 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

4851 #ià
defšed
(
STM32F423xx
)

4852 
	#__HAL_RCC_AES_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_AESEN
)è!ð
RESET
)

	)

4853 
	#__HAL_RCC_AES_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_AESEN
)è=ð
RESET
)

	)

4856 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

4857 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

4859 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

4860 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

4872 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4873 
	#__HAL_RCC_FSMC_CLK_ENABLE
(èdØ{ \

	)

4874 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4875 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

4877 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

4878 
UNUSED
(
tm´eg
); \

4880 
	#__HAL_RCC_QSPI_CLK_ENABLE
(èdØ{ \

	)

4881 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4882 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4884 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4885 
UNUSED
(
tm´eg
); \

4888 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

4889 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

4902 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4903 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è!ð
RESET
)

	)

4904 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

4906 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è=ð
RESET
)

	)

4907 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

4921 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

4922 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4923 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4925 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4926 
UNUSED
(
tm´eg
); \

4928 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

4929 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4930 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4932 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4933 
UNUSED
(
tm´eg
); \

4935 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

4936 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4937 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4939 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4940 
UNUSED
(
tm´eg
); \

4942 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

4943 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4944 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4946 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4947 
UNUSED
(
tm´eg
); \

4949 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

4950 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4951 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4953 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4954 
UNUSED
(
tm´eg
); \

4956 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

4957 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(èdØ{ \

	)

4958 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4959 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

4961 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

4962 
UNUSED
(
tm´eg
); \

4965 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
(èdØ{ \

	)

4966 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4967 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

4969 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

4970 
UNUSED
(
tm´eg
); \

4972 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4973 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

4974 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4975 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4977 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4978 
UNUSED
(
tm´eg
); \

4982 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

4983 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

4984 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4985 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4987 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4988 
UNUSED
(
tm´eg
); \

4990 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

4991 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4992 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4994 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4995 
UNUSED
(
tm´eg
); \

4999 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
(èdØ{ \

	)

5000 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5001 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

5003 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

5004 
UNUSED
(
tm´eg
); \

5006 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

5007 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5008 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

5010 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

5011 
UNUSED
(
tm´eg
); \

5013 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

5014 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5015 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

5017 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

5018 
UNUSED
(
tm´eg
); \

5020 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5021 
	#__HAL_RCC_CAN3_CLK_ENABLE
(èdØ{ \

	)

5022 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5023 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN3EN
);\

5025 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN3EN
);\

5026 
UNUSED
(
tm´eg
); \

5029 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

5030 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5031 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

5033 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

5034 
UNUSED
(
tm´eg
); \

5036 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

5037 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5038 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

5040 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

5041 
UNUSED
(
tm´eg
); \

5043 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

5044 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5045 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

5047 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

5048 
UNUSED
(
tm´eg
); \

5050 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

5051 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5052 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

5054 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

5055 
UNUSED
(
tm´eg
); \

5057 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

5058 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5059 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

5061 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

5062 
UNUSED
(
tm´eg
); \

5064 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5065 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

5066 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5067 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

5069 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

5070 
UNUSED
(
tm´eg
); \

5072 
	#__HAL_RCC_UART7_CLK_ENABLE
(èdØ{ \

	)

5073 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5074 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

5076 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

5077 
UNUSED
(
tm´eg
); \

5079 
	#__HAL_RCC_UART8_CLK_ENABLE
(èdØ{ \

	)

5080 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5081 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

5083 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

5084 
UNUSED
(
tm´eg
); \

5088 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

5089 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

5090 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

5091 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

5092 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

5093 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

5094 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

5095 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

5096 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5097 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

5099 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

5100 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

5101 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5102 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

5104 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5105 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

5106 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

5108 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

5109 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

5110 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

5111 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

5112 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5113 
	#__HAL_RCC_CAN3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN3EN
))

	)

5114 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

5115 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

5116 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

5130 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

5131 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

5132 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

5133 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

5134 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

5135 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

5136 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

5137 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

5138 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5139 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è!ð
RESET
)

	)

5141 
	#__HAL_RCC_RTCAPB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è!ð
RESET
)

	)

5142 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

5143 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5144 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

5146 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5147 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

5148 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

5150 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

5151 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

5152 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
))!ð
RESET
)

	)

5153 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

5154 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5155 
	#__HAL_RCC_CAN3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN3EN
)è!ð
RESET
)

	)

5156 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

5157 
	#__HAL_RCC_UART7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è!ð
RESET
)

	)

5158 
	#__HAL_RCC_UART8_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è!ð
RESET
)

	)

5161 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

5162 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

5163 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

5164 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

5165 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

5166 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

5167 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

5168 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

5169 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5170 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è=ð
RESET
)

	)

5172 
	#__HAL_RCC_RTCAPB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è=ð
RESET
)

	)

5173 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

5174 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5175 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

5177 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5178 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

5179 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

5181 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

5182 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

5183 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

5184 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

5185 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5186 
	#__HAL_RCC_CAN3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN3EN
)è=ð
RESET
)

	)

5187 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

5188 
	#__HAL_RCC_UART7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è=ð
RESET
)

	)

5189 
	#__HAL_RCC_UART8_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è=ð
RESET
)

	)

5201 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

5202 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5203 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

5205 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

5206 
UNUSED
(
tm´eg
); \

5208 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5209 
	#__HAL_RCC_UART9_CLK_ENABLE
(èdØ{ \

	)

5210 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5211 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART9EN
);\

5213 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART9EN
);\

5214 
UNUSED
(
tm´eg
); \

5216 
	#__HAL_RCC_UART10_CLK_ENABLE
(èdØ{ \

	)

5217 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5218 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART10EN
);\

5220 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART10EN
);\

5221 
UNUSED
(
tm´eg
); \

5224 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

5225 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5226 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

5228 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

5229 
UNUSED
(
tm´eg
); \

5231 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

5232 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5233 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

5235 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

5236 
UNUSED
(
tm´eg
); \

5238 
	#__HAL_RCC_EXTIT_CLK_ENABLE
(èdØ{ \

	)

5239 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5240 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

5242 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

5243 
UNUSED
(
tm´eg
); \

5245 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

5246 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5247 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

5249 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

5250 
UNUSED
(
tm´eg
); \

5252 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

5253 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5254 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

5256 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

5257 
UNUSED
(
tm´eg
); \

5259 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5260 
	#__HAL_RCC_SAI1_CLK_ENABLE
(èdØ{ \

	)

5261 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5262 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

5264 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

5265 
UNUSED
(
tm´eg
); \

5268 
	#__HAL_RCC_DFSDM1_CLK_ENABLE
(èdØ{ \

	)

5269 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5270 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM1EN
);\

5272 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM1EN
);\

5273 
UNUSED
(
tm´eg
); \

5275 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5276 
	#__HAL_RCC_DFSDM2_CLK_ENABLE
(èdØ{ \

	)

5277 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5278 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM2EN
);\

5280 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM2EN
);\

5281 
UNUSED
(
tm´eg
); \

5285 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

5286 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5287 
	#__HAL_RCC_UART9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_UART9EN
))

	)

5288 
	#__HAL_RCC_UART10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_UART10EN
))

	)

5290 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

5291 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

5292 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

5293 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

5294 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

5295 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5296 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

5298 
	#__HAL_RCC_DFSDM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DFSDM1EN
))

	)

5299 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5300 
	#__HAL_RCC_DFSDM2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DFSDM2EN
))

	)

5313 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

5314 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5315 
	#__HAL_RCC_UART9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART9EN
)è!ð
RESET
)

	)

5316 
	#__HAL_RCC_UART10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART10EN
)è!ð
RESET
)

	)

5318 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

5319 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

5320 
	#__HAL_RCC_EXTIT_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è!ð
RESET
)

	)

5321 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

5322 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

5323 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5324 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

5326 
	#__HAL_RCC_DFSDM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM1EN
)è!ð
RESET
)

	)

5327 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5328 
	#__HAL_RCC_DFSDM2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM2EN
)è!ð
RESET
)

	)

5331 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

5332 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5333 
	#__HAL_RCC_UART9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART9EN
)è=ð
RESET
)

	)

5334 
	#__HAL_RCC_UART10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART10EN
)è=ð
RESET
)

	)

5336 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

5337 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

5338 
	#__HAL_RCC_EXTIT_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è=ð
RESET
)

	)

5339 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

5340 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

5341 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5342 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

5344 
	#__HAL_RCC_DFSDM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM1EN
)è=ð
RESET
)

	)

5345 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5346 
	#__HAL_RCC_DFSDM2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM2EN
)è=ð
RESET
)

	)

5356 #ià
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5357 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

5359 #ià
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5360 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

5362 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5363 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

5364 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

5366 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

5368 #ià
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5369 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

5371 #ià
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5372 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

5374 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5375 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

5376 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

5378 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

5387 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

5388 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

5390 #ià
defšed
(
STM32F423xx
)

5391 
	#__HAL_RCC_AES_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_AESRST
))

	)

5392 
	#__HAL_RCC_AES_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_AESRST
))

	)

5395 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

5396 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

5398 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

5399 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

5408 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5409 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

5410 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

5412 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

5413 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

5415 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

5416 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

5418 #ià
defšed
(
STM32F412Cx
)

5419 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

5420 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

5422 
	#__HAL_RCC_FSMC_FORCE_RESET
()

	)

5423 
	#__HAL_RCC_QSPI_FORCE_RESET
()

	)

5425 
	#__HAL_RCC_FSMC_RELEASE_RESET
()

	)

5426 
	#__HAL_RCC_QSPI_RELEASE_RESET
()

	)

5436 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

5437 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

5438 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

5439 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

5440 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

5441 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

5442 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

5443 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

5444 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5445 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

5447 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

5448 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5449 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

5451 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5452 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

5453 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

5455 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

5456 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

5457 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

5458 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

5459 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5460 
	#__HAL_RCC_CAN3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN3RST
))

	)

5461 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

5462 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

5463 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

5466 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

5467 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

5468 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

5469 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

5470 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

5471 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

5472 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

5473 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

5474 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5475 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

5477 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

5478 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5479 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

5481 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5482 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

5483 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

5485 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

5486 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

5487 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

5488 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

5489 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5490 
	#__HAL_RCC_CAN3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN3RST
))

	)

5491 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

5492 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

5493 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

5503 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

5504 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5505 
	#__HAL_RCC_UART9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_UART9RST
))

	)

5506 
	#__HAL_RCC_UART10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_UART10RST
))

	)

5508 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

5509 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

5510 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

5511 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

5512 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5513 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

5515 
	#__HAL_RCC_DFSDM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DFSDM1RST
))

	)

5516 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5517 
	#__HAL_RCC_DFSDM2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DFSDM2RST
))

	)

5520 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

5521 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5522 
	#__HAL_RCC_UART9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_UART9RST
))

	)

5523 
	#__HAL_RCC_UART10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_UART10RST
))

	)

5525 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

5526 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

5527 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

5528 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

5529 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5530 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

5532 
	#__HAL_RCC_DFSDM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DFSDM1RST
))

	)

5533 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5534 
	#__HAL_RCC_DFSDM2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DFSDM2RST
))

	)

5548 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

5549 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

5550 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

5551 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

5552 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

5553 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

5554 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

5555 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5556 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

5559 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

5560 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

5561 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

5562 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

5563 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

5564 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

5565 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

5566 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5567 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

5581 #ià
defšed
(
STM32F423xx
)

5582 
	#__HAL_RCC_AES_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_AESLPEN
))

	)

5583 
	#__HAL_RCC_AES_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_AESLPEN
))

	)

5586 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

5587 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

5589 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

5590 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

5603 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5604 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

5605 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

5607 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

5608 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

5623 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

5624 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

5625 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

5626 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

5627 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

5628 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

5629 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

5630 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

5631 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5632 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

5634 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

5635 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

5636 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5637 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

5639 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5640 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

5641 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

5643 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

5644 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

5645 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

5646 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

5647 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5648 
	#__HAL_RCC_CAN3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN3LPEN
))

	)

5649 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

5650 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

5651 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

5654 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

5655 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

5656 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

5657 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

5658 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

5659 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

5660 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

5661 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

5662 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5663 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

5665 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

5666 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

5667 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5668 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

5670 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5671 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

5672 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

5674 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

5675 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

5676 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

5677 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

5678 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5679 
	#__HAL_RCC_CAN3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN3LPEN
))

	)

5680 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

5681 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

5682 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

5696 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

5697 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5698 
	#__HAL_RCC_UART9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_UART9LPEN
))

	)

5699 
	#__HAL_RCC_UART10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_UART10LPEN
))

	)

5701 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

5702 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

5703 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

5704 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

5705 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

5706 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5707 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

5709 
	#__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DFSDM1LPEN
))

	)

5710 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5711 
	#__HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DFSDM2LPEN
))

	)

5714 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

5715 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5716 
	#__HAL_RCC_UART9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_UART9LPEN
))

	)

5717 
	#__HAL_RCC_UART10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_UART10LPEN
))

	)

5719 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

5720 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

5721 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

5722 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

5723 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

5724 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5725 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

5727 
	#__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DFSDM1LPEN
))

	)

5728 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5729 
	#__HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DFSDM2LPEN
))

	)

5738 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

5739 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

5740 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5774 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
,
__PLLR__
è\

	)

5775 (
RCC
->
PLLCFGR
 = ((
__RCC_PLLSourû__
è| (
__PLLM__
) | \

5776 ((
__PLLN__
è<< 
RCC_PLLCFGR_PLLN_Pos
) | \

5777 ((((
__PLLP__
è>> 1Uè-1Uè<< 
RCC_PLLCFGR_PLLP_Pos
) | \

5778 ((
__PLLQ__
è<< 
RCC_PLLCFGR_PLLQ_Pos
) | \

5779 ((
__PLLR__
è<< 
RCC_PLLCFGR_PLLR_Pos
)))

5810 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
è\

	)

5811 (
RCC
->
PLLCFGR
 = (0x20000000U | (
__RCC_PLLSourû__
è| (
__PLLM__
)| \

5812 ((
__PLLN__
è<< 
RCC_PLLCFGR_PLLN_Pos
) | \

5813 ((((
__PLLP__
è>> 1Uè-1Uè<< 
RCC_PLLCFGR_PLLP_Pos
) | \

5814 ((
__PLLQ__
è<< 
RCC_PLLCFGR_PLLQ_Pos
)))

5819 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

5820 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

5821 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

5822 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

5823 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5828 
	#__HAL_RCC_PLLI2S_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
ENABLE
)

	)

5829 
	#__HAL_RCC_PLLI2S_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
DISABLE
)

	)

5832 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

5833 
STM32F412Rx
 || 
STM32F412Cx
 */

5834 #ià
defšed
(
STM32F446xx
)

5862 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SP__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è\

	)

5863 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

5864 ((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5865 ((((
__PLLI2SP__
è>> 1Uè-1Uè<< 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) |\

5866 ((
__PLLI2SQ__
è<< 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
) |\

5867 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5868 #–ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

5869 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5893 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è\

	)

5894 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

5895 ((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5896 ((
__PLLI2SQ__
è<< 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
) |\

5897 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5914 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SN__
, 
__PLLI2SR__
è\

	)

5915 (
RCC
->
PLLI2SCFGR
 = (((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5916 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5919 #ià
defšed
(
STM32F411xE
)

5940 
	#__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SM__è|\

	)

5941 ((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5942 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5945 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

5963 
	#__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SN__è<< 6Uè|\

	)

5964 ((
__PLLI2SQ__
) << 24U) |\

5965 ((
__PLLI2SR__
) << 28U))

5970 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

5975 
	#__HAL_RCC_PLLSAI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
ENABLE
)

	)

5976 
	#__HAL_RCC_PLLSAI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
DISABLE
)

	)

5978 #ià
defšed
(
STM32F446xx
)

6004 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIM__
, 
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
è\

	)

6005 (
RCC
->
PLLSAICFGR
 = ((
__PLLSAIM__
) | \

6006 ((
__PLLSAIN__
è<< 
RCC_PLLSAICFGR_PLLSAIN_Pos
) | \

6007 ((((
__PLLSAIP__
è>> 1Uè-1Uè<< 
RCC_PLLSAICFGR_PLLSAIP_Pos
) | \

6008 ((
__PLLSAIQ__
è<< 
RCC_PLLSAICFGR_PLLSAIQ_Pos
)))

6011 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6028 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
è\

	)

6029 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
RCC_PLLSAICFGR_PLLSAIN_Pos
) |\

6030 ((((
__PLLSAIP__
è>> 1Uè-1Uè<< 
RCC_PLLSAICFGR_PLLSAIP_Pos
) |\

6031 ((
__PLLSAIQ__
è<< 
RCC_PLLSAICFGR_PLLSAIQ_Pos
) |\

6032 ((
__PLLSAIR__
è<< 
RCC_PLLSAICFGR_PLLSAIR_Pos
)))

6035 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

6050 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIQ__
, 
__PLLSAIR__
è\

	)

6051 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
RCC_PLLSAICFGR_PLLSAIN_Pos
) | \

6052 ((
__PLLSAIQ__
è<< 
RCC_PLLSAICFGR_PLLSAIQ_Pos
) | \

6053 ((
__PLLSAIR__
è<< 
RCC_PLLSAICFGR_PLLSAIR_Pos
)))

6060 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6067 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
(
__PLLI2SDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVR
, (__PLLI2SDivR__)-1U))

	)

6074 
	#__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
__PLLDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLDIVR
, ((__PLLDivR__)-1U)<<8U))

	)

6077 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

6078 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6085 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
__PLLI2SDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVQ
, (__PLLI2SDivQ__)-1U))

	)

6093 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
__PLLSAIDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVQ
, ((__PLLSAIDivQ__)-1U)<<8U))

	)

6096 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6105 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
__PLLSAIDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVR
, (__PLLSAIDivR__)))

	)

6110 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

6111 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6112 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

6113 
defšed
(
STM32F479xx
)

6122 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_I2SSRC_BB
 = (__SOURCE__))

	)

6131 
	#__HAL_RCC_GET_I2S_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_I2SSRC
)))

	)

6134 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6149 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

6164 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

6167 #ià
defšed
(
STM32F446xx
)

6179 
	#__HAL_RCC_SAI1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
, (__SOURCE__)))

	)

6189 
	#__HAL_RCC_GET_SAI1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
))

	)

6202 
	#__HAL_RCC_SAI2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
, (__SOURCE__)))

	)

6212 
	#__HAL_RCC_GET_SAI2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
))

	)

6223 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

6232 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

6243 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

6252 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

6260 
	#__HAL_RCC_CEC_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6267 
	#__HAL_RCC_GET_CEC_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
))

	)

6276 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6284 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6292 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6299 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

6307 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6314 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

6322 
	#__HAL_RCC_SPDIFRX_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6329 
	#__HAL_RCC_GET_SPDIFRX_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
))

	)

6332 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6340 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6347 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
))

	)

6355 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6362 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
))

	)

6370 
	#__HAL_RCC_DSI_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
, (
ušt32_t
)(__SOURCE__)))

	)

6377 
	#__HAL_RCC_GET_DSI_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
))

	)

6381 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

6382 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6390 
	#__HAL_RCC_DFSDM1_CONFIG
(
__DFSDM1_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
, (__DFSDM1_CLKSOURCE__))

	)

6397 
	#__HAL_RCC_GET_DFSDM1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
)))

	)

6407 
	#__HAL_RCC_DFSDM1AUDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1ASEL
, (__SOURCE__)))

	)

6416 
	#__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1ASEL
))

	)

6418 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6426 
	#__HAL_RCC_DFSDM2_CONFIG
(
__DFSDM2_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
, (__DFSDM2_CLKSOURCE__))

	)

6433 
	#__HAL_RCC_GET_DFSDM2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
)))

	)

6442 
	#__HAL_RCC_DFSDM2AUDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM2ASEL
, (__SOURCE__)))

	)

6450 
	#__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM2ASEL
))

	)

6463 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

6473 
	#__HAL_RCC_GET_SAI_BLOCKA_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
))

	)

6486 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

6496 
	#__HAL_RCC_GET_SAI_BLOCKB_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
))

	)

6506 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6515 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

6526 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

6535 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

6545 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

6554 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

6564 
	#__HAL_RCC_PLL_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_PLLI2SCFGR_PLLI2SSRC_BB
 = (__SOURCE__))

	)

6573 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6581 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6589 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6596 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

6604 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6611 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

6615 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6623 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
, (__SOURCE__)))

	)

6631 
	#__HAL_RCC_GET_I2S_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
))

	)

6640 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6648 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6658 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6667 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

6670 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6671 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

6672 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

6673 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

6674 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6688 
	#__HAL_RCC_TIMCLKPRESCALER
(
__PRESC__
è(*(
__IO
 
ušt32_t
 *è
RCC_DCKCFGR_TIMPRE_BB
 = (__PRESC__))

	)

6691 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 ||\

6692 
STM32F423xx
 */

6696 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6699 
	#__HAL_RCC_PLLSAI_ENABLE_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYIE
))

	)

6703 
	#__HAL_RCC_PLLSAI_DISABLE_IT
(è(
RCC
->
CIR
 &ð~(
RCC_CIR_PLLSAIRDYIE
))

	)

6707 
	#__HAL_RCC_PLLSAI_CLEAR_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYF
))

	)

6712 
	#__HAL_RCC_PLLSAI_GET_IT
(è((
RCC
->
CIR
 & (
RCC_CIR_PLLSAIRDYIE
)è=ð(RCC_CIR_PLLSAIRDYIE))

	)

6717 
	#__HAL_RCC_PLLSAI_GET_FLAG
(è((
RCC
->
CR
 & (
RCC_CR_PLLSAIRDY
)è=ð(RCC_CR_PLLSAIRDY))

	)

6721 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6724 
	#__HAL_RCC_MCO1_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
ENABLE
)

	)

6725 
	#__HAL_RCC_MCO1_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
DISABLE
)

	)

6729 
	#__HAL_RCC_MCO2_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
ENABLE
)

	)

6730 
	#__HAL_RCC_MCO2_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
DISABLE
)

	)

6746 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

6747 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

6749 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

6751 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

6752 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

6753 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

6754 
defšed
(
STM32F423xx
)

6755 
HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
);

6757 #ià
defšed
(
RCC_PLLI2S_SUPPORT
)

6758 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
);

6759 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLLI2S
();

6761 #ià
defšed
(
RCC_PLLSAI_SUPPORT
)

6762 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLLSAI
(
RCC_PLLSAIIn™Ty³Def
 *
PLLSAIIn™
);

6763 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLLSAI
();

6784 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6785 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6787 
	#RCC_PLLSAION_BIT_NUMBER
 0x1CU

	)

6788 
	#RCC_CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLSAION_BIT_NUMBER
 * 4U))

	)

6790 
	#PLLSAI_TIMEOUT_VALUE
 2U

	)

6793 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

6794 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

6795 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

6796 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

6797 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6799 
	#RCC_PLLI2SON_BIT_NUMBER
 0x1AU

	)

6800 
	#RCC_CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLI2SON_BIT_NUMBER
 * 4U))

	)

6802 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

6803 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6806 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6807 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

6808 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

6809 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

6810 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6812 
	#RCC_DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8CU)

	)

6813 
	#RCC_TIMPRE_BIT_NUMBER
 0x18U

	)

6814 
	#RCC_DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
RCC_DCKCFGR_OFFSET
 * 32Uè+ (
RCC_TIMPRE_BIT_NUMBER
 * 4U))

	)

6816 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

6817 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6820 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08U)

	)

6821 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

6822 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

6823 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

6824 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6826 
	#RCC_I2SSRC_BIT_NUMBER
 0x17U

	)

6827 
	#RCC_CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_I2SSRC_BIT_NUMBER
 * 4U))

	)

6829 
	#PLLI2S_TIMEOUT_VALUE
 2U

	)

6831 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

6833 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

6834 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6836 
	#RCC_PLLI2SCFGR_OFFSET
 (
RCC_OFFSET
 + 0x84U)

	)

6838 
	#RCC_PLLI2SSRC_BIT_NUMBER
 0x16U

	)

6839 
	#RCC_PLLI2SCFGR_PLLI2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_PLLI2SCFGR_OFFSET
 * 32Uè+ (
RCC_PLLI2SSRC_BIT_NUMBER
 * 4U))

	)

6841 
	#PLLI2S_TIMEOUT_VALUE
 2U

	)

6844 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6846 
	#RCC_MCO1EN_BIT_NUMBER
 0x8U

	)

6847 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_MCO1EN_BIT_NUMBER
 * 4U))

	)

6850 
	#RCC_MCO2EN_BIT_NUMBER
 0x9U

	)

6851 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_MCO2EN_BIT_NUMBER
 * 4U))

	)

6854 
	#PLL_TIMEOUT_VALUE
 2U

	)

6870 #ià
defšed
(
STM32F411xE
)

6871 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((192U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6872 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((192U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6874 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F410Tx
 || 
STM32F410Cx
 ||

6875 
STM32F410Rx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Cx
 || 
STM32F412Rx
 ||

6876 
STM32F412Vx
 || 
STM32F412Zx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6877 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6878 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6881 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
)

6882 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000007FU))

	)

6885 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

6886 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00000007U))

	)

6889 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

6890 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000000FU))

	)

6893 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6894 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000001FU))

	)

6897 #ià
defšed
(
STM32F446xx
)

6898 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00000FFFU))

	)

6901 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6902 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x000001FFU))

	)

6905 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

6906 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x000003FFU))

	)

6909 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6910 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00007FFFU))

	)

6913 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6915 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

6916 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6917 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

6919 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6921 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

6923 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6925 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

6927 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

6929 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIDIVR_2
è||\

	)

6930 ((
VALUE
è=ð
RCC_PLLSAIDIVR_4
) ||\

6931 ((
VALUE
è=ð
RCC_PLLSAIDIVR_8
) ||\

6932 ((
VALUE
è=ð
RCC_PLLSAIDIVR_16
))

6935 #ià
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

6936 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6937 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð63U))

	)

6939 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
è||\

	)

6940 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

6943 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6944 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6946 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
è||\

	)

6947 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

6949 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
è||\

	)

6950 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

6951 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

6953 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK1
è||\

	)

6954 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

6955 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

6956 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

6958 
	#IS_RCC_I2SAPBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPBCLKSOURCE_PLLR
è||\

	)

6959 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_EXT
) ||\

6960 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_PLLSRC
))

6963 #ià
defšed
(
STM32F446xx
)

6964 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6966 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLI2SP_DIV2
è||\

	)

6967 ((
VALUE
è=ð
RCC_PLLI2SP_DIV4
) ||\

6968 ((
VALUE
è=ð
RCC_PLLI2SP_DIV6
) ||\

6969 ((
VALUE
è=ð
RCC_PLLI2SP_DIV8
))

6971 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
è((VALUEè<ð63U)

	)

6973 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
è||\

	)

6974 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

6975 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

6976 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

6978 
	#IS_RCC_SAI1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI1CLKSOURCE_PLLSAI
è||\

	)

6979 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLI2S
) ||\

6980 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLR
) ||\

6981 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_EXT
))

6983 
	#IS_RCC_SAI2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI2CLKSOURCE_PLLSAI
è||\

	)

6984 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLI2S
) ||\

6985 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLR
) ||\

6986 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLSRC
))

6988 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
è||\

	)

6989 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

6990 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

6991 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

6993 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
è||\

	)

6994 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

6995 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

6996 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

6998 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
è||\

	)

6999 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

7000 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

7002 
	#IS_RCC_CECCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CECCLKSOURCE_HSI
è||\

	)

7003 ((
SOURCE
è=ð
RCC_CECCLKSOURCE_LSE
))

7005 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
è||\

	)

7006 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

7008 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
è||\

	)

7009 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

7011 
	#IS_RCC_SPDIFRXCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SPDIFRXCLKSOURCE_PLLR
è||\

	)

7012 ((
SOURCE
è=ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

7015 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

7016 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

7018 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
è||\

	)

7019 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

7020 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

7021 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

7023 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
è||\

	)

7024 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

7026 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
è||\

	)

7027 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

7029 
	#IS_RCC_DSIBYTELANECLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_DSICLKSOURCE_PLLR
è||\

	)

7030 ((
SOURCE
è=ð
RCC_DSICLKSOURCE_DSIPHY
))

7032 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
è||\

	)

7033 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

7036 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

7037 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

7038 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

7040 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

7042 
	#IS_RCC_PLLI2SCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PLLI2SCLKSOURCE_PLLSRC
è|| \

	)

7043 ((
__SOURCE__
è=ð
RCC_PLLI2SCLKSOURCE_EXT
))

7045 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
è||\

	)

7046 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

7047 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

7048 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

7050 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
è||\

	)

7051 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

7052 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

7053 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

7055 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
è||\

	)

7056 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

7057 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

7059 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
è||\

	)

7060 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLI2SQ
))

7062 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
è||\

	)

7063 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

7065 
	#IS_RCC_DFSDM1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM1CLKSOURCE_PCLK2
è|| \

	)

7066 ((
__SOURCE__
è=ð
RCC_DFSDM1CLKSOURCE_SYSCLK
))

7068 
	#IS_RCC_DFSDM1AUDIOCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM1AUDIOCLKSOURCE_I2S1
è|| \

	)

7069 ((
__SOURCE__
è=ð
RCC_DFSDM1AUDIOCLKSOURCE_I2S2
))

7071 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

7072 
	#IS_RCC_DFSDM2CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM2CLKSOURCE_PCLK2
è|| \

	)

7073 ((
__SOURCE__
è=ð
RCC_DFSDM2CLKSOURCE_SYSCLK
))

7075 
	#IS_RCC_DFSDM2AUDIOCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM2AUDIOCLKSOURCE_I2S1
è|| \

	)

7076 ((
__SOURCE__
è=ð
RCC_DFSDM2AUDIOCLKSOURCE_I2S2
))

7078 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK1
è||\

	)

7079 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

7080 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

7081 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

7083 
	#IS_RCC_SAIACLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAIACLKSOURCE_PLLI2SR
è||\

	)

7084 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_EXT
) ||\

7085 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_PLLR
) ||\

7086 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_PLLSRC
))

7088 
	#IS_RCC_SAIBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAIBCLKSOURCE_PLLI2SR
è||\

	)

7089 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_EXT
) ||\

7090 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_PLLR
) ||\

7091 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_PLLSRC
))

7093 
	#IS_RCC_PLL_DIVR_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

7095 
	#IS_RCC_PLLI2S_DIVR_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

7100 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

7101 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

7102 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

7103 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

7104 
defšed
(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

7106 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLI2SCLK
)|| \

	)

7107 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

7110 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || \

7111 
STM32F412Rx
 */

7113 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

7114 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_I2SCLK
)|| \

	)

7115 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

7132 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h

21 #iâdeà
STM32F4xx_HAL_SPI_H


22 
	#STM32F4xx_HAL_SPI_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
ušt32_t
 
Mode
;

52 
ušt32_t
 
DœeùiÚ
;

55 
ušt32_t
 
D©aSize
;

58 
ušt32_t
 
CLKPÞ¬™y
;

61 
ušt32_t
 
CLKPha£
;

64 
ušt32_t
 
NSS
;

68 
ušt32_t
 
BaudR©eP»sÿËr
;

74 
ušt32_t
 
Fœ¡B™
;

77 
ušt32_t
 
TIMode
;

80 
ušt32_t
 
CRCC®cuÏtiÚ
;

83 
ušt32_t
 
CRCPÞynomŸl
;

85 } 
	tSPI_In™Ty³Def
;

92 
HAL_SPI_STATE_RESET
 = 0x00U,

93 
HAL_SPI_STATE_READY
 = 0x01U,

94 
HAL_SPI_STATE_BUSY
 = 0x02U,

95 
HAL_SPI_STATE_BUSY_TX
 = 0x03U,

96 
HAL_SPI_STATE_BUSY_RX
 = 0x04U,

97 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x05U,

98 
HAL_SPI_STATE_ERROR
 = 0x06U,

99 
HAL_SPI_STATE_ABORT
 = 0x07U

100 } 
	tHAL_SPI_S‹Ty³Def
;

105 
	s__SPI_HªdËTy³Def


107 
SPI_Ty³Def
 *
In¡ªû
;

109 
SPI_In™Ty³Def
 
In™
;

111 
ušt8_t
 *
pTxBuffPŒ
;

113 
ušt16_t
 
TxXãrSize
;

115 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

117 
ušt8_t
 *
pRxBuffPŒ
;

119 
ušt16_t
 
RxXãrSize
;

121 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

123 (*
RxISR
)(
__SPI_HªdËTy³Def
 *
h¥i
);

125 (*
TxISR
)(
__SPI_HªdËTy³Def
 *
h¥i
);

127 
DMA_HªdËTy³Def
 *
hdm©x
;

129 
DMA_HªdËTy³Def
 *
hdm¬x
;

131 
HAL_LockTy³Def
 
Lock
;

133 
__IO
 
HAL_SPI_S‹Ty³Def
 
S‹
;

135 
__IO
 
ušt32_t
 
E¼ÜCode
;

137 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

138 (* 
TxC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

139 (* 
RxC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

140 (* 
TxRxC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

141 (* 
TxH®fC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

142 (* 
RxH®fC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

143 (* 
TxRxH®fC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

144 (* 
E¼ÜC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

145 (* 
AbÜtC¶tC®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

146 (* 
M¥In™C®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

147 (* 
M¥DeIn™C®lback
)(
__SPI_HªdËTy³Def
 *
h¥i
);

150 } 
	tSPI_HªdËTy³Def
;

152 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

158 
HAL_SPI_TX_COMPLETE_CB_ID
 = 0x00U,

159 
HAL_SPI_RX_COMPLETE_CB_ID
 = 0x01U,

160 
HAL_SPI_TX_RX_COMPLETE_CB_ID
 = 0x02U,

161 
HAL_SPI_TX_HALF_COMPLETE_CB_ID
 = 0x03U,

162 
HAL_SPI_RX_HALF_COMPLETE_CB_ID
 = 0x04U,

163 
HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID
 = 0x05U,

164 
HAL_SPI_ERROR_CB_ID
 = 0x06U,

165 
HAL_SPI_ABORT_CB_ID
 = 0x07U,

166 
HAL_SPI_MSPINIT_CB_ID
 = 0x08U,

167 
HAL_SPI_MSPDEINIT_CB_ID
 = 0x09U

169 } 
	tHAL_SPI_C®lbackIDTy³Def
;

174 (*
pSPI_C®lbackTy³Def
)(
	tSPI_HªdËTy³Def
 *
	th¥i
);

189 
	#HAL_SPI_ERROR_NONE
 (0x00000000Uè

	)

190 
	#HAL_SPI_ERROR_MODF
 (0x00000001Uè

	)

191 
	#HAL_SPI_ERROR_CRC
 (0x00000002Uè

	)

192 
	#HAL_SPI_ERROR_OVR
 (0x00000004Uè

	)

193 
	#HAL_SPI_ERROR_FRE
 (0x00000008Uè

	)

194 
	#HAL_SPI_ERROR_DMA
 (0x00000010Uè

	)

195 
	#HAL_SPI_ERROR_FLAG
 (0x00000020Uè

	)

196 
	#HAL_SPI_ERROR_ABORT
 (0x00000040Uè

	)

197 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

198 
	#HAL_SPI_ERROR_INVALID_CALLBACK
 (0x00000080Uè

	)

207 
	#SPI_MODE_SLAVE
 (0x00000000U)

	)

208 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

216 
	#SPI_DIRECTION_2LINES
 (0x00000000U)

	)

217 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

218 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

226 
	#SPI_DATASIZE_8BIT
 (0x00000000U)

	)

227 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

235 
	#SPI_POLARITY_LOW
 (0x00000000U)

	)

236 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

244 
	#SPI_PHASE_1EDGE
 (0x00000000U)

	)

245 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

253 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

254 
	#SPI_NSS_HARD_INPUT
 (0x00000000U)

	)

255 
	#SPI_NSS_HARD_OUTPUT
 (
SPI_CR2_SSOE
 << 16U)

	)

263 
	#SPI_BAUDRATEPRESCALER_2
 (0x00000000U)

	)

264 
	#SPI_BAUDRATEPRESCALER_4
 (
SPI_CR1_BR_0
)

	)

265 
	#SPI_BAUDRATEPRESCALER_8
 (
SPI_CR1_BR_1
)

	)

266 
	#SPI_BAUDRATEPRESCALER_16
 (
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
)

	)

267 
	#SPI_BAUDRATEPRESCALER_32
 (
SPI_CR1_BR_2
)

	)

268 
	#SPI_BAUDRATEPRESCALER_64
 (
SPI_CR1_BR_2
 | 
SPI_CR1_BR_0
)

	)

269 
	#SPI_BAUDRATEPRESCALER_128
 (
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
)

	)

270 
	#SPI_BAUDRATEPRESCALER_256
 (
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
)

	)

278 
	#SPI_FIRSTBIT_MSB
 (0x00000000U)

	)

279 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

287 
	#SPI_TIMODE_DISABLE
 (0x00000000U)

	)

288 
	#SPI_TIMODE_ENABLE
 
SPI_CR2_FRF


	)

296 
	#SPI_CRCCALCULATION_DISABLE
 (0x00000000U)

	)

297 
	#SPI_CRCCALCULATION_ENABLE
 
SPI_CR1_CRCEN


	)

305 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

306 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

307 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

315 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

316 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

317 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

318 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

319 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

320 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

321 
	#SPI_FLAG_FRE
 
SPI_SR_FRE


	)

322 
	#SPI_FLAG_MASK
 (
SPI_SR_RXNE
 | 
SPI_SR_TXE
 | 
SPI_SR_BSY
 | 
SPI_SR_CRCERR
 | 
SPI_SR_MODF
 | 
SPI_SR_OVR
 | 
SPI_SR_FRE
)

	)

341 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

342 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
èdo{ \

	)

343 (
__HANDLE__
)->
S‹
 = 
HAL_SPI_STATE_RESET
; \

344 (
__HANDLE__
)->
M¥In™C®lback
 = 
NULL
; \

345 (
__HANDLE__
)->
M¥DeIn™C®lback
 = 
NULL
; \

348 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SPI_STATE_RESET
)

	)

361 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR2
, (__INTERRUPT__))

	)

373 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR2
, (__INTERRUPT__))

	)

385 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

401 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

408 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SR
 = (
ušt16_t
)(~
SPI_FLAG_CRCERR
))

	)

415 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
è\

	)

417 
__IO
 
ušt32_t
 
tm´eg_modf
 = 0x00U; \

418 
tm´eg_modf
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

419 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR1
, 
SPI_CR1_SPE
); \

420 
UNUSED
(
tm´eg_modf
); \

428 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
è\

	)

430 
__IO
 
ušt32_t
 
tm´eg_ovr
 = 0x00U; \

431 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

432 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

433 
UNUSED
(
tm´eg_ovr
); \

441 
	#__HAL_SPI_CLEAR_FREFLAG
(
__HANDLE__
è\

	)

443 
__IO
 
ušt32_t
 
tm´eg_äe
 = 0x00U; \

444 
tm´eg_äe
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

445 
UNUSED
(
tm´eg_äe
); \

453 
	#__HAL_SPI_ENABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_SPE
)

	)

460 
	#__HAL_SPI_DISABLE
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_SPE
)

	)

476 
	#SPI_1LINE_TX
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_BIDIOE
)

	)

483 
	#SPI_1LINE_RX
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_BIDIOE
)

	)

490 
	#SPI_RESET_CRC
(
__HANDLE__
èdo{
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
SPI_CR1_CRCEN
);\

	)

491 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR1
, 
SPI_CR1_CRCEN
);}0U)

506 
	#SPI_CHECK_FLAG
(
__SR__
, 
__FLAG__
è((((__SR__è& ((__FLAG__è& 
SPI_FLAG_MASK
)è=ð((__FLAG__è& SPI_FLAG_MASK)è? 
SET
 : 
RESET
)

	)

517 
	#SPI_CHECK_IT_SOURCE
(
__CR2__
, 
__INTERRUPT__
è((((__CR2__è& (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

524 
	#IS_SPI_MODE
(
__MODE__
è(((__MODE__è=ð
SPI_MODE_SLAVE
è|| \

	)

525 ((
__MODE__
è=ð
SPI_MODE_MASTER
))

532 
	#IS_SPI_DIRECTION
(
__MODE__
è(((__MODE__è=ð
SPI_DIRECTION_2LINES
è|| \

	)

533 ((
__MODE__
è=ð
SPI_DIRECTION_2LINES_RXONLY
) || \

534 ((
__MODE__
è=ð
SPI_DIRECTION_1LINE
))

540 
	#IS_SPI_DIRECTION_2LINES
(
__MODE__
è((__MODE__è=ð
SPI_DIRECTION_2LINES
)

	)

546 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
__MODE__
è(((__MODE__è=ð
SPI_DIRECTION_2LINES
è|| \

	)

547 ((
__MODE__
è=ð
SPI_DIRECTION_1LINE
))

554 
	#IS_SPI_DATASIZE
(
__DATASIZE__
è(((__DATASIZE__è=ð
SPI_DATASIZE_16BIT
è|| \

	)

555 ((
__DATASIZE__
è=ð
SPI_DATASIZE_8BIT
))

562 
	#IS_SPI_CPOL
(
__CPOL__
è(((__CPOL__è=ð
SPI_POLARITY_LOW
è|| \

	)

563 ((
__CPOL__
è=ð
SPI_POLARITY_HIGH
))

570 
	#IS_SPI_CPHA
(
__CPHA__
è(((__CPHA__è=ð
SPI_PHASE_1EDGE
è|| \

	)

571 ((
__CPHA__
è=ð
SPI_PHASE_2EDGE
))

578 
	#IS_SPI_NSS
(
__NSS__
è(((__NSS__è=ð
SPI_NSS_SOFT
è|| \

	)

579 ((
__NSS__
è=ð
SPI_NSS_HARD_INPUT
) || \

580 ((
__NSS__
è=ð
SPI_NSS_HARD_OUTPUT
))

587 
	#IS_SPI_BAUDRATE_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
SPI_BAUDRATEPRESCALER_2
è|| \

	)

588 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_4
) || \

589 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_8
) || \

590 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_16
) || \

591 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_32
) || \

592 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_64
) || \

593 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_128
) || \

594 ((
__PRESCALER__
è=ð
SPI_BAUDRATEPRESCALER_256
))

601 
	#IS_SPI_FIRST_BIT
(
__BIT__
è(((__BIT__è=ð
SPI_FIRSTBIT_MSB
è|| \

	)

602 ((
__BIT__
è=ð
SPI_FIRSTBIT_LSB
))

609 
	#IS_SPI_TIMODE
(
__MODE__
è(((__MODE__è=ð
SPI_TIMODE_DISABLE
è|| \

	)

610 ((
__MODE__
è=ð
SPI_TIMODE_ENABLE
))

617 
	#IS_SPI_CRC_CALCULATION
(
__CALCULATION__
è(((__CALCULATION__è=ð
SPI_CRCCALCULATION_DISABLE
è|| \

	)

618 ((
__CALCULATION__
è=ð
SPI_CRCCALCULATION_ENABLE
))

625 
	#IS_SPI_CRC_POLYNOMIAL
(
__POLYNOMIAL__
è(((__POLYNOMIAL__è>ð0x1Uè&& ((__POLYNOMIAL__è<ð0xFFFFUè&& (((__POLYNOMIAL__)&0x1Uè!ð0U))

	)

631 
	#IS_SPI_DMA_HANDLE
(
__HANDLE__
è((__HANDLE__è!ð
NULL
)

	)

646 
HAL_StusTy³Def
 
HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
);

647 
HAL_StusTy³Def
 
HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

648 
HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

649 
HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

652 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

653 
HAL_StusTy³Def
 
HAL_SPI_Regi¡”C®lback
(
SPI_HªdËTy³Def
 *
h¥i
, 
HAL_SPI_C®lbackIDTy³Def
 
C®lbackID
, 
pSPI_C®lbackTy³Def
 
pC®lback
);

654 
HAL_StusTy³Def
 
HAL_SPI_UnRegi¡”C®lback
(
SPI_HªdËTy³Def
 *
h¥i
, 
HAL_SPI_C®lbackIDTy³Def
 
C®lbackID
);

664 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

665 
HAL_StusTy³Def
 
HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

666 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
,

667 
ušt32_t
 
Timeout
);

668 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

669 
HAL_StusTy³Def
 
HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

670 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
,

671 
ušt16_t
 
Size
);

672 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

673 
HAL_StusTy³Def
 
HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

674 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
,

675 
ušt16_t
 
Size
);

676 
HAL_StusTy³Def
 
HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
);

677 
HAL_StusTy³Def
 
HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
);

678 
HAL_StusTy³Def
 
HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
);

680 
HAL_StusTy³Def
 
HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
);

681 
HAL_StusTy³Def
 
HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
);

683 
HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

684 
HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

685 
HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

686 
HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

687 
HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

688 
HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

689 
HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

690 
HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

691 
HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

700 
HAL_SPI_S‹Ty³Def
 
HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
);

701 
ušt32_t
 
HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
);

718 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h

21 #iâdeà
STM32F4xx_HAL_TIM_H


22 
	#STM32F4xx_HAL_TIM_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
ušt32_t
 
P»sÿËr
;

52 
ušt32_t
 
CouÁ”Mode
;

55 
ušt32_t
 
P”iod
;

59 
ušt32_t
 
ClockDivisiÚ
;

62 
ušt32_t
 
R•‘™iÚCouÁ”
;

71 
ušt32_t
 
AutoR–ßdP»lßd
;

73 } 
	tTIM_Ba£_In™Ty³Def
;

80 
ušt32_t
 
OCMode
;

83 
ušt32_t
 
Pul£
;

86 
ušt32_t
 
OCPÞ¬™y
;

89 
ušt32_t
 
OCNPÞ¬™y
;

93 
ušt32_t
 
OCFa¡Mode
;

98 
ušt32_t
 
OCIdËS‹
;

102 
ušt32_t
 
OCNIdËS‹
;

105 } 
	tTIM_OC_In™Ty³Def
;

112 
ušt32_t
 
OCMode
;

115 
ušt32_t
 
Pul£
;

118 
ušt32_t
 
OCPÞ¬™y
;

121 
ušt32_t
 
OCNPÞ¬™y
;

125 
ušt32_t
 
OCIdËS‹
;

129 
ušt32_t
 
OCNIdËS‹
;

133 
ušt32_t
 
ICPÞ¬™y
;

136 
ušt32_t
 
ICS–eùiÚ
;

139 
ušt32_t
 
ICFž‹r
;

141 } 
	tTIM_OÃPul£_In™Ty³Def
;

148 
ušt32_t
 
ICPÞ¬™y
;

151 
ušt32_t
 
ICS–eùiÚ
;

154 
ušt32_t
 
ICP»sÿËr
;

157 
ušt32_t
 
ICFž‹r
;

159 } 
	tTIM_IC_In™Ty³Def
;

166 
ušt32_t
 
Encod”Mode
;

169 
ušt32_t
 
IC1PÞ¬™y
;

172 
ušt32_t
 
IC1S–eùiÚ
;

175 
ušt32_t
 
IC1P»sÿËr
;

178 
ušt32_t
 
IC1Fž‹r
;

181 
ušt32_t
 
IC2PÞ¬™y
;

184 
ušt32_t
 
IC2S–eùiÚ
;

187 
ušt32_t
 
IC2P»sÿËr
;

190 
ušt32_t
 
IC2Fž‹r
;

192 } 
	tTIM_Encod”_In™Ty³Def
;

199 
ušt32_t
 
ClockSourû
;

201 
ušt32_t
 
ClockPÞ¬™y
;

203 
ušt32_t
 
ClockP»sÿËr
;

205 
ušt32_t
 
ClockFž‹r
;

207 } 
	tTIM_ClockCÚfigTy³Def
;

214 
ušt32_t
 
CË¬IÅutS‹
;

216 
ušt32_t
 
CË¬IÅutSourû
;

218 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

220 
ušt32_t
 
CË¬IÅutP»sÿËr
;

222 
ušt32_t
 
CË¬IÅutFž‹r
;

224 } 
	tTIM_CË¬IÅutCÚfigTy³Def
;

231 
ušt32_t
 
Ma¡”OuutTrigg”
;

233 
ušt32_t
 
Ma¡”SÏveMode
;

235 } 
	tTIM_Ma¡”CÚfigTy³Def
;

242 
ušt32_t
 
SÏveMode
;

244 
ušt32_t
 
IÅutTrigg”
;

246 
ušt32_t
 
Trigg”PÞ¬™y
;

248 
ušt32_t
 
Trigg”P»sÿËr
;

250 
ušt32_t
 
Trigg”Fž‹r
;

253 } 
	tTIM_SÏveCÚfigTy³Def
;

262 
ušt32_t
 
OffS‹RunMode
;

264 
ušt32_t
 
OffS‹IDLEMode
;

266 
ušt32_t
 
LockLev–
;

268 
ušt32_t
 
D—dTime
;

270 
ušt32_t
 
B»akS‹
;

272 
ušt32_t
 
B»akPÞ¬™y
;

274 
ušt32_t
 
B»akFž‹r
;

276 
ušt32_t
 
Autom©icOuut
;

278 } 
	tTIM_B»akD—dTimeCÚfigTy³Def
;

285 
HAL_TIM_STATE_RESET
 = 0x00U,

286 
HAL_TIM_STATE_READY
 = 0x01U,

287 
HAL_TIM_STATE_BUSY
 = 0x02U,

288 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

289 
HAL_TIM_STATE_ERROR
 = 0x04U

290 } 
	tHAL_TIM_S‹Ty³Def
;

297 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

298 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

299 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

300 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

301 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

302 } 
	tHAL_TIM_AùiveChªÃl
;

307 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

308 
__TIM_HªdËTy³Def


313 
TIM_Ty³Def
 *
In¡ªû
;

314 
TIM_Ba£_In™Ty³Def
 
In™
;

315 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

316 
DMA_HªdËTy³Def
 *
hdma
[7];

318 
HAL_LockTy³Def
 
Lock
;

319 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

321 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

322 (* 
Ba£_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

323 (* 
Ba£_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

324 (* 
IC_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

325 (* 
IC_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

326 (* 
OC_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

327 (* 
OC_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

328 (* 
PWM_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

329 (* 
PWM_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

330 (* 
OÃPul£_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

331 (* 
OÃPul£_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

332 (* 
Encod”_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

333 (* 
Encod”_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

334 (* 
H®lS’sÜ_M¥In™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

335 (* 
H®lS’sÜ_M¥DeIn™C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

336 (* 
P”iodEÏp£dC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

337 (* 
P”iodEÏp£dH®fC¶tC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

338 (* 
Trigg”C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

339 (* 
Trigg”H®fC¶tC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

340 (* 
IC_C­tu»C®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

341 (* 
IC_C­tu»H®fC¶tC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

342 (* 
OC_D–ayEÏp£dC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

343 (* 
PWM_Pul£FšishedC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

344 (* 
PWM_Pul£FšishedH®fC¶tC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

345 (* 
E¼ÜC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

346 (* 
CommutiÚC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

347 (* 
CommutiÚH®fC¶tC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

348 (* 
B»akC®lback
)(
__TIM_HªdËTy³Def
 *
htim
);

350 } 
	tTIM_HªdËTy³Def
;

352 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

358 
HAL_TIM_BASE_MSPINIT_CB_ID
 = 0x00U

359 ,
HAL_TIM_BASE_MSPDEINIT_CB_ID
 = 0x01U

360 ,
HAL_TIM_IC_MSPINIT_CB_ID
 = 0x02U

361 ,
HAL_TIM_IC_MSPDEINIT_CB_ID
 = 0x03U

362 ,
HAL_TIM_OC_MSPINIT_CB_ID
 = 0x04U

363 ,
HAL_TIM_OC_MSPDEINIT_CB_ID
 = 0x05U

364 ,
HAL_TIM_PWM_MSPINIT_CB_ID
 = 0x06U

365 ,
HAL_TIM_PWM_MSPDEINIT_CB_ID
 = 0x07U

366 ,
HAL_TIM_ONE_PULSE_MSPINIT_CB_ID
 = 0x08U

367 ,
HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID
 = 0x09U

368 ,
HAL_TIM_ENCODER_MSPINIT_CB_ID
 = 0x0AU

369 ,
HAL_TIM_ENCODER_MSPDEINIT_CB_ID
 = 0x0BU

370 ,
HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID
 = 0x0CU

371 ,
HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID
 = 0x0DU

372 ,
HAL_TIM_PERIOD_ELAPSED_CB_ID
 = 0x0EU

373 ,
HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID
 = 0x0FU

374 ,
HAL_TIM_TRIGGER_CB_ID
 = 0x10U

375 ,
HAL_TIM_TRIGGER_HALF_CB_ID
 = 0x11U

377 ,
HAL_TIM_IC_CAPTURE_CB_ID
 = 0x12U

378 ,
HAL_TIM_IC_CAPTURE_HALF_CB_ID
 = 0x13U

379 ,
HAL_TIM_OC_DELAY_ELAPSED_CB_ID
 = 0x14U

380 ,
HAL_TIM_PWM_PULSE_FINISHED_CB_ID
 = 0x15U

381 ,
HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID
 = 0x16U

382 ,
HAL_TIM_ERROR_CB_ID
 = 0x17U

383 ,
HAL_TIM_COMMUTATION_CB_ID
 = 0x18U

384 ,
HAL_TIM_COMMUTATION_HALF_CB_ID
 = 0x19U

385 ,
HAL_TIM_BREAK_CB_ID
 = 0x1AU

386 } 
	tHAL_TIM_C®lbackIDTy³Def
;

391 (*
pTIM_C®lbackTy³Def
)(
	tTIM_HªdËTy³Def
 *
	thtim
);

408 
	#TIM_CLEARINPUTSOURCE_NONE
 0x00000000U

	)

409 
	#TIM_CLEARINPUTSOURCE_ETR
 0x00000001U

	)

417 
	#TIM_DMABASE_CR1
 0x00000000U

	)

418 
	#TIM_DMABASE_CR2
 0x00000001U

	)

419 
	#TIM_DMABASE_SMCR
 0x00000002U

	)

420 
	#TIM_DMABASE_DIER
 0x00000003U

	)

421 
	#TIM_DMABASE_SR
 0x00000004U

	)

422 
	#TIM_DMABASE_EGR
 0x00000005U

	)

423 
	#TIM_DMABASE_CCMR1
 0x00000006U

	)

424 
	#TIM_DMABASE_CCMR2
 0x00000007U

	)

425 
	#TIM_DMABASE_CCER
 0x00000008U

	)

426 
	#TIM_DMABASE_CNT
 0x00000009U

	)

427 
	#TIM_DMABASE_PSC
 0x0000000AU

	)

428 
	#TIM_DMABASE_ARR
 0x0000000BU

	)

429 
	#TIM_DMABASE_RCR
 0x0000000CU

	)

430 
	#TIM_DMABASE_CCR1
 0x0000000DU

	)

431 
	#TIM_DMABASE_CCR2
 0x0000000EU

	)

432 
	#TIM_DMABASE_CCR3
 0x0000000FU

	)

433 
	#TIM_DMABASE_CCR4
 0x00000010U

	)

434 
	#TIM_DMABASE_BDTR
 0x00000011U

	)

435 
	#TIM_DMABASE_DCR
 0x00000012U

	)

436 
	#TIM_DMABASE_DMAR
 0x00000013U

	)

444 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

445 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

446 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

447 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

448 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

449 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

450 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

451 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

459 
	#TIM_INPUTCHANNELPOLARITY_RISING
 0x00000000U

	)

460 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 
TIM_CCER_CC1P


	)

461 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

469 
	#TIM_ETRPOLARITY_INVERTED
 
TIM_SMCR_ETP


	)

470 
	#TIM_ETRPOLARITY_NONINVERTED
 0x00000000U

	)

478 
	#TIM_ETRPRESCALER_DIV1
 0x00000000U

	)

479 
	#TIM_ETRPRESCALER_DIV2
 
TIM_SMCR_ETPS_0


	)

480 
	#TIM_ETRPRESCALER_DIV4
 
TIM_SMCR_ETPS_1


	)

481 
	#TIM_ETRPRESCALER_DIV8
 
TIM_SMCR_ETPS


	)

489 
	#TIM_COUNTERMODE_UP
 0x00000000U

	)

490 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

491 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

492 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

493 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

501 
	#TIM_CLOCKDIVISION_DIV1
 0x00000000U

	)

502 
	#TIM_CLOCKDIVISION_DIV2
 
TIM_CR1_CKD_0


	)

503 
	#TIM_CLOCKDIVISION_DIV4
 
TIM_CR1_CKD_1


	)

511 
	#TIM_OUTPUTSTATE_DISABLE
 0x00000000U

	)

512 
	#TIM_OUTPUTSTATE_ENABLE
 
TIM_CCER_CC1E


	)

520 
	#TIM_AUTORELOAD_PRELOAD_DISABLE
 0x00000000U

	)

521 
	#TIM_AUTORELOAD_PRELOAD_ENABLE
 
TIM_CR1_ARPE


	)

530 
	#TIM_OCFAST_DISABLE
 0x00000000U

	)

531 
	#TIM_OCFAST_ENABLE
 
TIM_CCMR1_OC1FE


	)

539 
	#TIM_OUTPUTNSTATE_DISABLE
 0x00000000U

	)

540 
	#TIM_OUTPUTNSTATE_ENABLE
 
TIM_CCER_CC1NE


	)

548 
	#TIM_OCPOLARITY_HIGH
 0x00000000U

	)

549 
	#TIM_OCPOLARITY_LOW
 
TIM_CCER_CC1P


	)

557 
	#TIM_OCNPOLARITY_HIGH
 0x00000000U

	)

558 
	#TIM_OCNPOLARITY_LOW
 
TIM_CCER_CC1NP


	)

566 
	#TIM_OCIDLESTATE_SET
 
TIM_CR2_OIS1


	)

567 
	#TIM_OCIDLESTATE_RESET
 0x00000000U

	)

575 
	#TIM_OCNIDLESTATE_SET
 
TIM_CR2_OIS1N


	)

576 
	#TIM_OCNIDLESTATE_RESET
 0x00000000U

	)

584 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

585 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

586 
	#TIM_ICPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

594 
	#TIM_ICSELECTION_DIRECTTI
 
TIM_CCMR1_CC1S_0


	)

596 
	#TIM_ICSELECTION_INDIRECTTI
 
TIM_CCMR1_CC1S_1


	)

598 
	#TIM_ICSELECTION_TRC
 
TIM_CCMR1_CC1S


	)

606 
	#TIM_ICPSC_DIV1
 0x00000000U

	)

607 
	#TIM_ICPSC_DIV2
 
TIM_CCMR1_IC1PSC_0


	)

608 
	#TIM_ICPSC_DIV4
 
TIM_CCMR1_IC1PSC_1


	)

609 
	#TIM_ICPSC_DIV8
 
TIM_CCMR1_IC1PSC


	)

617 
	#TIM_OPMODE_SINGLE
 
TIM_CR1_OPM


	)

618 
	#TIM_OPMODE_REPETITIVE
 0x00000000U

	)

626 
	#TIM_ENCODERMODE_TI1
 
TIM_SMCR_SMS_0


	)

627 
	#TIM_ENCODERMODE_TI2
 
TIM_SMCR_SMS_1


	)

628 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
è

	)

636 
	#TIM_IT_UPDATE
 
TIM_DIER_UIE


	)

637 
	#TIM_IT_CC1
 
TIM_DIER_CC1IE


	)

638 
	#TIM_IT_CC2
 
TIM_DIER_CC2IE


	)

639 
	#TIM_IT_CC3
 
TIM_DIER_CC3IE


	)

640 
	#TIM_IT_CC4
 
TIM_DIER_CC4IE


	)

641 
	#TIM_IT_COM
 
TIM_DIER_COMIE


	)

642 
	#TIM_IT_TRIGGER
 
TIM_DIER_TIE


	)

643 
	#TIM_IT_BREAK
 
TIM_DIER_BIE


	)

651 
	#TIM_COMMUTATION_TRGI
 
TIM_CR2_CCUS


	)

652 
	#TIM_COMMUTATION_SOFTWARE
 0x00000000U

	)

660 
	#TIM_DMA_UPDATE
 
TIM_DIER_UDE


	)

661 
	#TIM_DMA_CC1
 
TIM_DIER_CC1DE


	)

662 
	#TIM_DMA_CC2
 
TIM_DIER_CC2DE


	)

663 
	#TIM_DMA_CC3
 
TIM_DIER_CC3DE


	)

664 
	#TIM_DMA_CC4
 
TIM_DIER_CC4DE


	)

665 
	#TIM_DMA_COM
 
TIM_DIER_COMDE


	)

666 
	#TIM_DMA_TRIGGER
 
TIM_DIER_TDE


	)

674 
	#TIM_FLAG_UPDATE
 
TIM_SR_UIF


	)

675 
	#TIM_FLAG_CC1
 
TIM_SR_CC1IF


	)

676 
	#TIM_FLAG_CC2
 
TIM_SR_CC2IF


	)

677 
	#TIM_FLAG_CC3
 
TIM_SR_CC3IF


	)

678 
	#TIM_FLAG_CC4
 
TIM_SR_CC4IF


	)

679 
	#TIM_FLAG_COM
 
TIM_SR_COMIF


	)

680 
	#TIM_FLAG_TRIGGER
 
TIM_SR_TIF


	)

681 
	#TIM_FLAG_BREAK
 
TIM_SR_BIF


	)

682 
	#TIM_FLAG_CC1OF
 
TIM_SR_CC1OF


	)

683 
	#TIM_FLAG_CC2OF
 
TIM_SR_CC2OF


	)

684 
	#TIM_FLAG_CC3OF
 
TIM_SR_CC3OF


	)

685 
	#TIM_FLAG_CC4OF
 
TIM_SR_CC4OF


	)

693 
	#TIM_CHANNEL_1
 0x00000000U

	)

694 
	#TIM_CHANNEL_2
 0x00000004U

	)

695 
	#TIM_CHANNEL_3
 0x00000008U

	)

696 
	#TIM_CHANNEL_4
 0x0000000CU

	)

697 
	#TIM_CHANNEL_ALL
 0x0000003CU

	)

705 
	#TIM_CLOCKSOURCE_ETRMODE2
 
TIM_SMCR_ETPS_1


	)

706 
	#TIM_CLOCKSOURCE_INTERNAL
 
TIM_SMCR_ETPS_0


	)

707 
	#TIM_CLOCKSOURCE_ITR0
 
TIM_TS_ITR0


	)

708 
	#TIM_CLOCKSOURCE_ITR1
 
TIM_TS_ITR1


	)

709 
	#TIM_CLOCKSOURCE_ITR2
 
TIM_TS_ITR2


	)

710 
	#TIM_CLOCKSOURCE_ITR3
 
TIM_TS_ITR3


	)

711 
	#TIM_CLOCKSOURCE_TI1ED
 
TIM_TS_TI1F_ED


	)

712 
	#TIM_CLOCKSOURCE_TI1
 
TIM_TS_TI1FP1


	)

713 
	#TIM_CLOCKSOURCE_TI2
 
TIM_TS_TI2FP2


	)

714 
	#TIM_CLOCKSOURCE_ETRMODE1
 
TIM_TS_ETRF


	)

722 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

723 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

724 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

725 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

726 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

734 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

735 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

736 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

737 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

745 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

746 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

754 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

755 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

756 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

757 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

765 
	#TIM_OSSR_ENABLE
 
TIM_BDTR_OSSR


	)

766 
	#TIM_OSSR_DISABLE
 0x00000000U

	)

774 
	#TIM_OSSI_ENABLE
 
TIM_BDTR_OSSI


	)

775 
	#TIM_OSSI_DISABLE
 0x00000000U

	)

782 
	#TIM_LOCKLEVEL_OFF
 0x00000000U

	)

783 
	#TIM_LOCKLEVEL_1
 
TIM_BDTR_LOCK_0


	)

784 
	#TIM_LOCKLEVEL_2
 
TIM_BDTR_LOCK_1


	)

785 
	#TIM_LOCKLEVEL_3
 
TIM_BDTR_LOCK


	)

793 
	#TIM_BREAK_ENABLE
 
TIM_BDTR_BKE


	)

794 
	#TIM_BREAK_DISABLE
 0x00000000U

	)

802 
	#TIM_BREAKPOLARITY_LOW
 0x00000000U

	)

803 
	#TIM_BREAKPOLARITY_HIGH
 
TIM_BDTR_BKP


	)

811 
	#TIM_AUTOMATICOUTPUT_DISABLE
 0x00000000U

	)

812 
	#TIM_AUTOMATICOUTPUT_ENABLE
 
TIM_BDTR_AOE


	)

821 
	#TIM_TRGO_RESET
 0x00000000U

	)

822 
	#TIM_TRGO_ENABLE
 
TIM_CR2_MMS_0


	)

823 
	#TIM_TRGO_UPDATE
 
TIM_CR2_MMS_1


	)

824 
	#TIM_TRGO_OC1
 (
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
è

	)

825 
	#TIM_TRGO_OC1REF
 
TIM_CR2_MMS_2


	)

826 
	#TIM_TRGO_OC2REF
 (
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
è

	)

827 
	#TIM_TRGO_OC3REF
 (
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
è

	)

828 
	#TIM_TRGO_OC4REF
 (
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
è

	)

836 
	#TIM_MASTERSLAVEMODE_ENABLE
 
TIM_SMCR_MSM


	)

837 
	#TIM_MASTERSLAVEMODE_DISABLE
 0x00000000U

	)

845 
	#TIM_SLAVEMODE_DISABLE
 0x00000000U

	)

846 
	#TIM_SLAVEMODE_RESET
 
TIM_SMCR_SMS_2


	)

847 
	#TIM_SLAVEMODE_GATED
 (
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_0
è

	)

848 
	#TIM_SLAVEMODE_TRIGGER
 (
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_1
è

	)

849 
	#TIM_SLAVEMODE_EXTERNAL1
 (
TIM_SMCR_SMS_2
 | 
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
è

	)

857 
	#TIM_OCMODE_TIMING
 0x00000000U

	)

858 
	#TIM_OCMODE_ACTIVE
 
TIM_CCMR1_OC1M_0


	)

859 
	#TIM_OCMODE_INACTIVE
 
TIM_CCMR1_OC1M_1


	)

860 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_0
è

	)

861 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_1
è

	)

862 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_0
è

	)

863 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_0
è

	)

864 
	#TIM_OCMODE_FORCED_INACTIVE
 
TIM_CCMR1_OC1M_2


	)

872 
	#TIM_TS_ITR0
 0x00000000U

	)

873 
	#TIM_TS_ITR1
 
TIM_SMCR_TS_0


	)

874 
	#TIM_TS_ITR2
 
TIM_SMCR_TS_1


	)

875 
	#TIM_TS_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
è

	)

876 
	#TIM_TS_TI1F_ED
 
TIM_SMCR_TS_2


	)

877 
	#TIM_TS_TI1FP1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
è

	)

878 
	#TIM_TS_TI2FP2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
è

	)

879 
	#TIM_TS_ETRF
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
è

	)

880 
	#TIM_TS_NONE
 0x0000FFFFU

	)

888 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

889 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

890 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

891 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

892 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

900 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

901 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

902 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

903 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

911 
	#TIM_TI1SELECTION_CH1
 0x00000000U

	)

912 
	#TIM_TI1SELECTION_XORCOMBINATION
 
TIM_CR2_TI1S


	)

920 
	#TIM_DMABURSTLENGTH_1TRANSFER
 0x00000000U

	)

921 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 0x00000100U

	)

922 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 0x00000200U

	)

923 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 0x00000300U

	)

924 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 0x00000400U

	)

925 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 0x00000500U

	)

926 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 0x00000600U

	)

927 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 0x00000700U

	)

928 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 0x00000800U

	)

929 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 0x00000900U

	)

930 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 0x00000A00U

	)

931 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 0x00000B00U

	)

932 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 0x00000C00U

	)

933 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 0x00000D00U

	)

934 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 0x00000E00U

	)

935 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 0x00000F00U

	)

936 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 0x00001000U

	)

937 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 0x00001100U

	)

945 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
è0x0000è

	)

946 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
è0x0001è

	)

947 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
è0x0002è

	)

948 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
è0x0003è

	)

949 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
è0x0004è

	)

950 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
è0x0005è

	)

951 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
è0x0006è

	)

959 
	#TIM_CCx_ENABLE
 0x00000001U

	)

960 
	#TIM_CCx_DISABLE
 0x00000000U

	)

961 
	#TIM_CCxN_ENABLE
 0x00000004U

	)

962 
	#TIM_CCxN_DISABLE
 0x00000000U

	)

981 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

982 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
èdØ{ \

	)

983 (
__HANDLE__
)->
S‹
 = 
HAL_TIM_STATE_RESET
; \

984 (
__HANDLE__
)->
Ba£_M¥In™C®lback
 = 
NULL
; \

985 (
__HANDLE__
)->
Ba£_M¥DeIn™C®lback
 = 
NULL
; \

986 (
__HANDLE__
)->
IC_M¥In™C®lback
 = 
NULL
; \

987 (
__HANDLE__
)->
IC_M¥DeIn™C®lback
 = 
NULL
; \

988 (
__HANDLE__
)->
OC_M¥In™C®lback
 = 
NULL
; \

989 (
__HANDLE__
)->
OC_M¥DeIn™C®lback
 = 
NULL
; \

990 (
__HANDLE__
)->
PWM_M¥In™C®lback
 = 
NULL
; \

991 (
__HANDLE__
)->
PWM_M¥DeIn™C®lback
 = 
NULL
; \

992 (
__HANDLE__
)->
OÃPul£_M¥In™C®lback
 = 
NULL
; \

993 (
__HANDLE__
)->
OÃPul£_M¥DeIn™C®lback
 = 
NULL
; \

994 (
__HANDLE__
)->
Encod”_M¥In™C®lback
 = 
NULL
; \

995 (
__HANDLE__
)->
Encod”_M¥DeIn™C®lback
 = 
NULL
; \

996 (
__HANDLE__
)->
H®lS’sÜ_M¥In™C®lback
 = 
NULL
; \

997 (
__HANDLE__
)->
H®lS’sÜ_M¥DeIn™C®lback
 = 
NULL
; \

1000 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

1008 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

1015 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

1022 
	#__HAL_TIM_DISABLE
(
__HANDLE__
è\

	)

1024 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0UL) \

1026 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0UL) \

1028 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

1039 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
è\

	)

1041 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0UL) \

1043 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0UL) \

1045 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

1056 
	#__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY
(
__HANDLE__
è(__HANDLE__)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
)

	)

1072 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

1088 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

1103 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

1118 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1138 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1158 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1175 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1191 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1200 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 &(
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1208 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1216 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1223 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
è\

	)

1224 ((
__HANDLE__
)->
In¡ªû
->
CNT
)

1232 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
è\

	)

1234 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1235 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1243 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
è\

	)

1244 ((
__HANDLE__
)->
In¡ªû
->
ARR
)

1256 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
è\

	)

1258 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(~
TIM_CR1_CKD
); \

1259 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1260 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1271 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
è\

	)

1272 ((
__HANDLE__
)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

1291 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1293 
TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1294 
TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1312 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1313 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1314 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8U) :\

1315 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1316 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)) >> 8U)

1330 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
è\

	)

1331 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCR1
 = (
__COMPARE__
)) :\

1332 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCR2
 = (
__COMPARE__
)) :\

1333 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCR3
 = (
__COMPARE__
)) :\

1334 ((
__HANDLE__
)->
In¡ªû
->
CCR4
 = (
__COMPARE__
)))

1347 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1348 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCR1
) :\

1349 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCR2
) :\

1350 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCR3
) :\

1351 ((
__HANDLE__
)->
In¡ªû
->
CCR4
))

1364 
	#__HAL_TIM_ENABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1365 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
) :\

1366 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
) :\

1367 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
) :\

1368 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
))

1381 
	#__HAL_TIM_DISABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1382 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1PE
) :\

1383 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2PE
) :\

1384 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3PE
) :\

1385 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4PE
))

1395 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
è\

	)

1396 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð
TIM_CR1_URS
)

1409 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
è\

	)

1410 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~
TIM_CR1_URS
)

1427 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1429 
TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1430 
TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1444 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

1445 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

1455 
	#IS_TIM_CLEARINPUT_SOURCE
(
__MODE__
è(((__MODE__è=ð
TIM_CLEARINPUTSOURCE_NONE
è|| \

	)

1456 ((
__MODE__
è=ð
TIM_CLEARINPUTSOURCE_ETR
))

1458 
	#IS_TIM_DMA_BASE
(
__BASE__
è(((__BASE__è=ð
TIM_DMABASE_CR1
è|| \

	)

1459 ((
__BASE__
è=ð
TIM_DMABASE_CR2
) || \

1460 ((
__BASE__
è=ð
TIM_DMABASE_SMCR
) || \

1461 ((
__BASE__
è=ð
TIM_DMABASE_DIER
) || \

1462 ((
__BASE__
è=ð
TIM_DMABASE_SR
) || \

1463 ((
__BASE__
è=ð
TIM_DMABASE_EGR
) || \

1464 ((
__BASE__
è=ð
TIM_DMABASE_CCMR1
) || \

1465 ((
__BASE__
è=ð
TIM_DMABASE_CCMR2
) || \

1466 ((
__BASE__
è=ð
TIM_DMABASE_CCER
) || \

1467 ((
__BASE__
è=ð
TIM_DMABASE_CNT
) || \

1468 ((
__BASE__
è=ð
TIM_DMABASE_PSC
) || \

1469 ((
__BASE__
è=ð
TIM_DMABASE_ARR
) || \

1470 ((
__BASE__
è=ð
TIM_DMABASE_RCR
) || \

1471 ((
__BASE__
è=ð
TIM_DMABASE_CCR1
) || \

1472 ((
__BASE__
è=ð
TIM_DMABASE_CCR2
) || \

1473 ((
__BASE__
è=ð
TIM_DMABASE_CCR3
) || \

1474 ((
__BASE__
è=ð
TIM_DMABASE_CCR4
) || \

1475 ((
__BASE__
è=ð
TIM_DMABASE_BDTR
))

1477 
	#IS_TIM_EVENT_SOURCE
(
__SOURCE__
è((((__SOURCE__è& 0xFFFFFF00Uè=ð0x00000000Uè&& ((__SOURCE__è!ð0x00000000U))

	)

1479 
	#IS_TIM_COUNTER_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_COUNTERMODE_UP
è|| \

	)

1480 ((
__MODE__
è=ð
TIM_COUNTERMODE_DOWN
) || \

1481 ((
__MODE__
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

1482 ((
__MODE__
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

1483 ((
__MODE__
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

1485 
	#IS_TIM_CLOCKDIVISION_DIV
(
__DIV__
è(((__DIV__è=ð
TIM_CLOCKDIVISION_DIV1
è|| \

	)

1486 ((
__DIV__
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

1487 ((
__DIV__
è=ð
TIM_CLOCKDIVISION_DIV4
))

1489 
	#IS_TIM_AUTORELOAD_PRELOAD
(
PRELOAD
è(((PRELOADè=ð
TIM_AUTORELOAD_PRELOAD_DISABLE
è|| \

	)

1490 ((
PRELOAD
è=ð
TIM_AUTORELOAD_PRELOAD_ENABLE
))

1492 
	#IS_TIM_FAST_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_OCFAST_DISABLE
è|| \

	)

1493 ((
__STATE__
è=ð
TIM_OCFAST_ENABLE
))

1495 
	#IS_TIM_OC_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_OCPOLARITY_HIGH
è|| \

	)

1496 ((
__POLARITY__
è=ð
TIM_OCPOLARITY_LOW
))

1498 
	#IS_TIM_OCN_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_OCNPOLARITY_HIGH
è|| \

	)

1499 ((
__POLARITY__
è=ð
TIM_OCNPOLARITY_LOW
))

1501 
	#IS_TIM_OCIDLE_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_OCIDLESTATE_SET
è|| \

	)

1502 ((
__STATE__
è=ð
TIM_OCIDLESTATE_RESET
))

1504 
	#IS_TIM_OCNIDLE_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_OCNIDLESTATE_SET
è|| \

	)

1505 ((
__STATE__
è=ð
TIM_OCNIDLESTATE_RESET
))

1507 
	#IS_TIM_IC_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_ICPOLARITY_RISING
è|| \

	)

1508 ((
__POLARITY__
è=ð
TIM_ICPOLARITY_FALLING
) || \

1509 ((
__POLARITY__
è=ð
TIM_ICPOLARITY_BOTHEDGE
))

1511 
	#IS_TIM_IC_SELECTION
(
__SELECTION__
è(((__SELECTION__è=ð
TIM_ICSELECTION_DIRECTTI
è|| \

	)

1512 ((
__SELECTION__
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

1513 ((
__SELECTION__
è=ð
TIM_ICSELECTION_TRC
))

1515 
	#IS_TIM_IC_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_ICPSC_DIV1
è|| \

	)

1516 ((
__PRESCALER__
è=ð
TIM_ICPSC_DIV2
) || \

1517 ((
__PRESCALER__
è=ð
TIM_ICPSC_DIV4
) || \

1518 ((
__PRESCALER__
è=ð
TIM_ICPSC_DIV8
))

1520 
	#IS_TIM_OPM_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_OPMODE_SINGLE
è|| \

	)

1521 ((
__MODE__
è=ð
TIM_OPMODE_REPETITIVE
))

1523 
	#IS_TIM_ENCODER_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_ENCODERMODE_TI1
è|| \

	)

1524 ((
__MODE__
è=ð
TIM_ENCODERMODE_TI2
) || \

1525 ((
__MODE__
è=ð
TIM_ENCODERMODE_TI12
))

1527 
	#IS_TIM_DMA_SOURCE
(
__SOURCE__
è((((__SOURCE__è& 0xFFFF80FFUè=ð0x00000000Uè&& ((__SOURCE__è!ð0x00000000U))

	)

1529 
	#IS_TIM_CHANNELS
(
__CHANNEL__
è(((__CHANNEL__è=ð
TIM_CHANNEL_1
è|| \

	)

1530 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

1531 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
) || \

1532 ((
__CHANNEL__
è=ð
TIM_CHANNEL_4
) || \

1533 ((
__CHANNEL__
è=ð
TIM_CHANNEL_ALL
))

1535 
	#IS_TIM_OPM_CHANNELS
(
__CHANNEL__
è(((__CHANNEL__è=ð
TIM_CHANNEL_1
è|| \

	)

1536 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
))

1538 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
__CHANNEL__
è(((__CHANNEL__è=ð
TIM_CHANNEL_1
è|| \

	)

1539 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
) || \

1540 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
))

1542 
	#IS_TIM_CLOCKSOURCE
(
__CLOCK__
è(((__CLOCK__è=ð
TIM_CLOCKSOURCE_INTERNAL
è|| \

	)

1543 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

1544 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

1545 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

1546 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

1547 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

1548 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

1549 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_TI1
) || \

1550 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_TI2
) || \

1551 ((
__CLOCK__
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

1553 
	#IS_TIM_CLOCKPOLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_CLOCKPOLARITY_INVERTED
è|| \

	)

1554 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

1555 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

1556 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

1557 ((
__POLARITY__
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

1559 
	#IS_TIM_CLOCKPRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_CLOCKPRESCALER_DIV1
è|| \

	)

1560 ((
__PRESCALER__
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

1561 ((
__PRESCALER__
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

1562 ((
__PRESCALER__
è=ð
TIM_CLOCKPRESCALER_DIV8
))

1564 
	#IS_TIM_CLOCKFILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

1566 
	#IS_TIM_CLEARINPUT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_CLEARINPUTPOLARITY_INVERTED
è|| \

	)

1567 ((
__POLARITY__
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

1569 
	#IS_TIM_CLEARINPUT_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_CLEARINPUTPRESCALER_DIV1
è|| \

	)

1570 ((
__PRESCALER__
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

1571 ((
__PRESCALER__
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

1572 ((
__PRESCALER__
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

1574 
	#IS_TIM_CLEARINPUT_FILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

1576 
	#IS_TIM_OSSR_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_OSSR_ENABLE
è|| \

	)

1577 ((
__STATE__
è=ð
TIM_OSSR_DISABLE
))

1579 
	#IS_TIM_OSSI_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_OSSI_ENABLE
è|| \

	)

1580 ((
__STATE__
è=ð
TIM_OSSI_DISABLE
))

1582 
	#IS_TIM_LOCK_LEVEL
(
__LEVEL__
è(((__LEVEL__è=ð
TIM_LOCKLEVEL_OFF
è|| \

	)

1583 ((
__LEVEL__
è=ð
TIM_LOCKLEVEL_1
) || \

1584 ((
__LEVEL__
è=ð
TIM_LOCKLEVEL_2
) || \

1585 ((
__LEVEL__
è=ð
TIM_LOCKLEVEL_3
))

1587 
	#IS_TIM_BREAK_FILTER
(
__BRKFILTER__
è((__BRKFILTER__è<ð0xFUL)

	)

1590 
	#IS_TIM_BREAK_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_BREAK_ENABLE
è|| \

	)

1591 ((
__STATE__
è=ð
TIM_BREAK_DISABLE
))

1593 
	#IS_TIM_BREAK_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_BREAKPOLARITY_LOW
è|| \

	)

1594 ((
__POLARITY__
è=ð
TIM_BREAKPOLARITY_HIGH
))

1596 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_AUTOMATICOUTPUT_ENABLE
è|| \

	)

1597 ((
__STATE__
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

1599 
	#IS_TIM_TRGO_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
TIM_TRGO_RESET
è|| \

	)

1600 ((
__SOURCE__
è=ð
TIM_TRGO_ENABLE
) || \

1601 ((
__SOURCE__
è=ð
TIM_TRGO_UPDATE
) || \

1602 ((
__SOURCE__
è=ð
TIM_TRGO_OC1
) || \

1603 ((
__SOURCE__
è=ð
TIM_TRGO_OC1REF
) || \

1604 ((
__SOURCE__
è=ð
TIM_TRGO_OC2REF
) || \

1605 ((
__SOURCE__
è=ð
TIM_TRGO_OC3REF
) || \

1606 ((
__SOURCE__
è=ð
TIM_TRGO_OC4REF
))

1608 
	#IS_TIM_MSM_STATE
(
__STATE__
è(((__STATE__è=ð
TIM_MASTERSLAVEMODE_ENABLE
è|| \

	)

1609 ((
__STATE__
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

1611 
	#IS_TIM_SLAVE_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_SLAVEMODE_DISABLE
è|| \

	)

1612 ((
__MODE__
è=ð
TIM_SLAVEMODE_RESET
) || \

1613 ((
__MODE__
è=ð
TIM_SLAVEMODE_GATED
) || \

1614 ((
__MODE__
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1615 ((
__MODE__
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

1617 
	#IS_TIM_PWM_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_OCMODE_PWM1
è|| \

	)

1618 ((
__MODE__
è=ð
TIM_OCMODE_PWM2
))

1620 
	#IS_TIM_OC_MODE
(
__MODE__
è(((__MODE__è=ð
TIM_OCMODE_TIMING
è|| \

	)

1621 ((
__MODE__
è=ð
TIM_OCMODE_ACTIVE
) || \

1622 ((
__MODE__
è=ð
TIM_OCMODE_INACTIVE
) || \

1623 ((
__MODE__
è=ð
TIM_OCMODE_TOGGLE
) || \

1624 ((
__MODE__
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

1625 ((
__MODE__
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

1627 
	#IS_TIM_TRIGGER_SELECTION
(
__SELECTION__
è(((__SELECTION__è=ð
TIM_TS_ITR0
è|| \

	)

1628 ((
__SELECTION__
è=ð
TIM_TS_ITR1
) || \

1629 ((
__SELECTION__
è=ð
TIM_TS_ITR2
) || \

1630 ((
__SELECTION__
è=ð
TIM_TS_ITR3
) || \

1631 ((
__SELECTION__
è=ð
TIM_TS_TI1F_ED
) || \

1632 ((
__SELECTION__
è=ð
TIM_TS_TI1FP1
) || \

1633 ((
__SELECTION__
è=ð
TIM_TS_TI2FP2
) || \

1634 ((
__SELECTION__
è=ð
TIM_TS_ETRF
))

1636 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
__SELECTION__
è(((__SELECTION__è=ð
TIM_TS_ITR0
è|| \

	)

1637 ((
__SELECTION__
è=ð
TIM_TS_ITR1
) || \

1638 ((
__SELECTION__
è=ð
TIM_TS_ITR2
) || \

1639 ((
__SELECTION__
è=ð
TIM_TS_ITR3
) || \

1640 ((
__SELECTION__
è=ð
TIM_TS_NONE
))

1642 
	#IS_TIM_TRIGGERPOLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

	)

1643 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1644 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1645 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1646 ((
__POLARITY__
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

1648 
	#IS_TIM_TRIGGERPRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
TIM_TRIGGERPRESCALER_DIV1
è|| \

	)

1649 ((
__PRESCALER__
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1650 ((
__PRESCALER__
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1651 ((
__PRESCALER__
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

1653 
	#IS_TIM_TRIGGERFILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

1655 
	#IS_TIM_TI1SELECTION
(
__TI1SELECTION__
è(((__TI1SELECTION__è=ð
TIM_TI1SELECTION_CH1
è|| \

	)

1656 ((
__TI1SELECTION__
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

1658 
	#IS_TIM_DMA_LENGTH
(
__LENGTH__
è(((__LENGTH__è=ð
TIM_DMABURSTLENGTH_1TRANSFER
è|| \

	)

1659 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1660 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1661 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1662 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1663 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1664 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1665 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1666 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1667 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1668 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1669 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1670 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1671 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1672 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1673 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1674 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1675 ((
__LENGTH__
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

1677 
	#IS_TIM_IC_FILTER
(
__ICFILTER__
è((__ICFILTER__è<ð0xFU)

	)

1679 
	#IS_TIM_DEADTIME
(
__DEADTIME__
è((__DEADTIME__è<ð0xFFU)

	)

1681 
	#IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
__TRIGGER__
è((__TRIGGER__è=ð
TIM_SLAVEMODE_TRIGGER
)

	)

1683 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1684 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1685 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1686 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1687 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
) << 8U)))

1689 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1690 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC1PSC
) :\

1691 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC2PSC
) :\

1692 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
) :\

1693 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
))

1695 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1696 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1697 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1698 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1699 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
) << 12U))))

1701 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1702 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1703 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1704 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1705 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
)))

1713 
	~"¡m32f4xx_h®_tim_ex.h
"

1725 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1726 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1727 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1728 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1730 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1731 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1733 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1734 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1736 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1737 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1747 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1748 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1749 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1750 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1752 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1753 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1755 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1756 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1758 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1759 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1769 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1770 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1771 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1772 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1774 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1775 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1777 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1778 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1780 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1781 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1791 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1792 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1793 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1794 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1796 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1797 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1799 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1800 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1802 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1803 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1813 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1814 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1815 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1816 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1818 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1819 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1821 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1822 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1832 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
 *
sCÚfig
);

1833 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1834 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1835 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1837 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1838 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1840 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1841 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1843 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1844 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1854 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1864 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
 *
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1865 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
 *
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1866 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
 *
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1867 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
 *
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1868 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 *
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1869 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 *
sClockSourûCÚfig
);

1870 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1871 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchro
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 *
sSÏveCÚfig
);

1872 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchro_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 *
sSÏveCÚfig
);

1873 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1874 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1875 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1876 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1877 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1878 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1879 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1880 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1890 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1891 
HAL_TIM_P”iodEÏp£dH®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1892 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1893 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1894 
HAL_TIM_IC_C­tu»H®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1895 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1896 
HAL_TIM_PWM_Pul£FšishedH®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1897 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1898 
HAL_TIM_Trigg”H®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1899 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1902 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1903 
HAL_StusTy³Def
 
HAL_TIM_Regi¡”C®lback
(
TIM_HªdËTy³Def
 *
htim
, 
HAL_TIM_C®lbackIDTy³Def
 
C®lbackID
, 
pTIM_C®lbackTy³Def
 
pC®lback
);

1904 
HAL_StusTy³Def
 
HAL_TIM_UnRegi¡”C®lback
(
TIM_HªdËTy³Def
 *
htim
, 
HAL_TIM_C®lbackIDTy³Def
 
C®lbackID
);

1916 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1917 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1918 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1919 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1920 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1921 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1935 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1936 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1937 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1938 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

1939 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

1941 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1942 
TIM_DMAD–ayPul£H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1943 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1944 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1945 
TIM_DMAC­tu»H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1946 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1948 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1949 
TIM_Re£tC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1965 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h

21 #iâdeà
STM32F4xx_HAL_TIM_EX_H


22 
	#STM32F4xx_HAL_TIM_EX_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

50 
ušt32_t
 
IC1PÞ¬™y
;

53 
ušt32_t
 
IC1P»sÿËr
;

56 
ušt32_t
 
IC1Fž‹r
;

59 
ušt32_t
 
CommutiÚ_D–ay
;

61 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

75 #ià
defšed
 (
TIM2
)

76 #ià
defšed
(
TIM8
)

77 
	#TIM_TIM2_TIM8_TRGO
 0x00000000U

	)

79 
	#TIM_TIM2_ETH_PTP
 
TIM_OR_ITR1_RMP_0


	)

81 
	#TIM_TIM2_USBFS_SOF
 
TIM_OR_ITR1_RMP_1


	)

82 
	#TIM_TIM2_USBHS_SOF
 (
TIM_OR_ITR1_RMP_1
 | 
TIM_OR_ITR1_RMP_0
è

	)

85 
	#TIM_TIM5_GPIO
 0x00000000U

	)

86 
	#TIM_TIM5_LSI
 
TIM_OR_TI4_RMP_0


	)

87 
	#TIM_TIM5_LSE
 
TIM_OR_TI4_RMP_1


	)

88 
	#TIM_TIM5_RTC
 (
TIM_OR_TI4_RMP_1
 | 
TIM_OR_TI4_RMP_0
è

	)

90 
	#TIM_TIM11_GPIO
 0x00000000U

	)

91 
	#TIM_TIM11_HSE
 
TIM_OR_TI1_RMP_1


	)

92 #ià
defšed
(
SPDIFRX
)

93 
	#TIM_TIM11_SPDIFRX
 
TIM_OR_TI1_RMP_0


	)

96 #ià
defšed
(
LPTIM_OR_TIM1_ITR2_RMP
è&& defšed(
LPTIM_OR_TIM5_ITR1_RMP
) && defined(LPTIM_OR_TIM5_ITR1_RMP)

97 
	#LPTIM_REMAP_MASK
 0x10000000U

	)

99 
	#TIM_TIM9_TIM3_TRGO
 
LPTIM_REMAP_MASK


	)

100 
	#TIM_TIM9_LPTIM
 (
LPTIM_REMAP_MASK
 | 
LPTIM_OR_TIM9_ITR1_RMP
è

	)

102 
	#TIM_TIM5_TIM3_TRGO
 
LPTIM_REMAP_MASK


	)

103 
	#TIM_TIM5_LPTIM
 (
LPTIM_REMAP_MASK
 | 
LPTIM_OR_TIM5_ITR1_RMP
è

	)

105 
	#TIM_TIM1_TIM3_TRGO
 
LPTIM_REMAP_MASK


	)

106 
	#TIM_TIM1_LPTIM
 (
LPTIM_REMAP_MASK
 | 
LPTIM_OR_TIM1_ITR2_RMP
è

	)

131 #ià
defšed
(
SPDIFRX
)

132 
	#IS_TIM_REMAP
(
INSTANCE
, 
TIM_REMAP
è\

	)

133 ((((
INSTANCE
è=ð
TIM2
è&& (((
TIM_REMAP
è=ð
TIM_TIM2_TIM8_TRGO
) || \

134 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
) || \

135 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
))) || \

136 (((
INSTANCE
è=ð
TIM5
è&& (((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
) || \

137 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
) || \

138 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
) || \

139 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
))) || \

140 (((
INSTANCE
è=ð
TIM11
è&& (((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
) || \

141 ((
TIM_REMAP
è=ð
TIM_TIM11_SPDIFRX
) || \

142 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))))

143 #–ià
defšed
(
TIM2
)

144 #ià
defšed
(
LPTIM_OR_TIM1_ITR2_RMP
è&& defšed(
LPTIM_OR_TIM5_ITR1_RMP
) && defined(LPTIM_OR_TIM5_ITR1_RMP)

145 
	#IS_TIM_REMAP
(
INSTANCE
, 
TIM_REMAP
è\

	)

146 ((((
INSTANCE
è=ð
TIM2
è&& (((
TIM_REMAP
è=ð
TIM_TIM2_TIM8_TRGO
) || \

147 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
) || \

148 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
))) || \

149 (((
INSTANCE
è=ð
TIM5
è&& (((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
) || \

150 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
) || \

151 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
) || \

152 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
))) || \

153 (((
INSTANCE
è=ð
TIM11
è&& (((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
) || \

154 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))) || \

155 (((
INSTANCE
è=ð
TIM1
è&& (((
TIM_REMAP
è=ð
TIM_TIM1_TIM3_TRGO
) || \

156 ((
TIM_REMAP
è=ð
TIM_TIM1_LPTIM
))) || \

157 (((
INSTANCE
è=ð
TIM5
è&& (((
TIM_REMAP
è=ð
TIM_TIM5_TIM3_TRGO
) || \

158 ((
TIM_REMAP
è=ð
TIM_TIM5_LPTIM
))) || \

159 (((
INSTANCE
è=ð
TIM9
è&& (((
TIM_REMAP
è=ð
TIM_TIM9_TIM3_TRGO
) || \

160 ((
TIM_REMAP
è=ð
TIM_TIM9_LPTIM
))))

161 #–ià
defšed
(
TIM8
)

162 
	#IS_TIM_REMAP
(
INSTANCE
, 
TIM_REMAP
è\

	)

163 ((((
INSTANCE
è=ð
TIM2
è&& (((
TIM_REMAP
è=ð
TIM_TIM2_TIM8_TRGO
) || \

164 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
) || \

165 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
))) || \

166 (((
INSTANCE
è=ð
TIM5
è&& (((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
) || \

167 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
) || \

168 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
) || \

169 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
))) || \

170 (((
INSTANCE
è=ð
TIM11
è&& (((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
) || \

171 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))))

173 
	#IS_TIM_REMAP
(
INSTANCE
, 
TIM_REMAP
è\

	)

174 ((((
INSTANCE
è=ð
TIM2
è&& (((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
) || \

175 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
) || \

176 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
))) || \

177 (((
INSTANCE
è=ð
TIM5
è&& (((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
) || \

178 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
) || \

179 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
) || \

180 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
))) || \

181 (((
INSTANCE
è=ð
TIM11
è&& (((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
) || \

182 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))))

185 
	#IS_TIM_REMAP
(
INSTANCE
, 
TIM_REMAP
è\

	)

186 ((((
INSTANCE
è=ð
TIM5
è&& (((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
) || \

187 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
) || \

188 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
) || \

189 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
))) || \

190 (((
INSTANCE
è=ð
TIM11
è&& (((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
) || \

191 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))))

209 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
 *
sCÚfig
);

210 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

212 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

213 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

216 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
);

217 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

219 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

220 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

222 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

223 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

234 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

235 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

238 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

239 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

242 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

243 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

254 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

255 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

258 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

259 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

261 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

262 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

273 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

274 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

277 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

278 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

288 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

289 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

290 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

291 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 *
sMa¡”CÚfig
);

292 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

293 
HAL_StusTy³Def
 
HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
);

303 
HAL_TIMEx_CommutC®lback
(
TIM_HªdËTy³Def
 *
htim
);

304 
HAL_TIMEx_CommutH®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
);

305 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
);

315 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

329 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

330 
TIMEx_DMACommutiÚH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

344 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h

21 #iâdeà
__STM32F4xx_HAL_UART_H


22 
	#__STM32F4xx_HAL_UART_H


	)

24 #ifdeà
__ýlu¥lus


29 
	~"¡m32f4xx_h®_def.h
"

49 
ušt32_t
 
BaudR©e
;

55 
ušt32_t
 
WÜdL’gth
;

58 
ušt32_t
 
StÝB™s
;

61 
ušt32_t
 
P¬™y
;

68 
ušt32_t
 
Mode
;

71 
ušt32_t
 
HwFlowCŽ
;

74 
ušt32_t
 
Ov”Sam¶šg
;

76 } 
	tUART_In™Ty³Def
;

119 
HAL_UART_STATE_RESET
 = 0x00U,

121 
HAL_UART_STATE_READY
 = 0x20U,

123 
HAL_UART_STATE_BUSY
 = 0x24U,

125 
HAL_UART_STATE_BUSY_TX
 = 0x21U,

127 
HAL_UART_STATE_BUSY_RX
 = 0x22U,

129 
HAL_UART_STATE_BUSY_TX_RX
 = 0x23U,

132 
HAL_UART_STATE_TIMEOUT
 = 0xA0U,

134 
HAL_UART_STATE_ERROR
 = 0xE0U

136 } 
	tHAL_UART_S‹Ty³Def
;

141 
	s__UART_HªdËTy³Def


143 
USART_Ty³Def
 *
In¡ªû
;

145 
UART_In™Ty³Def
 
In™
;

147 
ušt8_t
 *
pTxBuffPŒ
;

149 
ušt16_t
 
TxXãrSize
;

151 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

153 
ušt8_t
 *
pRxBuffPŒ
;

155 
ušt16_t
 
RxXãrSize
;

157 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

159 
DMA_HªdËTy³Def
 *
hdm©x
;

161 
DMA_HªdËTy³Def
 *
hdm¬x
;

163 
HAL_LockTy³Def
 
Lock
;

165 
__IO
 
HAL_UART_S‹Ty³Def
 
gS‹
;

169 
__IO
 
HAL_UART_S‹Ty³Def
 
RxS‹
;

172 
__IO
 
ušt32_t
 
E¼ÜCode
;

174 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

175 (* 
TxH®fC¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

176 (* 
TxC¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

177 (* 
RxH®fC¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

178 (* 
RxC¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

179 (* 
E¼ÜC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

180 (* 
AbÜtC¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

181 (* 
AbÜtT¿nsm™C¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

182 (* 
AbÜtReûiveC¶tC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

183 (* 
WakeupC®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

185 (* 
M¥In™C®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

186 (* 
M¥DeIn™C®lback
)(
__UART_HªdËTy³Def
 *
hu¬t
);

189 } 
	tUART_HªdËTy³Def
;

191 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

197 
HAL_UART_TX_HALFCOMPLETE_CB_ID
 = 0x00U,

198 
HAL_UART_TX_COMPLETE_CB_ID
 = 0x01U,

199 
HAL_UART_RX_HALFCOMPLETE_CB_ID
 = 0x02U,

200 
HAL_UART_RX_COMPLETE_CB_ID
 = 0x03U,

201 
HAL_UART_ERROR_CB_ID
 = 0x04U,

202 
HAL_UART_ABORT_COMPLETE_CB_ID
 = 0x05U,

203 
HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID
 = 0x06U,

204 
HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID
 = 0x07U,

205 
HAL_UART_WAKEUP_CB_ID
 = 0x08U,

207 
HAL_UART_MSPINIT_CB_ID
 = 0x0BU,

208 
HAL_UART_MSPDEINIT_CB_ID
 = 0x0CU

210 } 
	tHAL_UART_C®lbackIDTy³Def
;

215 (*
pUART_C®lbackTy³Def
)(
	tUART_HªdËTy³Def
 *
	thu¬t
);

231 
	#HAL_UART_ERROR_NONE
 0x00000000U

	)

232 
	#HAL_UART_ERROR_PE
 0x00000001U

	)

233 
	#HAL_UART_ERROR_NE
 0x00000002U

	)

234 
	#HAL_UART_ERROR_FE
 0x00000004U

	)

235 
	#HAL_UART_ERROR_ORE
 0x00000008U

	)

236 
	#HAL_UART_ERROR_DMA
 0x00000010U

	)

237 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

238 
	#HAL_UART_ERROR_INVALID_CALLBACK
 0x00000020U

	)

247 
	#UART_WORDLENGTH_8B
 0x00000000U

	)

248 
	#UART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

256 
	#UART_STOPBITS_1
 0x00000000U

	)

257 
	#UART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

265 
	#UART_PARITY_NONE
 0x00000000U

	)

266 
	#UART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

267 
	#UART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

275 
	#UART_HWCONTROL_NONE
 0x00000000U

	)

276 
	#UART_HWCONTROL_RTS
 ((
ušt32_t
)
USART_CR3_RTSE
)

	)

277 
	#UART_HWCONTROL_CTS
 ((
ušt32_t
)
USART_CR3_CTSE
)

	)

278 
	#UART_HWCONTROL_RTS_CTS
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

286 
	#UART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

287 
	#UART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

288 
	#UART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 | 
USART_CR1_RE
))

	)

296 
	#UART_STATE_DISABLE
 0x00000000U

	)

297 
	#UART_STATE_ENABLE
 ((
ušt32_t
)
USART_CR1_UE
)

	)

305 
	#UART_OVERSAMPLING_16
 0x00000000U

	)

306 
	#UART_OVERSAMPLING_8
 ((
ušt32_t
)
USART_CR1_OVER8
)

	)

314 
	#UART_LINBREAKDETECTLENGTH_10B
 0x00000000U

	)

315 
	#UART_LINBREAKDETECTLENGTH_11B
 ((
ušt32_t
)
USART_CR2_LBDL
)

	)

323 
	#UART_WAKEUPMETHOD_IDLELINE
 0x00000000U

	)

324 
	#UART_WAKEUPMETHOD_ADDRESSMARK
 ((
ušt32_t
)
USART_CR1_WAKE
)

	)

334 
	#UART_FLAG_CTS
 ((
ušt32_t
)
USART_SR_CTS
)

	)

335 
	#UART_FLAG_LBD
 ((
ušt32_t
)
USART_SR_LBD
)

	)

336 
	#UART_FLAG_TXE
 ((
ušt32_t
)
USART_SR_TXE
)

	)

337 
	#UART_FLAG_TC
 ((
ušt32_t
)
USART_SR_TC
)

	)

338 
	#UART_FLAG_RXNE
 ((
ušt32_t
)
USART_SR_RXNE
)

	)

339 
	#UART_FLAG_IDLE
 ((
ušt32_t
)
USART_SR_IDLE
)

	)

340 
	#UART_FLAG_ORE
 ((
ušt32_t
)
USART_SR_ORE
)

	)

341 
	#UART_FLAG_NE
 ((
ušt32_t
)
USART_SR_NE
)

	)

342 
	#UART_FLAG_FE
 ((
ušt32_t
)
USART_SR_FE
)

	)

343 
	#UART_FLAG_PE
 ((
ušt32_t
)
USART_SR_PE
)

	)

358 
	#UART_IT_PE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

359 
	#UART_IT_TXE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

360 
	#UART_IT_TC
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

361 
	#UART_IT_RXNE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

362 
	#UART_IT_IDLE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

364 
	#UART_IT_LBD
 ((
ušt32_t
)(
UART_CR2_REG_INDEX
 << 28U | 
USART_CR2_LBDIE
))

	)

366 
	#UART_IT_CTS
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_CTSIE
))

	)

367 
	#UART_IT_ERR
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

387 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

388 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
èdo{ \

	)

389 (
__HANDLE__
)->
gS‹
 = 
HAL_UART_STATE_RESET
; \

390 (
__HANDLE__
)->
RxS‹
 = 
HAL_UART_STATE_RESET
; \

391 (
__HANDLE__
)->
M¥In™C®lback
 = 
NULL
; \

392 (
__HANDLE__
)->
M¥DeIn™C®lback
 = 
NULL
; \

395 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
èdo{ \

	)

396 (
__HANDLE__
)->
gS‹
 = 
HAL_UART_STATE_RESET
; \

397 (
__HANDLE__
)->
RxS‹
 = 
HAL_UART_STATE_RESET
; \

406 
	#__HAL_UART_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

426 
	#__HAL_UART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

450 
	#__HAL_UART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

458 
	#__HAL_UART_CLEAR_PEFLAG
(
__HANDLE__
è\

	)

460 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

461 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

462 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

463 
UNUSED
(
tm´eg
); \

472 
	#__HAL_UART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

480 
	#__HAL_UART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

488 
	#__HAL_UART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

496 
	#__HAL_UART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

514 
	#__HAL_UART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð
UART_CR1_REG_INDEX
)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

	)

515 (((
__INTERRUPT__
è>> 28Uè=ð
UART_CR2_REG_INDEX
)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

516 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
UART_IT_MASK
)))

534 
	#__HAL_UART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð
UART_CR1_REG_INDEX
)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

	)

535 (((
__INTERRUPT__
è>> 28Uè=ð
UART_CR2_REG_INDEX
)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

536 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
UART_IT_MASK
)))

553 
	#__HAL_UART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð
UART_CR1_REG_INDEX
)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)è>> 28Uè=ð
UART_CR2_REG_INDEX
)? \

	)

554 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
UART_IT_MASK
))

570 
	#__HAL_UART_HWCONTROL_CTS_ENABLE
(
__HANDLE__
è\

	)

572 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

573 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_CTSE
; \

590 
	#__HAL_UART_HWCONTROL_CTS_DISABLE
(
__HANDLE__
è\

	)

592 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

593 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_CTSE
); \

610 
	#__HAL_UART_HWCONTROL_RTS_ENABLE
(
__HANDLE__
è\

	)

612 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
); \

613 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_RTSE
; \

630 
	#__HAL_UART_HWCONTROL_RTS_DISABLE
(
__HANDLE__
è\

	)

632 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
);\

633 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_RTSE
); \

640 
	#__HAL_UART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

646 
	#__HAL_UART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

652 
	#__HAL_UART_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

658 
	#__HAL_UART_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

673 
HAL_StusTy³Def
 
HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

674 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

675 
HAL_StusTy³Def
 
HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
);

676 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
);

677 
HAL_StusTy³Def
 
HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

678 
HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
);

679 
HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

682 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

683 
HAL_StusTy³Def
 
HAL_UART_Regi¡”C®lback
(
UART_HªdËTy³Def
 *
hu¬t
, 
HAL_UART_C®lbackIDTy³Def
 
C®lbackID
, 
pUART_C®lbackTy³Def
 
pC®lback
);

684 
HAL_StusTy³Def
 
HAL_UART_UnRegi¡”C®lback
(
UART_HªdËTy³Def
 *
hu¬t
, 
HAL_UART_C®lbackIDTy³Def
 
C®lbackID
);

696 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

697 
HAL_StusTy³Def
 
HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

698 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

699 
HAL_StusTy³Def
 
HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

700 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

701 
HAL_StusTy³Def
 
HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

702 
HAL_StusTy³Def
 
HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
);

703 
HAL_StusTy³Def
 
HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
);

704 
HAL_StusTy³Def
 
HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
);

706 
HAL_StusTy³Def
 
HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
);

707 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
);

708 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
);

709 
HAL_StusTy³Def
 
HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

710 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

711 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

713 
HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
);

714 
HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

715 
HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

716 
HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

717 
HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

718 
HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

719 
HAL_UART_AbÜtC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

720 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

721 
HAL_UART_AbÜtReûiveC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

731 
HAL_StusTy³Def
 
HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
);

732 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

733 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

734 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
);

735 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
);

744 
HAL_UART_S‹Ty³Def
 
HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
);

745 
ušt32_t
 
HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
);

762 
	#UART_IT_MASK
 0x0000FFFFU

	)

764 
	#UART_CR1_REG_INDEX
 1U

	)

765 
	#UART_CR2_REG_INDEX
 2U

	)

766 
	#UART_CR3_REG_INDEX
 3U

	)

775 
	#IS_UART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
è|| \

	)

776 ((
LENGTH
è=ð
UART_WORDLENGTH_9B
))

777 
	#IS_UART_LIN_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
))

	)

778 
	#IS_UART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
UART_STOPBITS_1
è|| \

	)

779 ((
STOPBITS
è=ð
UART_STOPBITS_2
))

780 
	#IS_UART_PARITY
(
PARITY
è(((PARITYè=ð
UART_PARITY_NONE
è|| \

	)

781 ((
PARITY
è=ð
UART_PARITY_EVEN
) || \

782 ((
PARITY
è=ð
UART_PARITY_ODD
))

783 
	#IS_UART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

784 (((
CONTROL
è=ð
UART_HWCONTROL_NONE
) || \

785 ((
CONTROL
è=ð
UART_HWCONTROL_RTS
) || \

786 ((
CONTROL
è=ð
UART_HWCONTROL_CTS
) || \

787 ((
CONTROL
è=ð
UART_HWCONTROL_RTS_CTS
))

788 
	#IS_UART_MODE
(
MODE
è((((MODEè& 0x0000FFF3Uè=ð0x00Uè&& ((MODEè!ð0x00U))

	)

789 
	#IS_UART_STATE
(
STATE
è(((STATEè=ð
UART_STATE_DISABLE
è|| \

	)

790 ((
STATE
è=ð
UART_STATE_ENABLE
))

791 
	#IS_UART_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
è|| \

	)

792 ((
SAMPLING
è=ð
UART_OVERSAMPLING_8
))

793 
	#IS_UART_LIN_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
))

	)

794 
	#IS_UART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_LINBREAKDETECTLENGTH_10B
è|| \

	)

795 ((
LENGTH
è=ð
UART_LINBREAKDETECTLENGTH_11B
))

796 
	#IS_UART_WAKEUPMETHOD
(
WAKEUP
è(((WAKEUPè=ð
UART_WAKEUPMETHOD_IDLELINE
è|| \

	)

797 ((
WAKEUP
è=ð
UART_WAKEUPMETHOD_ADDRESSMARK
))

798 
	#IS_UART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè<ð10500000U)

	)

799 
	#IS_UART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x0FU)

	)

801 
	#UART_DIV_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(4U*(_BAUD_)))

	)

802 
	#UART_DIVMANT_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_))/100U)

	)

803 
	#UART_DIVFRAQ_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

806 
	#UART_BRR_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è<< 4Uè+ \

	)

807 (
UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)) & 0xF0U)) + \

808 (
UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)) & 0x0FU))

810 
	#UART_DIV_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(2U*(_BAUD_)))

	)

811 
	#UART_DIVMANT_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_))/100U)

	)

812 
	#UART_DIVFRAQ_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è* 100U)è* 8U + 50Uè/ 100U)

	)

815 
	#UART_BRR_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è<< 4Uè+ \

	)

816 ((
UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)) & 0xF8U) << 1U)) + \

817 (
UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)) & 0x07U))

840 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c

36 
	~"¡m32f4xx_h®.h
"

55 
	#__STM32F4xx_HAL_VERSION_MAIN
 (0x01Uè

	)

56 
	#__STM32F4xx_HAL_VERSION_SUB1
 (0x07Uè

	)

57 
	#__STM32F4xx_HAL_VERSION_SUB2
 (0x06Uè

	)

58 
	#__STM32F4xx_HAL_VERSION_RC
 (0x00Uè

	)

59 
	#__STM32F4xx_HAL_VERSION
 ((
__STM32F4xx_HAL_VERSION_MAIN
 << 24U)\

	)

60 |(
	g__STM32F4xx_HAL_VERSION_SUB1
 << 16U)\

61 |(
	g__STM32F4xx_HAL_VERSION_SUB2
 << 8U )\

62 |(
	g__STM32F4xx_HAL_VERSION_RC
))

64 
	#IDCODE_DEVID_MASK
 0x00000FFFU

	)

67 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

70 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

71 
	#UFB_MODE_BIT_NUMBER
 
SYSCFG_MEMRMP_UFB_MODE_Pos


	)

72 
	#UFB_MODE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32Uè+ (
UFB_MODE_BIT_NUMBER
 * 4U))

	)

76 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20U)

	)

77 
	#CMP_PD_BIT_NUMBER
 
SYSCFG_CMPCR_CMP_PD_Pos


	)

78 
	#CMPCR_CMP_PD_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Uè+ (
CMP_PD_BIT_NUMBER
 * 4U))

	)

82 
	#MCHDLYCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x30U)

	)

83 
	#BSCKSEL_BIT_NUMBER
 
SYSCFG_MCHDLYCR_BSCKSEL_Pos


	)

84 
	#MCHDLYCR_BSCKSEL_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MCHDLYCR_OFFSET
 * 32Uè+ (
BSCKSEL_BIT_NUMBER
 * 4U))

	)

94 
__IO
 
ušt32_t
 
	guwTick
;

95 
ušt32_t
 
	guwTickPrio
 = (1UL << 
__NVIC_PRIO_BITS
);

96 
HAL_TickF»qTy³Def
 
	guwTickF»q
 = 
HAL_TICK_FREQ_DEFAULT
;

157 
HAL_StusTy³Def
 
	$HAL_In™
()

160 #ià(
INSTRUCTION_CACHE_ENABLE
 != 0U)

161 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

164 #ià(
DATA_CACHE_ENABLE
 != 0U)

165 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

168 #ià(
PREFETCH_ENABLE
 != 0U)

169 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

173 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

176 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

179 
	`HAL_M¥In™
();

182  
HAL_OK
;

183 
	}
}

190 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

193 
	`__HAL_RCC_APB1_FORCE_RESET
();

194 
	`__HAL_RCC_APB1_RELEASE_RESET
();

196 
	`__HAL_RCC_APB2_FORCE_RESET
();

197 
	`__HAL_RCC_APB2_RELEASE_RESET
();

199 
	`__HAL_RCC_AHB1_FORCE_RESET
();

200 
	`__HAL_RCC_AHB1_RELEASE_RESET
();

202 
	`__HAL_RCC_AHB2_FORCE_RESET
();

203 
	`__HAL_RCC_AHB2_RELEASE_RESET
();

205 
	`__HAL_RCC_AHB3_FORCE_RESET
();

206 
	`__HAL_RCC_AHB3_RELEASE_RESET
();

209 
	`HAL_M¥DeIn™
();

212  
HAL_OK
;

213 
	}
}

219 
__w—k
 
	$HAL_M¥In™
()

224 
	}
}

230 
__w—k
 
	$HAL_M¥DeIn™
()

235 
	}
}

253 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

256 ià(
	`HAL_SYSTICK_CÚfig
(
Sy¡emCÜeClock
 / (1000U / 
uwTickF»q
)) > 0U)

258  
HAL_ERROR
;

262 ià(
TickPriÜ™y
 < (1UL << 
__NVIC_PRIO_BITS
))

264 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
, 0U);

265 
uwTickPrio
 = 
TickPriÜ™y
;

269  
HAL_ERROR
;

273  
HAL_OK
;

274 
	}
}

312 
__w—k
 
	$HAL_IncTick
()

314 
uwTick
 +ð
uwTickF»q
;

315 
	}
}

323 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

325  
uwTick
;

326 
	}
}

332 
ušt32_t
 
	$HAL_G‘TickPrio
()

334  
uwTickPrio
;

335 
	}
}

341 
HAL_StusTy³Def
 
	$HAL_S‘TickF»q
(
HAL_TickF»qTy³Def
 
F»q
)

343 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

344 
	`as£¹_·¿m
(
	`IS_TICKFREQ
(
F»q
));

346 ià(
uwTickF»q
 !ð
F»q
)

348 
uwTickF»q
 = 
F»q
;

351 
¡©us
 = 
	`HAL_In™Tick
(
uwTickPrio
);

354  
¡©us
;

355 
	}
}

361 
HAL_TickF»qTy³Def
 
	$HAL_G‘TickF»q
()

363  
uwTickF»q
;

364 
	}
}

377 
__w—k
 
	$HAL_D–ay
(
ušt32_t
 
D–ay
)

379 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

380 
ušt32_t
 
wa™
 = 
D–ay
;

383 ià(
wa™
 < 
HAL_MAX_DELAY
)

385 
wa™
 +ð(
ušt32_t
)(
uwTickF»q
);

388 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
wa™
)

391 
	}
}

403 
__w—k
 
	$HAL_Su¥’dTick
()

406 
SysTick
->
CTRL
 &ð~
SysTick_CTRL_TICKINT_Msk
;

407 
	}
}

419 
__w—k
 
	$HAL_ResumeTick
()

422 
SysTick
->
CTRL
 |ð
SysTick_CTRL_TICKINT_Msk
;

423 
	}
}

429 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

431  
__STM32F4xx_HAL_VERSION
;

432 
	}
}

438 
ušt32_t
 
	$HAL_G‘REVID
()

440 ((
DBGMCU
->
IDCODE
) >> 16U);

441 
	}
}

447 
ušt32_t
 
	$HAL_G‘DEVID
()

449 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

450 
	}
}

456 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

458 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

459 
	}
}

465 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

467 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

468 
	}
}

474 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

476 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

477 
	}
}

483 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

485 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

486 
	}
}

492 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

494 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

495 
	}
}

501 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

503 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

504 
	}
}

512 
	$HAL_EÇbËCom³n§tiÚC–l
()

514 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
ENABLE
;

515 
	}
}

523 
	$HAL_Di§bËCom³n§tiÚC–l
()

525 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
DISABLE
;

526 
	}
}

532 
ušt32_t
 
	$HAL_G‘UIDw0
()

534  (
	`READ_REG
(*((
ušt32_t
 *)
UID_BASE
)));

535 
	}
}

541 
ušt32_t
 
	$HAL_G‘UIDw1
()

543  (
	`READ_REG
(*((
ušt32_t
 *)(
UID_BASE
 + 4U))));

544 
	}
}

550 
ušt32_t
 
	$HAL_G‘UIDw2
()

552  (
	`READ_REG
(*((
ušt32_t
 *)(
UID_BASE
 + 8U))));

553 
	}
}

555 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

556 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

567 
	$HAL_EÇbËMemÜySw­pšgBªk
()

569 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
ENABLE
;

570 
	}
}

582 
	$HAL_Di§bËMemÜySw­pšgBªk
()

584 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
DISABLE
;

585 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c

83 
	~"¡m32f4xx_h®.h
"

94 #ifdeà
HAL_CORTEX_MODULE_ENABLED


143 
	$HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

146 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

149 
	`NVIC_S‘PriÜ™yGroupšg
(
PriÜ™yGroup
);

150 
	}
}

165 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

167 
ušt32_t
 
´iÜ™ygroup
 = 0x00U;

170 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
SubPriÜ™y
));

171 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

173 
´iÜ™ygroup
 = 
	`NVIC_G‘PriÜ™yGroupšg
();

175 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
	`NVIC_EncodePriÜ™y
(
´iÜ™ygroup
, 
P»em±PriÜ™y
, 
SubPriÜ™y
));

176 
	}
}

187 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

190 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

193 
	`NVIC_EÇbËIRQ
(
IRQn
);

194 
	}
}

203 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

206 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

209 
	`NVIC_Di§bËIRQ
(
IRQn
);

210 
	}
}

216 
	$HAL_NVIC_Sy¡emRe£t
()

219 
	`NVIC_Sy¡emRe£t
();

220 
	}
}

229 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

231  
	`SysTick_CÚfig
(
TicksNumb
);

232 
	}
}

253 #ià(
__MPU_PRESENT
 == 1U)

258 
	$HAL_MPU_Di§bË
()

261 
	`__DMB
();

264 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

267 
MPU
->
CTRL
 = 0U;

268 
	}
}

281 
	$HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

284 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

287 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

290 
	`__DSB
();

291 
	`__ISB
();

292 
	}
}

300 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

303 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

304 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

307 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

309 ià((
MPU_In™
->
EÇbË
è!ð
RESET
)

312 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

313 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

314 
	`as£¹_·¿m
(
	`IS_MPU_TEX_LEVEL
(
MPU_In™
->
Ty³ExtF›ld
));

315 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

316 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

317 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

318 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

319 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

321 
MPU
->
RBAR
 = 
MPU_In™
->
Ba£Add»ss
;

322 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

323 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

324 ((
ušt32_t
)
MPU_In™
->
Ty³ExtF›ld
 << 
MPU_RASR_TEX_Pos
) |

325 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

326 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

327 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

328 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

329 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

330 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

334 
MPU
->
RBAR
 = 0x00U;

335 
MPU
->
RASR
 = 0x00U;

337 
	}
}

344 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™yGroupšg
()

347  
	`NVIC_G‘PriÜ™yGroupšg
();

348 
	}
}

371 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ*
pP»em±PriÜ™y
, ušt32_ˆ*
pSubPriÜ™y
)

374 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

376 
	`NVIC_DecodePriÜ™y
(
	`NVIC_G‘PriÜ™y
(
IRQn
), 
PriÜ™yGroup
, 
pP»em±PriÜ™y
, 
pSubPriÜ™y
);

377 
	}
}

386 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

389 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

392 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

393 
	}
}

404 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

407 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

410  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

411 
	}
}

420 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

423 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

426 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

427 
	}
}

437 
ušt32_t
 
	$HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

440 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

443  
	`NVIC_G‘Aùive
(
IRQn
);

444 
	}
}

454 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

457 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

458 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

460 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

464 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

466 
	}
}

472 
	$HAL_SYSTICK_IRQHªdËr
()

474 
	`HAL_SYSTICK_C®lback
();

475 
	}
}

481 
__w—k
 
	$HAL_SYSTICK_C®lback
()

486 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_crc.c

46 
	~"¡m32f4xx_h®.h
"

57 #ifdeà
HAL_CRC_MODULE_ENABLED


95 
HAL_StusTy³Def
 
	$HAL_CRC_In™
(
CRC_HªdËTy³Def
 *
hüc
)

98 ià(
hüc
 =ð
NULL
)

100  
HAL_ERROR
;

104 
	`as£¹_·¿m
(
	`IS_CRC_ALL_INSTANCE
(
hüc
->
In¡ªû
));

106 ià(
hüc
->
S‹
 =ð
HAL_CRC_STATE_RESET
)

109 
hüc
->
Lock
 = 
HAL_UNLOCKED
;

111 
	`HAL_CRC_M¥In™
(
hüc
);

114 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

117 
hüc
->
S‹
 = 
HAL_CRC_STATE_READY
;

120  
HAL_OK
;

121 
	}
}

128 
HAL_StusTy³Def
 
	$HAL_CRC_DeIn™
(
CRC_HªdËTy³Def
 *
hüc
)

131 ià(
hüc
 =ð
NULL
)

133  
HAL_ERROR
;

137 
	`as£¹_·¿m
(
	`IS_CRC_ALL_INSTANCE
(
hüc
->
In¡ªû
));

140 ià(
hüc
->
S‹
 =ð
HAL_CRC_STATE_BUSY
)

142  
HAL_BUSY
;

146 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

149 
	`__HAL_CRC_DR_RESET
(
hüc
);

152 
	`CLEAR_BIT
(
hüc
->
In¡ªû
->
IDR
, 
CRC_IDR_IDR
);

155 
	`HAL_CRC_M¥DeIn™
(
hüc
);

158 
hüc
->
S‹
 = 
HAL_CRC_STATE_RESET
;

161 
	`__HAL_UNLOCK
(
hüc
);

164  
HAL_OK
;

165 
	}
}

172 
__w—k
 
	$HAL_CRC_M¥In™
(
CRC_HªdËTy³Def
 *
hüc
)

175 
	`UNUSED
(
hüc
);

180 
	}
}

187 
__w—k
 
	$HAL_CRC_M¥DeIn™
(
CRC_HªdËTy³Def
 *
hüc
)

190 
	`UNUSED
(
hüc
);

195 
	}
}

229 
ušt32_t
 
	$HAL_CRC_AccumuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, 
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

231 
ušt32_t
 
šdex
;

232 
ušt32_t
 
‹mp
 = 0U;

235 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

238 
šdex
 = 0U; index < 
BufãrL’gth
; index++)

240 
hüc
->
In¡ªû
->
DR
 = 
pBufãr
[
šdex
];

242 
‹mp
 = 
hüc
->
In¡ªû
->
DR
;

245 
hüc
->
S‹
 = 
HAL_CRC_STATE_READY
;

248  
‹mp
;

249 
	}
}

259 
ušt32_t
 
	$HAL_CRC_C®cuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, 
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

261 
ušt32_t
 
šdex
;

262 
ušt32_t
 
‹mp
 = 0U;

265 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

269 
	`__HAL_CRC_DR_RESET
(
hüc
);

272 
šdex
 = 0U; index < 
BufãrL’gth
; index++)

274 
hüc
->
In¡ªû
->
DR
 = 
pBufãr
[
šdex
];

276 
‹mp
 = 
hüc
->
In¡ªû
->
DR
;

279 
hüc
->
S‹
 = 
HAL_CRC_STATE_READY
;

282  
‹mp
;

283 
	}
}

308 
HAL_CRC_S‹Ty³Def
 
	$HAL_CRC_G‘S‹
(
CRC_HªdËTy³Def
 *
hüc
)

311  
hüc
->
S‹
;

312 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c

98 
	~"¡m32f4xx_h®.h
"

109 #ifdeà
HAL_DMA_MODULE_ENABLED


114 
__IO
 
ušt32_t
 
	mISR
;

115 
__IO
 
ušt32_t
 
	mRe£rved0
;

116 
__IO
 
ušt32_t
 
	mIFCR
;

117 } 
	tDMA_Ba£_Regi¡”s
;

124 
	#HAL_TIMEOUT_DMA_ABORT
 5U

	)

133 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

134 
ušt32_t
 
DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
);

135 
HAL_StusTy³Def
 
DMA_CheckFifoP¬am
(
DMA_HªdËTy³Def
 *
hdma
);

171 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

173 
ušt32_t
 
tmp
 = 0U;

174 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

175 
DMA_Ba£_Regi¡”s
 *
»gs
;

178 if(
hdma
 =ð
NULL
)

180  
HAL_ERROR
;

184 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

185 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
hdma
->
In™
.
ChªÃl
));

186 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

187 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

188 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

189 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

190 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

191 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

192 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

193 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
hdma
->
In™
.
FIFOMode
));

196 if(
hdma
->
In™
.
FIFOMode
 !ð
DMA_FIFOMODE_DISABLE
)

198 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
hdma
->
In™
.
FIFOTh»shÞd
));

199 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
hdma
->
In™
.
MemBur¡
));

200 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
hdma
->
In™
.
P”hBur¡
));

204 
	`__HAL_UNLOCK
(
hdma
);

207 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

210 
	`__HAL_DMA_DISABLE
(
hdma
);

213 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
)

216 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

219 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

222 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

224  
HAL_TIMEOUT
;

229 
tmp
 = 
hdma
->
In¡ªû
->
CR
;

232 
tmp
 &ð((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

233 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

234 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

235 
DMA_SxCR_DIR
 | 
DMA_SxCR_CT
 | 
DMA_SxCR_DBM
));

238 
tmp
 |ð
hdma
->
In™
.
ChªÃl
 | hdma->In™.
DœeùiÚ
 |

239 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

240 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

241 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

244 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

247 
tmp
 |ð
hdma
->
In™
.
MemBur¡
 | hdma->In™.
P”hBur¡
;

251 
hdma
->
In¡ªû
->
CR
 = 
tmp
;

254 
tmp
 = 
hdma
->
In¡ªû
->
FCR
;

257 
tmp
 &ð(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

260 
tmp
 |ð
hdma
->
In™
.
FIFOMode
;

263 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

266 
tmp
 |ð
hdma
->
In™
.
FIFOTh»shÞd
;

270 ià(
hdma
->
In™
.
MemBur¡
 !ð
DMA_MBURST_SINGLE
)

272 ià(
	`DMA_CheckFifoP¬am
(
hdma
è!ð
HAL_OK
)

275 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_PARAM
;

278 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

280  
HAL_ERROR
;

286 
hdma
->
In¡ªû
->
FCR
 = 
tmp
;

290 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

293 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

296 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

299 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

301  
HAL_OK
;

302 
	}
}

310 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

312 
DMA_Ba£_Regi¡”s
 *
»gs
;

315 if(
hdma
 =ð
NULL
)

317  
HAL_ERROR
;

321 if(
hdma
->
S‹
 =ð
HAL_DMA_STATE_BUSY
)

324  
HAL_BUSY
;

328 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

331 
	`__HAL_DMA_DISABLE
(
hdma
);

334 
hdma
->
In¡ªû
->
CR
 = 0U;

337 
hdma
->
In¡ªû
->
NDTR
 = 0U;

340 
hdma
->
In¡ªû
->
PAR
 = 0U;

343 
hdma
->
In¡ªû
->
M0AR
 = 0U;

346 
hdma
->
In¡ªû
->
M1AR
 = 0U;

349 
hdma
->
In¡ªû
->
FCR
 = 0x00000021U;

352 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

355 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

356 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

357 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

358 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

359 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

360 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

363 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

366 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

369 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

372 
	`__HAL_UNLOCK
(
hdma
);

374  
HAL_OK
;

375 
	}
}

408 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

410 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

413 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

416 
	`__HAL_LOCK
(
hdma
);

418 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

421 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

424 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

427 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

430 
	`__HAL_DMA_ENABLE
(
hdma
);

435 
	`__HAL_UNLOCK
(
hdma
);

438 
¡©us
 = 
HAL_BUSY
;

440  
¡©us
;

441 
	}
}

452 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

454 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

457 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

460 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

463 
	`__HAL_LOCK
(
hdma
);

465 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

468 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

471 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

474 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

477 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

480 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

481 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

483 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

485 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_HT
;

489 
	`__HAL_DMA_ENABLE
(
hdma
);

494 
	`__HAL_UNLOCK
(
hdma
);

497 
¡©us
 = 
HAL_BUSY
;

500  
¡©us
;

501 
	}
}

515 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

518 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

520 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

522 if(
hdma
->
S‹
 !ð
HAL_DMA_STATE_BUSY
)

524 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

527 
	`__HAL_UNLOCK
(
hdma
);

529  
HAL_ERROR
;

534 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
);

535 
hdma
->
In¡ªû
->
FCR
 &ð~(
DMA_IT_FE
);

537 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

539 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

543 
	`__HAL_DMA_DISABLE
(
hdma
);

546 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
)

549 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

552 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

555 
	`__HAL_UNLOCK
(
hdma
);

558 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

560  
HAL_TIMEOUT
;

565 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

568 
	`__HAL_UNLOCK
(
hdma
);

571 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

573  
HAL_OK
;

574 
	}
}

582 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

584 if(
hdma
->
S‹
 !ð
HAL_DMA_STATE_BUSY
)

586 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

587  
HAL_ERROR
;

592 
hdma
->
S‹
 = 
HAL_DMA_STATE_ABORT
;

595 
	`__HAL_DMA_DISABLE
(
hdma
);

598  
HAL_OK
;

599 
	}
}

612 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_Lev–Com¶‘eTy³Def
 
Com¶‘eLev–
, 
ušt32_t
 
Timeout
)

614 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

615 
ušt32_t
 
mask_ýÉËv–
;

616 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

617 
ušt32_t
 
tmpi¤
;

620 
DMA_Ba£_Regi¡”s
 *
»gs
;

622 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

625 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

626 
	`__HAL_UNLOCK
(
hdma
);

627  
HAL_ERROR
;

631 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è!ð
RESET
)

633 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

634  
HAL_ERROR
;

638 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

641 
mask_ýÉËv–
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

646 
mask_ýÉËv–
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

649 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
hdma
->
SŒ—mBa£Add»ss
;

650 
tmpi¤
 = 
»gs
->
ISR
;

652 ((
tmpi¤
 & 
mask_ýÉËv–
è=ð
RESET
è&& ((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
) == RESET))

655 if(
Timeout
 !ð
HAL_MAX_DELAY
)

657 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

660 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

663 
	`__HAL_UNLOCK
(
hdma
);

666 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

668  
HAL_TIMEOUT
;

673 
tmpi¤
 = 
»gs
->
ISR
;

675 if((
tmpi¤
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

678 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

681 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

684 if((
tmpi¤
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

687 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

690 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

693 if((
tmpi¤
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

696 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

699 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

703 if(
hdma
->
E¼ÜCode
 !ð
HAL_DMA_ERROR_NONE
)

705 if((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
è!ð
RESET
)

707 
	`HAL_DMA_AbÜt
(
hdma
);

710 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

713 
	`__HAL_UNLOCK
(
hdma
);

716 
hdma
->
S‹
ð
HAL_DMA_STATE_READY
;

718  
HAL_ERROR
;

723 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

726 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

729 
	`__HAL_UNLOCK
(
hdma
);

731 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

736 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
è<< 
hdma
->
SŒ—mIndex
;

739  
¡©us
;

740 
	}
}

748 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

750 
ušt32_t
 
tmpi¤
;

751 
__IO
 
ušt32_t
 
couÁ
 = 0U;

752 
ušt32_t
 
timeout
 = 
Sy¡emCÜeClock
 / 9600U;

755 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

757 
tmpi¤
 = 
»gs
->
ISR
;

760 ià((
tmpi¤
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

762 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TE
è!ð
RESET
)

765 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TE
);

768 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

771 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

775 ià((
tmpi¤
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

777 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_FE
è!ð
RESET
)

780 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

783 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

787 ià((
tmpi¤
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

789 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_DME
è!ð
RESET
)

792 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

795 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

799 ià((
tmpi¤
 & (
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

801 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_HT
è!ð
RESET
)

804 
»gs
->
IFCR
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

807 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)è!ð
RESET
)

810 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
è=ð
RESET
)

812 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

815 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

821 if(
hdma
->
XãrM1H®fC¶tC®lback
 !ð
NULL
)

824 
hdma
->
	`XãrM1H®fC¶tC®lback
(hdma);

831 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è=ð
RESET
)

834 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

837 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

840 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

846 ià((
tmpi¤
 & (
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

848 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TC
è!ð
RESET
)

851 
»gs
->
IFCR
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

853 if(
HAL_DMA_STATE_ABORT
 =ð
hdma
->
S‹
)

856 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
);

857 
hdma
->
In¡ªû
->
FCR
 &ð~(
DMA_IT_FE
);

859 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

861 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

865 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

868 
	`__HAL_UNLOCK
(
hdma
);

871 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

873 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

875 
hdma
->
	`XãrAbÜtC®lback
(hdma);

880 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)è!ð
RESET
)

883 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
è=ð
RESET
)

885 if(
hdma
->
XãrM1C¶tC®lback
 !ð
NULL
)

888 
hdma
->
	`XãrM1C¶tC®lback
(hdma);

894 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

897 
hdma
->
	`XãrC¶tC®lback
(hdma);

904 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è=ð
RESET
)

907 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
);

910 
	`__HAL_UNLOCK
(
hdma
);

913 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

916 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

919 
hdma
->
	`XãrC¶tC®lback
(hdma);

926 if(
hdma
->
E¼ÜCode
 !ð
HAL_DMA_ERROR_NONE
)

928 if((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
è!ð
RESET
)

930 
hdma
->
S‹
 = 
HAL_DMA_STATE_ABORT
;

933 
	`__HAL_DMA_DISABLE
(
hdma
);

937 ià(++
couÁ
 > 
timeout
)

942 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
);

945 
	`__HAL_UNLOCK
(
hdma
);

948 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

951 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

954 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

957 
	}
}

969 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)(DMA_HªdËTy³Deà*
_hdma
))

972 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

975 
	`__HAL_LOCK
(
hdma
);

977 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

979 
C®lbackID
)

981 
HAL_DMA_XFER_CPLT_CB_ID
:

982 
hdma
->
XãrC¶tC®lback
 = 
pC®lback
;

985 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

986 
hdma
->
XãrH®fC¶tC®lback
 = 
pC®lback
;

989 
HAL_DMA_XFER_M1CPLT_CB_ID
:

990 
hdma
->
XãrM1C¶tC®lback
 = 
pC®lback
;

993 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
:

994 
hdma
->
XãrM1H®fC¶tC®lback
 = 
pC®lback
;

997 
HAL_DMA_XFER_ERROR_CB_ID
:

998 
hdma
->
XãrE¼ÜC®lback
 = 
pC®lback
;

1001 
HAL_DMA_XFER_ABORT_CB_ID
:

1002 
hdma
->
XãrAbÜtC®lback
 = 
pC®lback
;

1012 
¡©us
 = 
HAL_ERROR
;

1016 
	`__HAL_UNLOCK
(
hdma
);

1018  
¡©us
;

1019 
	}
}

1029 
HAL_StusTy³Def
 
	$HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
)

1031 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1034 
	`__HAL_LOCK
(
hdma
);

1036 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

1038 
C®lbackID
)

1040 
HAL_DMA_XFER_CPLT_CB_ID
:

1041 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

1044 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

1045 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

1048 
HAL_DMA_XFER_M1CPLT_CB_ID
:

1049 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

1052 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
:

1053 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1056 
HAL_DMA_XFER_ERROR_CB_ID
:

1057 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

1060 
HAL_DMA_XFER_ABORT_CB_ID
:

1061 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

1064 
HAL_DMA_XFER_ALL_CB_ID
:

1065 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

1066 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

1067 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

1068 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1069 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

1070 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

1074 
¡©us
 = 
HAL_ERROR
;

1080 
¡©us
 = 
HAL_ERROR
;

1084 
	`__HAL_UNLOCK
(
hdma
);

1086  
¡©us
;

1087 
	}
}

1114 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

1116  
hdma
->
S‹
;

1117 
	}
}

1125 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1127  
hdma
->
E¼ÜCode
;

1128 
	}
}

1151 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

1154 
hdma
->
In¡ªû
->
CR
 &ð(
ušt32_t
)(~
DMA_SxCR_DBM
);

1157 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

1160 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

1163 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

1166 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

1172 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

1175 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

1177 
	}
}

1185 
ušt32_t
 
	$DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
)

1187 
ušt32_t
 
¡»am_numb”
 = (((ušt32_t)
hdma
->
In¡ªû
 & 0xFFU) - 16U) / 24U;

1190 cÚ¡ 
ušt8_t
 
æagB™shiáOff£t
[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};

1191 
hdma
->
SŒ—mIndex
 = 
æagB™shiáOff£t
[
¡»am_numb”
];

1193 ià(
¡»am_numb”
 > 3U)

1196 
hdma
->
SŒ—mBa£Add»ss
 = (((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FFU)) + 4U);

1201 
hdma
->
SŒ—mBa£Add»ss
 = ((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FFU));

1204  
hdma
->
SŒ—mBa£Add»ss
;

1205 
	}
}

1213 
HAL_StusTy³Def
 
	$DMA_CheckFifoP¬am
(
DMA_HªdËTy³Def
 *
hdma
)

1215 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1216 
ušt32_t
 
tmp
 = 
hdma
->
In™
.
FIFOTh»shÞd
;

1219 if(
hdma
->
In™
.
MemD©aAlignm’t
 =ð
DMA_MDATAALIGN_BYTE
)

1221 
tmp
)

1223 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1224 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1225 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1227 
¡©us
 = 
HAL_ERROR
;

1230 
DMA_FIFO_THRESHOLD_HALFFULL
:

1231 ià(
hdma
->
In™
.
MemBur¡
 =ð
DMA_MBURST_INC16
)

1233 
¡©us
 = 
HAL_ERROR
;

1236 
DMA_FIFO_THRESHOLD_FULL
:

1244 ià(
hdma
->
In™
.
MemD©aAlignm’t
 =ð
DMA_MDATAALIGN_HALFWORD
)

1246 
tmp
)

1248 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1249 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1250 
¡©us
 = 
HAL_ERROR
;

1252 
DMA_FIFO_THRESHOLD_HALFFULL
:

1253 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1255 
¡©us
 = 
HAL_ERROR
;

1258 
DMA_FIFO_THRESHOLD_FULL
:

1259 ià(
hdma
->
In™
.
MemBur¡
 =ð
DMA_MBURST_INC16
)

1261 
¡©us
 = 
HAL_ERROR
;

1272 
tmp
)

1274 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1275 
DMA_FIFO_THRESHOLD_HALFFULL
:

1276 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1277 
¡©us
 = 
HAL_ERROR
;

1279 
DMA_FIFO_THRESHOLD_FULL
:

1280 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1282 
¡©us
 = 
HAL_ERROR
;

1290  
¡©us
;

1291 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c

40 
	~"¡m32f4xx_h®.h
"

51 #ifdeà
HAL_DMA_MODULE_ENABLED


61 
DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

101 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

103 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

106 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

109 ià(
hdma
->
In™
.
DœeùiÚ
 =ð
DMA_MEMORY_TO_MEMORY
)

111 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

112 
¡©us
 = 
HAL_ERROR
;

117 
	`__HAL_LOCK
(
hdma
);

119 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

122 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

125 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

128 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

131 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

134 
	`__HAL_DMA_ENABLE
(
hdma
);

139 
¡©us
 = 
HAL_BUSY
;

142  
¡©us
;

143 
	}
}

155 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

157 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

160 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

163 ià(
hdma
->
In™
.
DœeùiÚ
 =ð
DMA_MEMORY_TO_MEMORY
)

165 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

166  
HAL_ERROR
;

170 ià((
NULL
 =ð
hdma
->
XãrC¶tC®lback
è|| (NULL =ðhdma->
XãrM1C¶tC®lback
è|| (NULL =ðhdma->
XãrE¼ÜC®lback
))

172 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_PARAM
;

173  
HAL_ERROR
;

177 
	`__HAL_LOCK
(
hdma
);

179 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

182 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

185 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

188 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

191 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

194 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

197 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

198 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

199 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma));

200 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_DME_FLAG_INDEX
(hdma));

201 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_FE_FLAG_INDEX
(hdma));

204 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

205 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

207 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

209 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_HT
;

213 
	`__HAL_DMA_ENABLE
(
hdma
);

218 
	`__HAL_UNLOCK
(
hdma
);

221 
¡©us
 = 
HAL_BUSY
;

223  
¡©us
;

224 
	}
}

240 
HAL_StusTy³Def
 
	$HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
)

242 if(
memÜy
 =ð
MEMORY0
)

245 
hdma
->
In¡ªû
->
M0AR
 = 
Add»ss
;

250 
hdma
->
In¡ªû
->
M1AR
 = 
Add»ss
;

253  
HAL_OK
;

254 
	}
}

277 
	$DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

280 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

283 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

286 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

289 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

295 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

298 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

300 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c

85 
	~"¡m32f4xx_h®.h
"

102 #ifdeà
HAL_EXTI_MODULE_ENABLED


141 
HAL_StusTy³Def
 
	$HAL_EXTI_S‘CÚfigLše
(
EXTI_HªdËTy³Def
 *
hexti
, 
EXTI_CÚfigTy³Def
 *
pExtiCÚfig
)

143 
ušt32_t
 
»gv®
;

146 ià((
hexti
 =ð
NULL
è|| (
pExtiCÚfig
 == NULL))

148  
HAL_ERROR
;

152 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
pExtiCÚfig
->
Lše
));

153 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
pExtiCÚfig
->
Mode
));

154 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
pExtiCÚfig
->
Trigg”
));

157 
hexti
->
Lše
 = 
pExtiCÚfig
->Line;

160 
EXTI
->
IMR
 &ð~
pExtiCÚfig
->
Lše
;

161 
EXTI
->
EMR
 &ð~
pExtiCÚfig
->
Lše
;

164 
»gv®
 = (
ušt32_t
)
EXTI_BASE
;

165 
»gv®
 +ð
pExtiCÚfig
->
Mode
;

166 *(
__IO
 
ušt32_t
 *è
»gv®
 |ð
pExtiCÚfig
->
Lše
;

169 
EXTI
->
RTSR
 &ð~
pExtiCÚfig
->
Lše
;

170 
EXTI
->
FTSR
 &ð~
pExtiCÚfig
->
Lše
;

173 ià(
pExtiCÚfig
->
Trigg”
 =ð
EXTI_TRIGGER_RISING_FALLING
)

176 
EXTI
->
RTSR
 |ð
pExtiCÚfig
->
Lše
;

177 
EXTI
->
FTSR
 |ð
pExtiCÚfig
->
Lše
;

181 
»gv®
 = (
ušt32_t
)
EXTI_BASE
;

182 
»gv®
 +ð
pExtiCÚfig
->
Trigg”
;

183 *(
__IO
 
ušt32_t
 *è
»gv®
 |ð
pExtiCÚfig
->
Lše
;

185  
HAL_OK
;

186 
	}
}

194 
HAL_StusTy³Def
 
	$HAL_EXTI_G‘CÚfigLše
(
EXTI_HªdËTy³Def
 *
hexti
, 
EXTI_CÚfigTy³Def
 *
pExtiCÚfig
)

197 ià((
hexti
 =ð
NULL
è|| (
pExtiCÚfig
 == NULL))

199  
HAL_ERROR
;

203 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
hexti
->
Lše
));

206 
pExtiCÚfig
->
Lše
 = 
hexti
->Line;

209 ià((
EXTI
->
IMR
 & 
hexti
->
Lše
) == hexti->Line)

211 
pExtiCÚfig
->
Mode
 = 
EXTI_MODE_INTERRUPT
;

213 ià((
EXTI
->
EMR
 & 
hexti
->
Lše
) == hexti->Line)

215 
pExtiCÚfig
->
Mode
 = 
EXTI_MODE_EVENT
;

220 
pExtiCÚfig
->
Mode
 = 0x0Bu;

224 ià((
EXTI
->
RTSR
 & 
hexti
->
Lše
) == hexti->Line)

226 ià((
EXTI
->
FTSR
 & 
hexti
->
Lše
) == hexti->Line)

228 
pExtiCÚfig
->
Trigg”
 = 
EXTI_TRIGGER_RISING_FALLING
;

232 
pExtiCÚfig
->
Trigg”
 = 
EXTI_TRIGGER_RISING
;

235 ià((
EXTI
->
FTSR
 & 
hexti
->
Lše
) == hexti->Line)

237 
pExtiCÚfig
->
Trigg”
 = 
EXTI_TRIGGER_FALLING
;

242 
pExtiCÚfig
->
Trigg”
 = 0x00u;

245  
HAL_OK
;

246 
	}
}

253 
HAL_StusTy³Def
 
	$HAL_EXTI_CË¬CÚfigLše
(
EXTI_HªdËTy³Def
 *
hexti
)

256 ià(
hexti
 =ð
NULL
)

258  
HAL_ERROR
;

262 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
hexti
->
Lše
));

265 
EXTI
->
IMR
 = (EXTI->IMR & ~
hexti
->
Lše
);

268 
EXTI
->
EMR
 = (EXTI->EMR & ~
hexti
->
Lše
);

271 
EXTI
->
RTSR
 = (EXTI->RTSR & ~
hexti
->
Lše
);

272 
EXTI
->
FTSR
 = (EXTI->FTSR & ~
hexti
->
Lše
);

274  
HAL_OK
;

275 
	}
}

285 
HAL_StusTy³Def
 
HAL_EXTI_Regi¡”C®lback
(
EXTI_HªdËTy³Def
 *
hexti
, 
EXTI_C®lbackIDTy³Def
 
C®lbackID
, (*
pP’dšgCbâ
)())

287 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

289 
C®lbackID
)

291 
HAL_EXTI_COMMON_CB_ID
:

292 
hexti
->
RisšgC®lback
 = 
pP’dšgCbâ
;

296 
¡©us
 = 
HAL_ERROR
;

300  
¡©us
;

301 
	}
}

310 
HAL_StusTy³Def
 
	$HAL_EXTI_G‘HªdË
(
EXTI_HªdËTy³Def
 *
hexti
, 
ušt32_t
 
ExtiLše
)

313 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
ExtiLše
));

316 ià(
hexti
 =ð
NULL
)

318  
HAL_ERROR
;

323 
hexti
->
Lše
 = 
ExtiLše
;

325  
HAL_OK
;

327 
	}
}

350 
	$HAL_EXTI_IRQHªdËr
(
EXTI_HªdËTy³Def
 *
hexti
)

352 ià(
EXTI
->
PR
 != 0x00u)

355 
EXTI
->
PR
 = 
hexti
->
Lše
;

358 ià(
hexti
->
RisšgC®lback
 !ð
NULL
)

360 
hexti
->
	`RisšgC®lback
();

363 
	}
}

374 
ušt32_t
 
	$HAL_EXTI_G‘P’dšg
(
EXTI_HªdËTy³Def
 *
hexti
, 
ušt32_t
 
Edge
)

376 
__IO
 
ušt32_t
 *
»gaddr
;

377 
ušt32_t
 
»gv®
;

380 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
hexti
->
Lše
));

381 
	`as£¹_·¿m
(
	`IS_EXTI_PENDING_EDGE
(
Edge
));

384 
»gaddr
 = &
EXTI
->
PR
;

387 
»gv®
 = ((*
»gaddr
 & 
hexti
->
Lše
è>> 
	`POSITION_VAL
(hexti->Line));

389  
»gv®
;

390 
	}
}

401 
	$HAL_EXTI_CË¬P’dšg
(
EXTI_HªdËTy³Def
 *
hexti
, 
ušt32_t
 
Edge
)

404 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
hexti
->
Lše
));

405 
	`as£¹_·¿m
(
	`IS_EXTI_PENDING_EDGE
(
Edge
));

407 
EXTI
->
PR
 = 
hexti
->
Lše
;

408 
	}
}

415 
	$HAL_EXTI_G’”©eSWI
(
EXTI_HªdËTy³Def
 *
hexti
)

418 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
hexti
->
Lše
));

420 
EXTI
->
SWIER
 = 
hexti
->
Lše
;

421 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c

78 
	~"¡m32f4xx_h®.h
"

89 #ifdeà
HAL_FLASH_MODULE_ENABLED


96 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

106 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

116 
FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

117 
FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

118 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

119 
FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

120 
FLASH_S‘E¼ÜCode
();

122 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

156 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

158 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

161 
	`__HAL_LOCK
(&
pFÏsh
);

164 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

167 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

169 if(
¡©us
 =ð
HAL_OK
)

171 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

174 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

176 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

179 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

181 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

184 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

189 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

193 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

196 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

200 
	`__HAL_UNLOCK
(&
pFÏsh
);

202  
¡©us
;

203 
	}
}

214 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

216 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

219 
	`__HAL_LOCK
(&
pFÏsh
);

222 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

225 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

228 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

230 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAM
;

231 
pFÏsh
.
Add»ss
 = Address;

233 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

236 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

238 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

241 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

243 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

246 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

251 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

254  
¡©us
;

255 
	}
}

261 
	$HAL_FLASH_IRQHªdËr
()

263 
ušt32_t
 
add»s¡mp
 = 0U;

266 #ià
	`defšed
(
FLASH_SR_RDERR
)

267 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

268 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

270 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

271 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
)è!ð
RESET
)

274 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

277 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

278 
pFÏsh
.
SeùÜ
 = 0xFFFFFFFFU;

280 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

283 
add»s¡mp
 = 
pFÏsh
.
Bªk
;

288 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

292 
	`FLASH_S‘E¼ÜCode
();

295 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

298 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

302 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

305 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

307 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

310 
pFÏsh
.
NbSeùÜsToE¿£
--;

313 if(
pFÏsh
.
NbSeùÜsToE¿£
 != 0U)

315 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

317 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

320 
pFÏsh
.
SeùÜ
++;

321 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

322 
	`FLASH_E¿£_SeùÜ
(
add»s¡mp
, 
pFÏsh
.
VÞgeFÜE¿£
);

328 
pFÏsh
.
SeùÜ
 = 
add»s¡mp
 = 0xFFFFFFFFU;

329 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

332 
	`FLASH_FlushCaches
() ;

335 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

340 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

344 
	`FLASH_FlushCaches
() ;

347 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Bªk
);

353 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

355 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

359 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

362 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_SER
 | 
FLASH_CR_SNB
 | 
FLASH_MER_BIT
));

365 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
);

368 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_ERR
);

371 
	`__HAL_UNLOCK
(&
pFÏsh
);

373 
	}
}

384 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

387 
	`UNUSED
(
R‘uºV®ue
);

391 
	}
}

401 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

404 
	`UNUSED
(
R‘uºV®ue
);

408 
	}
}

433 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

435 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

437 if(
	`READ_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
è!ð
RESET
)

440 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY1
);

441 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY2
);

444 if(
	`READ_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
è!ð
RESET
)

446 
¡©us
 = 
HAL_ERROR
;

450  
¡©us
;

451 
	}
}

457 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

460 
FLASH
->
CR
 |ð
FLASH_CR_LOCK
;

462  
HAL_OK
;

463 
	}
}

469 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

471 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
è!ð
RESET
)

474 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

475 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

479  
HAL_ERROR
;

482  
HAL_OK
;

483 
	}
}

489 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

492 
FLASH
->
OPTCR
 |ð
FLASH_OPTCR_OPTLOCK
;

494  
HAL_OK
;

495 
	}
}

501 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Launch
()

504 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
FLASH_OPTCR_OPTSTRT
;

507 (
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
));

508 
	}
}

538 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

540  
pFÏsh
.
E¼ÜCode
;

541 
	}
}

552 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

554 
ušt32_t
 
tick¡¬t
 = 0U;

557 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

563 
tick¡¬t
 = 
	`HAL_G‘Tick
();

565 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
è!ð
RESET
)

567 if(
Timeout
 !ð
HAL_MAX_DELAY
)

569 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

571  
HAL_TIMEOUT
;

577 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

580 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

582 #ià
	`defšed
(
FLASH_SR_RDERR
)

583 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

584 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

586 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

587 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
)è!ð
RESET
)

591 
	`FLASH_S‘E¼ÜCode
();

592  
HAL_ERROR
;

596  
HAL_OK
;

598 
	}
}

612 
	$FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
)

615 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

618 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

619 
FLASH
->
CR
 |ð
FLASH_PSIZE_DOUBLE_WORD
;

620 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

623 *(
__IO
 
ušt32_t
*)
Add»ss
 = (ušt32_t)
D©a
;

624 *(
__IO
 
ušt32_t
*)(
Add»ss
+4èð(ušt32_t)(
D©a
 >> 32);

625 
	}
}

640 
	$FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

643 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

646 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

647 
FLASH
->
CR
 |ð
FLASH_PSIZE_WORD
;

648 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

650 *(
__IO
 
ušt32_t
*)
Add»ss
 = 
D©a
;

651 
	}
}

665 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

668 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

671 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

672 
FLASH
->
CR
 |ð
FLASH_PSIZE_HALF_WORD
;

673 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

675 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

676 
	}
}

690 
	$FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

693 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

696 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

697 
FLASH
->
CR
 |ð
FLASH_PSIZE_BYTE
;

698 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

700 *(
__IO
 
ušt8_t
*)
Add»ss
 = 
D©a
;

701 
	}
}

707 
	$FLASH_S‘E¼ÜCode
()

709 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è!ð
RESET
)

711 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

714 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_WRPERR
);

717 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
è!ð
RESET
)

719 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGA
;

722 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGAERR
);

725 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGPERR
è!ð
RESET
)

727 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGP
;

730 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGPERR
);

733 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGSERR
è!ð
RESET
)

735 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGS
;

738 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGSERR
);

740 #ià
	`defšed
(
FLASH_SR_RDERR
)

741 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
è!ð
RESET
)

743 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_RD
;

746 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_RDERR
);

749 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPERR
è!ð
RESET
)

751 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPERATION
;

754 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_OPERR
);

756 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c

64 
	~"¡m32f4xx_h®.h
"

75 #ifdeà
HAL_FLASH_MODULE_ENABLED


82 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

92 
FLASH_ProûssTy³Def
 
pFÏsh
;

102 
FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
);

103 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

104 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

105 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
);

106 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
);

107 
HAL_StusTy³Def
 
FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
);

108 
ušt8_t
 
FLASH_OB_G‘U£r
();

109 
ušt16_t
 
FLASH_OB_G‘WRP
();

110 
ušt8_t
 
FLASH_OB_G‘RDP
();

111 
ušt8_t
 
FLASH_OB_G‘BOR
();

113 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

114 
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

115 
	$defšed
(
STM32F423xx
)

116 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
);

117 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
);

119 
STM32F413xx
 || 
STM32F423xx
 */

121 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

122 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

123 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

124 
HAL_StusTy³Def
 
	`FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
);

127 
HAL_StusTy³Def
 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

162 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
)

164 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

165 
ušt32_t
 
šdex
 = 0U;

168 
	`__HAL_LOCK
(&
pFÏsh
);

171 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

174 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

176 if(
¡©us
 =ð
HAL_OK
)

179 *
SeùÜE¼Ü
 = 0xFFFFFFFFU;

181 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

184 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

187 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

190 
FLASH
->
CR
 &ð(~
FLASH_MER_BIT
);

195 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

198 
šdex
 = 
pE¿£In™
->
SeùÜ
; index < (pE¿£In™->
NbSeùÜs
 +…EraseInit->Sector); index++)

200 
	`FLASH_E¿£_SeùÜ
(
šdex
, (
ušt8_t
è
pE¿£In™
->
VÞgeRªge
);

203 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

206 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_SER
 | 
FLASH_CR_SNB
));

208 if(
¡©us
 !ð
HAL_OK
)

211 *
SeùÜE¼Ü
 = 
šdex
;

217 
	`FLASH_FlushCaches
();

221 
	`__HAL_UNLOCK
(&
pFÏsh
);

223  
¡©us
;

224 
	}
}

233 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

235 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

238 
	`__HAL_LOCK
(&
pFÏsh
);

241 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

244 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

247 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

250 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
 | 
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 |\

251 
FLASH_FLAG_PGAERR
 | 
FLASH_FLAG_PGPERR
| 
FLASH_FLAG_PGSERR
);

253 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

256 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

257 
pFÏsh
.
Bªk
 = 
pE¿£In™
->
Bªks
;

258 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

265 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

267 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_SECTERASE
;

268 
pFÏsh
.
NbSeùÜsToE¿£
 = 
pE¿£In™
->
NbSeùÜs
;

269 
pFÏsh
.
SeùÜ
 = 
pE¿£In™
->Sector;

270 
pFÏsh
.
VÞgeFÜE¿£
 = (
ušt8_t
)
pE¿£In™
->
VÞgeRªge
;

273 
	`FLASH_E¿£_SeùÜ
(
pE¿£In™
->
SeùÜ
,…E¿£In™->
VÞgeRªge
);

276  
¡©us
;

277 
	}
}

286 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

288 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

291 
	`__HAL_LOCK
(&
pFÏsh
);

294 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

297 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

299 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

300 if(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

303 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

308 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

313 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

315 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

319 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

321 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
&
OB_IWDG_SW
,

322 
pOBIn™
->
USERCÚfig
&
OB_STOP_NO_RST
,

323 
pOBIn™
->
USERCÚfig
&
OB_STDBY_NO_RST
);

327 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOR
) == OPTIONBYTE_BOR)

329 
¡©us
 = 
	`FLASH_OB_BOR_Lev–CÚfig
(
pOBIn™
->
BORLev–
);

333 
	`__HAL_UNLOCK
(&
pFÏsh
);

335  
¡©us
;

336 
	}
}

345 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

347 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_BOR
;

350 
pOBIn™
->
WRPSeùÜ
 = (
ušt32_t
)
	`FLASH_OB_G‘WRP
();

353 
pOBIn™
->
RDPLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘RDP
();

356 
pOBIn™
->
USERCÚfig
 = (
ušt8_t
)
	`FLASH_OB_G‘U£r
();

359 
pOBIn™
->
BORLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘BOR
();

360 
	}
}

362 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

363 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

364 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

365 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

366 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

374 
HAL_StusTy³Def
 
	$HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

376 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

379 
	`as£¹_·¿m
(
	`IS_OBEX
(
pAdvOBIn™
->
O±iÚTy³
));

382 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_PCROP
) == OPTIONBYTE_PCROP)

385 
	`as£¹_·¿m
(
	`IS_PCROPSTATE
(
pAdvOBIn™
->
PCROPS‹
));

386 if((
pAdvOBIn™
->
PCROPS‹
è=ð
OB_PCROP_STATE_ENABLE
)

389 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

390 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

391 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

392 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜs
);

394 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

396 
STM32F413xx
 || 
STM32F423xx
 */

401 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

402 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

403 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

404 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜs
);

406 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

408 
STM32F413xx
 || 
STM32F423xx
 */

412 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

414 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_BOOTCONFIG
) == OPTIONBYTE_BOOTCONFIG)

416 
¡©us
 = 
	`FLASH_OB_BoÙCÚfig
(
pAdvOBIn™
->
BoÙCÚfig
);

420  
¡©us
;

421 
	}
}

430 
	$HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

432 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

433 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

434 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

436 
pAdvOBIn™
->
SeùÜs
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

439 
pAdvOBIn™
->
SeùÜsBªk1
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

442 
pAdvOBIn™
->
SeùÜsBªk2
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

445 
pAdvOBIn™
->
BoÙCÚfig
 = *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
;

447 
STM32F413xx
 || 
STM32F423xx
 */

448 
	}
}

462 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_S–eùPCROP
()

464 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

467 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

470 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_SELECTED
 | 
ÝtiÚtmp
);

472  
HAL_OK
;

473 
	}
}

487 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_DeS–eùPCROP
()

489 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

492 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

495 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_DESELECTED
 | 
ÝtiÚtmp
);

497  
HAL_OK
;

498 
	}
}

500 
	gSTM32F411xE
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Vx
 || 
	gSTM32F412Rx
 || 
	gSTM32F412Cx
 ||

501 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

503 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

509 
ušt16_t
 
	$HAL_FLASHEx_OB_G‘Bªk2WRP
()

512  (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

513 
	}
}

520 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

542 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

545 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

546 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

549 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

551 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

554 
FLASH
->
CR
 |ð
FLASH_MER_BIT
;

556 if(
Bªks
 =ð
FLASH_BANK_1
)

559 
FLASH
->
CR
 |ð
FLASH_CR_MER1
;

564 
FLASH
->
CR
 |ð
FLASH_CR_MER2
;

566 
FLASH
->
CR
 |ð
FLASH_CR_STRT
 | ((
ušt32_t
)
VÞgeRªge
 <<8U);

567 
	}
}

586 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

588 
ušt32_t
 
tmp_psize
 = 0U;

591 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

592 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

594 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

596 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

598 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

600 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

602 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

604 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

608 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

612 if(
SeùÜ
 > 
FLASH_SECTOR_11
)

614 
SeùÜ
 += 4U;

617 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

618 
FLASH
->
CR
 |ð
tmp_psize
;

619 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

620 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
FLASH_CR_SNB_Pos
);

621 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

622 
	}
}

646 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

648 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

651 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

652 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

655 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

657 if(
¡©us
 =ð
HAL_OK
)

659 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

660 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

662 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

665 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

670 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

676 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

680 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

683 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

685 if(
¡©us
 =ð
HAL_OK
)

687 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

692  
¡©us
;

693 
	}
}

717 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

719 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

722 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

723 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

726 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

728 if(
¡©us
 =ð
HAL_OK
)

730 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

731 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

733 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

736 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

741 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

747 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

751 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

754 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

756 if(
¡©us
 =ð
HAL_OK
)

758 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

764  
¡©us
;

765 
	}
}

778 
HAL_StusTy³Def
 
	$FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
)

780 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

783 
	`as£¹_·¿m
(
	`IS_OB_BOOT
(
BoÙCÚfig
));

786 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

788 if(
¡©us
 =ð
HAL_OK
)

791 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BFB2
);

792 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
BoÙCÚfig
;

795  
¡©us
;

796 
	}
}

818 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

820 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

822 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

825 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

827 if(
¡©us
 =ð
HAL_OK
)

829 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

831 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

833 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk1
;

837 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

839 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

843 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

845 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

847 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

849 if(
¡©us
 =ð
HAL_OK
)

852 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

858  
¡©us
;

859 
	}
}

882 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

884 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

887 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

890 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

892 if(
¡©us
 =ð
HAL_OK
)

894 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

896 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

898 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜBªk1
);

903 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

904 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

908 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

910 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

912 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

914 if(
¡©us
 =ð
HAL_OK
)

917 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

923  
¡©us
;

925 
	}
}

929 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

930 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

931 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

932 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

933 
	$defšed
(
STM32F423xx
)

953 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

956 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

957 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

960 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

961 
FLASH
->
CR
 |ð
FLASH_CR_MER
;

962 
FLASH
->
CR
 |ð
FLASH_CR_STRT
 | ((
ušt32_t
)
VÞgeRªge
 <<8U);

963 
	}
}

982 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

984 
ušt32_t
 
tmp_psize
 = 0U;

987 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

988 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

990 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

992 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

994 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

996 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

998 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

1000 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

1004 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

1008 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

1009 
FLASH
->
CR
 |ð
tmp_psize
;

1010 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

1011 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
FLASH_CR_SNB_Pos
);

1012 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

1013 
	}
}

1032 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1034 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1037 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1038 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1041 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1043 if(
¡©us
 =ð
HAL_OK
)

1045 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

1048  
¡©us
;

1049 
	}
}

1068 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1070 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1073 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1074 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1077 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1079 if(
¡©us
 =ð
HAL_OK
)

1081 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

1084  
¡©us
;

1085 
	}
}

1087 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

1089 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

1090 
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

1091 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

1101 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
)

1103 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1106 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1109 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1111 if(
¡©us
 =ð
HAL_OK
)

1113 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜ
;

1116  
¡©us
;

1117 
	}
}

1129 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
)

1131 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1134 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1137 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1139 if(
¡©us
 =ð
HAL_OK
)

1141 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜ
);

1144  
¡©us
;

1146 
	}
}

1148 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

1162 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1164 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1167 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
Lev–
));

1170 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1172 if(
¡©us
 =ð
HAL_OK
)

1174 *(
__IO
 
ušt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
Lev–
;

1177  
¡©us
;

1178 
	}
}

1196 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
)

1198 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

1199 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1202 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
Iwdg
));

1203 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
StÝ
));

1204 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
Stdby
));

1207 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1209 if(
¡©us
 =ð
HAL_OK
)

1212 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1215 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
Iwdg
 | (ušt8_t)(
Stdby
 | (ušt8_t)(
StÝ
 | ((ušt8_t)
ÝtiÚtmp
)));

1218  
¡©us
;

1219 
	}
}

1231 
HAL_StusTy³Def
 
	$FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1234 
	`as£¹_·¿m
(
	`IS_OB_BOR_LEVEL
(
Lev–
));

1237 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BOR_LEV
);

1238 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
Lev–
;

1240  
HAL_OK
;

1242 
	}
}

1249 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

1252  ((
ušt8_t
)(
FLASH
->
OPTCR
 & 0xE0));

1253 
	}
}

1259 
ušt16_t
 
	$FLASH_OB_G‘WRP
()

1262  (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1263 
	}
}

1273 
ušt8_t
 
	$FLASH_OB_G‘RDP
()

1275 
ušt8_t
 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1277 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_2
))

1279 
»ad¡©us
 = 
OB_RDP_LEVEL_2
;

1281 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_0
))

1283 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1287 
»ad¡©us
 = 
OB_RDP_LEVEL_1
;

1290  
»ad¡©us
;

1291 
	}
}

1301 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

1304  (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1305 
	}
}

1311 
	$FLASH_FlushCaches
()

1314 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICEN
)!ð
RESET
)

1317 
	`__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
();

1319 
	`__HAL_FLASH_INSTRUCTION_CACHE_RESET
();

1321 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

1325 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCEN
è!ð
RESET
)

1328 
	`__HAL_FLASH_DATA_CACHE_DISABLE
();

1330 
	`__HAL_FLASH_DATA_CACHE_RESET
();

1332 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

1334 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c

49 
	~"¡m32f4xx_h®.h
"

59 #ifdeà
HAL_FLASH_MODULE_ENABLED


60 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

61 
defšed
(
STM32F412Rx
è|| 
	$defšed
(
STM32F412Cx
)

96 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_StÝFÏshIÁ”çûClk
()

99 
	`__HAL_RCC_PWR_CLK_ENABLE
();

101 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

103  
HAL_OK
;

104 
	}
}

113 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_S¹FÏshIÁ”çûClk
()

116 
	`__HAL_RCC_PWR_CLK_ENABLE
();

118 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

120  
HAL_OK
;

121 
	}
}

130 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_EÇbËFÏshSË•Mode
()

133 
	`__HAL_RCC_PWR_CLK_ENABLE
();

135 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

137  
HAL_OK
;

138 
	}
}

147 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_Di§bËFÏshSË•Mode
()

150 
	`__HAL_RCC_PWR_CLK_ENABLE
();

152 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

154  
HAL_OK
;

155 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c

108 
	~"¡m32f4xx_h®.h
"

119 #ifdeà
HAL_GPIO_MODULE_ENABLED


126 
	#GPIO_MODE
 0x00000003U

	)

127 
	#EXTI_MODE
 0x10000000U

	)

128 
	#GPIO_MODE_IT
 0x00010000U

	)

129 
	#GPIO_MODE_EVT
 0x00020000U

	)

130 
	#RISING_EDGE
 0x00100000U

	)

131 
	#FALLING_EDGE
 0x00200000U

	)

132 
	#GPIO_OUTPUT_TYPE
 0x00000010U

	)

134 
	#GPIO_NUMBER
 16U

	)

171 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

173 
ušt32_t
 
pos™iÚ
;

174 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

175 
ušt32_t
 
iocu¼’t
 = 0x00U;

176 
ušt32_t
 
‹mp
 = 0x00U;

179 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

180 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

181 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

182 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

185 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

188 
iÝos™iÚ
 = 0x01U << 
pos™iÚ
;

190 
iocu¼’t
 = (
ušt32_t
)(
GPIO_In™
->
Pš
è& 
iÝos™iÚ
;

192 if(
iocu¼’t
 =ð
iÝos™iÚ
)

196 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_AF_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

199 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_In™
->
AÉ”Ç‹
));

201 
‹mp
 = 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U];

202 
‹mp
 &ð~(0xFU << ((
ušt32_t
)(
pos™iÚ
 & 0x07U) * 4U)) ;

203 
‹mp
 |ð((
ušt32_t
)(
GPIO_In™
->
AÉ”Ç‹
è<< (((ušt32_t)
pos™iÚ
 & 0x07U) * 4U));

204 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] = 
‹mp
;

208 
‹mp
 = 
GPIOx
->
MODER
;

209 
‹mp
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

210 
‹mp
 |ð((
GPIO_In™
->
Mode
 & 
GPIO_MODE
è<< (
pos™iÚ
 * 2U));

211 
GPIOx
->
MODER
 = 
‹mp
;

214 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_PP
) ||

215 (
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_OD
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

218 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

220 
‹mp
 = 
GPIOx
->
OSPEEDR
;

221 
‹mp
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

222 
‹mp
 |ð(
GPIO_In™
->
S³ed
 << (
pos™iÚ
 * 2U));

223 
GPIOx
->
OSPEEDR
 = 
‹mp
;

226 
‹mp
 = 
GPIOx
->
OTYPER
;

227 
‹mp
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

228 
‹mp
 |ð(((
GPIO_In™
->
Mode
 & 
GPIO_OUTPUT_TYPE
è>> 4Uè<< 
pos™iÚ
);

229 
GPIOx
->
OTYPER
 = 
‹mp
;

233 
‹mp
 = 
GPIOx
->
PUPDR
;

234 
‹mp
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

235 
‹mp
 |ð((
GPIO_In™
->
PuÎ
è<< (
pos™iÚ
 * 2U));

236 
GPIOx
->
PUPDR
 = 
‹mp
;

240 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

243 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

245 
‹mp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

246 
‹mp
 &ð~(0x0FU << (4U * (
pos™iÚ
 & 0x03U)));

247 
‹mp
 |ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U)));

248 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] = 
‹mp
;

251 
‹mp
 = 
EXTI
->
IMR
;

252 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

253 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

255 
‹mp
 |ð
iocu¼’t
;

257 
EXTI
->
IMR
 = 
‹mp
;

259 
‹mp
 = 
EXTI
->
EMR
;

260 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

261 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

263 
‹mp
 |ð
iocu¼’t
;

265 
EXTI
->
EMR
 = 
‹mp
;

268 
‹mp
 = 
EXTI
->
RTSR
;

269 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

270 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

272 
‹mp
 |ð
iocu¼’t
;

274 
EXTI
->
RTSR
 = 
‹mp
;

276 
‹mp
 = 
EXTI
->
FTSR
;

277 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

278 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

280 
‹mp
 |ð
iocu¼’t
;

282 
EXTI
->
FTSR
 = 
‹mp
;

286 
	}
}

296 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

298 
ušt32_t
 
pos™iÚ
;

299 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

300 
ušt32_t
 
iocu¼’t
 = 0x00U;

301 
ušt32_t
 
tmp
 = 0x00U;

304 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

307 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

310 
iÝos™iÚ
 = 0x01U << 
pos™iÚ
;

312 
iocu¼’t
 = (
GPIO_Pš
è& 
iÝos™iÚ
;

314 if(
iocu¼’t
 =ð
iÝos™iÚ
)

317 
tmp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

318 
tmp
 &ð(0x0FU << (4U * (
pos™iÚ
 & 0x03U)));

319 if(
tmp
 =ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U))))

322 
tmp
 = 0x0FU << (4U * (
pos™iÚ
 & 0x03U));

323 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] &ð~
tmp
;

326 
EXTI
->
IMR
 &ð~((
ušt32_t
)
iocu¼’t
);

327 
EXTI
->
EMR
 &ð~((
ušt32_t
)
iocu¼’t
);

330 
EXTI
->
RTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

331 
EXTI
->
FTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

336 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

339 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] &ð~(0xFU << ((
ušt32_t
)(position & 0x07U) * 4U)) ;

342 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

345 
GPIOx
->
OTYPER
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

348 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

351 
	}
}

377 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

379 
GPIO_PšS‹
 
b™¡©us
;

382 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

384 if((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

386 
b™¡©us
 = 
GPIO_PIN_SET
;

390 
b™¡©us
 = 
GPIO_PIN_RESET
;

392  
b™¡©us
;

393 
	}
}

412 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

415 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

416 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

418 if(
PšS‹
 !ð
GPIO_PIN_RESET
)

420 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

424 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 16U;

426 
	}
}

435 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

438 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

440 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
) == GPIO_Pin)

442 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 
GPIO_NUMBER
;

446 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

448 
	}
}

461 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

463 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

466 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

469 
tmp
 |ð
GPIO_Pš
;

471 
GPIOx
->
LCKR
 = 
tmp
;

473 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

475 
GPIOx
->
LCKR
 = 
tmp
;

477 
tmp
 = 
GPIOx
->
LCKR
;

479 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
è!ð
RESET
)

481  
HAL_OK
;

485  
HAL_ERROR
;

487 
	}
}

494 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

497 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

499 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

500 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

502 
	}
}

509 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

512 
	`UNUSED
(
GPIO_Pš
);

516 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c

26 
	~"¡m32f4xx_h®.h
"

37 #ifdeà
HAL_PWR_MODULE_ENABLED


48 
	#PVD_MODE_IT
 0x00010000U

	)

49 
	#PVD_MODE_EVT
 0x00020000U

	)

50 
	#PVD_RISING_EDGE
 0x00000001U

	)

51 
	#PVD_FALLING_EDGE
 0x00000002U

	)

92 
	$HAL_PWR_DeIn™
()

94 
	`__HAL_RCC_PWR_FORCE_RESET
();

95 
	`__HAL_RCC_PWR_RELEASE_RESET
();

96 
	}
}

105 
	$HAL_PWR_EÇbËBkUpAcûss
()

107 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
ENABLE
;

108 
	}
}

117 
	$HAL_PWR_Di§bËBkUpAcûss
()

119 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
DISABLE
;

120 
	}
}

252 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

255 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

256 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

259 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

262 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

263 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

264 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

265 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

268 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

270 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

274 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

276 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

280 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

282 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

285 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

287 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

289 
	}
}

295 
	$HAL_PWR_EÇbËPVD
()

297 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
ENABLE
;

298 
	}
}

304 
	$HAL_PWR_Di§bËPVD
()

306 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
DISABLE
;

307 
	}
}

318 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

321 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

324 
	`SET_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

325 
	}
}

336 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

339 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

342 
	`CLEAR_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

343 
	}
}

365 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

368 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

369 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

372 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

375 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

378 
	`__WFI
();

383 
	`__SEV
();

384 
	`__WFE
();

385 
	`__WFE
();

387 
	}
}

408 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

411 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

412 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

415 
	`MODIFY_REG
(
PWR
->
CR
, (
PWR_CR_PDDS
 | 
PWR_CR_LPDS
), 
ReguÏtÜ
);

418 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

421 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

424 
	`__WFI
();

429 
	`__SEV
();

430 
	`__WFE
();

431 
	`__WFE
();

434 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

435 
	}
}

447 
	$HAL_PWR_EÁ”STANDBYMode
()

450 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

453 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

456 #ià
	`defšed
 ( 
__CC_ARM
)

457 
	`__fÜû_¡Ües
();

460 
	`__WFI
();

461 
	}
}

468 
	$HAL_PWR_PVD_IRQHªdËr
()

471 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

474 
	`HAL_PWR_PVDC®lback
();

477 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

479 
	}
}

485 
__w—k
 
	$HAL_PWR_PVDC®lback
()

490 
	}
}

500 
	$HAL_PWR_EÇbËSË•OnEx™
()

503 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

504 
	}
}

512 
	$HAL_PWR_Di§bËSË•OnEx™
()

515 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

516 
	}
}

524 
	$HAL_PWR_EÇbËSEVOnP’d
()

527 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

528 
	}
}

536 
	$HAL_PWR_Di§bËSEVOnP’d
()

539 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

540 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c

25 
	~"¡m32f4xx_h®.h
"

36 #ifdeà
HAL_PWR_MODULE_ENABLED


43 
	#PWR_OVERDRIVE_TIMEOUT_VALUE
 1000U

	)

44 
	#PWR_UDERDRIVE_TIMEOUT_VALUE
 1000U

	)

45 
	#PWR_BKPREG_TIMEOUT_VALUE
 1000U

	)

46 
	#PWR_VOSRDY_TIMEOUT_VALUE
 1000U

	)

143 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËBkUpReg
()

145 
ušt32_t
 
tick¡¬t
 = 0U;

147 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
ENABLE
;

150 
tick¡¬t
 = 
	`HAL_G‘Tick
();

153 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è=ð
RESET
)

155 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

157  
HAL_TIMEOUT
;

160  
HAL_OK
;

161 
	}
}

167 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËBkUpReg
()

169 
ušt32_t
 
tick¡¬t
 = 0U;

171 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
DISABLE
;

174 
tick¡¬t
 = 
	`HAL_G‘Tick
();

177 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è!ð
RESET
)

179 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

181  
HAL_TIMEOUT
;

184  
HAL_OK
;

185 
	}
}

191 
	$HAL_PWREx_EÇbËFÏshPow”Down
()

193 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
ENABLE
;

194 
	}
}

200 
	$HAL_PWREx_Di§bËFÏshPow”Down
()

202 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
DISABLE
;

203 
	}
}

213 
ušt32_t
 
	$HAL_PWREx_G‘VÞgeRªge
()

215  (
PWR
->
CR
 & 
PWR_CR_VOS
);

216 
	}
}

218 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

234 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

236 
ušt32_t
 
tick¡¬t
 = 0U;

238 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

241 
	`__HAL_RCC_PWR_CLK_ENABLE
();

244 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

247 
tick¡¬t
 = 
	`HAL_G‘Tick
();

248 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

250 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

252  
HAL_TIMEOUT
;

256  
HAL_OK
;

257 
	}
}

259 #–ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

260 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

261 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) || \

262 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) || \

263 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

290 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

292 
ušt32_t
 
tick¡¬t
 = 0U;

294 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

297 
	`__HAL_RCC_PWR_CLK_ENABLE
();

300 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

303 
	`__HAL_RCC_PLL_DISABLE
();

306 
tick¡¬t
 = 
	`HAL_G‘Tick
();

308 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

310 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

312  
HAL_TIMEOUT
;

317 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

320 
	`__HAL_RCC_PLL_ENABLE
();

323 
tick¡¬t
 = 
	`HAL_G‘Tick
();

325 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

327 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

329  
HAL_TIMEOUT
;

334 
tick¡¬t
 = 
	`HAL_G‘Tick
();

335 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

337 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

339  
HAL_TIMEOUT
;

345  
HAL_ERROR
;

348  
HAL_OK
;

349 
	}
}

352 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

353 
defšed
(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

354 
defšed
(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

361 
	$HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
()

363 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
ENABLE
;

364 
	}
}

372 
	$HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
()

374 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
DISABLE
;

375 
	}
}

383 
	$HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
()

385 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
ENABLE
;

386 
	}
}

394 
	$HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
()

396 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
DISABLE
;

397 
	}
}

400 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

402 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

403 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

415 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËOv”Drive
()

417 
ušt32_t
 
tick¡¬t
 = 0U;

419 
	`__HAL_RCC_PWR_CLK_ENABLE
();

422 
	`__HAL_PWR_OVERDRIVE_ENABLE
();

425 
tick¡¬t
 = 
	`HAL_G‘Tick
();

427 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

429 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

431  
HAL_TIMEOUT
;

436 
	`__HAL_PWR_OVERDRIVESWITCHING_ENABLE
();

439 
tick¡¬t
 = 
	`HAL_G‘Tick
();

441 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

443 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

445  
HAL_TIMEOUT
;

448  
HAL_OK
;

449 
	}
}

462 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËOv”Drive
()

464 
ušt32_t
 
tick¡¬t
 = 0U;

466 
	`__HAL_RCC_PWR_CLK_ENABLE
();

469 
	`__HAL_PWR_OVERDRIVESWITCHING_DISABLE
();

472 
tick¡¬t
 = 
	`HAL_G‘Tick
();

474 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

476 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

478  
HAL_TIMEOUT
;

483 
	`__HAL_PWR_OVERDRIVE_DISABLE
();

486 
tick¡¬t
 = 
	`HAL_G‘Tick
();

488 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

490 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

492  
HAL_TIMEOUT
;

496  
HAL_OK
;

497 
	}
}

538 
HAL_StusTy³Def
 
	$HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

540 
ušt32_t
 
tm´eg1
 = 0U;

543 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
ReguÏtÜ
));

544 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

547 
	`__HAL_RCC_PWR_CLK_ENABLE
();

550 
	`__HAL_PWR_CLEAR_ODRUDR_FLAG
();

553 
	`__HAL_PWR_UNDERDRIVE_ENABLE
();

556 
tm´eg1
 = 
PWR
->
CR
;

558 
tm´eg1
 &ð(
ušt32_t
)~(
PWR_CR_PDDS
 | 
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
 | 
PWR_CR_MRUDS
);

561 
tm´eg1
 |ð
ReguÏtÜ
;

564 
PWR
->
CR
 = 
tm´eg1
;

567 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

570 if(
STOPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

573 
	`__WFI
();

578 
	`__WFE
();

581 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

583  
HAL_OK
;

584 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c

69 
	~"¡m32f4xx_h®.h
"

80 #ifdeà
HAL_RCC_MODULE_ENABLED


89 
	#__MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

90 
	#MCO1_GPIO_PORT
 
GPIOA


	)

91 
	#MCO1_PIN
 
GPIO_PIN_8


	)

93 
	#__MCO2_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

94 
	#MCO2_GPIO_PORT
 
GPIOC


	)

95 
	#MCO2_PIN
 
GPIO_PIN_9


	)

202 
__w—k
 
HAL_StusTy³Def
 
	$HAL_RCC_DeIn™
()

204  
HAL_OK
;

205 
	}
}

221 
__w—k
 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

223 
ušt32_t
 
tick¡¬t
;

226 if(
RCC_OscIn™SŒuù
 =ð
NULL
)

228  
HAL_ERROR
;

232 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

234 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

237 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

239 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

240 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

242 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

244  
HAL_ERROR
;

250 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

253 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

256 
tick¡¬t
 = 
	`HAL_G‘Tick
();

259 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

261 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

263  
HAL_TIMEOUT
;

270 
tick¡¬t
 = 
	`HAL_G‘Tick
();

273 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

275 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

277  
HAL_TIMEOUT
;

284 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

287 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

288 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

291 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

292 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

295 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

297  
HAL_ERROR
;

303 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

309 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

312 
	`__HAL_RCC_HSI_ENABLE
();

315 
tick¡¬t
 = 
	`HAL_G‘Tick
();

318 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

320 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

322  
HAL_TIMEOUT
;

327 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

332 
	`__HAL_RCC_HSI_DISABLE
();

335 
tick¡¬t
 = 
	`HAL_G‘Tick
();

338 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

340 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

342  
HAL_TIMEOUT
;

349 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

352 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

355 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

358 
	`__HAL_RCC_LSI_ENABLE
();

361 
tick¡¬t
 = 
	`HAL_G‘Tick
();

364 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

366 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

368  
HAL_TIMEOUT
;

375 
	`__HAL_RCC_LSI_DISABLE
();

378 
tick¡¬t
 = 
	`HAL_G‘Tick
();

381 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

383 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

385  
HAL_TIMEOUT
;

391 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

393 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

396 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

400 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

402 
	`__HAL_RCC_PWR_CLK_ENABLE
();

403 
pwrþkchªged
 = 
SET
;

406 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

409 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

412 
tick¡¬t
 = 
	`HAL_G‘Tick
();

414 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

416 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

418  
HAL_TIMEOUT
;

424 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

426 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

429 
tick¡¬t
 = 
	`HAL_G‘Tick
();

432 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

434 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

436  
HAL_TIMEOUT
;

443 
tick¡¬t
 = 
	`HAL_G‘Tick
();

446 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

448 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

450  
HAL_TIMEOUT
;

456 if(
pwrþkchªged
 =ð
SET
)

458 
	`__HAL_RCC_PWR_CLK_DISABLE
();

463 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

464 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

467 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

469 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

472 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

473 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

474 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

475 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

476 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

479 
	`__HAL_RCC_PLL_DISABLE
();

482 
tick¡¬t
 = 
	`HAL_G‘Tick
();

485 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

487 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

489  
HAL_TIMEOUT
;

494 
	`WRITE_REG
(
RCC
->
PLLCFGR
, (
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 | \

495 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 | \

496 (
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 << 
RCC_PLLCFGR_PLLN_Pos
) | \

497 (((
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 >> 1Uè- 1Uè<< 
RCC_PLLCFGR_PLLP_Pos
) | \

498 (
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 << 
RCC_PLLCFGR_PLLQ_Pos
)));

500 
	`__HAL_RCC_PLL_ENABLE
();

503 
tick¡¬t
 = 
	`HAL_G‘Tick
();

506 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

508 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

510  
HAL_TIMEOUT
;

517 
	`__HAL_RCC_PLL_DISABLE
();

520 
tick¡¬t
 = 
	`HAL_G‘Tick
();

523 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

525 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

527  
HAL_TIMEOUT
;

534  
HAL_ERROR
;

537  
HAL_OK
;

538 
	}
}

565 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

567 
ušt32_t
 
tick¡¬t
;

570 if(
RCC_ClkIn™SŒuù
 =ð
NULL
)

572  
HAL_ERROR
;

576 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

577 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

584 if(
FL©’cy
 > 
	`__HAL_FLASH_GET_LATENCY
())

587 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

591 if(
	`__HAL_FLASH_GET_LATENCY
(è!ð
FL©’cy
)

593  
HAL_ERROR
;

598 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

602 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

604 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_HCLK_DIV16
);

607 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

609 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, (
RCC_HCLK_DIV16
 << 3));

612 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

613 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

617 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

619 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

622 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

625 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

627  
HAL_ERROR
;

631 if((
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
) ||

632 (
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
))

635 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

637  
HAL_ERROR
;

644 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

646  
HAL_ERROR
;

650 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

653 
tick¡¬t
 = 
	`HAL_G‘Tick
();

655 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 << 
RCC_CFGR_SWS_Pos
))

657 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CLOCKSWITCH_TIMEOUT_VALUE
)

659  
HAL_TIMEOUT
;

665 if(
FL©’cy
 < 
	`__HAL_FLASH_GET_LATENCY
())

668 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

672 if(
	`__HAL_FLASH_GET_LATENCY
(è!ð
FL©’cy
)

674  
HAL_ERROR
;

679 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

681 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

682 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

686 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

688 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

689 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3U));

693 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
RCC_CFGR_HPRE_Pos
];

696 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

698  
HAL_OK
;

699 
	}
}

749 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

751 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

753 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

754 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

756 if(
RCC_MCOx
 =ð
RCC_MCO1
)

758 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

761 
	`__MCO1_CLK_ENABLE
();

764 
GPIO_In™SŒuù
.
Pš
 = 
MCO1_PIN
;

765 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

766 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

767 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

768 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

769 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
GPIO_In™SŒuù
);

772 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), (
RCC_MCOSourû
 | 
RCC_MCODiv
));

775 #ià
	`defšed
(
RCC_CFGR_MCO1EN
)

776 
	`__HAL_RCC_MCO1_ENABLE
();

779 #ià
	`defšed
(
RCC_CFGR_MCO2
)

782 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCOSourû
));

785 
	`__MCO2_CLK_ENABLE
();

788 
GPIO_In™SŒuù
.
Pš
 = 
MCO2_PIN
;

789 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

790 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

791 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

792 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

793 
	`HAL_GPIO_In™
(
MCO2_GPIO_PORT
, &
GPIO_In™SŒuù
);

796 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), (
RCC_MCOSourû
 | (
RCC_MCODiv
 << 3U)));

799 #ià
	`defšed
(
RCC_CFGR_MCO2EN
)

800 
	`__HAL_RCC_MCO2_ENABLE
();

804 
	}
}

815 
	$HAL_RCC_EÇbËCSS
()

817 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
ENABLE
;

818 
	}
}

824 
	$HAL_RCC_Di§bËCSS
()

826 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
DISABLE
;

827 
	}
}

859 
__w—k
 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

861 
ušt32_t
 
¶lm
 = 0U, 
¶lvco
 = 0U, 
¶Í
 = 0U;

862 
ušt32_t
 
sysþockäeq
 = 0U;

865 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

867 
RCC_CFGR_SWS_HSI
:

869 
sysþockäeq
 = 
HSI_VALUE
;

872 
RCC_CFGR_SWS_HSE
:

874 
sysþockäeq
 = 
HSE_VALUE
;

877 
RCC_CFGR_SWS_PLL
:

881 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

882 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

885 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSE_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

890 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSI_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

892 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
RCC_PLLCFGR_PLLP_Pos
) + 1U) *2U);

894 
sysþockäeq
 = 
¶lvco
/
¶Í
;

899 
sysþockäeq
 = 
HSI_VALUE
;

903  
sysþockäeq
;

904 
	}
}

915 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

917  
Sy¡emCÜeClock
;

918 
	}
}

926 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

929  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
)>> 
RCC_CFGR_PPRE1_Pos
]);

930 
	}
}

938 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

941  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
)>> 
RCC_CFGR_PPRE2_Pos
]);

942 
	}
}

951 
__w—k
 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

954 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

957 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

959 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

961 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

963 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

967 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

971 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

973 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

977 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

980 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_Pos
);

983 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

985 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

987 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

989 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

993 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

997 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

999 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1003 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1007 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1009 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1013 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1015 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

1016 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

1017 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
);

1018 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1Uè>> 
RCC_PLLCFGR_PLLP_Pos
);

1019 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
RCC_PLLCFGR_PLLQ_Pos
);

1020 
	}
}

1030 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1033 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1036 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1039 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1042 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1045 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3U);

1048 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1049 
	}
}

1056 
	$HAL_RCC_NMI_IRQHªdËr
()

1059 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1062 
	`HAL_RCC_CSSC®lback
();

1065 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1067 
	}
}

1073 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1078 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c

25 
	~"¡m32f4xx_h®.h
"

36 #ifdeà
HAL_RCC_MODULE_ENABLED


74 #ià
defšed
(
STM32F446xx
)

89 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

91 
ušt32_t
 
tick¡¬t
 = 0U;

92 
ušt32_t
 
tm´eg1
 = 0U;

93 
ušt32_t
 
¶li2¥
 = 0U;

94 
ušt32_t
 
¶li2sq
 = 0U;

95 
ušt32_t
 
¶li2¤
 = 0U;

96 
ušt32_t
 
¶l§
 = 0U;

97 
ušt32_t
 
¶l§iq
 = 0U;

98 
ušt32_t
 
¶li2su£d
 = 0U;

99 
ušt32_t
 
¶l§iu£d
 = 0U;

102 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

105 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

108 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

111 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

113 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

115 
¶li2su£d
 = 1U;

121 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

124 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

127 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

129 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

131 
¶li2su£d
 = 1U;

137 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
) == (RCC_PERIPHCLK_SAI1))

140 
	`as£¹_·¿m
(
	`IS_RCC_SAI1CLKSOURCE
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
));

143 
	`__HAL_RCC_SAI1_CONFIG
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
);

145 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)

147 
¶li2su£d
 = 1U;

150 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)

152 
¶l§iu£d
 = 1U;

158 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
) == (RCC_PERIPHCLK_SAI2))

161 
	`as£¹_·¿m
(
	`IS_RCC_SAI2CLKSOURCE
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
));

164 
	`__HAL_RCC_SAI2_CONFIG
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
);

167 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)

169 
¶li2su£d
 = 1U;

172 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)

174 
¶l§iu£d
 = 1U;

180 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

183 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

186 
	`__HAL_RCC_PWR_CLK_ENABLE
();

189 
PWR
->
CR
 |ð
PWR_CR_DBP
;

192 
tick¡¬t
 = 
	`HAL_G‘Tick
();

194 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

196 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

198  
HAL_TIMEOUT
;

202 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

203 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

206 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

208 
	`__HAL_RCC_BACKUPRESET_FORCE
();

209 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

211 
RCC
->
BDCR
 = 
tm´eg1
;

214 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

217 
tick¡¬t
 = 
	`HAL_G‘Tick
();

220 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

222 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

224  
HAL_TIMEOUT
;

229 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

234 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

237 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

242 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

245 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

248 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

253 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CEC
) == RCC_PERIPHCLK_CEC)

256 
	`as£¹_·¿m
(
	`IS_RCC_CECCLKSOURCE
(
P”hClkIn™
->
CecClockS–eùiÚ
));

259 
	`__HAL_RCC_CEC_CONFIG
(
P”hClkIn™
->
CecClockS–eùiÚ
);

264 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

267 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

270 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

273 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
)

275 
¶l§iu£d
 = 1U;

281 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

284 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

287 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

292 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
) == RCC_PERIPHCLK_SPDIFRX)

295 
	`as£¹_·¿m
(
	`IS_RCC_SPDIFRXCLKSOURCE
(
P”hClkIn™
->
SpdifClockS–eùiÚ
));

298 
	`__HAL_RCC_SPDIFRX_CONFIG
(
P”hClkIn™
->
SpdifClockS–eùiÚ
);

300 if(
P”hClkIn™
->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
)

302 
¶li2su£d
 = 1U;

310 if((
¶li2su£d
 =ð1Uè|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

313 
	`__HAL_RCC_PLLI2S_DISABLE
();

315 
tick¡¬t
 = 
	`HAL_G‘Tick
();

317 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

319 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

322  
HAL_TIMEOUT
;

327 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

328 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

331 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

332 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)))

335 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

338 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

339 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

343 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

347 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)) ||

348 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)))

351 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

353 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

356 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

357 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

362 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, P”hClkIn™->PLLI2S.
PLLI2SQ
, 
¶li2¤
);

365 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

369 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
è=ðRCC_PERIPHCLK_SPDIFRXè&& (P”hClkIn™->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

372 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

374 
¶li2sq
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

375 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

379 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, 
¶li2sq
, 
¶li2¤
);

383 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

386 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

387 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

388 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

392 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

396 
	`__HAL_RCC_PLLI2S_ENABLE
();

398 
tick¡¬t
 = 
	`HAL_G‘Tick
();

400 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

402 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

405  
HAL_TIMEOUT
;

413 if(
¶l§iu£d
 == 1U)

416 
	`__HAL_RCC_PLLSAI_DISABLE
();

418 
tick¡¬t
 = 
	`HAL_G‘Tick
();

420 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

422 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

425  
HAL_TIMEOUT
;

430 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
));

431 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

434 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)) ||

435 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)))

438 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

440 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

443 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

447 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 0U);

450 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

455 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
è=ðRCC_PERIPHCLK_CLK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

458 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

460 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

464 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 0U);

468 
	`__HAL_RCC_PLLSAI_ENABLE
();

470 
tick¡¬t
 = 
	`HAL_G‘Tick
();

472 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

474 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

477  
HAL_TIMEOUT
;

481  
HAL_OK
;

482 
	}
}

491 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

493 
ušt32_t
 
‹m´eg
;

496 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

497 
RCC_PERIPHCLK_SAI1
 | 
RCC_PERIPHCLK_SAI2
 |\

498 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

499 
RCC_PERIPHCLK_CEC
 | 
RCC_PERIPHCLK_FMPI2C1
 |\

500 
RCC_PERIPHCLK_CLK48
 | 
RCC_PERIPHCLK_SDIO
 |\

501 
RCC_PERIPHCLK_SPDIFRX
;

504 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
RCC_PLLI2SCFGR_PLLI2SM_Pos
);

505 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

506 
P”hClkIn™
->
PLLI2S
.
PLLI2SP
 = (
ušt32_t
)((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

507 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

508 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

510 
P”hClkIn™
->
PLLSAI
.
PLLSAIM
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
è>> 
RCC_PLLSAICFGR_PLLSAIM_Pos
);

511 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
RCC_PLLSAICFGR_PLLSAIN_Pos
);

512 
P”hClkIn™
->
PLLSAI
.
PLLSAIP
 = (
ušt32_t
)((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

513 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

515 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
RCC_DCKCFGR_PLLI2SDIVQ_Pos
);

516 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
RCC_DCKCFGR_PLLSAIDIVQ_Pos
);

519 
P”hClkIn™
->
Sai1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI1_SOURCE
();

522 
P”hClkIn™
->
Sai2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI2_SOURCE
();

525 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

528 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

531 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

532 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

535 
P”hClkIn™
->
CecClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CEC_SOURCE
();

538 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

541 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

544 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

547 
P”hClkIn™
->
SpdifClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SPDIFRX_SOURCE
();

550 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

552 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

556 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

558 
	}
}

571 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

573 
ušt32_t
 
tm´eg1
 = 0U;

575 
ušt32_t
 
äequ’cy
 = 0U;

577 
ušt32_t
 
vcošput
 = 0U;

579 
ušt32_t
 
§iþocksourû
 = 0U;

580 
ušt32_t
 
¤cþk
 = 0U;

582 
ušt32_t
 
vcoouut
 = 0U;

583 
P”hClk
)

585 
RCC_PERIPHCLK_SAI1
:

586 
RCC_PERIPHCLK_SAI2
:

588 
§iþocksourû
 = 
RCC
->
DCKCFGR
;

589 
§iþocksourû
 &ð(
RCC_DCKCFGR_SAI1SRC
 | 
RCC_DCKCFGR_SAI2SRC
);

590 
§iþocksourû
)

596 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

599 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
));

604 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
)));

608 
tm´eg1
 = (
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
) >> 24U;

609 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 6U))/(
tm´eg1
);

612 
tm´eg1
 = (((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
) >> 8U) + 1U);

613 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

616 
RCC_DCKCFGR_SAI1SRC_0
:

617 
RCC_DCKCFGR_SAI2SRC_0
:

621 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

624 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

629 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
)));

634 
tm´eg1
 = (
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
) >> 24U;

635 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 6U))/(
tm´eg1
);

638 
tm´eg1
 = ((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
) + 1U);

639 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

642 
RCC_DCKCFGR_SAI1SRC_1
:

643 
RCC_DCKCFGR_SAI2SRC_1
:

647 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

650 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

655 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
)));

660 
tm´eg1
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U;

661 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 6U))/(
tm´eg1
);

664 
RCC_DCKCFGR_SAI1SRC
:

666 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

669 
RCC_DCKCFGR_SAI2SRC
:

671 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

674 
äequ’cy
 = (
ušt32_t
)(
HSI_VALUE
);

679 
äequ’cy
 = (
ušt32_t
)(
HSE_VALUE
);

690 
RCC_PERIPHCLK_I2S_APB1
:

693 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

694 
¤cþk
)

697 
RCC_I2SAPB1CLKSOURCE_EXT
:

700 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

704 
RCC_I2SAPB1CLKSOURCE_PLLI2S
:

708 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

711 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

716 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

720 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

722 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

726 
RCC_I2SAPB1CLKSOURCE_PLLR
:

730 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

733 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

738 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

742 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

744 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

748 
RCC_I2SAPB1CLKSOURCE_PLLSRC
:

750 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

752 
äequ’cy
 = 
HSE_VALUE
;

756 
äequ’cy
 = 
HSI_VALUE
;

763 
äequ’cy
 = 0U;

769 
RCC_PERIPHCLK_I2S_APB2
:

772 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

773 
¤cþk
)

776 
RCC_I2SAPB2CLKSOURCE_EXT
:

779 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

783 
RCC_I2SAPB2CLKSOURCE_PLLI2S
:

787 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

790 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

795 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

799 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

801 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

805 
RCC_I2SAPB2CLKSOURCE_PLLR
:

809 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

812 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

817 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

821 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

823 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

827 
RCC_I2SAPB2CLKSOURCE_PLLSRC
:

829 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

831 
äequ’cy
 = 
HSE_VALUE
;

835 
äequ’cy
 = 
HSI_VALUE
;

842 
äequ’cy
 = 0U;

849  
äequ’cy
;

850 
	}
}

853 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

868 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

870 
ušt32_t
 
tick¡¬t
 = 0U;

871 
ušt32_t
 
tm´eg1
 = 0U;

872 
ušt32_t
 
¶l§
 = 0U;

873 
ušt32_t
 
¶l§iq
 = 0U;

874 
ušt32_t
 
¶l§œ
 = 0U;

877 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

880 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

883 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

886 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

891 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

894 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

897 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

905 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

906 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S) ||

907 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

910 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

913 
	`__HAL_RCC_PLLI2S_DISABLE
();

915 
tick¡¬t
 = 
	`HAL_G‘Tick
();

917 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

919 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

922  
HAL_TIMEOUT
;

929 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

932 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

936 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

942 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

945 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

946 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

949 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

954 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

956 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

960 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

963 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

964 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

967 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

971 
	`__HAL_RCC_PLLI2S_ENABLE
();

973 
tick¡¬t
 = 
	`HAL_G‘Tick
();

975 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

977 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

980  
HAL_TIMEOUT
;

990 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

991 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC) ||

992 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48) &&

993 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
)))

996 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

999 
	`__HAL_RCC_PLLSAI_DISABLE
();

1001 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1003 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

1005 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1008  
HAL_TIMEOUT
;

1015 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

1017 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

1018 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

1021 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

1023 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

1027 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 
¶l§œ
);

1029 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

1033 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

1035 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

1036 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

1039 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

1041 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

1045 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, 
¶l§iq
, P”hClkIn™->PLLSAI.
PLLSAIR
);

1047 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

1052 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == (RCC_PERIPHCLK_CLK48)) &&

1053 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

1055 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

1058 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

1060 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

1064 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 
¶l§œ
);

1068 
	`__HAL_RCC_PLLSAI_ENABLE
();

1070 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1072 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

1074 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1077  
HAL_TIMEOUT
;

1085 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1088 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1091 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1094 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1097 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1099 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1101 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1103  
HAL_TIMEOUT
;

1107 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1108 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1111 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1113 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1114 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1116 
RCC
->
BDCR
 = 
tm´eg1
;

1119 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1122 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1125 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1127 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1129  
HAL_TIMEOUT
;

1134 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1139 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1141 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1143  
HAL_OK
;

1144 
	}
}

1153 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1155 
ušt32_t
 
‹m´eg
;

1158 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 |\

1159 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 |\

1160 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1161 
RCC_PERIPHCLK_CLK48
 | 
RCC_PERIPHCLK_SDIO
;

1164 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

1165 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

1166 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

1168 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
RCC_PLLSAICFGR_PLLSAIN_Pos
);

1169 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

1170 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

1172 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
RCC_DCKCFGR_PLLI2SDIVQ_Pos
);

1173 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
RCC_DCKCFGR_PLLSAIDIVQ_Pos
);

1174 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

1176 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1177 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1180 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1183 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1185 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1187 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1191 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1193 
	}
}

1203 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

1206 
ušt32_t
 
äequ’cy
 = 0U;

1208 
ušt32_t
 
vcošput
 = 0U;

1209 
ušt32_t
 
¤cþk
 = 0U;

1211 
ušt32_t
 
vcoouut
 = 0U;

1212 
P”hClk
)

1214 
RCC_PERIPHCLK_I2S
:

1217 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

1218 
¤cþk
)

1221 
RCC_I2SCLKSOURCE_EXT
:

1224 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1228 
RCC_I2SCLKSOURCE_PLLI2S
:

1232 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1235 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1240 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1244 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1246 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1252 
äequ’cy
 = 0U;

1259  
äequ’cy
;

1260 
	}
}

1263 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1278 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1280 
ušt32_t
 
tick¡¬t
 = 0U;

1281 
ušt32_t
 
tm´eg1
 = 0U;

1282 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1283 
ušt32_t
 
¶li2sq
 = 0U;

1285 
ušt32_t
 
¶li2su£d
 = 0U;

1288 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1291 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

1294 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

1297 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

1299 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

1301 
¶li2su£d
 = 1U;

1307 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

1310 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

1313 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

1315 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

1317 
¶li2su£d
 = 1U;

1322 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1324 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIA
) == (RCC_PERIPHCLK_SAIA))

1327 
	`as£¹_·¿m
(
	`IS_RCC_SAIACLKSOURCE
(
P”hClkIn™
->
SaiAClockS–eùiÚ
));

1330 
	`__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
P”hClkIn™
->
SaiAClockS–eùiÚ
);

1332 if(
P”hClkIn™
->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLI2SR
)

1334 
¶li2su£d
 = 1U;

1337 if(
P”hClkIn™
->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLR
)

1340 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
P”hClkIn™
->
PLLDivR
));

1343 
	`__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLDivR
);

1349 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIB
) == (RCC_PERIPHCLK_SAIB))

1352 
	`as£¹_·¿m
(
	`IS_RCC_SAIBCLKSOURCE
(
P”hClkIn™
->
SaiBClockS–eùiÚ
));

1355 
	`__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
P”hClkIn™
->
SaiBClockS–eùiÚ
);

1357 if(
P”hClkIn™
->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLI2SR
)

1359 
¶li2su£d
 = 1U;

1362 if(
P”hClkIn™
->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLR
)

1365 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
P”hClkIn™
->
PLLDivR
));

1368 
	`__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLDivR
);

1375 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1378 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1381 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1384 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1387 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1389 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1391 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1393  
HAL_TIMEOUT
;

1397 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1398 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1401 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1403 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1404 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1406 
RCC
->
BDCR
 = 
tm´eg1
;

1409 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1412 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1415 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1417 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1419  
HAL_TIMEOUT
;

1424 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1429 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1432 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1437 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

1440 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

1443 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

1448 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

1451 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

1454 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

1457 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)

1459 
¶li2su£d
 = 1U;

1465 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

1468 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

1471 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

1478 if((
¶li2su£d
 =ð1Uè|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

1481 
	`__HAL_RCC_PLLI2S_DISABLE
();

1483 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1485 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

1487 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1490  
HAL_TIMEOUT
;

1495 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SCLKSOURCE
(
P”hClkIn™
->
PLLI2SS–eùiÚ
));

1496 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

1497 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

1499 
	`__HAL_RCC_PLL_I2S_CONFIG
(
P”hClkIn™
->
PLLI2SS–eùiÚ
);

1502 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

1503 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)) ||

1504 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
è=ðRCC_PERIPHCLK_CLK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)) ||

1505 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
è=ðRCC_PERIPHCLK_SDIOè&& (P”hClkIn™->
SdioClockS–eùiÚ
 =ð
RCC_SDIOCLKSOURCE_CLK48
è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)))

1508 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1509 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1514 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1517 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1519 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIA
è=ðRCC_PERIPHCLK_SAIAè&& (P”hClkIn™->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLI2SR
)) ||

1520 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIB
è=ðRCC_PERIPHCLK_SAIBè&& (P”hClkIn™->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLI2SR
)))

1523 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1525 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
P”hClkIn™
->
PLLI2SDivR
));

1528 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

1533 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1536 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLI2SDivR
);

1541 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

1544 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1545 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1550 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1554 
	`__HAL_RCC_PLLI2S_ENABLE
();

1556 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1558 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

1560 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1563  
HAL_TIMEOUT
;

1570 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM1
) == RCC_PERIPHCLK_DFSDM1)

1573 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1CLKSOURCE
(
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
));

1576 
	`__HAL_RCC_DFSDM1_CONFIG
(
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
);

1581 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM1_AUDIO
) == RCC_PERIPHCLK_DFSDM1_AUDIO)

1584 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1AUDIOCLKSOURCE
(
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
));

1587 
	`__HAL_RCC_DFSDM1AUDIO_CONFIG
(
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
);

1591 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1593 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM2
) == RCC_PERIPHCLK_DFSDM2)

1596 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM2CLKSOURCE
(
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
));

1599 
	`__HAL_RCC_DFSDM2_CONFIG
(
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
);

1604 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM2_AUDIO
) == RCC_PERIPHCLK_DFSDM2_AUDIO)

1607 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM2AUDIOCLKSOURCE
(
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
));

1610 
	`__HAL_RCC_DFSDM2AUDIO_CONFIG
(
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
);

1615 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

1618 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

1621 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

1626  
HAL_OK
;

1627 
	}
}

1636 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1638 
ušt32_t
 
‹m´eg
;

1641 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1642 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

1643 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1644 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_CLK48
 |\

1645 
RCC_PERIPHCLK_SDIO
 | 
RCC_PERIPHCLK_DFSDM1
 |\

1646 
RCC_PERIPHCLK_DFSDM1_AUDIO
 | 
RCC_PERIPHCLK_DFSDM2
 |\

1647 
RCC_PERIPHCLK_DFSDM2_AUDIO
 | 
RCC_PERIPHCLK_LPTIM1
 |\

1648 
RCC_PERIPHCLK_SAIA
 | 
RCC_PERIPHCLK_SAIB
;

1650 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

1651 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1652 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_CLK48
 |\

1653 
RCC_PERIPHCLK_SDIO
 | 
RCC_PERIPHCLK_DFSDM1
 |\

1654 
RCC_PERIPHCLK_DFSDM1_AUDIO
;

1660 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
RCC_PLLI2SCFGR_PLLI2SM_Pos
);

1661 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

1662 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

1663 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

1664 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1666 
P”hClkIn™
->
PLLI2SDivR
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVR
è>> 
RCC_DCKCFGR_PLLI2SDIVR_Pos
);

1667 
P”hClkIn™
->
PLLDivR
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLDIVR
è>> 
RCC_DCKCFGR_PLLDIVR_Pos
);

1671 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

1674 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

1677 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1678 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1681 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

1684 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1687 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1690 
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM1_SOURCE
();

1693 
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
();

1695 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1697 
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM2_SOURCE
();

1700 
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
();

1703 
P”hClkIn™
->
L±im1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_LPTIM1_SOURCE
();

1706 
P”hClkIn™
->
SaiAClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI_BLOCKA_SOURCE
();

1709 
P”hClkIn™
->
SaiBClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI_BLOCKB_SOURCE
();

1713 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1715 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1719 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1721 
	}
}

1732 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

1735 
ušt32_t
 
äequ’cy
 = 0U;

1737 
ušt32_t
 
vcošput
 = 0U;

1738 
ušt32_t
 
¤cþk
 = 0U;

1740 
ušt32_t
 
vcoouut
 = 0U;

1741 
P”hClk
)

1743 
RCC_PERIPHCLK_I2S_APB1
:

1746 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

1747 
¤cþk
)

1750 
RCC_I2SAPB1CLKSOURCE_EXT
:

1753 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1757 
RCC_I2SAPB1CLKSOURCE_PLLI2S
:

1759 if((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SSRC
) == RCC_PLLI2SCFGR_PLLI2SSRC)

1762 
vcošput
 = (
ušt32_t
)(
EXTERNAL_CLOCK_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1768 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1771 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1776 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1780 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1782 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1786 
RCC_I2SAPB1CLKSOURCE_PLLR
:

1790 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1793 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1798 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1802 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

1804 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

1808 
RCC_I2SAPB1CLKSOURCE_PLLSRC
:

1810 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1812 
äequ’cy
 = 
HSE_VALUE
;

1816 
äequ’cy
 = 
HSI_VALUE
;

1823 
äequ’cy
 = 0U;

1829 
RCC_PERIPHCLK_I2S_APB2
:

1832 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

1833 
¤cþk
)

1836 
RCC_I2SAPB2CLKSOURCE_EXT
:

1839 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1843 
RCC_I2SAPB2CLKSOURCE_PLLI2S
:

1845 if((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SSRC
) == RCC_PLLI2SCFGR_PLLI2SSRC)

1848 
vcošput
 = (
ušt32_t
)(
EXTERNAL_CLOCK_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1854 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1857 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1862 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1866 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1868 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1872 
RCC_I2SAPB2CLKSOURCE_PLLR
:

1876 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1879 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1884 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1888 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

1890 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

1894 
RCC_I2SAPB2CLKSOURCE_PLLSRC
:

1896 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1898 
äequ’cy
 = 
HSE_VALUE
;

1902 
äequ’cy
 = 
HSI_VALUE
;

1909 
äequ’cy
 = 0U;

1916  
äequ’cy
;

1917 
	}
}

1920 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1933 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1935 
ušt32_t
 
tick¡¬t
 = 0U;

1936 
ušt32_t
 
tm´eg1
 = 0U;

1939 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1942 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1945 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1948 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1951 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1954 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1956 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1958 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1960  
HAL_TIMEOUT
;

1964 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1965 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1968 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1970 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1971 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1973 
RCC
->
BDCR
 = 
tm´eg1
;

1976 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1979 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1982 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1984 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1986  
HAL_TIMEOUT
;

1991 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1996 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1998 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2003 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

2006 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

2009 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

2014 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

2017 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

2020 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

2024 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S)

2027 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPBCLKSOURCE
(
P”hClkIn™
->
I2SClockS–eùiÚ
));

2030 
	`__HAL_RCC_I2S_CONFIG
(
P”hClkIn™
->
I2SClockS–eùiÚ
);

2033  
HAL_OK
;

2034 
	}
}

2043 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2045 
ušt32_t
 
‹m´eg
;

2048 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

2050 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2051 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2053 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2055 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2059 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2062 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

2065 
P”hClkIn™
->
I2SClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2068 
	}
}

2077 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2080 
ušt32_t
 
äequ’cy
 = 0U;

2082 
ušt32_t
 
vcošput
 = 0U;

2083 
ušt32_t
 
¤cþk
 = 0U;

2085 
ušt32_t
 
vcoouut
 = 0U;

2086 
P”hClk
)

2088 
RCC_PERIPHCLK_I2S
:

2091 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2092 
¤cþk
)

2095 
RCC_I2SAPBCLKSOURCE_EXT
:

2098 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2102 
RCC_I2SAPBCLKSOURCE_PLLR
:

2106 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2109 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2114 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2118 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

2120 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

2124 
RCC_I2SAPBCLKSOURCE_PLLSRC
:

2126 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2128 
äequ’cy
 = 
HSE_VALUE
;

2132 
äequ’cy
 = 
HSI_VALUE
;

2139 
äequ’cy
 = 0U;

2146  
äequ’cy
;

2147 
	}
}

2150 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

2165 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2167 
ušt32_t
 
tick¡¬t
 = 0U;

2168 
ušt32_t
 
tm´eg1
 = 0U;

2171 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

2177 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

2178 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S))

2181 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

2184 
	`__HAL_RCC_PLLI2S_DISABLE
();

2186 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2188 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2190 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2193  
HAL_TIMEOUT
;

2200 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

2203 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

2207 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

2213 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

2216 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

2217 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

2220 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

2225 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

2227 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

2231 
	`__HAL_RCC_PLLI2S_ENABLE
();

2233 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2235 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2237 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2240  
HAL_TIMEOUT
;

2250 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

2251 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC))

2254 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

2257 
	`__HAL_RCC_PLLSAI_DISABLE
();

2259 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2261 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

2263 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2266  
HAL_TIMEOUT
;

2273 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

2275 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

2276 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

2279 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

2283 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIQ
, 
tm´eg1
);

2285 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

2289 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

2291 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

2292 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

2295 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

2299 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , 
tm´eg1
, P”hClkIn™->PLLSAI.
PLLSAIR
);

2301 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

2304 
	`__HAL_RCC_PLLSAI_ENABLE
();

2306 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2308 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

2310 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2313  
HAL_TIMEOUT
;

2320 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

2323 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

2326 
	`__HAL_RCC_PWR_CLK_ENABLE
();

2329 
PWR
->
CR
 |ð
PWR_CR_DBP
;

2332 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2334 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

2336 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

2338  
HAL_TIMEOUT
;

2342 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

2343 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

2346 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

2348 
	`__HAL_RCC_BACKUPRESET_FORCE
();

2349 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

2351 
RCC
->
BDCR
 = 
tm´eg1
;

2354 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

2357 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2360 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2362 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2364  
HAL_TIMEOUT
;

2369 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2374 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2376 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2378  
HAL_OK
;

2379 
	}
}

2388 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2390 
ušt32_t
 
‹m´eg
;

2393 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 | 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

2396 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

2397 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

2398 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

2400 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
RCC_PLLSAICFGR_PLLSAIN_Pos
);

2401 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

2402 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

2404 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
RCC_DCKCFGR_PLLI2SDIVQ_Pos
);

2405 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
RCC_DCKCFGR_PLLSAIDIVQ_Pos
);

2406 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

2408 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2409 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2411 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2413 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2417 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2419 
	}
}

2429 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2432 
ušt32_t
 
äequ’cy
 = 0U;

2434 
ušt32_t
 
vcošput
 = 0U;

2435 
ušt32_t
 
¤cþk
 = 0U;

2437 
ušt32_t
 
vcoouut
 = 0U;

2438 
P”hClk
)

2440 
RCC_PERIPHCLK_I2S
:

2443 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2444 
¤cþk
)

2447 
RCC_I2SCLKSOURCE_EXT
:

2450 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2454 
RCC_I2SCLKSOURCE_PLLI2S
:

2458 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2461 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2466 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2470 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

2472 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

2478 
äequ’cy
 = 0U;

2485  
äequ’cy
;

2486 
	}
}

2489 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

2490 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| 
	$defšed
(
STM32F411xE
)

2503 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2505 
ušt32_t
 
tick¡¬t
 = 0U;

2506 
ušt32_t
 
tm´eg1
 = 0U;

2509 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

2512 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

2513 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

2516 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

2517 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

2518 #ià
	`defšed
(
STM32F411xE
)

2519 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

2522 
	`__HAL_RCC_PLLI2S_DISABLE
();

2524 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2526 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2528 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2531  
HAL_TIMEOUT
;

2535 #ià
	`defšed
(
STM32F411xE
)

2539 
	`__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SR
);

2544 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

2548 
	`__HAL_RCC_PLLI2S_ENABLE
();

2550 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2552 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2554 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2557  
HAL_TIMEOUT
;

2563 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

2566 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

2569 
	`__HAL_RCC_PWR_CLK_ENABLE
();

2572 
PWR
->
CR
 |ð
PWR_CR_DBP
;

2575 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2577 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

2579 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

2581  
HAL_TIMEOUT
;

2585 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

2586 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

2589 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

2591 
	`__HAL_RCC_BACKUPRESET_FORCE
();

2592 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

2594 
RCC
->
BDCR
 = 
tm´eg1
;

2597 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

2600 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2603 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2605 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2607  
HAL_TIMEOUT
;

2612 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2614 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

2616 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2618 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2621  
HAL_OK
;

2622 
	}
}

2631 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2633 
ušt32_t
 
‹m´eg
;

2636 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_RTC
;

2639 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

2640 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

2641 #ià
	`defšed
(
STM32F411xE
)

2642 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
);

2645 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2646 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2648 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

2650 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2652 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2656 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2659 
	}
}

2669 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2672 
ušt32_t
 
äequ’cy
 = 0U;

2674 
ušt32_t
 
vcošput
 = 0U;

2675 
ušt32_t
 
¤cþk
 = 0U;

2677 
ušt32_t
 
vcoouut
 = 0U;

2678 
P”hClk
)

2680 
RCC_PERIPHCLK_I2S
:

2683 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2684 
¤cþk
)

2687 
RCC_I2SCLKSOURCE_EXT
:

2690 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2694 
RCC_I2SCLKSOURCE_PLLI2S
:

2696 #ià
	`defšed
(
STM32F411xE
)

2699 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2702 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

2707 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

2712 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2715 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2720 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2724 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

2726 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

2732 
äequ’cy
 = 0U;

2739  
äequ’cy
;

2740 
	}
}

2743 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

2744 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

2756 
	$HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
)

2759 
	`as£¹_·¿m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2760 if(
Mode
 =ð
RCC_LSE_HIGHDRIVE_MODE
)

2762 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2766 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2768 
	}
}

2786 #ià
defšed
(
RCC_PLLI2S_SUPPORT
)

2793 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
)

2795 
ušt32_t
 
tick¡¬t
;

2798 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SIn™
->
PLLI2SN
));

2799 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SIn™
->
PLLI2SR
));

2800 #ià
	`defšed
(
RCC_PLLI2SCFGR_PLLI2SM
)

2801 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SIn™
->
PLLI2SM
));

2803 #ià
	`defšed
(
RCC_PLLI2SCFGR_PLLI2SP
)

2804 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SIn™
->
PLLI2SP
));

2806 #ià
	`defšed
(
RCC_PLLI2SCFGR_PLLI2SQ
)

2807 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SIn™
->
PLLI2SQ
));

2811 
	`__HAL_RCC_PLLI2S_DISABLE
();

2814 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2815 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2817 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2820  
HAL_TIMEOUT
;

2825 #ià
	`defšed
(
STM32F446xx
)

2830 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SM
, PLLI2SIn™->
PLLI2SN
, \

2831 
PLLI2SIn™
->
PLLI2SP
, PLLI2SIn™->
PLLI2SQ
, PLLI2SIn™->
PLLI2SR
);

2832 #–ià
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

2833 
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

2837 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SM
, PLLI2SIn™->
PLLI2SN
, \

2838 
PLLI2SIn™
->
PLLI2SQ
, PLLI2SIn™->
PLLI2SR
);

2839 #–ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

2840 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2844 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
PLLI2SIn™
->
PLLI2SN
, PLLI2SIn™->
PLLI2SQ
, PLLI2SIn™->
PLLI2SR
);

2845 #–ià
	`defšed
(
STM32F411xE
)

2848 
	`__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
PLLI2SIn™
->
PLLI2SM
, PLLI2SIn™->
PLLI2SN
, PLLI2SIn™->
PLLI2SR
);

2852 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SN
, PLLI2SIn™->
PLLI2SR
);

2856 
	`__HAL_RCC_PLLI2S_ENABLE
();

2859 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2860 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2862 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2865  
HAL_TIMEOUT
;

2869  
HAL_OK
;

2870 
	}
}

2876 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLLI2S
()

2878 
ušt32_t
 
tick¡¬t
;

2881 
	`__HAL_RCC_PLLI2S_DISABLE
();

2884 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2885 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLI2SRDY
è!ð
RESET
)

2887 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLI2S_TIMEOUT_VALUE
)

2890  
HAL_TIMEOUT
;

2894  
HAL_OK
;

2895 
	}
}

2899 #ià
defšed
(
RCC_PLLSAI_SUPPORT
)

2906 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLLSAI
(
RCC_PLLSAIIn™Ty³Def
 *
PLLSAIIn™
)

2908 
ušt32_t
 
tick¡¬t
;

2911 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIIn™
->
PLLSAIN
));

2912 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIIn™
->
PLLSAIQ
));

2913 #ià
	`defšed
(
RCC_PLLSAICFGR_PLLSAIM
)

2914 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIIn™
->
PLLSAIM
));

2916 #ià
	`defšed
(
RCC_PLLSAICFGR_PLLSAIP
)

2917 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIIn™
->
PLLSAIP
));

2919 #ià
	`defšed
(
RCC_PLLSAICFGR_PLLSAIR
)

2920 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIIn™
->
PLLSAIR
));

2924 
	`__HAL_RCC_PLLSAI_DISABLE
();

2927 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2928 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

2930 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2933  
HAL_TIMEOUT
;

2938 #ià
	`defšed
(
STM32F446xx
)

2943 
	`__HAL_RCC_PLLSAI_CONFIG
(
PLLSAIIn™
->
PLLSAIM
, PLLSAIIn™->
PLLSAIN
, \

2944 
PLLSAIIn™
->
PLLSAIP
, PLLSAIIn™->
PLLSAIQ
, 0U);

2945 #–ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2950 
	`__HAL_RCC_PLLSAI_CONFIG
(
PLLSAIIn™
->
PLLSAIN
, PLLSAIIn™->
PLLSAIP
, \

2951 
PLLSAIIn™
->
PLLSAIQ
, PLLSAIIn™->
PLLSAIR
);

2956 
	`__HAL_RCC_PLLSAI_CONFIG
(
PLLSAIIn™
->
PLLSAIN
, PLLSAIIn™->
PLLSAIQ
, PLLSAIIn™->
PLLSAIR
);

2960 
	`__HAL_RCC_PLLSAI_ENABLE
();

2963 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2964 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

2966 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2969  
HAL_TIMEOUT
;

2973  
HAL_OK
;

2974 
	}
}

2980 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLLSAI
()

2982 
ušt32_t
 
tick¡¬t
;

2985 
	`__HAL_RCC_PLLSAI_DISABLE
();

2988 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2989 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

2991 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLSAI_TIMEOUT_VALUE
)

2994  
HAL_TIMEOUT
;

2998  
HAL_OK
;

2999 
	}
}

3007 #ià
defšed
(
STM32F446xx
)

3041 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

3043 
ušt32_t
 
¶lm
 = 0U;

3044 
ušt32_t
 
¶lvco
 = 0U;

3045 
ušt32_t
 
¶Í
 = 0U;

3046 
ušt32_t
 
¶Ì
 = 0U;

3047 
ušt32_t
 
sysþockäeq
 = 0U;

3050 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

3052 
RCC_CFGR_SWS_HSI
:

3054 
sysþockäeq
 = 
HSI_VALUE
;

3057 
RCC_CFGR_SWS_HSE
:

3059 
sysþockäeq
 = 
HSE_VALUE
;

3062 
RCC_CFGR_SWS_PLL
:

3066 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

3067 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

3070 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSE_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3075 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSI_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3077 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
RCC_PLLCFGR_PLLP_Pos
) + 1U) *2U);

3079 
sysþockäeq
 = 
¶lvco
/
¶Í
;

3082 
RCC_CFGR_SWS_PLLR
:

3086 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

3087 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

3090 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSE_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3095 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSI_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3097 
¶Ì
 = ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
RCC_PLLCFGR_PLLR_Pos
);

3099 
sysþockäeq
 = 
¶lvco
/
¶Ì
;

3104 
sysþockäeq
 = 
HSI_VALUE
;

3108  
sysþockäeq
;

3109 
	}
}

3133 
HAL_StusTy³Def
 
	$HAL_RCC_DeIn™
()

3135 
ušt32_t
 
tick¡¬t
;

3138 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3141 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
);

3144 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSIRDY
è=ð
RESET
)

3146 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI_TIMEOUT_VALUE
)

3148  
HAL_TIMEOUT
;

3153 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSITRIM_4
);

3156 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3159 
	`CLEAR_REG
(
RCC
->
CFGR
);

3162 
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SWS
è!ð
RESET
)

3164 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CLOCKSWITCH_TIMEOUT_VALUE
)

3166  
HAL_TIMEOUT
;

3171 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3174 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
 | 
RCC_CR_CSSON
);

3177 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSERDY
è!ð
RESET
)

3179 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSE_TIMEOUT_VALUE
)

3181  
HAL_TIMEOUT
;

3186 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3189 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
);

3192 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLRDY
è!ð
RESET
)

3194 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLL_TIMEOUT_VALUE
)

3196  
HAL_TIMEOUT
;

3200 #ià
	`defšed
(
RCC_PLLI2S_SUPPORT
)

3202 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3205 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLI2SON
);

3208 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLI2SRDY
è!ð
RESET
)

3210 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLI2S_TIMEOUT_VALUE
)

3212  
HAL_TIMEOUT
;

3217 #ià
	`defšed
(
RCC_PLLSAI_SUPPORT
)

3219 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3222 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLSAION
);

3225 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLSAIRDY
è!ð
RESET
)

3227 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLSAI_TIMEOUT_VALUE
)

3229  
HAL_TIMEOUT
;

3235 #ià
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
) || \

3236 
	`defšed
(
STM32F423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3237 
RCC
->
PLLCFGR
 = 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
 | 
RCC_PLLCFGR_PLLR_1
;

3238 #–ià
	`defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

3239 
RCC
->
PLLCFGR
 = 
RCC_PLLCFGR_PLLR_0
 | 
RCC_PLLCFGR_PLLR_1
 | 
RCC_PLLCFGR_PLLR_2
 | 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_0
 | 
RCC_PLLCFGR_PLLQ_1
 | 
RCC_PLLCFGR_PLLQ_2
 | 
RCC_PLLCFGR_PLLQ_3
;

3241 
RCC
->
PLLCFGR
 = 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
;

3245 #ià
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
) || \

3246 
	`defšed
(
STM32F423xx
è|| defšed(
STM32F446xx
)

3247 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SM_4
 | 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SQ_2
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3248 #–ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

3249 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3250 #–ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3251 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SQ_2
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3252 #–ià
	`defšed
(
STM32F411xE
)

3253 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SM_4
 | 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3257 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3258 
RCC
->
PLLSAICFGR
 = 
RCC_PLLSAICFGR_PLLSAIN_6
 | 
RCC_PLLSAICFGR_PLLSAIN_7
 | 
RCC_PLLSAICFGR_PLLSAIQ_2
 | 
RCC_PLLSAICFGR_PLLSAIR_1
;

3259 #–ià
	`defšed
(
STM32F446xx
)

3260 
RCC
->
PLLSAICFGR
 = 
RCC_PLLSAICFGR_PLLSAIM_4
 | 
RCC_PLLSAICFGR_PLLSAIN_6
 | 
RCC_PLLSAICFGR_PLLSAIN_7
 | 
RCC_PLLSAICFGR_PLLSAIQ_2
;

3264 
	`CLEAR_BIT
(
RCC
->
CIR
, 
RCC_CIR_LSIRDYIE
 | 
RCC_CIR_LSERDYIE
 | 
RCC_CIR_HSIRDYIE
 | 
RCC_CIR_HSERDYIE
 | 
RCC_CIR_PLLRDYIE
);

3266 #ià
	`defšed
(
RCC_CIR_PLLI2SRDYIE
)

3267 
	`CLEAR_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLI2SRDYIE
);

3270 #ià
	`defšed
(
RCC_CIR_PLLSAIRDYIE
)

3271 
	`CLEAR_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLSAIRDYIE
);

3275 
	`SET_BIT
(
RCC
->
CIR
, 
RCC_CIR_LSIRDYC
 | 
RCC_CIR_LSERDYC
 | 
RCC_CIR_HSIRDYC
 | 
RCC_CIR_HSERDYC
 | 
RCC_CIR_PLLRDYC
 | 
RCC_CIR_CSSC
);

3277 #ià
	`defšed
(
RCC_CIR_PLLI2SRDYC
)

3278 
	`SET_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLI2SRDYC
);

3281 #ià
	`defšed
(
RCC_CIR_PLLSAIRDYC
)

3282 
	`SET_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLSAIRDYC
);

3286 
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
);

3289 
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RMVF
);

3292 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

3295 if(
	`HAL_In™Tick
(
TICK_INT_PRIORITY
è!ð
HAL_OK
)

3297  
HAL_ERROR
;

3301  
HAL_OK
;

3303 
	}
}

3305 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

3306 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

3323 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

3325 
ušt32_t
 
tick¡¬t
 = 0U;

3328 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

3330 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

3333 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

3335 #ià
	`defšed
(
STM32F446xx
)

3336 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

3337 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)) ||\

3338 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

3340 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

3341 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

3344 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

3346  
HAL_ERROR
;

3352 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

3355 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

3358 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3361 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

3363 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

3365  
HAL_TIMEOUT
;

3372 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3375 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

3377 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

3379  
HAL_TIMEOUT
;

3386 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

3389 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

3390 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

3393 #ià
	`defšed
(
STM32F446xx
)

3394 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

3395 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)) ||\

3396 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

3398 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

3399 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

3403 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

3405  
HAL_ERROR
;

3411 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

3417 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

3420 
	`__HAL_RCC_HSI_ENABLE
();

3423 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3426 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

3428 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

3430  
HAL_TIMEOUT
;

3435 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

3440 
	`__HAL_RCC_HSI_DISABLE
();

3443 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3446 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

3448 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

3450  
HAL_TIMEOUT
;

3457 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

3460 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

3463 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

3466 
	`__HAL_RCC_LSI_ENABLE
();

3469 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3472 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

3474 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

3476  
HAL_TIMEOUT
;

3483 
	`__HAL_RCC_LSI_DISABLE
();

3486 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3489 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

3491 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

3493  
HAL_TIMEOUT
;

3499 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

3501 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

3504 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

3508 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

3510 
	`__HAL_RCC_PWR_CLK_ENABLE
();

3511 
pwrþkchªged
 = 
SET
;

3514 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

3517 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

3520 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3522 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

3524 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

3526  
HAL_TIMEOUT
;

3532 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

3534 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

3537 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3540 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

3542 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

3544  
HAL_TIMEOUT
;

3551 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3554 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

3556 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

3558  
HAL_TIMEOUT
;

3564 if(
pwrþkchªged
 =ð
SET
)

3566 
	`__HAL_RCC_PWR_CLK_DISABLE
();

3571 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

3572 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

3575 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

3577 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

3580 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

3581 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

3582 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

3583 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

3584 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

3585 
	`as£¹_·¿m
(
	`IS_RCC_PLLR_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLR
));

3588 
	`__HAL_RCC_PLL_DISABLE
();

3591 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3594 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

3596 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3598  
HAL_TIMEOUT
;

3603 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

3604 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
,

3605 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
,

3606 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
,

3607 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
,

3608 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
);

3611 
	`__HAL_RCC_PLL_ENABLE
();

3614 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3617 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

3619 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3621  
HAL_TIMEOUT
;

3628 
	`__HAL_RCC_PLL_DISABLE
();

3631 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3634 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

3636 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3638  
HAL_TIMEOUT
;

3645  
HAL_ERROR
;

3648  
HAL_OK
;

3649 
	}
}

3660 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

3663 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

3666 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

3668 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

3670 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

3672 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

3676 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

3680 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

3682 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

3686 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

3689 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_Pos
);

3692 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

3694 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

3696 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

3698 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

3702 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

3706 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

3708 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

3712 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

3716 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

3718 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

3722 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

3724 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

3725 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

3726 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
);

3727 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1Uè>> 
RCC_PLLCFGR_PLLP_Pos
);

3728 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
RCC_PLLCFGR_PLLQ_Pos
);

3729 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
RCC_PLLCFGR_PLLR_Pos
);

3730 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c

199 
	~"¡m32f4xx_h®.h
"

209 #ifdeà
HAL_SPI_MODULE_ENABLED


216 
	#SPI_DEFAULT_TIMEOUT
 100U

	)

217 
	#SPI_BSY_FLAG_WORKAROUND_TIMEOUT
 1000U

	)

228 
SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

229 
SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

230 
SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

231 
SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

232 
SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

233 
SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

234 
SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

235 
SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

236 
SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

237 
SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

238 
HAL_StusTy³Def
 
SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
S‹
,

239 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

240 
SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

241 
SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

242 
SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

243 
SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

244 
SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

245 
SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

246 
SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

247 
SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

248 #ià(
USE_SPI_CRC
 != 0U)

249 
SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

250 
SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

251 
SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

252 
SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

254 
SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

255 
SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

256 
SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

257 
SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

258 
SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

259 
HAL_StusTy³Def
 
SPI_EndRxT¿n§ùiÚ
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

260 
HAL_StusTy³Def
 
SPI_EndRxTxT¿n§ùiÚ
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

310 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

313 ià(
h¥i
 =ð
NULL
)

315  
HAL_ERROR
;

319 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

320 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

321 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
h¥i
->
In™
.
DœeùiÚ
));

322 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

323 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

324 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

325 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

326 
	`as£¹_·¿m
(
	`IS_SPI_TIMODE
(
h¥i
->
In™
.
TIMode
));

327 ià(
h¥i
->
In™
.
TIMode
 =ð
SPI_TIMODE_DISABLE
)

329 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

330 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

332 #ià(
USE_SPI_CRC
 != 0U)

333 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

334 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

336 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

339 
h¥i
->
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

342 ià(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

345 
h¥i
->
Lock
 = 
HAL_UNLOCKED
;

347 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

349 
h¥i
->
TxC¶tC®lback
 = 
HAL_SPI_TxC¶tC®lback
;

350 
h¥i
->
RxC¶tC®lback
 = 
HAL_SPI_RxC¶tC®lback
;

351 
h¥i
->
TxRxC¶tC®lback
 = 
HAL_SPI_TxRxC¶tC®lback
;

352 
h¥i
->
TxH®fC¶tC®lback
 = 
HAL_SPI_TxH®fC¶tC®lback
;

353 
h¥i
->
RxH®fC¶tC®lback
 = 
HAL_SPI_RxH®fC¶tC®lback
;

354 
h¥i
->
TxRxH®fC¶tC®lback
 = 
HAL_SPI_TxRxH®fC¶tC®lback
;

355 
h¥i
->
E¼ÜC®lback
 = 
HAL_SPI_E¼ÜC®lback
;

356 
h¥i
->
AbÜtC¶tC®lback
 = 
HAL_SPI_AbÜtC¶tC®lback
;

358 ià(
h¥i
->
M¥In™C®lback
 =ð
NULL
)

360 
h¥i
->
M¥In™C®lback
 = 
HAL_SPI_M¥In™
;

364 
h¥i
->
	`M¥In™C®lback
(hspi);

367 
	`HAL_SPI_M¥In™
(
h¥i
);

371 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

374 
	`__HAL_SPI_DISABLE
(
h¥i
);

379 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR1
, (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

380 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

381 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
));

384 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR2
, (((h¥i->
In™
.
NSS
 >> 16Uè& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
));

386 #ià(
USE_SPI_CRC
 != 0U)

389 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

391 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CRCPR
, h¥i->
In™
.
CRCPÞynomŸl
);

395 #ià
	`defšed
(
SPI_I2SCFGR_I2SMOD
)

397 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

400 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

401 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

403  
HAL_OK
;

404 
	}
}

412 
HAL_StusTy³Def
 
	$HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

415 ià(
h¥i
 =ð
NULL
)

417  
HAL_ERROR
;

421 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

423 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

426 
	`__HAL_SPI_DISABLE
(
h¥i
);

428 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

429 ià(
h¥i
->
M¥DeIn™C®lback
 =ð
NULL
)

431 
h¥i
->
M¥DeIn™C®lback
 = 
HAL_SPI_M¥DeIn™
;

435 
h¥i
->
	`M¥DeIn™C®lback
(hspi);

438 
	`HAL_SPI_M¥DeIn™
(
h¥i
);

441 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

442 
h¥i
->
S‹
 = 
HAL_SPI_STATE_RESET
;

445 
	`__HAL_UNLOCK
(
h¥i
);

447  
HAL_OK
;

448 
	}
}

456 
__w—k
 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

459 
	`UNUSED
(
h¥i
);

464 
	}
}

472 
__w—k
 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

475 
	`UNUSED
(
h¥i
);

480 
	}
}

482 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

492 
HAL_StusTy³Def
 
	$HAL_SPI_Regi¡”C®lback
(
SPI_HªdËTy³Def
 *
h¥i
, 
HAL_SPI_C®lbackIDTy³Def
 
C®lbackID
, 
pSPI_C®lbackTy³Def
 
pC®lback
)

494 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

496 ià(
pC®lback
 =ð
NULL
)

499 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_INVALID_CALLBACK
;

501  
HAL_ERROR
;

504 
	`__HAL_LOCK
(
h¥i
);

506 ià(
HAL_SPI_STATE_READY
 =ð
h¥i
->
S‹
)

508 
C®lbackID
)

510 
HAL_SPI_TX_COMPLETE_CB_ID
 :

511 
h¥i
->
TxC¶tC®lback
 = 
pC®lback
;

514 
HAL_SPI_RX_COMPLETE_CB_ID
 :

515 
h¥i
->
RxC¶tC®lback
 = 
pC®lback
;

518 
HAL_SPI_TX_RX_COMPLETE_CB_ID
 :

519 
h¥i
->
TxRxC¶tC®lback
 = 
pC®lback
;

522 
HAL_SPI_TX_HALF_COMPLETE_CB_ID
 :

523 
h¥i
->
TxH®fC¶tC®lback
 = 
pC®lback
;

526 
HAL_SPI_RX_HALF_COMPLETE_CB_ID
 :

527 
h¥i
->
RxH®fC¶tC®lback
 = 
pC®lback
;

530 
HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID
 :

531 
h¥i
->
TxRxH®fC¶tC®lback
 = 
pC®lback
;

534 
HAL_SPI_ERROR_CB_ID
 :

535 
h¥i
->
E¼ÜC®lback
 = 
pC®lback
;

538 
HAL_SPI_ABORT_CB_ID
 :

539 
h¥i
->
AbÜtC¶tC®lback
 = 
pC®lback
;

542 
HAL_SPI_MSPINIT_CB_ID
 :

543 
h¥i
->
M¥In™C®lback
 = 
pC®lback
;

546 
HAL_SPI_MSPDEINIT_CB_ID
 :

547 
h¥i
->
M¥DeIn™C®lback
 = 
pC®lback
;

552 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_INVALID_CALLBACK
);

555 
¡©us
 = 
HAL_ERROR
;

559 ià(
HAL_SPI_STATE_RESET
 =ð
h¥i
->
S‹
)

561 
C®lbackID
)

563 
HAL_SPI_MSPINIT_CB_ID
 :

564 
h¥i
->
M¥In™C®lback
 = 
pC®lback
;

567 
HAL_SPI_MSPDEINIT_CB_ID
 :

568 
h¥i
->
M¥DeIn™C®lback
 = 
pC®lback
;

573 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_INVALID_CALLBACK
);

576 
¡©us
 = 
HAL_ERROR
;

583 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_INVALID_CALLBACK
);

586 
¡©us
 = 
HAL_ERROR
;

590 
	`__HAL_UNLOCK
(
h¥i
);

591  
¡©us
;

592 
	}
}

602 
HAL_StusTy³Def
 
	$HAL_SPI_UnRegi¡”C®lback
(
SPI_HªdËTy³Def
 *
h¥i
, 
HAL_SPI_C®lbackIDTy³Def
 
C®lbackID
)

604 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

607 
	`__HAL_LOCK
(
h¥i
);

609 ià(
HAL_SPI_STATE_READY
 =ð
h¥i
->
S‹
)

611 
C®lbackID
)

613 
HAL_SPI_TX_COMPLETE_CB_ID
 :

614 
h¥i
->
TxC¶tC®lback
 = 
HAL_SPI_TxC¶tC®lback
;

617 
HAL_SPI_RX_COMPLETE_CB_ID
 :

618 
h¥i
->
RxC¶tC®lback
 = 
HAL_SPI_RxC¶tC®lback
;

621 
HAL_SPI_TX_RX_COMPLETE_CB_ID
 :

622 
h¥i
->
TxRxC¶tC®lback
 = 
HAL_SPI_TxRxC¶tC®lback
;

625 
HAL_SPI_TX_HALF_COMPLETE_CB_ID
 :

626 
h¥i
->
TxH®fC¶tC®lback
 = 
HAL_SPI_TxH®fC¶tC®lback
;

629 
HAL_SPI_RX_HALF_COMPLETE_CB_ID
 :

630 
h¥i
->
RxH®fC¶tC®lback
 = 
HAL_SPI_RxH®fC¶tC®lback
;

633 
HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID
 :

634 
h¥i
->
TxRxH®fC¶tC®lback
 = 
HAL_SPI_TxRxH®fC¶tC®lback
;

637 
HAL_SPI_ERROR_CB_ID
 :

638 
h¥i
->
E¼ÜC®lback
 = 
HAL_SPI_E¼ÜC®lback
;

641 
HAL_SPI_ABORT_CB_ID
 :

642 
h¥i
->
AbÜtC¶tC®lback
 = 
HAL_SPI_AbÜtC¶tC®lback
;

645 
HAL_SPI_MSPINIT_CB_ID
 :

646 
h¥i
->
M¥In™C®lback
 = 
HAL_SPI_M¥In™
;

649 
HAL_SPI_MSPDEINIT_CB_ID
 :

650 
h¥i
->
M¥DeIn™C®lback
 = 
HAL_SPI_M¥DeIn™
;

655 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_INVALID_CALLBACK
);

658 
¡©us
 = 
HAL_ERROR
;

662 ià(
HAL_SPI_STATE_RESET
 =ð
h¥i
->
S‹
)

664 
C®lbackID
)

666 
HAL_SPI_MSPINIT_CB_ID
 :

667 
h¥i
->
M¥In™C®lback
 = 
HAL_SPI_M¥In™
;

670 
HAL_SPI_MSPDEINIT_CB_ID
 :

671 
h¥i
->
M¥DeIn™C®lback
 = 
HAL_SPI_M¥DeIn™
;

676 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_INVALID_CALLBACK
);

679 
¡©us
 = 
HAL_ERROR
;

686 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_INVALID_CALLBACK
);

689 
¡©us
 = 
HAL_ERROR
;

693 
	`__HAL_UNLOCK
(
h¥i
);

694  
¡©us
;

695 
	}
}

743 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

745 
ušt32_t
 
tick¡¬t
;

746 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

747 
ušt16_t
 
š™Ÿl_TxXãrCouÁ
;

750 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

753 
	`__HAL_LOCK
(
h¥i
);

756 
tick¡¬t
 = 
	`HAL_G‘Tick
();

757 
š™Ÿl_TxXãrCouÁ
 = 
Size
;

759 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

761 
”rÜcode
 = 
HAL_BUSY
;

762 
”rÜ
;

765 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

767 
”rÜcode
 = 
HAL_ERROR
;

768 
”rÜ
;

772 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

773 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

774 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

775 
h¥i
->
TxXãrSize
 = 
Size
;

776 
h¥i
->
TxXãrCouÁ
 = 
Size
;

779 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

780 
h¥i
->
RxXãrSize
 = 0U;

781 
h¥i
->
RxXãrCouÁ
 = 0U;

782 
h¥i
->
TxISR
 = 
NULL
;

783 
h¥i
->
RxISR
 = 
NULL
;

786 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

788 
	`SPI_1LINE_TX
(
h¥i
);

791 #ià(
USE_SPI_CRC
 != 0U)

793 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

795 
	`SPI_RESET_CRC
(
h¥i
);

800 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

803 
	`__HAL_SPI_ENABLE
(
h¥i
);

807 ià(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

809 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (
š™Ÿl_TxXãrCouÁ
 == 0x01U))

811 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

812 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

813 
h¥i
->
TxXãrCouÁ
--;

816 
h¥i
->
TxXãrCouÁ
 > 0U)

819 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

821 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

822 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

823 
h¥i
->
TxXãrCouÁ
--;

828 ià((((
	`HAL_G‘Tick
(è- 
tick¡¬t
è>ð
Timeout
è&& (Timeouˆ!ð
HAL_MAX_DELAY
)) || (Timeout == 0U))

830 
”rÜcode
 = 
HAL_TIMEOUT
;

831 
”rÜ
;

839 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (
š™Ÿl_TxXãrCouÁ
 == 0x01U))

841 *((
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
èð(*h¥i->
pTxBuffPŒ
);

842 
h¥i
->
pTxBuffPŒ
 +ð(
ušt8_t
);

843 
h¥i
->
TxXãrCouÁ
--;

845 
h¥i
->
TxXãrCouÁ
 > 0U)

848 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

850 *((
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
èð(*h¥i->
pTxBuffPŒ
);

851 
h¥i
->
pTxBuffPŒ
 +ð(
ušt8_t
);

852 
h¥i
->
TxXãrCouÁ
--;

857 ià((((
	`HAL_G‘Tick
(è- 
tick¡¬t
è>ð
Timeout
è&& (Timeouˆ!ð
HAL_MAX_DELAY
)) || (Timeout == 0U))

859 
”rÜcode
 = 
HAL_TIMEOUT
;

860 
”rÜ
;

865 #ià(
USE_SPI_CRC
 != 0U)

867 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

869 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

874 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

876 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

880 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

882 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

885 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

887 
”rÜcode
 = 
HAL_ERROR
;

890 
”rÜ
:

891 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

893 
	`__HAL_UNLOCK
(
h¥i
);

894  
”rÜcode
;

895 
	}
}

906 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

908 
ušt32_t
 
tick¡¬t
;

909 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

911 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
))

913 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

915  
	`HAL_SPI_T¿nsm™Reûive
(
h¥i
, 
pD©a
,…D©a, 
Size
, 
Timeout
);

919 
	`__HAL_LOCK
(
h¥i
);

922 
tick¡¬t
 = 
	`HAL_G‘Tick
();

924 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

926 
”rÜcode
 = 
HAL_BUSY
;

927 
”rÜ
;

930 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

932 
”rÜcode
 = 
HAL_ERROR
;

933 
”rÜ
;

937 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

938 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

939 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

940 
h¥i
->
RxXãrSize
 = 
Size
;

941 
h¥i
->
RxXãrCouÁ
 = 
Size
;

944 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

945 
h¥i
->
TxXãrSize
 = 0U;

946 
h¥i
->
TxXãrCouÁ
 = 0U;

947 
h¥i
->
RxISR
 = 
NULL
;

948 
h¥i
->
TxISR
 = 
NULL
;

950 #ià(
USE_SPI_CRC
 != 0U)

952 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

954 
	`SPI_RESET_CRC
(
h¥i
);

956 
h¥i
->
RxXãrCouÁ
--;

961 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

963 
	`SPI_1LINE_RX
(
h¥i
);

967 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

970 
	`__HAL_SPI_ENABLE
(
h¥i
);

974 ià(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

977 
h¥i
->
RxXãrCouÁ
 > 0U)

980 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

983 (* (
ušt8_t
 *)
h¥i
->
pRxBuffPŒ
èð*(
__IO
 ušt8_ˆ*)&h¥i->
In¡ªû
->
DR
;

984 
h¥i
->
pRxBuffPŒ
 +ð(
ušt8_t
);

985 
h¥i
->
RxXãrCouÁ
--;

990 ià((((
	`HAL_G‘Tick
(è- 
tick¡¬t
è>ð
Timeout
è&& (Timeouˆ!ð
HAL_MAX_DELAY
)) || (Timeout == 0U))

992 
”rÜcode
 = 
HAL_TIMEOUT
;

993 
”rÜ
;

1001 
h¥i
->
RxXãrCouÁ
 > 0U)

1004 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

1006 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èð(ušt16_t)h¥i->
In¡ªû
->
DR
;

1007 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

1008 
h¥i
->
RxXãrCouÁ
--;

1013 ià((((
	`HAL_G‘Tick
(è- 
tick¡¬t
è>ð
Timeout
è&& (Timeouˆ!ð
HAL_MAX_DELAY
)) || (Timeout == 0U))

1015 
”rÜcode
 = 
HAL_TIMEOUT
;

1016 
”rÜ
;

1022 #ià(
USE_SPI_CRC
 != 0U)

1024 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1027 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

1030 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1033 
”rÜcode
 = 
HAL_TIMEOUT
;

1034 
”rÜ
;

1038 ià(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

1040 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èð(ušt16_t)h¥i->
In¡ªû
->
DR
;

1045 (*(
ušt8_t
 *)
h¥i
->
pRxBuffPŒ
èð*(
__IO
 ušt8_ˆ*)&h¥i->
In¡ªû
->
DR
;

1049 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1051 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1052 
”rÜcode
 = 
HAL_TIMEOUT
;

1053 
”rÜ
;

1057 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

1062 ià(
	`SPI_EndRxT¿n§ùiÚ
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1064 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

1067 #ià(
USE_SPI_CRC
 != 0U)

1069 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

1071 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1072 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

1076 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

1078 
”rÜcode
 = 
HAL_ERROR
;

1081 
”rÜ
 :

1082 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1083 
	`__HAL_UNLOCK
(
h¥i
);

1084  
”rÜcode
;

1085 
	}
}

1097 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
,

1098 
ušt32_t
 
Timeout
)

1100 
ušt16_t
 
š™Ÿl_TxXãrCouÁ
;

1101 
ušt32_t
 
tmp_mode
;

1102 
HAL_SPI_S‹Ty³Def
 
tmp_¡©e
;

1103 
ušt32_t
 
tick¡¬t
;

1106 
ušt32_t
 
tx®lowed
 = 1U;

1107 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1110 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1113 
	`__HAL_LOCK
(
h¥i
);

1116 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1119 
tmp_¡©e
 = 
h¥i
->
S‹
;

1120 
tmp_mode
 = 
h¥i
->
In™
.
Mode
;

1121 
š™Ÿl_TxXãrCouÁ
 = 
Size
;

1123 ià(!((
tmp_¡©e
 =ð
HAL_SPI_STATE_READY
) || \

1124 ((
tmp_mode
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp_¡©e
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1126 
”rÜcode
 = 
HAL_BUSY
;

1127 
”rÜ
;

1130 ià((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0U))

1132 
”rÜcode
 = 
HAL_ERROR
;

1133 
”rÜ
;

1137 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1139 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1143 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1144 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

1145 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1146 
h¥i
->
RxXãrSize
 = 
Size
;

1147 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

1148 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1149 
h¥i
->
TxXãrSize
 = 
Size
;

1152 
h¥i
->
RxISR
 = 
NULL
;

1153 
h¥i
->
TxISR
 = 
NULL
;

1155 #ià(
USE_SPI_CRC
 != 0U)

1157 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1159 
	`SPI_RESET_CRC
(
h¥i
);

1164 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1167 
	`__HAL_SPI_ENABLE
(
h¥i
);

1171 ià(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

1173 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (
š™Ÿl_TxXãrCouÁ
 == 0x01U))

1175 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

1176 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

1177 
h¥i
->
TxXãrCouÁ
--;

1179 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

1182 ià((
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
)è&& (h¥i->
TxXãrCouÁ
 > 0Uè&& (
tx®lowed
 == 1U))

1184 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

1185 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

1186 
h¥i
->
TxXãrCouÁ
--;

1188 
tx®lowed
 = 0U;

1190 #ià(
USE_SPI_CRC
 != 0U)

1192 ià((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

1194 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

1200 ià((
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
)è&& (h¥i->
RxXãrCouÁ
 > 0U))

1202 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èð(ušt16_t)h¥i->
In¡ªû
->
DR
;

1203 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

1204 
h¥i
->
RxXãrCouÁ
--;

1206 
tx®lowed
 = 1U;

1208 ià(((
	`HAL_G‘Tick
(è- 
tick¡¬t
è>ð
Timeout
è&& (Timeouˆ!ð
HAL_MAX_DELAY
))

1210 
”rÜcode
 = 
HAL_TIMEOUT
;

1211 
”rÜ
;

1218 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (
š™Ÿl_TxXãrCouÁ
 == 0x01U))

1220 *((
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
èð(*h¥i->
pTxBuffPŒ
);

1221 
h¥i
->
pTxBuffPŒ
 +ð(
ušt8_t
);

1222 
h¥i
->
TxXãrCouÁ
--;

1224 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

1227 ià((
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
)è&& (h¥i->
TxXãrCouÁ
 > 0Uè&& (
tx®lowed
 == 1U))

1229 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
);

1230 
h¥i
->
pTxBuffPŒ
++;

1231 
h¥i
->
TxXãrCouÁ
--;

1233 
tx®lowed
 = 0U;

1235 #ià(
USE_SPI_CRC
 != 0U)

1237 ià((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

1239 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

1245 ià((
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
)è&& (h¥i->
RxXãrCouÁ
 > 0U))

1247 (*(
ušt8_t
 *)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

1248 
h¥i
->
pRxBuffPŒ
++;

1249 
h¥i
->
RxXãrCouÁ
--;

1251 
tx®lowed
 = 1U;

1253 ià((((
	`HAL_G‘Tick
(è- 
tick¡¬t
è>ð
Timeout
è&& ((Timeouˆ!ð
HAL_MAX_DELAY
))) || (Timeout == 0U))

1255 
”rÜcode
 = 
HAL_TIMEOUT
;

1256 
”rÜ
;

1261 #ià(
USE_SPI_CRC
 != 0U)

1263 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1266 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1269 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1270 
”rÜcode
 = 
HAL_TIMEOUT
;

1271 
”rÜ
;

1274 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

1278 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

1280 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1282 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

1284 
”rÜcode
 = 
HAL_ERROR
;

1289 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1291 
”rÜcode
 = 
HAL_ERROR
;

1292 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

1293 
”rÜ
;

1297 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1299 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1302 
”rÜ
 :

1303 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1304 
	`__HAL_UNLOCK
(
h¥i
);

1305  
”rÜcode
;

1306 
	}
}

1316 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1318 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1321 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1324 
	`__HAL_LOCK
(
h¥i
);

1326 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1328 
”rÜcode
 = 
HAL_ERROR
;

1329 
”rÜ
;

1332 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1334 
”rÜcode
 = 
HAL_BUSY
;

1335 
”rÜ
;

1339 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1340 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1341 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1342 
h¥i
->
TxXãrSize
 = 
Size
;

1343 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1346 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1347 
h¥i
->
RxXãrSize
 = 0U;

1348 
h¥i
->
RxXãrCouÁ
 = 0U;

1349 
h¥i
->
RxISR
 = 
NULL
;

1352 ià(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
)

1354 
h¥i
->
TxISR
 = 
SPI_TxISR_16BIT
;

1358 
h¥i
->
TxISR
 = 
SPI_TxISR_8BIT
;

1362 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1364 
	`SPI_1LINE_TX
(
h¥i
);

1367 #ià(
USE_SPI_CRC
 != 0U)

1369 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1371 
	`SPI_RESET_CRC
(
h¥i
);

1376 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

1380 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1383 
	`__HAL_SPI_ENABLE
(
h¥i
);

1386 
”rÜ
 :

1387 
	`__HAL_UNLOCK
(
h¥i
);

1388  
”rÜcode
;

1389 
	}
}

1399 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1401 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1403 ià((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1405 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1407  
	`HAL_SPI_T¿nsm™Reûive_IT
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1411 
	`__HAL_LOCK
(
h¥i
);

1413 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1415 
”rÜcode
 = 
HAL_BUSY
;

1416 
”rÜ
;

1419 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1421 
”rÜcode
 = 
HAL_ERROR
;

1422 
”rÜ
;

1426 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1427 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1428 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1429 
h¥i
->
RxXãrSize
 = 
Size
;

1430 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1433 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1434 
h¥i
->
TxXãrSize
 = 0U;

1435 
h¥i
->
TxXãrCouÁ
 = 0U;

1436 
h¥i
->
TxISR
 = 
NULL
;

1439 ià(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
)

1441 
h¥i
->
RxISR
 = 
SPI_RxISR_16BIT
;

1445 
h¥i
->
RxISR
 = 
SPI_RxISR_8BIT
;

1449 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1451 
	`SPI_1LINE_RX
(
h¥i
);

1454 #ià(
USE_SPI_CRC
 != 0U)

1456 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1458 
	`SPI_RESET_CRC
(
h¥i
);

1463 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1470 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1473 
	`__HAL_SPI_ENABLE
(
h¥i
);

1476 
”rÜ
 :

1478 
	`__HAL_UNLOCK
(
h¥i
);

1479  
”rÜcode
;

1480 
	}
}

1491 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1493 
ušt32_t
 
tmp_mode
;

1494 
HAL_SPI_S‹Ty³Def
 
tmp_¡©e
;

1495 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1498 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1501 
	`__HAL_LOCK
(
h¥i
);

1504 
tmp_¡©e
 = 
h¥i
->
S‹
;

1505 
tmp_mode
 = 
h¥i
->
In™
.
Mode
;

1507 ià(!((
tmp_¡©e
 =ð
HAL_SPI_STATE_READY
) || \

1508 ((
tmp_mode
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp_¡©e
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1510 
”rÜcode
 = 
HAL_BUSY
;

1511 
”rÜ
;

1514 ià((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0U))

1516 
”rÜcode
 = 
HAL_ERROR
;

1517 
”rÜ
;

1521 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1523 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1527 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1528 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

1529 
h¥i
->
TxXãrSize
 = 
Size
;

1530 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1531 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

1532 
h¥i
->
RxXãrSize
 = 
Size
;

1533 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1536 ià(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
)

1538 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BIT
;

1539 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_16BIT
;

1543 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BIT
;

1544 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_8BIT
;

1547 #ià(
USE_SPI_CRC
 != 0U)

1549 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1551 
	`SPI_RESET_CRC
(
h¥i
);

1556 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1559 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1562 
	`__HAL_SPI_ENABLE
(
h¥i
);

1565 
”rÜ
 :

1567 
	`__HAL_UNLOCK
(
h¥i
);

1568  
”rÜcode
;

1569 
	}
}

1579 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1581 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1584 
	`as£¹_·¿m
(
	`IS_SPI_DMA_HANDLE
(
h¥i
->
hdm©x
));

1587 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1590 
	`__HAL_LOCK
(
h¥i
);

1592 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1594 
”rÜcode
 = 
HAL_BUSY
;

1595 
”rÜ
;

1598 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1600 
”rÜcode
 = 
HAL_ERROR
;

1601 
”rÜ
;

1605 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1606 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1607 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1608 
h¥i
->
TxXãrSize
 = 
Size
;

1609 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1612 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1613 
h¥i
->
TxISR
 = 
NULL
;

1614 
h¥i
->
RxISR
 = 
NULL
;

1615 
h¥i
->
RxXãrSize
 = 0U;

1616 
h¥i
->
RxXãrCouÁ
 = 0U;

1619 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1621 
	`SPI_1LINE_TX
(
h¥i
);

1624 #ià(
USE_SPI_CRC
 != 0U)

1626 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1628 
	`SPI_RESET_CRC
(
h¥i
);

1633 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™C¶t
;

1636 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™C¶t
;

1639 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1642 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1645 ià(
HAL_OK
 !ð
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
))

1648 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

1649 
”rÜcode
 = 
HAL_ERROR
;

1651 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1652 
”rÜ
;

1656 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1659 
	`__HAL_SPI_ENABLE
(
h¥i
);

1663 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1666 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1668 
”rÜ
 :

1670 
	`__HAL_UNLOCK
(
h¥i
);

1671  
”rÜcode
;

1672 
	}
}

1684 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1686 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1689 
	`as£¹_·¿m
(
	`IS_SPI_DMA_HANDLE
(
h¥i
->
hdm¬x
));

1691 ià((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1693 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1696 
	`as£¹_·¿m
(
	`IS_SPI_DMA_HANDLE
(
h¥i
->
hdm©x
));

1699  
	`HAL_SPI_T¿nsm™Reûive_DMA
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1703 
	`__HAL_LOCK
(
h¥i
);

1705 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1707 
”rÜcode
 = 
HAL_BUSY
;

1708 
”rÜ
;

1711 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1713 
”rÜcode
 = 
HAL_ERROR
;

1714 
”rÜ
;

1718 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1719 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1720 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1721 
h¥i
->
RxXãrSize
 = 
Size
;

1722 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1725 
h¥i
->
RxISR
 = 
NULL
;

1726 
h¥i
->
TxISR
 = 
NULL
;

1727 
h¥i
->
TxXãrSize
 = 0U;

1728 
h¥i
->
TxXãrCouÁ
 = 0U;

1731 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1733 
	`SPI_1LINE_RX
(
h¥i
);

1736 #ià(
USE_SPI_CRC
 != 0U)

1738 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1740 
	`SPI_RESET_CRC
(
h¥i
);

1745 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1748 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1751 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1754 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1757 ià(
HAL_OK
 !ð
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
))

1760 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

1761 
”rÜcode
 = 
HAL_ERROR
;

1763 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1764 
”rÜ
;

1768 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1771 
	`__HAL_SPI_ENABLE
(
h¥i
);

1775 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1778 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1780 
”rÜ
:

1782 
	`__HAL_UNLOCK
(
h¥i
);

1783  
”rÜcode
;

1784 
	}
}

1796 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
,

1797 
ušt16_t
 
Size
)

1799 
ušt32_t
 
tmp_mode
;

1800 
HAL_SPI_S‹Ty³Def
 
tmp_¡©e
;

1801 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1804 
	`as£¹_·¿m
(
	`IS_SPI_DMA_HANDLE
(
h¥i
->
hdm¬x
));

1805 
	`as£¹_·¿m
(
	`IS_SPI_DMA_HANDLE
(
h¥i
->
hdm©x
));

1808 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1811 
	`__HAL_LOCK
(
h¥i
);

1814 
tmp_¡©e
 = 
h¥i
->
S‹
;

1815 
tmp_mode
 = 
h¥i
->
In™
.
Mode
;

1817 ià(!((
tmp_¡©e
 =ð
HAL_SPI_STATE_READY
) ||

1818 ((
tmp_mode
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp_¡©e
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1820 
”rÜcode
 = 
HAL_BUSY
;

1821 
”rÜ
;

1824 ià((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0U))

1826 
”rÜcode
 = 
HAL_ERROR
;

1827 
”rÜ
;

1831 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1833 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1837 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1838 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

1839 
h¥i
->
TxXãrSize
 = 
Size
;

1840 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1841 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

1842 
h¥i
->
RxXãrSize
 = 
Size
;

1843 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1846 
h¥i
->
RxISR
 = 
NULL
;

1847 
h¥i
->
TxISR
 = 
NULL
;

1849 #ià(
USE_SPI_CRC
 != 0U)

1851 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1853 
	`SPI_RESET_CRC
(
h¥i
);

1858 ià(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

1861 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1862 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1867 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™ReûiveC¶t
;

1868 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™ReûiveC¶t
;

1872 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1875 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1878 ià(
HAL_OK
 !ð
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
))

1881 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

1882 
”rÜcode
 = 
HAL_ERROR
;

1884 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1885 
”rÜ
;

1889 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1893 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1894 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
NULL
;

1895 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
NULL
;

1896 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1899 ià(
HAL_OK
 !ð
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
))

1902 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

1903 
”rÜcode
 = 
HAL_ERROR
;

1905 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1906 
”rÜ
;

1910 ià((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

1913 
	`__HAL_SPI_ENABLE
(
h¥i
);

1916 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1919 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1921 
”rÜ
 :

1923 
	`__HAL_UNLOCK
(
h¥i
);

1924  
”rÜcode
;

1925 
	}
}

1940 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
)

1942 
HAL_StusTy³Def
 
”rÜcode
;

1943 
__IO
 
ušt32_t
 
couÁ
, 
»£tcouÁ
;

1946 
”rÜcode
 = 
HAL_OK
;

1947 
»£tcouÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

1948 
couÁ
 = 
»£tcouÁ
;

1951 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1954 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1956 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1960 ià(
couÁ
 == 0U)

1962 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

1965 
couÁ
--;

1967 
h¥i
->
S‹
 !ð
HAL_SPI_STATE_ABORT
);

1969 
couÁ
 = 
»£tcouÁ
;

1972 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1974 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1978 ià(
couÁ
 == 0U)

1980 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

1983 
couÁ
--;

1985 
h¥i
->
S‹
 !ð
HAL_SPI_STATE_ABORT
);

1987 
couÁ
 = 
»£tcouÁ
;

1991 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1994 ià(
h¥i
->
hdm©x
 !ð
NULL
)

1998 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2001 ià(
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

2003 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_ABORT
;

2007 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
));

2012 ià(
couÁ
 == 0U)

2014 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

2017 
couÁ
--;

2019 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2024 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

2027 ià(
h¥i
->
hdm¬x
 !ð
NULL
)

2031 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2034 ià(
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
è!ð
HAL_OK
)

2036 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_ABORT
;

2040 
	`__HAL_SPI_DISABLE
(
h¥i
);

2043 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_RXDMAEN
));

2047 
h¥i
->
RxXãrCouÁ
 = 0U;

2048 
h¥i
->
TxXãrCouÁ
 = 0U;

2051 ià(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_ABORT
)

2054 
”rÜcode
 = 
HAL_ERROR
;

2059 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2063 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2064 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2067 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2069  
”rÜcode
;

2070 
	}
}

2087 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
)

2089 
HAL_StusTy³Def
 
”rÜcode
;

2090 
ušt32_t
 
abÜtýÉ
 ;

2091 
__IO
 
ušt32_t
 
couÁ
, 
»£tcouÁ
;

2094 
”rÜcode
 = 
HAL_OK
;

2095 
abÜtýÉ
 = 1U;

2096 
»£tcouÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2097 
couÁ
 = 
»£tcouÁ
;

2100 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

2103 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

2105 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

2109 ià(
couÁ
 == 0U)

2111 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

2114 
couÁ
--;

2116 
h¥i
->
S‹
 !ð
HAL_SPI_STATE_ABORT
);

2118 
couÁ
 = 
»£tcouÁ
;

2121 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

2123 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

2127 ià(
couÁ
 == 0U)

2129 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

2132 
couÁ
--;

2134 
h¥i
->
S‹
 !ð
HAL_SPI_STATE_ABORT
);

2136 
couÁ
 = 
»£tcouÁ
;

2142 ià(
h¥i
->
hdm©x
 !ð
NULL
)

2146 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

2148 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMATxAbÜtC®lback
;

2152 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2156 ià(
h¥i
->
hdm¬x
 !ð
NULL
)

2160 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

2162 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMARxAbÜtC®lback
;

2166 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2171 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

2174 ià(
h¥i
->
hdm©x
 !ð
NULL
)

2177 ià(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

2179 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2180 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_ABORT
;

2184 
abÜtýÉ
 = 0U;

2189 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

2192 ià(
h¥i
->
hdm¬x
 !ð
NULL
)

2195 ià(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
è!ð
HAL_OK
)

2197 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2198 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_ABORT
;

2202 
abÜtýÉ
 = 0U;

2207 ià(
abÜtýÉ
 == 1U)

2210 
h¥i
->
RxXãrCouÁ
 = 0U;

2211 
h¥i
->
TxXãrCouÁ
 = 0U;

2214 ià(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_ABORT
)

2217 
”rÜcode
 = 
HAL_ERROR
;

2222 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2226 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2227 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2230 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2233 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2234 
h¥i
->
	`AbÜtC¶tC®lback
(hspi);

2236 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2240  
”rÜcode
;

2241 
	}
}

2249 
HAL_StusTy³Def
 
	$HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
)

2252 
	`__HAL_LOCK
(
h¥i
);

2255 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2258 
	`__HAL_UNLOCK
(
h¥i
);

2260  
HAL_OK
;

2261 
	}
}

2269 
HAL_StusTy³Def
 
	$HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
)

2272 
	`__HAL_LOCK
(
h¥i
);

2275 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2278 
	`__HAL_UNLOCK
(
h¥i
);

2280  
HAL_OK
;

2281 
	}
}

2289 
HAL_StusTy³Def
 
	$HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
)

2291 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

2299 ià(
h¥i
->
hdm©x
 !ð
NULL
)

2301 ià(
HAL_OK
 !ð
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
))

2303 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2304 
”rÜcode
 = 
HAL_ERROR
;

2308 ià(
h¥i
->
hdm¬x
 !ð
NULL
)

2310 ià(
HAL_OK
 !ð
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
))

2312 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2313 
”rÜcode
 = 
HAL_ERROR
;

2318 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2319 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2320  
”rÜcode
;

2321 
	}
}

2329 
	$HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

2331 
ušt32_t
 
™sourû
 = 
h¥i
->
In¡ªû
->
CR2
;

2332 
ušt32_t
 
™æag
 = 
h¥i
->
In¡ªû
->
SR
;

2335 ià((
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_OVR
è=ð
RESET
) &&

2336 (
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_RXNE
è!ð
RESET
è&& (
	`SPI_CHECK_IT_SOURCE
(
™sourû
, 
SPI_IT_RXNE
) != RESET))

2338 
h¥i
->
	`RxISR
(hspi);

2343 ià((
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_TXE
è!ð
RESET
è&& (
	`SPI_CHECK_IT_SOURCE
(
™sourû
, 
SPI_IT_TXE
) != RESET))

2345 
h¥i
->
	`TxISR
(hspi);

2350 ià(((
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_MODF
è!ð
RESET
è|| (SPI_CHECK_FLAG(™æag, 
SPI_FLAG_OVR
è!ðRESETè|| (SPI_CHECK_FLAG(™æag, 
SPI_FLAG_FRE
è!ðRESET)è&& (
	`SPI_CHECK_IT_SOURCE
(
™sourû
, 
SPI_IT_ERR
) != RESET))

2353 ià(
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_OVR
è!ð
RESET
)

2355 ià(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_TX
)

2357 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_OVR
);

2358 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2362 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2368 ià(
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_MODF
è!ð
RESET
)

2370 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_MODF
);

2371 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h¥i
);

2375 ià(
	`SPI_CHECK_FLAG
(
™æag
, 
SPI_FLAG_FRE
è!ð
RESET
)

2377 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FRE
);

2378 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2381 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2384 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
 | 
SPI_IT_TXE
 | 
SPI_IT_ERR
);

2386 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2388 ià((
	`HAL_IS_BIT_SET
(
™sourû
, 
SPI_CR2_TXDMAEN
)è|| (HAL_IS_BIT_SET(™sourû, 
SPI_CR2_RXDMAEN
)))

2390 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
));

2393 ià(
h¥i
->
hdm¬x
 !ð
NULL
)

2397 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2398 ià(
HAL_OK
 !ð
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
))

2400 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

2404 ià(
h¥i
->
hdm©x
 !ð
NULL
)

2408 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2409 ià(
HAL_OK
 !ð
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
))

2411 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

2418 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2419 
h¥i
->
	`E¼ÜC®lback
(hspi);

2421 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2427 
	}
}

2435 
__w—k
 
	$HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2438 
	`UNUSED
(
h¥i
);

2443 
	}
}

2451 
__w—k
 
	$HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2454 
	`UNUSED
(
h¥i
);

2459 
	}
}

2467 
__w—k
 
	$HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2470 
	`UNUSED
(
h¥i
);

2475 
	}
}

2483 
__w—k
 
	$HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2486 
	`UNUSED
(
h¥i
);

2491 
	}
}

2499 
__w—k
 
	$HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2502 
	`UNUSED
(
h¥i
);

2507 
	}
}

2515 
__w—k
 
	$HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2518 
	`UNUSED
(
h¥i
);

2523 
	}
}

2531 
__w—k
 
	$HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2534 
	`UNUSED
(
h¥i
);

2542 
	}
}

2549 
__w—k
 
	$HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2552 
	`UNUSED
(
h¥i
);

2557 
	}
}

2584 
HAL_SPI_S‹Ty³Def
 
	$HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
)

2587  
h¥i
->
S‹
;

2588 
	}
}

2596 
ušt32_t
 
	$HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
)

2599  
h¥i
->
E¼ÜCode
;

2600 
	}
}

2621 
	$SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2623 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2624 
ušt32_t
 
tick¡¬t
;

2627 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2630 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) != DMA_SxCR_CIRC)

2633 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

2636 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2639 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2641 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2645 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

2647 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2650 
h¥i
->
TxXãrCouÁ
 = 0U;

2651 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2653 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2656 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2657 
h¥i
->
	`E¼ÜC®lback
(hspi);

2659 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2665 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2666 
h¥i
->
	`TxC¶tC®lback
(hspi);

2668 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

2670 
	}
}

2678 
	$SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2680 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2681 
ušt32_t
 
tick¡¬t
;

2684 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2687 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) != DMA_SxCR_CIRC)

2690 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

2692 #ià(
USE_SPI_CRC
 != 0U)

2694 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2697 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2700 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2703 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

2708 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2711 ià(
	`SPI_EndRxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2713 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

2716 
h¥i
->
RxXãrCouÁ
 = 0U;

2717 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2719 #ià(
USE_SPI_CRC
 != 0U)

2721 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

2723 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2724 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2728 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2731 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2732 
h¥i
->
	`E¼ÜC®lback
(hspi);

2734 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2740 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2741 
h¥i
->
	`RxC¶tC®lback
(hspi);

2743 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2745 
	}
}

2753 
	$SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2755 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2756 
ušt32_t
 
tick¡¬t
;

2759 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2762 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) != DMA_SxCR_CIRC)

2765 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

2767 #ià(
USE_SPI_CRC
 != 0U)

2769 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2772 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2774 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2777 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

2782 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2784 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2788 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2790 
h¥i
->
TxXãrCouÁ
 = 0U;

2791 
h¥i
->
RxXãrCouÁ
 = 0U;

2792 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2794 #ià(
USE_SPI_CRC
 != 0U)

2796 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

2798 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2799 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2803 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2806 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2807 
h¥i
->
	`E¼ÜC®lback
(hspi);

2809 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2815 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2816 
h¥i
->
	`TxRxC¶tC®lback
(hspi);

2818 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2820 
	}
}

2828 
	$SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2830 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2833 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2834 
h¥i
->
	`TxH®fC¶tC®lback
(hspi);

2836 
	`HAL_SPI_TxH®fC¶tC®lback
(
h¥i
);

2838 
	}
}

2846 
	$SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2848 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2851 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2852 
h¥i
->
	`RxH®fC¶tC®lback
(hspi);

2854 
	`HAL_SPI_RxH®fC¶tC®lback
(
h¥i
);

2856 
	}
}

2864 
	$SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2866 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2869 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2870 
h¥i
->
	`TxRxH®fC¶tC®lback
(hspi);

2872 
	`HAL_SPI_TxRxH®fC¶tC®lback
(
h¥i
);

2874 
	}
}

2882 
	$SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2884 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2887 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2889 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2890 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2892 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2893 
h¥i
->
	`E¼ÜC®lback
(hspi);

2895 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2897 
	}
}

2905 
	$SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2907 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2908 
h¥i
->
RxXãrCouÁ
 = 0U;

2909 
h¥i
->
TxXãrCouÁ
 = 0U;

2912 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2913 
h¥i
->
	`E¼ÜC®lback
(hspi);

2915 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2917 
	}
}

2927 
	$SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2929 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2930 
__IO
 
ušt32_t
 
couÁ
;

2932 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2933 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2936 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2941 ià(
couÁ
 == 0U)

2943 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

2946 
couÁ
--;

2948 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2951 ià(
h¥i
->
hdm¬x
 !ð
NULL
)

2953 ià(
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2960 
h¥i
->
RxXãrCouÁ
 = 0U;

2961 
h¥i
->
TxXãrCouÁ
 = 0U;

2964 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_ABORT
)

2967 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2971 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2972 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2975 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2978 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

2979 
h¥i
->
	`AbÜtC¶tC®lback
(hspi);

2981 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2983 
	}
}

2993 
	$SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2995 
SPI_HªdËTy³Def
 *
h¥i
 = (SPI_HªdËTy³Deà*)(((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
);

2998 
	`__HAL_SPI_DISABLE
(
h¥i
);

3000 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

3003 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

3006 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
	`HAL_G‘Tick
()è!ð
HAL_OK
)

3008 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

3012 ià(
h¥i
->
hdm©x
 !ð
NULL
)

3014 ià(
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

3021 
h¥i
->
RxXãrCouÁ
 = 0U;

3022 
h¥i
->
TxXãrCouÁ
 = 0U;

3025 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_ABORT
)

3028 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

3032 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3033 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

3036 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3039 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3040 
h¥i
->
	`AbÜtC¶tC®lback
(hspi);

3042 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

3044 
	}
}

3052 
	$SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3055 *
h¥i
->
pRxBuffPŒ
 = *((
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

3056 
h¥i
->
pRxBuffPŒ
++;

3057 
h¥i
->
RxXãrCouÁ
--;

3060 ià(
h¥i
->
RxXãrCouÁ
 == 0U)

3062 #ià(
USE_SPI_CRC
 != 0U)

3063 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3065 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BITCRC
;

3071 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3073 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3075 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

3078 
	}
}

3080 #ià(
USE_SPI_CRC
 != 0U)

3087 
	$SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

3090 
	`READ_REG
(*(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
);

3093 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3095 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3097 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

3099 
	}
}

3108 
	$SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3110 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
);

3111 
h¥i
->
pTxBuffPŒ
++;

3112 
h¥i
->
TxXãrCouÁ
--;

3115 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3117 #ià(
USE_SPI_CRC
 != 0U)

3118 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3121 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

3123 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

3129 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

3131 ià(
h¥i
->
RxXãrCouÁ
 == 0U)

3133 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

3136 
	}
}

3144 
	$SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3147 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èð(ušt16_t)(h¥i->
In¡ªû
->
DR
);

3148 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

3149 
h¥i
->
RxXãrCouÁ
--;

3151 ià(
h¥i
->
RxXãrCouÁ
 == 0U)

3153 #ià(
USE_SPI_CRC
 != 0U)

3154 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3156 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BITCRC
;

3162 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

3164 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3166 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

3169 
	}
}

3171 #ià(
USE_SPI_CRC
 != 0U)

3178 
	$SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

3181 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

3184 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

3186 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

3187 
	}
}

3196 
	$SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3199 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

3200 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

3201 
h¥i
->
TxXãrCouÁ
--;

3204 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3206 #ià(
USE_SPI_CRC
 != 0U)

3207 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3210 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

3212 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

3218 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

3220 ià(
h¥i
->
RxXãrCouÁ
 == 0U)

3222 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

3225 
	}
}

3227 #ià(
USE_SPI_CRC
 != 0U)

3234 
	$SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

3237 
	`READ_REG
(*(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
);

3239 
	`SPI_Clo£Rx_ISR
(
h¥i
);

3240 
	}
}

3249 
	$SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3251 *
h¥i
->
pRxBuffPŒ
 = (*(
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

3252 
h¥i
->
pRxBuffPŒ
++;

3253 
h¥i
->
RxXãrCouÁ
--;

3255 #ià(
USE_SPI_CRC
 != 0U)

3257 ià((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

3259 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

3263 ià(
h¥i
->
RxXãrCouÁ
 == 0U)

3265 #ià(
USE_SPI_CRC
 != 0U)

3266 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3268 
h¥i
->
RxISR
 = 
SPI_RxISR_8BITCRC
;

3272 
	`SPI_Clo£Rx_ISR
(
h¥i
);

3274 
	}
}

3276 #ià(
USE_SPI_CRC
 != 0U)

3283 
	$SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

3286 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

3289 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3291 
	`SPI_Clo£Rx_ISR
(
h¥i
);

3292 
	}
}

3301 
	$SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3303 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èð(ušt16_t)(h¥i->
In¡ªû
->
DR
);

3304 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

3305 
h¥i
->
RxXãrCouÁ
--;

3307 #ià(
USE_SPI_CRC
 != 0U)

3309 ià((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

3311 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

3315 ià(
h¥i
->
RxXãrCouÁ
 == 0U)

3317 #ià(
USE_SPI_CRC
 != 0U)

3318 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3320 
h¥i
->
RxISR
 = 
SPI_RxISR_16BITCRC
;

3324 
	`SPI_Clo£Rx_ISR
(
h¥i
);

3326 
	}
}

3334 
	$SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3336 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
);

3337 
h¥i
->
pTxBuffPŒ
++;

3338 
h¥i
->
TxXãrCouÁ
--;

3340 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3342 #ià(
USE_SPI_CRC
 != 0U)

3343 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3346 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

3349 
	`SPI_Clo£Tx_ISR
(
h¥i
);

3351 
	}
}

3359 
	$SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

3362 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

3363 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

3364 
h¥i
->
TxXãrCouÁ
--;

3366 ià(
h¥i
->
TxXãrCouÁ
 == 0U)

3368 #ià(
USE_SPI_CRC
 != 0U)

3369 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3372 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

3375 
	`SPI_Clo£Tx_ISR
(
h¥i
);

3377 
	}
}

3389 
HAL_StusTy³Def
 
	$SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
S‹
,

3390 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3392 (
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
FÏg
è? 
SET
 : 
RESET
è!ð
S‹
)

3394 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

3396 ià(((
	`HAL_G‘Tick
(è- 
Tick¡¬t
è>ð
Timeout
) || (Timeout == 0U))

3403 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3405 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& ((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

3406 || (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES_RXONLY
)))

3409 
	`__HAL_SPI_DISABLE
(
h¥i
);

3413 ià(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

3415 
	`SPI_RESET_CRC
(
h¥i
);

3418 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3421 
	`__HAL_UNLOCK
(
h¥i
);

3423  
HAL_TIMEOUT
;

3428  
HAL_OK
;

3429 
	}
}

3439 
HAL_StusTy³Def
 
	$SPI_EndRxT¿n§ùiÚ
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3441 ià((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& ((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

3442 || (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES_RXONLY
)))

3445 
	`__HAL_SPI_DISABLE
(
h¥i
);

3449 ià(
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)

3451 ià(
h¥i
->
In™
.
DœeùiÚ
 !ð
SPI_DIRECTION_2LINES_RXONLY
)

3454 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3456 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3457  
HAL_TIMEOUT
;

3463 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3465 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3466  
HAL_TIMEOUT
;

3473 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3475 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3476  
HAL_TIMEOUT
;

3479  
HAL_OK
;

3480 
	}
}

3489 
HAL_StusTy³Def
 
	$SPI_EndRxTxT¿n§ùiÚ
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3492 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_BSY_FLAG_WORKAROUND_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000000U);

3494 ià(
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)

3497 ià(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3499 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3500  
HAL_TIMEOUT
;

3512 ià(
couÁ
 == 0U)

3516 
couÁ
--;

3517 } 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_BSY
è!ð
RESET
);

3520  
HAL_OK
;

3521 
	}
}

3529 
	$SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3531 
ušt32_t
 
tick¡¬t
;

3532 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3535 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3538 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

3543 ià(
couÁ
 == 0U)

3545 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3548 
couÁ
--;

3550 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3553 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

3555 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3559 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3561 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3564 #ià(
USE_SPI_CRC
 != 0U)

3566 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3568 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3569 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3570 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3572 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3573 
h¥i
->
	`E¼ÜC®lback
(hspi);

3575 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3581 ià(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3583 ià(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

3585 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3587 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3588 
h¥i
->
	`RxC¶tC®lback
(hspi);

3590 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3595 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3597 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3598 
h¥i
->
	`TxRxC¶tC®lback
(hspi);

3600 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

3606 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3608 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3609 
h¥i
->
	`E¼ÜC®lback
(hspi);

3611 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3614 #ià(
USE_SPI_CRC
 != 0U)

3617 
	}
}

3625 
	$SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3628 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3631 ià(
	`SPI_EndRxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
	`HAL_G‘Tick
()è!ð
HAL_OK
)

3633 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3637 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3639 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3641 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3643 #ià(
USE_SPI_CRC
 != 0U)

3645 ià(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3647 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3648 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3650 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3651 
h¥i
->
	`E¼ÜC®lback
(hspi);

3653 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3659 ià(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3662 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3663 
h¥i
->
	`RxC¶tC®lback
(hspi);

3665 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3671 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3672 
h¥i
->
	`E¼ÜC®lback
(hspi);

3674 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3677 #ià(
USE_SPI_CRC
 != 0U)

3680 
	}
}

3688 
	$SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3690 
ušt32_t
 
tick¡¬t
;

3691 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3694 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3699 ià(
couÁ
 == 0U)

3701 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3704 
couÁ
--;

3706 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3709 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

3712 ià(
	`SPI_EndRxTxT¿n§ùiÚ
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

3714 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3718 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3720 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3723 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3724 ià(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

3727 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3728 
h¥i
->
	`E¼ÜC®lback
(hspi);

3730 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3736 #ià(
USE_HAL_SPI_REGISTER_CALLBACKS
 == 1U)

3737 
h¥i
->
	`TxC¶tC®lback
(hspi);

3739 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

3742 
	}
}

3750 
	$SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3752 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3757 ià(
couÁ
 == 0U)

3759 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_ABORT
);

3762 
couÁ
--;

3764 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3767 
	`__HAL_SPI_DISABLE
(
h¥i
);

3770 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3773 
	`READ_REG
(
h¥i
->
In¡ªû
->
DR
);

3775 
h¥i
->
S‹
 = 
HAL_SPI_STATE_ABORT
;

3776 
	}
}

3784 
	$SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3787 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
));

3790 
	`__HAL_SPI_DISABLE
(
h¥i
);

3792 
h¥i
->
S‹
 = 
HAL_SPI_STATE_ABORT
;

3793 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c

178 
	~"¡m32f4xx_h®.h
"

189 #ifdeà
HAL_TIM_MODULE_ENABLED


199 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

200 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

201 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

202 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

203 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

204 
ušt32_t
 
TIM_ICFž‹r
);

205 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

206 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

207 
ušt32_t
 
TIM_ICFž‹r
);

208 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

209 
ušt32_t
 
TIM_ICFž‹r
);

210 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
IÅutTrigg”Sourû
);

211 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

212 
TIM_DMAP”iodEÏp£dH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

213 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

214 
TIM_DMATrigg”H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

215 
HAL_StusTy³Def
 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

216 
TIM_SÏveCÚfigTy³Def
 *
sSÏveCÚfig
);

257 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

260 ià(
htim
 =ð
NULL
)

262  
HAL_ERROR
;

266 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

267 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

268 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

269 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

271 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

274 
htim
->
Lock
 = 
HAL_UNLOCKED
;

276 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

278 
	`TIM_Re£tC®lback
(
htim
);

280 ià(
htim
->
Ba£_M¥In™C®lback
 =ð
NULL
)

282 
htim
->
Ba£_M¥In™C®lback
 = 
HAL_TIM_Ba£_M¥In™
;

285 
htim
->
	`Ba£_M¥In™C®lback
(htim);

288 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

293 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

296 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

299 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

301  
HAL_OK
;

302 
	}
}

309 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

312 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

314 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

317 
	`__HAL_TIM_DISABLE
(
htim
);

319 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

320 ià(
htim
->
Ba£_M¥DeIn™C®lback
 =ð
NULL
)

322 
htim
->
Ba£_M¥DeIn™C®lback
 = 
HAL_TIM_Ba£_M¥DeIn™
;

325 
htim
->
	`Ba£_M¥DeIn™C®lback
(htim);

328 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

332 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

335 
	`__HAL_UNLOCK
(
htim
);

337  
HAL_OK
;

338 
	}
}

345 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

348 
	`UNUSED
(
htim
);

353 
	}
}

360 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

363 
	`UNUSED
(
htim
);

368 
	}
}

376 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

378 
ušt32_t
 
tmpsmü
;

381 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

384 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

387 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

388 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

390 
	`__HAL_TIM_ENABLE
(
htim
);

394 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

397  
HAL_OK
;

398 
	}
}

405 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

408 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

411 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

414 
	`__HAL_TIM_DISABLE
(
htim
);

417 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

420  
HAL_OK
;

421 
	}
}

428 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

430 
ušt32_t
 
tmpsmü
;

433 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

436 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

439 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

440 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

442 
	`__HAL_TIM_ENABLE
(
htim
);

446  
HAL_OK
;

447 
	}
}

454 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

457 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

459 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

462 
	`__HAL_TIM_DISABLE
(
htim
);

465  
HAL_OK
;

466 
	}
}

475 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

477 
ušt32_t
 
tmpsmü
;

480 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

482 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

484  
HAL_BUSY
;

486 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

488 ià((
pD©a
 =ð
NULL
è&& (
L’gth
 > 0U))

490  
HAL_ERROR
;

494 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

503 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

504 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dH®fC¶t
;

507 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

510 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
è!ð
HAL_OK
)

512  
HAL_ERROR
;

516 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

519 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

520 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

522 
	`__HAL_TIM_ENABLE
(
htim
);

526  
HAL_OK
;

527 
	}
}

534 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

537 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

540 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

542 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

545 
	`__HAL_TIM_DISABLE
(
htim
);

548 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

551  
HAL_OK
;

552 
	}
}

589 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
)

592 ià(
htim
 =ð
NULL
)

594  
HAL_ERROR
;

598 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

599 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

600 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

601 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

603 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

606 
htim
->
Lock
 = 
HAL_UNLOCKED
;

608 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

610 
	`TIM_Re£tC®lback
(
htim
);

612 ià(
htim
->
OC_M¥In™C®lback
 =ð
NULL
)

614 
htim
->
OC_M¥In™C®lback
 = 
HAL_TIM_OC_M¥In™
;

617 
htim
->
	`OC_M¥In™C®lback
(htim);

620 
	`HAL_TIM_OC_M¥In™
(
htim
);

625 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

628 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

631 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

633  
HAL_OK
;

634 
	}
}

641 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

644 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

646 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

649 
	`__HAL_TIM_DISABLE
(
htim
);

651 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

652 ià(
htim
->
OC_M¥DeIn™C®lback
 =ð
NULL
)

654 
htim
->
OC_M¥DeIn™C®lback
 = 
HAL_TIM_OC_M¥DeIn™
;

657 
htim
->
	`OC_M¥DeIn™C®lback
(htim);

660 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

664 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

667 
	`__HAL_UNLOCK
(
htim
);

669  
HAL_OK
;

670 
	}
}

677 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

680 
	`UNUSED
(
htim
);

685 
	}
}

692 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

695 
	`UNUSED
(
htim
);

700 
	}
}

713 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

715 
ušt32_t
 
tmpsmü
;

718 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

721 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

723 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

726 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

730 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

731 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

733 
	`__HAL_TIM_ENABLE
(
htim
);

737  
HAL_OK
;

738 
	}
}

751 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

754 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

757 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

759 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

762 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

766 
	`__HAL_TIM_DISABLE
(
htim
);

769  
HAL_OK
;

770 
	}
}

783 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

785 
ušt32_t
 
tmpsmü
;

788 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

790 
ChªÃl
)

792 
TIM_CHANNEL_1
:

795 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

799 
TIM_CHANNEL_2
:

802 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

806 
TIM_CHANNEL_3
:

809 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

813 
TIM_CHANNEL_4
:

816 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

825 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

827 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

830 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

834 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

835 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

837 
	`__HAL_TIM_ENABLE
(
htim
);

841  
HAL_OK
;

842 
	}
}

855 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

858 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

860 
ChªÃl
)

862 
TIM_CHANNEL_1
:

865 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

869 
TIM_CHANNEL_2
:

872 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

876 
TIM_CHANNEL_3
:

879 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

883 
TIM_CHANNEL_4
:

886 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

895 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

897 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

900 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

904 
	`__HAL_TIM_DISABLE
(
htim
);

907  
HAL_OK
;

908 
	}
}

923 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

925 
ušt32_t
 
tmpsmü
;

928 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

930 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

932  
HAL_BUSY
;

934 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

936 ià((
pD©a
 =ð
NULL
è&& (
L’gth
 > 0U))

938  
HAL_ERROR
;

942 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

950 
ChªÃl
)

952 
TIM_CHANNEL_1
:

955 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

956 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

959 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

962 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
è!ð
HAL_OK
)

964  
HAL_ERROR
;

968 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

972 
TIM_CHANNEL_2
:

975 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

976 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

979 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

982 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
è!ð
HAL_OK
)

984  
HAL_ERROR
;

988 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

992 
TIM_CHANNEL_3
:

995 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

996 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

999 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1002 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
, 
L’gth
è!ð
HAL_OK
)

1004  
HAL_ERROR
;

1007 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1011 
TIM_CHANNEL_4
:

1014 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1015 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1018 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1021 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
è!ð
HAL_OK
)

1023  
HAL_ERROR
;

1026 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1035 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1037 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1040 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1044 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1045 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1047 
	`__HAL_TIM_ENABLE
(
htim
);

1051  
HAL_OK
;

1052 
	}
}

1065 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1068 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1070 
ChªÃl
)

1072 
TIM_CHANNEL_1
:

1075 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1076 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

1080 
TIM_CHANNEL_2
:

1083 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1084 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

1088 
TIM_CHANNEL_3
:

1091 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1092 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

1096 
TIM_CHANNEL_4
:

1099 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1100 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

1109 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1111 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1114 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1118 
	`__HAL_TIM_DISABLE
(
htim
);

1121 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1124  
HAL_OK
;

1125 
	}
}

1162 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

1165 ià(
htim
 =ð
NULL
)

1167  
HAL_ERROR
;

1171 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1172 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1173 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1174 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1176 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1179 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1181 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1183 
	`TIM_Re£tC®lback
(
htim
);

1185 ià(
htim
->
PWM_M¥In™C®lback
 =ð
NULL
)

1187 
htim
->
PWM_M¥In™C®lback
 = 
HAL_TIM_PWM_M¥In™
;

1190 
htim
->
	`PWM_M¥In™C®lback
(htim);

1193 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1198 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1201 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1204 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1206  
HAL_OK
;

1207 
	}
}

1214 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1217 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1219 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1222 
	`__HAL_TIM_DISABLE
(
htim
);

1224 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1225 ià(
htim
->
PWM_M¥DeIn™C®lback
 =ð
NULL
)

1227 
htim
->
PWM_M¥DeIn™C®lback
 = 
HAL_TIM_PWM_M¥DeIn™
;

1230 
htim
->
	`PWM_M¥DeIn™C®lback
(htim);

1233 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1237 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1240 
	`__HAL_UNLOCK
(
htim
);

1242  
HAL_OK
;

1243 
	}
}

1250 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1253 
	`UNUSED
(
htim
);

1258 
	}
}

1265 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1268 
	`UNUSED
(
htim
);

1273 
	}
}

1286 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1288 
ušt32_t
 
tmpsmü
;

1291 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1294 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1296 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1299 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1303 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1304 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1306 
	`__HAL_TIM_ENABLE
(
htim
);

1310  
HAL_OK
;

1311 
	}
}

1324 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1327 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1330 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1332 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1335 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1339 
	`__HAL_TIM_DISABLE
(
htim
);

1342 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1345  
HAL_OK
;

1346 
	}
}

1359 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1361 
ušt32_t
 
tmpsmü
;

1363 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1365 
ChªÃl
)

1367 
TIM_CHANNEL_1
:

1370 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1374 
TIM_CHANNEL_2
:

1377 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1381 
TIM_CHANNEL_3
:

1384 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1388 
TIM_CHANNEL_4
:

1391 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1400 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1402 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1405 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1409 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1410 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1412 
	`__HAL_TIM_ENABLE
(
htim
);

1416  
HAL_OK
;

1417 
	}
}

1430 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1433 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1435 
ChªÃl
)

1437 
TIM_CHANNEL_1
:

1440 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1444 
TIM_CHANNEL_2
:

1447 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1451 
TIM_CHANNEL_3
:

1454 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1458 
TIM_CHANNEL_4
:

1461 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1470 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1472 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1475 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1479 
	`__HAL_TIM_DISABLE
(
htim
);

1482  
HAL_OK
;

1483 
	}
}

1498 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1500 
ušt32_t
 
tmpsmü
;

1503 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1505 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1507  
HAL_BUSY
;

1509 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1511 ià((
pD©a
 =ð
NULL
è&& (
L’gth
 > 0U))

1513  
HAL_ERROR
;

1517 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1525 
ChªÃl
)

1527 
TIM_CHANNEL_1
:

1530 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1531 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1534 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1537 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
è!ð
HAL_OK
)

1539  
HAL_ERROR
;

1543 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1547 
TIM_CHANNEL_2
:

1550 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1551 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1554 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1557 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
è!ð
HAL_OK
)

1559  
HAL_ERROR
;

1562 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1566 
TIM_CHANNEL_3
:

1569 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1570 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1573 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1576 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
, 
L’gth
è!ð
HAL_OK
)

1578  
HAL_ERROR
;

1581 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1585 
TIM_CHANNEL_4
:

1588 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1589 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1592 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1595 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
è!ð
HAL_OK
)

1597  
HAL_ERROR
;

1600 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1609 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1611 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1614 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1618 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1619 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1621 
	`__HAL_TIM_ENABLE
(
htim
);

1625  
HAL_OK
;

1626 
	}
}

1639 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1642 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1644 
ChªÃl
)

1646 
TIM_CHANNEL_1
:

1649 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1650 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

1654 
TIM_CHANNEL_2
:

1657 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1658 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

1662 
TIM_CHANNEL_3
:

1665 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1666 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

1670 
TIM_CHANNEL_4
:

1673 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1674 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

1683 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1685 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1688 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1692 
	`__HAL_TIM_DISABLE
(
htim
);

1695 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1698  
HAL_OK
;

1699 
	}
}

1736 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1739 ià(
htim
 =ð
NULL
)

1741  
HAL_ERROR
;

1745 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1746 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1747 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1748 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1750 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1753 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1755 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1757 
	`TIM_Re£tC®lback
(
htim
);

1759 ià(
htim
->
IC_M¥In™C®lback
 =ð
NULL
)

1761 
htim
->
IC_M¥In™C®lback
 = 
HAL_TIM_IC_M¥In™
;

1764 
htim
->
	`IC_M¥In™C®lback
(htim);

1767 
	`HAL_TIM_IC_M¥In™
(
htim
);

1772 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1775 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1778 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1780  
HAL_OK
;

1781 
	}
}

1788 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1791 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1793 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1796 
	`__HAL_TIM_DISABLE
(
htim
);

1798 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1799 ià(
htim
->
IC_M¥DeIn™C®lback
 =ð
NULL
)

1801 
htim
->
IC_M¥DeIn™C®lback
 = 
HAL_TIM_IC_M¥DeIn™
;

1804 
htim
->
	`IC_M¥DeIn™C®lback
(htim);

1807 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1811 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1814 
	`__HAL_UNLOCK
(
htim
);

1816  
HAL_OK
;

1817 
	}
}

1824 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1827 
	`UNUSED
(
htim
);

1832 
	}
}

1839 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1842 
	`UNUSED
(
htim
);

1847 
	}
}

1860 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1862 
ušt32_t
 
tmpsmü
;

1865 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1868 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1871 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1872 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1874 
	`__HAL_TIM_ENABLE
(
htim
);

1878  
HAL_OK
;

1879 
	}
}

1892 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1895 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1898 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1901 
	`__HAL_TIM_DISABLE
(
htim
);

1904  
HAL_OK
;

1905 
	}
}

1918 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1920 
ušt32_t
 
tmpsmü
;

1923 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1925 
ChªÃl
)

1927 
TIM_CHANNEL_1
:

1930 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1934 
TIM_CHANNEL_2
:

1937 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1941 
TIM_CHANNEL_3
:

1944 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1948 
TIM_CHANNEL_4
:

1951 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1959 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1962 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1963 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1965 
	`__HAL_TIM_ENABLE
(
htim
);

1969  
HAL_OK
;

1970 
	}
}

1983 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1986 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1988 
ChªÃl
)

1990 
TIM_CHANNEL_1
:

1993 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1997 
TIM_CHANNEL_2
:

2000 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2004 
TIM_CHANNEL_3
:

2007 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

2011 
TIM_CHANNEL_4
:

2014 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

2023 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

2026 
	`__HAL_TIM_DISABLE
(
htim
);

2029  
HAL_OK
;

2030 
	}
}

2045 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

2047 
ušt32_t
 
tmpsmü
;

2050 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

2051 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2053 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2055  
HAL_BUSY
;

2057 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2059 ià((
pD©a
 =ð
NULL
è&& (
L’gth
 > 0U))

2061  
HAL_ERROR
;

2065 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2073 
ChªÃl
)

2075 
TIM_CHANNEL_1
:

2078 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2079 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

2082 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2085 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
è!ð
HAL_OK
)

2087  
HAL_ERROR
;

2090 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2094 
TIM_CHANNEL_2
:

2097 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2098 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

2101 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2104 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
è!ð
HAL_OK
)

2106  
HAL_ERROR
;

2109 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2113 
TIM_CHANNEL_3
:

2116 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2117 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

2120 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2123 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
è!ð
HAL_OK
)

2125  
HAL_ERROR
;

2128 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

2132 
TIM_CHANNEL_4
:

2135 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2136 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

2139 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2142 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
è!ð
HAL_OK
)

2144  
HAL_ERROR
;

2147 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

2156 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

2159 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

2160 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

2162 
	`__HAL_TIM_ENABLE
(
htim
);

2166  
HAL_OK
;

2167 
	}
}

2180 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2183 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

2184 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2186 
ChªÃl
)

2188 
TIM_CHANNEL_1
:

2191 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2192 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

2196 
TIM_CHANNEL_2
:

2199 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2200 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

2204 
TIM_CHANNEL_3
:

2207 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

2208 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

2212 
TIM_CHANNEL_4
:

2215 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

2216 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

2225 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

2228 
	`__HAL_TIM_DISABLE
(
htim
);

2231 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2234  
HAL_OK
;

2235 
	}
}

2275 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

2278 ià(
htim
 =ð
NULL
)

2280  
HAL_ERROR
;

2284 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2285 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2286 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2287 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

2288 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

2290 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2293 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2295 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

2297 
	`TIM_Re£tC®lback
(
htim
);

2299 ià(
htim
->
OÃPul£_M¥In™C®lback
 =ð
NULL
)

2301 
htim
->
OÃPul£_M¥In™C®lback
 = 
HAL_TIM_OÃPul£_M¥In™
;

2304 
htim
->
	`OÃPul£_M¥In™C®lback
(htim);

2307 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

2312 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2315 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2318 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2321 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2324 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2326  
HAL_OK
;

2327 
	}
}

2334 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2337 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2339 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2342 
	`__HAL_TIM_DISABLE
(
htim
);

2344 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

2345 ià(
htim
->
OÃPul£_M¥DeIn™C®lback
 =ð
NULL
)

2347 
htim
->
OÃPul£_M¥DeIn™C®lback
 = 
HAL_TIM_OÃPul£_M¥DeIn™
;

2350 
htim
->
	`OÃPul£_M¥DeIn™C®lback
(htim);

2353 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2357 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2360 
	`__HAL_UNLOCK
(
htim
);

2362  
HAL_OK
;

2363 
	}
}

2370 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2373 
	`UNUSED
(
htim
);

2378 
	}
}

2385 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2388 
	`UNUSED
(
htim
);

2393 
	}
}

2404 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2407 
	`UNUSED
(
OuutChªÃl
);

2418 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2419 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2421 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2424 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2428  
HAL_OK
;

2429 
	}
}

2440 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2443 
	`UNUSED
(
OuutChªÃl
);

2451 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2452 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2454 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2457 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2461 
	`__HAL_TIM_DISABLE
(
htim
);

2464  
HAL_OK
;

2465 
	}
}

2476 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2479 
	`UNUSED
(
OuutChªÃl
);

2491 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2494 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2496 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2497 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2499 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2502 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2506  
HAL_OK
;

2507 
	}
}

2518 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2521 
	`UNUSED
(
OuutChªÃl
);

2524 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2527 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2534 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2535 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2537 ià(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2540 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2544 
	`__HAL_TIM_DISABLE
(
htim
);

2547  
HAL_OK
;

2548 
	}
}

2588 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
 *
sCÚfig
)

2590 
ušt32_t
 
tmpsmü
;

2591 
ušt32_t
 
tmpccmr1
;

2592 
ušt32_t
 
tmpcûr
;

2595 ià(
htim
 =ð
NULL
)

2597  
HAL_ERROR
;

2601 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2602 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2603 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

2604 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2605 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2606 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2607 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2608 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2609 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2610 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2611 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2612 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2613 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2615 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2618 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2620 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

2622 
	`TIM_Re£tC®lback
(
htim
);

2624 ià(
htim
->
Encod”_M¥In™C®lback
 =ð
NULL
)

2626 
htim
->
Encod”_M¥In™C®lback
 = 
HAL_TIM_Encod”_M¥In™
;

2629 
htim
->
	`Encod”_M¥In™C®lback
(htim);

2632 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2637 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2640 
htim
->
In¡ªû
->
SMCR
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_ECE
);

2643 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2646 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2649 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2652 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2655 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2658 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2659 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2662 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2663 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2664 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2665 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2668 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2669 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2670 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2673 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2676 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2679 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2682 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2684  
HAL_OK
;

2685 
	}
}

2693 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2696 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2698 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2701 
	`__HAL_TIM_DISABLE
(
htim
);

2703 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

2704 ià(
htim
->
Encod”_M¥DeIn™C®lback
 =ð
NULL
)

2706 
htim
->
Encod”_M¥DeIn™C®lback
 = 
HAL_TIM_Encod”_M¥DeIn™
;

2709 
htim
->
	`Encod”_M¥DeIn™C®lback
(htim);

2712 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2716 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2719 
	`__HAL_UNLOCK
(
htim
);

2721  
HAL_OK
;

2722 
	}
}

2729 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2732 
	`UNUSED
(
htim
);

2737 
	}
}

2744 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2747 
	`UNUSED
(
htim
);

2752 
	}
}

2764 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2767 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2770 
ChªÃl
)

2772 
TIM_CHANNEL_1
:

2774 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2778 
TIM_CHANNEL_2
:

2780 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2786 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2787 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2792 
	`__HAL_TIM_ENABLE
(
htim
);

2795  
HAL_OK
;

2796 
	}
}

2808 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2811 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2815 
ChªÃl
)

2817 
TIM_CHANNEL_1
:

2819 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2823 
TIM_CHANNEL_2
:

2825 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2831 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2832 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2838 
	`__HAL_TIM_DISABLE
(
htim
);

2841  
HAL_OK
;

2842 
	}
}

2854 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2857 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2861 
ChªÃl
)

2863 
TIM_CHANNEL_1
:

2865 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2866 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2870 
TIM_CHANNEL_2
:

2872 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2873 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2879 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2880 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2881 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2882 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2888 
	`__HAL_TIM_ENABLE
(
htim
);

2891  
HAL_OK
;

2892 
	}
}

2904 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2907 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2911 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2913 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2916 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2918 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2920 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2923 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2927 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2928 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2931 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2932 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2936 
	`__HAL_TIM_DISABLE
(
htim
);

2939 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2942  
HAL_OK
;

2943 
	}
}

2958 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2961 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2963 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2965  
HAL_BUSY
;

2967 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2969 ià((((
pD©a1
 =ð
NULL
è|| (
pD©a2
 =ðNULL))è&& (
L’gth
 > 0U))

2971  
HAL_ERROR
;

2975 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2983 
ChªÃl
)

2985 
TIM_CHANNEL_1
:

2988 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2989 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

2992 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2995 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
è!ð
HAL_OK
)

2997  
HAL_ERROR
;

3000 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

3003 
	`__HAL_TIM_ENABLE
(
htim
);

3006 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

3010 
TIM_CHANNEL_2
:

3013 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3014 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

3017 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

3019 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
è!ð
HAL_OK
)

3021  
HAL_ERROR
;

3024 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

3027 
	`__HAL_TIM_ENABLE
(
htim
);

3030 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

3034 
TIM_CHANNEL_ALL
:

3037 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3038 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

3041 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3044 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
è!ð
HAL_OK
)

3046  
HAL_ERROR
;

3050 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3051 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

3054 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3057 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
è!ð
HAL_OK
)

3059  
HAL_ERROR
;

3062 
	`__HAL_TIM_ENABLE
(
htim
);

3065 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

3066 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

3069 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

3071 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

3079  
HAL_OK
;

3080 
	}
}

3092 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

3095 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

3099 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3101 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

3104 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

3105 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3107 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3109 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

3112 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

3113 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3117 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

3118 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

3121 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

3122 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

3123 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3124 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3128 
	`__HAL_TIM_DISABLE
(
htim
);

3131 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3134  
HAL_OK
;

3135 
	}
}

3158 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

3161 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

3163 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!ð
RESET
)

3166 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

3167 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

3170 ià((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

3172 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3173 
htim
->
	`IC_C­tu»C®lback
(htim);

3175 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

3181 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3182 
htim
->
	`OC_D–ayEÏp£dC®lback
(htim);

3183 
htim
->
	`PWM_Pul£FšishedC®lback
(htim);

3185 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

3186 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

3189 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

3194 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

3196 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!ð
RESET
)

3198 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

3199 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

3201 ià((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

3203 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3204 
htim
->
	`IC_C­tu»C®lback
(htim);

3206 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

3212 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3213 
htim
->
	`OC_D–ayEÏp£dC®lback
(htim);

3214 
htim
->
	`PWM_Pul£FšishedC®lback
(htim);

3216 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

3217 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

3220 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

3224 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

3226 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!ð
RESET
)

3228 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

3229 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

3231 ià((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

3233 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3234 
htim
->
	`IC_C­tu»C®lback
(htim);

3236 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

3242 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3243 
htim
->
	`OC_D–ayEÏp£dC®lback
(htim);

3244 
htim
->
	`PWM_Pul£FšishedC®lback
(htim);

3246 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

3247 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

3250 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

3254 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

3256 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!ð
RESET
)

3258 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

3259 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

3261 ià((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

3263 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3264 
htim
->
	`IC_C­tu»C®lback
(htim);

3266 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

3272 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3273 
htim
->
	`OC_D–ayEÏp£dC®lback
(htim);

3274 
htim
->
	`PWM_Pul£FšishedC®lback
(htim);

3276 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

3277 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

3280 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

3284 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

3286 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!ð
RESET
)

3288 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

3289 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3290 
htim
->
	`P”iodEÏp£dC®lback
(htim);

3292 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

3297 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

3299 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!ð
RESET
)

3301 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

3302 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3303 
htim
->
	`B»akC®lback
(htim);

3305 
	`HAL_TIMEx_B»akC®lback
(
htim
);

3310 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

3312 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!ð
RESET
)

3314 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

3315 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3316 
htim
->
	`Trigg”C®lback
(htim);

3318 
	`HAL_TIM_Trigg”C®lback
(
htim
);

3323 ià(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

3325 ià(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!ð
RESET
)

3327 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

3328 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

3329 
htim
->
	`CommutiÚC®lback
(htim);

3331 
	`HAL_TIMEx_CommutC®lback
(
htim
);

3335 
	}
}

3373 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
,

3374 
TIM_OC_In™Ty³Def
 *
sCÚfig
,

3375 
ušt32_t
 
ChªÃl
)

3378 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3379 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

3380 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3383 
	`__HAL_LOCK
(
htim
);

3385 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3387 
ChªÃl
)

3389 
TIM_CHANNEL_1
:

3392 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3395 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3399 
TIM_CHANNEL_2
:

3402 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3405 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3409 
TIM_CHANNEL_3
:

3412 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3415 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3419 
TIM_CHANNEL_4
:

3422 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3425 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3433 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3435 
	`__HAL_UNLOCK
(
htim
);

3437  
HAL_OK
;

3438 
	}
}

3453 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
 *
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3456 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3457 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3458 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3459 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3460 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3463 
	`__HAL_LOCK
(
htim
);

3465 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3467 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3470 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3471 
sCÚfig
->
ICPÞ¬™y
,

3472 
sCÚfig
->
ICS–eùiÚ
,

3473 
sCÚfig
->
ICFž‹r
);

3476 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3479 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3481 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3484 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3486 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3487 
sCÚfig
->
ICPÞ¬™y
,

3488 
sCÚfig
->
ICS–eùiÚ
,

3489 
sCÚfig
->
ICFž‹r
);

3492 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3495 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3497 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3500 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3502 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3503 
sCÚfig
->
ICPÞ¬™y
,

3504 
sCÚfig
->
ICS–eùiÚ
,

3505 
sCÚfig
->
ICFž‹r
);

3508 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3511 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3516 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3518 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3519 
sCÚfig
->
ICPÞ¬™y
,

3520 
sCÚfig
->
ICS–eùiÚ
,

3521 
sCÚfig
->
ICFž‹r
);

3524 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3527 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3530 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3532 
	`__HAL_UNLOCK
(
htim
);

3534  
HAL_OK
;

3535 
	}
}

3550 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
,

3551 
TIM_OC_In™Ty³Def
 *
sCÚfig
,

3552 
ušt32_t
 
ChªÃl
)

3555 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3556 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3557 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3558 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3561 
	`__HAL_LOCK
(
htim
);

3563 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3565 
ChªÃl
)

3567 
TIM_CHANNEL_1
:

3570 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3573 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3576 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3579 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3580 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3584 
TIM_CHANNEL_2
:

3587 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3590 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3593 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3596 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3597 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3601 
TIM_CHANNEL_3
:

3604 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3607 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3610 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3613 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3614 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3618 
TIM_CHANNEL_4
:

3621 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3624 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3627 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3630 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3631 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3639 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3641 
	`__HAL_UNLOCK
(
htim
);

3643  
HAL_OK
;

3644 
	}
}

3661 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
 *
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3663 
TIM_OC_In™Ty³Def
 
‹mp1
;

3666 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3667 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3669 ià(
OuutChªÃl
 !ð
IÅutChªÃl
)

3672 
	`__HAL_LOCK
(
htim
);

3674 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3677 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3678 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3679 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3680 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3681 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3682 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3684 
OuutChªÃl
)

3686 
TIM_CHANNEL_1
:

3688 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3690 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3693 
TIM_CHANNEL_2
:

3695 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3697 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3704 
IÅutChªÃl
)

3706 
TIM_CHANNEL_1
:

3708 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3710 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3711 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3714 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3717 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3718 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3721 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3722 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3725 
TIM_CHANNEL_2
:

3727 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3729 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3730 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3733 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3736 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3737 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3740 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3741 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3749 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3751 
	`__HAL_UNLOCK
(
htim
);

3753  
HAL_OK
;

3757  
HAL_ERROR
;

3759 
	}
}

3799 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3800 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3803 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3804 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3805 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3806 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3808 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3810  
HAL_BUSY
;

3812 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3814 ià((
Bur¡Bufãr
 =ð
NULL
è&& (
Bur¡L’gth
 > 0U))

3816  
HAL_ERROR
;

3820 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3827 
Bur¡Reque¡Src
)

3829 
TIM_DMA_UPDATE
:

3832 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3833 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dH®fC¶t
;

3836 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3839 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3841  
HAL_ERROR
;

3845 
TIM_DMA_CC1
:

3848 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3849 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

3852 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3855 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3857  
HAL_ERROR
;

3861 
TIM_DMA_CC2
:

3864 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3865 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

3868 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3871 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3873  
HAL_ERROR
;

3877 
TIM_DMA_CC3
:

3880 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3881 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

3884 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3887 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3889  
HAL_ERROR
;

3893 
TIM_DMA_CC4
:

3896 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3897 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

3900 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3903 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3905  
HAL_ERROR
;

3909 
TIM_DMA_COM
:

3912 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3913 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrH®fC¶tC®lback
 = 
TIMEx_DMACommutiÚH®fC¶t
;

3916 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3919 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3921  
HAL_ERROR
;

3925 
TIM_DMA_TRIGGER
:

3928 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3929 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrH®fC¶tC®lback
 = 
TIM_DMATrigg”H®fC¶t
;

3932 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3935 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

3937  
HAL_ERROR
;

3945 
htim
->
In¡ªû
->
DCR
 = (
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
);

3948 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3950 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3953  
HAL_OK
;

3954 
	}
}

3962 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3964 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

3966 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3969 
Bur¡Reque¡Src
)

3971 
TIM_DMA_UPDATE
:

3973 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3976 
TIM_DMA_CC1
:

3978 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3981 
TIM_DMA_CC2
:

3983 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3986 
TIM_DMA_CC3
:

3988 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3991 
TIM_DMA_CC4
:

3993 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3996 
TIM_DMA_COM
:

3998 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

4001 
TIM_DMA_TRIGGER
:

4003 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

4010 ià(
HAL_OK
 =ð
¡©us
)

4013 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

4017  
¡©us
;

4018 
	}
}

4058 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

4059 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

4062 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

4063 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

4064 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

4065 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

4067 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

4069  
HAL_BUSY
;

4071 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

4073 ià((
Bur¡Bufãr
 =ð
NULL
è&& (
Bur¡L’gth
 > 0U))

4075  
HAL_ERROR
;

4079 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4086 
Bur¡Reque¡Src
)

4088 
TIM_DMA_UPDATE
:

4091 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

4092 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dH®fC¶t
;

4095 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4098 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4100  
HAL_ERROR
;

4104 
TIM_DMA_CC1
:

4107 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

4108 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

4111 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4114 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4116  
HAL_ERROR
;

4120 
TIM_DMA_CC2
:

4123 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

4124 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

4127 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4130 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4132  
HAL_ERROR
;

4136 
TIM_DMA_CC3
:

4139 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

4140 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

4143 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4146 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4148  
HAL_ERROR
;

4152 
TIM_DMA_CC4
:

4155 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

4156 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

4159 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4162 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4164  
HAL_ERROR
;

4168 
TIM_DMA_COM
:

4171 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

4172 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrH®fC¶tC®lback
 = 
TIMEx_DMACommutiÚH®fC¶t
;

4175 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4178 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4180  
HAL_ERROR
;

4184 
TIM_DMA_TRIGGER
:

4187 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

4188 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrH®fC¶tC®lback
 = 
TIM_DMATrigg”H®fC¶t
;

4191 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

4194 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
è>> 8Uè+ 1Uè!ð
HAL_OK
)

4196  
HAL_ERROR
;

4205 
htim
->
In¡ªû
->
DCR
 = (
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
);

4208 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

4210 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4213  
HAL_OK
;

4214 
	}
}

4222 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

4224 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

4226 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

4229 
Bur¡Reque¡Src
)

4231 
TIM_DMA_UPDATE
:

4233 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

4236 
TIM_DMA_CC1
:

4238 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

4241 
TIM_DMA_CC2
:

4243 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

4246 
TIM_DMA_CC3
:

4248 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

4251 
TIM_DMA_CC4
:

4253 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

4256 
TIM_DMA_COM
:

4258 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

4261 
TIM_DMA_TRIGGER
:

4263 
¡©us
 = 
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

4270 ià(
HAL_OK
 =ð
¡©us
)

4273 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

4277  
¡©us
;

4278 
	}
}

4300 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

4303 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

4304 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

4307 
	`__HAL_LOCK
(
htim
);

4310 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4313 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

4316 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4318 
	`__HAL_UNLOCK
(
htim
);

4321  
HAL_OK
;

4322 
	}
}

4337 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
,

4338 
TIM_CË¬IÅutCÚfigTy³Def
 *
sCË¬IÅutCÚfig
,

4339 
ušt32_t
 
ChªÃl
)

4342 
	`as£¹_·¿m
(
	`IS_TIM_OCXREF_CLEAR_INSTANCE
(
htim
->
In¡ªû
));

4343 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

4346 
	`__HAL_LOCK
(
htim
);

4348 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4350 
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
)

4352 
TIM_CLEARINPUTSOURCE_NONE
:

4355 
	`CLEAR_BIT
(
htim
->
In¡ªû
->
SMCR
, (
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
));

4359 
TIM_CLEARINPUTSOURCE_ETR
:

4362 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

4363 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

4364 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

4367 ià(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
 !ð
TIM_CLEARINPUTPRESCALER_DIV1
)

4369 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4370 
	`__HAL_UNLOCK
(
htim
);

4371  
HAL_ERROR
;

4374 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4375 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

4376 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

4377 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

4385 
ChªÃl
)

4387 
TIM_CHANNEL_1
:

4389 ià(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð(
ušt32_t
)
DISABLE
)

4392 
	`SET_BIT
(
htim
->
In¡ªû
->
CCMR1
, 
TIM_CCMR1_OC1CE
);

4397 
	`CLEAR_BIT
(
htim
->
In¡ªû
->
CCMR1
, 
TIM_CCMR1_OC1CE
);

4401 
TIM_CHANNEL_2
:

4403 ià(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð(
ušt32_t
)
DISABLE
)

4406 
	`SET_BIT
(
htim
->
In¡ªû
->
CCMR1
, 
TIM_CCMR1_OC2CE
);

4411 
	`CLEAR_BIT
(
htim
->
In¡ªû
->
CCMR1
, 
TIM_CCMR1_OC2CE
);

4415 
TIM_CHANNEL_3
:

4417 ià(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð(
ušt32_t
)
DISABLE
)

4420 
	`SET_BIT
(
htim
->
In¡ªû
->
CCMR2
, 
TIM_CCMR2_OC3CE
);

4425 
	`CLEAR_BIT
(
htim
->
In¡ªû
->
CCMR2
, 
TIM_CCMR2_OC3CE
);

4429 
TIM_CHANNEL_4
:

4431 ià(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð(
ušt32_t
)
DISABLE
)

4434 
	`SET_BIT
(
htim
->
In¡ªû
->
CCMR2
, 
TIM_CCMR2_OC4CE
);

4439 
	`CLEAR_BIT
(
htim
->
In¡ªû
->
CCMR2
, 
TIM_CCMR2_OC4CE
);

4447 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4449 
	`__HAL_UNLOCK
(
htim
);

4451  
HAL_OK
;

4452 
	}
}

4461 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 *
sClockSourûCÚfig
)

4463 
ušt32_t
 
tmpsmü
;

4466 
	`__HAL_LOCK
(
htim
);

4468 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4471 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

4474 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4475 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

4476 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

4477 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4479 
sClockSourûCÚfig
->
ClockSourû
)

4481 
TIM_CLOCKSOURCE_INTERNAL
:

4483 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

4487 
TIM_CLOCKSOURCE_ETRMODE1
:

4490 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

4493 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

4494 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4495 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4498 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4499 
sClockSourûCÚfig
->
ClockP»sÿËr
,

4500 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4501 
sClockSourûCÚfig
->
ClockFž‹r
);

4504 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4505 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

4507 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4511 
TIM_CLOCKSOURCE_ETRMODE2
:

4514 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
htim
->
In¡ªû
));

4517 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

4518 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4519 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4522 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4523 
sClockSourûCÚfig
->
ClockP»sÿËr
,

4524 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4525 
sClockSourûCÚfig
->
ClockFž‹r
);

4527 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

4531 
TIM_CLOCKSOURCE_TI1
:

4534 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4537 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4538 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4540 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4541 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4542 
sClockSourûCÚfig
->
ClockFž‹r
);

4543 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

4547 
TIM_CLOCKSOURCE_TI2
:

4550 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4553 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4554 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4556 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4557 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4558 
sClockSourûCÚfig
->
ClockFž‹r
);

4559 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4563 
TIM_CLOCKSOURCE_TI1ED
:

4566 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4569 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4570 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4572 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4573 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4574 
sClockSourûCÚfig
->
ClockFž‹r
);

4575 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4579 
TIM_CLOCKSOURCE_ITR0
:

4580 
TIM_CLOCKSOURCE_ITR1
:

4581 
TIM_CLOCKSOURCE_ITR2
:

4582 
TIM_CLOCKSOURCE_ITR3
:

4585 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4587 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
sClockSourûCÚfig
->
ClockSourû
);

4594 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4596 
	`__HAL_UNLOCK
(
htim
);

4598  
HAL_OK
;

4599 
	}
}

4613 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4615 
ušt32_t
 
tmpü2
;

4618 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4619 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4622 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4625 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4628 
tmpü2
 |ð
TI1_S–eùiÚ
;

4631 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4633  
HAL_OK
;

4634 
	}
}

4645 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchro
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 *
sSÏveCÚfig
)

4648 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4649 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4650 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4652 
	`__HAL_LOCK
(
htim
);

4654 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4656 if(
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
è!ð
HAL_OK
)

4658 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4659 
	`__HAL_UNLOCK
(
htim
);

4660  
HAL_ERROR
;

4664 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4667 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4669 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4671 
	`__HAL_UNLOCK
(
htim
);

4673  
HAL_OK
;

4674 
	}
}

4685 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchro_IT
(
TIM_HªdËTy³Def
 *
htim
,

4686 
TIM_SÏveCÚfigTy³Def
 *
sSÏveCÚfig
)

4689 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4690 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4691 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4693 
	`__HAL_LOCK
(
htim
);

4695 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4697 if(
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
è!ð
HAL_OK
)

4699 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4700 
	`__HAL_UNLOCK
(
htim
);

4701  
HAL_ERROR
;

4705 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4708 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4710 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4712 
	`__HAL_UNLOCK
(
htim
);

4714  
HAL_OK
;

4715 
	}
}

4728 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4730 
ušt32_t
 
tm´eg
 = 0U;

4732 
ChªÃl
)

4734 
TIM_CHANNEL_1
:

4737 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4740 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4744 
TIM_CHANNEL_2
:

4747 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4750 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4755 
TIM_CHANNEL_3
:

4758 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4761 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4766 
TIM_CHANNEL_4
:

4769 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4772 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4781  
tm´eg
;

4782 
	}
}

4812 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4815 
	`UNUSED
(
htim
);

4820 
	}
}

4827 
__w—k
 
	$HAL_TIM_P”iodEÏp£dH®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4830 
	`UNUSED
(
htim
);

4835 
	}
}

4842 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4845 
	`UNUSED
(
htim
);

4850 
	}
}

4857 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4860 
	`UNUSED
(
htim
);

4865 
	}
}

4872 
__w—k
 
	$HAL_TIM_IC_C­tu»H®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4875 
	`UNUSED
(
htim
);

4880 
	}
}

4887 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4890 
	`UNUSED
(
htim
);

4895 
	}
}

4902 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedH®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4905 
	`UNUSED
(
htim
);

4910 
	}
}

4917 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4920 
	`UNUSED
(
htim
);

4925 
	}
}

4932 
__w—k
 
	$HAL_TIM_Trigg”H®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4935 
	`UNUSED
(
htim
);

4940 
	}
}

4947 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4950 
	`UNUSED
(
htim
);

4955 
	}
}

4957 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

4993 
HAL_StusTy³Def
 
	$HAL_TIM_Regi¡”C®lback
(
TIM_HªdËTy³Def
 *
htim
, 
HAL_TIM_C®lbackIDTy³Def
 
C®lbackID
, 
pTIM_C®lbackTy³Def
 
pC®lback
)

4995 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

4997 ià(
pC®lback
 =ð
NULL
)

4999  
HAL_ERROR
;

5002 
	`__HAL_LOCK
(
htim
);

5004 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
)

5006 
C®lbackID
)

5008 
HAL_TIM_BASE_MSPINIT_CB_ID
 :

5009 
htim
->
Ba£_M¥In™C®lback
 = 
pC®lback
;

5012 
HAL_TIM_BASE_MSPDEINIT_CB_ID
 :

5013 
htim
->
Ba£_M¥DeIn™C®lback
 = 
pC®lback
;

5016 
HAL_TIM_IC_MSPINIT_CB_ID
 :

5017 
htim
->
IC_M¥In™C®lback
 = 
pC®lback
;

5020 
HAL_TIM_IC_MSPDEINIT_CB_ID
 :

5021 
htim
->
IC_M¥DeIn™C®lback
 = 
pC®lback
;

5024 
HAL_TIM_OC_MSPINIT_CB_ID
 :

5025 
htim
->
OC_M¥In™C®lback
 = 
pC®lback
;

5028 
HAL_TIM_OC_MSPDEINIT_CB_ID
 :

5029 
htim
->
OC_M¥DeIn™C®lback
 = 
pC®lback
;

5032 
HAL_TIM_PWM_MSPINIT_CB_ID
 :

5033 
htim
->
PWM_M¥In™C®lback
 = 
pC®lback
;

5036 
HAL_TIM_PWM_MSPDEINIT_CB_ID
 :

5037 
htim
->
PWM_M¥DeIn™C®lback
 = 
pC®lback
;

5040 
HAL_TIM_ONE_PULSE_MSPINIT_CB_ID
 :

5041 
htim
->
OÃPul£_M¥In™C®lback
 = 
pC®lback
;

5044 
HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID
 :

5045 
htim
->
OÃPul£_M¥DeIn™C®lback
 = 
pC®lback
;

5048 
HAL_TIM_ENCODER_MSPINIT_CB_ID
 :

5049 
htim
->
Encod”_M¥In™C®lback
 = 
pC®lback
;

5052 
HAL_TIM_ENCODER_MSPDEINIT_CB_ID
 :

5053 
htim
->
Encod”_M¥DeIn™C®lback
 = 
pC®lback
;

5056 
HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID
 :

5057 
htim
->
H®lS’sÜ_M¥In™C®lback
 = 
pC®lback
;

5060 
HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID
 :

5061 
htim
->
H®lS’sÜ_M¥DeIn™C®lback
 = 
pC®lback
;

5064 
HAL_TIM_PERIOD_ELAPSED_CB_ID
 :

5065 
htim
->
P”iodEÏp£dC®lback
 = 
pC®lback
;

5068 
HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID
 :

5069 
htim
->
P”iodEÏp£dH®fC¶tC®lback
 = 
pC®lback
;

5072 
HAL_TIM_TRIGGER_CB_ID
 :

5073 
htim
->
Trigg”C®lback
 = 
pC®lback
;

5076 
HAL_TIM_TRIGGER_HALF_CB_ID
 :

5077 
htim
->
Trigg”H®fC¶tC®lback
 = 
pC®lback
;

5080 
HAL_TIM_IC_CAPTURE_CB_ID
 :

5081 
htim
->
IC_C­tu»C®lback
 = 
pC®lback
;

5084 
HAL_TIM_IC_CAPTURE_HALF_CB_ID
 :

5085 
htim
->
IC_C­tu»H®fC¶tC®lback
 = 
pC®lback
;

5088 
HAL_TIM_OC_DELAY_ELAPSED_CB_ID
 :

5089 
htim
->
OC_D–ayEÏp£dC®lback
 = 
pC®lback
;

5092 
HAL_TIM_PWM_PULSE_FINISHED_CB_ID
 :

5093 
htim
->
PWM_Pul£FšishedC®lback
 = 
pC®lback
;

5096 
HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID
 :

5097 
htim
->
PWM_Pul£FšishedH®fC¶tC®lback
 = 
pC®lback
;

5100 
HAL_TIM_ERROR_CB_ID
 :

5101 
htim
->
E¼ÜC®lback
 = 
pC®lback
;

5104 
HAL_TIM_COMMUTATION_CB_ID
 :

5105 
htim
->
CommutiÚC®lback
 = 
pC®lback
;

5108 
HAL_TIM_COMMUTATION_HALF_CB_ID
 :

5109 
htim
->
CommutiÚH®fC¶tC®lback
 = 
pC®lback
;

5112 
HAL_TIM_BREAK_CB_ID
 :

5113 
htim
->
B»akC®lback
 = 
pC®lback
;

5118 
¡©us
 = 
HAL_ERROR
;

5122 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

5124 
C®lbackID
)

5126 
HAL_TIM_BASE_MSPINIT_CB_ID
 :

5127 
htim
->
Ba£_M¥In™C®lback
 = 
pC®lback
;

5130 
HAL_TIM_BASE_MSPDEINIT_CB_ID
 :

5131 
htim
->
Ba£_M¥DeIn™C®lback
 = 
pC®lback
;

5134 
HAL_TIM_IC_MSPINIT_CB_ID
 :

5135 
htim
->
IC_M¥In™C®lback
 = 
pC®lback
;

5138 
HAL_TIM_IC_MSPDEINIT_CB_ID
 :

5139 
htim
->
IC_M¥DeIn™C®lback
 = 
pC®lback
;

5142 
HAL_TIM_OC_MSPINIT_CB_ID
 :

5143 
htim
->
OC_M¥In™C®lback
 = 
pC®lback
;

5146 
HAL_TIM_OC_MSPDEINIT_CB_ID
 :

5147 
htim
->
OC_M¥DeIn™C®lback
 = 
pC®lback
;

5150 
HAL_TIM_PWM_MSPINIT_CB_ID
 :

5151 
htim
->
PWM_M¥In™C®lback
 = 
pC®lback
;

5154 
HAL_TIM_PWM_MSPDEINIT_CB_ID
 :

5155 
htim
->
PWM_M¥DeIn™C®lback
 = 
pC®lback
;

5158 
HAL_TIM_ONE_PULSE_MSPINIT_CB_ID
 :

5159 
htim
->
OÃPul£_M¥In™C®lback
 = 
pC®lback
;

5162 
HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID
 :

5163 
htim
->
OÃPul£_M¥DeIn™C®lback
 = 
pC®lback
;

5166 
HAL_TIM_ENCODER_MSPINIT_CB_ID
 :

5167 
htim
->
Encod”_M¥In™C®lback
 = 
pC®lback
;

5170 
HAL_TIM_ENCODER_MSPDEINIT_CB_ID
 :

5171 
htim
->
Encod”_M¥DeIn™C®lback
 = 
pC®lback
;

5174 
HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID
 :

5175 
htim
->
H®lS’sÜ_M¥In™C®lback
 = 
pC®lback
;

5178 
HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID
 :

5179 
htim
->
H®lS’sÜ_M¥DeIn™C®lback
 = 
pC®lback
;

5184 
¡©us
 = 
HAL_ERROR
;

5191 
¡©us
 = 
HAL_ERROR
;

5195 
	`__HAL_UNLOCK
(
htim
);

5197  
¡©us
;

5198 
	}
}

5235 
HAL_StusTy³Def
 
	$HAL_TIM_UnRegi¡”C®lback
(
TIM_HªdËTy³Def
 *
htim
, 
HAL_TIM_C®lbackIDTy³Def
 
C®lbackID
)

5237 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

5240 
	`__HAL_LOCK
(
htim
);

5242 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
)

5244 
C®lbackID
)

5246 
HAL_TIM_BASE_MSPINIT_CB_ID
 :

5247 
htim
->
Ba£_M¥In™C®lback
 = 
HAL_TIM_Ba£_M¥In™
;

5250 
HAL_TIM_BASE_MSPDEINIT_CB_ID
 :

5251 
htim
->
Ba£_M¥DeIn™C®lback
 = 
HAL_TIM_Ba£_M¥DeIn™
;

5254 
HAL_TIM_IC_MSPINIT_CB_ID
 :

5255 
htim
->
IC_M¥In™C®lback
 = 
HAL_TIM_IC_M¥In™
;

5258 
HAL_TIM_IC_MSPDEINIT_CB_ID
 :

5259 
htim
->
IC_M¥DeIn™C®lback
 = 
HAL_TIM_IC_M¥DeIn™
;

5262 
HAL_TIM_OC_MSPINIT_CB_ID
 :

5263 
htim
->
OC_M¥In™C®lback
 = 
HAL_TIM_OC_M¥In™
;

5266 
HAL_TIM_OC_MSPDEINIT_CB_ID
 :

5267 
htim
->
OC_M¥DeIn™C®lback
 = 
HAL_TIM_OC_M¥DeIn™
;

5270 
HAL_TIM_PWM_MSPINIT_CB_ID
 :

5271 
htim
->
PWM_M¥In™C®lback
 = 
HAL_TIM_PWM_M¥In™
;

5274 
HAL_TIM_PWM_MSPDEINIT_CB_ID
 :

5275 
htim
->
PWM_M¥DeIn™C®lback
 = 
HAL_TIM_PWM_M¥DeIn™
;

5278 
HAL_TIM_ONE_PULSE_MSPINIT_CB_ID
 :

5279 
htim
->
OÃPul£_M¥In™C®lback
 = 
HAL_TIM_OÃPul£_M¥In™
;

5282 
HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID
 :

5283 
htim
->
OÃPul£_M¥DeIn™C®lback
 = 
HAL_TIM_OÃPul£_M¥DeIn™
;

5286 
HAL_TIM_ENCODER_MSPINIT_CB_ID
 :

5287 
htim
->
Encod”_M¥In™C®lback
 = 
HAL_TIM_Encod”_M¥In™
;

5290 
HAL_TIM_ENCODER_MSPDEINIT_CB_ID
 :

5291 
htim
->
Encod”_M¥DeIn™C®lback
 = 
HAL_TIM_Encod”_M¥DeIn™
;

5294 
HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID
 :

5295 
htim
->
H®lS’sÜ_M¥In™C®lback
 = 
HAL_TIMEx_H®lS’sÜ_M¥In™
;

5298 
HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID
 :

5299 
htim
->
H®lS’sÜ_M¥DeIn™C®lback
 = 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
;

5302 
HAL_TIM_PERIOD_ELAPSED_CB_ID
 :

5303 
htim
->
P”iodEÏp£dC®lback
 = 
HAL_TIM_P”iodEÏp£dC®lback
;

5306 
HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID
 :

5307 
htim
->
P”iodEÏp£dH®fC¶tC®lback
 = 
HAL_TIM_P”iodEÏp£dH®fC¶tC®lback
;

5310 
HAL_TIM_TRIGGER_CB_ID
 :

5311 
htim
->
Trigg”C®lback
 = 
HAL_TIM_Trigg”C®lback
;

5314 
HAL_TIM_TRIGGER_HALF_CB_ID
 :

5315 
htim
->
Trigg”H®fC¶tC®lback
 = 
HAL_TIM_Trigg”H®fC¶tC®lback
;

5318 
HAL_TIM_IC_CAPTURE_CB_ID
 :

5319 
htim
->
IC_C­tu»C®lback
 = 
HAL_TIM_IC_C­tu»C®lback
;

5322 
HAL_TIM_IC_CAPTURE_HALF_CB_ID
 :

5323 
htim
->
IC_C­tu»H®fC¶tC®lback
 = 
HAL_TIM_IC_C­tu»H®fC¶tC®lback
;

5326 
HAL_TIM_OC_DELAY_ELAPSED_CB_ID
 :

5327 
htim
->
OC_D–ayEÏp£dC®lback
 = 
HAL_TIM_OC_D–ayEÏp£dC®lback
;

5330 
HAL_TIM_PWM_PULSE_FINISHED_CB_ID
 :

5331 
htim
->
PWM_Pul£FšishedC®lback
 = 
HAL_TIM_PWM_Pul£FšishedC®lback
;

5334 
HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID
 :

5335 
htim
->
PWM_Pul£FšishedH®fC¶tC®lback
 = 
HAL_TIM_PWM_Pul£FšishedH®fC¶tC®lback
;

5338 
HAL_TIM_ERROR_CB_ID
 :

5339 
htim
->
E¼ÜC®lback
 = 
HAL_TIM_E¼ÜC®lback
;

5342 
HAL_TIM_COMMUTATION_CB_ID
 :

5343 
htim
->
CommutiÚC®lback
 = 
HAL_TIMEx_CommutC®lback
;

5346 
HAL_TIM_COMMUTATION_HALF_CB_ID
 :

5347 
htim
->
CommutiÚH®fC¶tC®lback
 = 
HAL_TIMEx_CommutH®fC¶tC®lback
;

5350 
HAL_TIM_BREAK_CB_ID
 :

5351 
htim
->
B»akC®lback
 = 
HAL_TIMEx_B»akC®lback
;

5356 
¡©us
 = 
HAL_ERROR
;

5360 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

5362 
C®lbackID
)

5364 
HAL_TIM_BASE_MSPINIT_CB_ID
 :

5365 
htim
->
Ba£_M¥In™C®lback
 = 
HAL_TIM_Ba£_M¥In™
;

5368 
HAL_TIM_BASE_MSPDEINIT_CB_ID
 :

5369 
htim
->
Ba£_M¥DeIn™C®lback
 = 
HAL_TIM_Ba£_M¥DeIn™
;

5372 
HAL_TIM_IC_MSPINIT_CB_ID
 :

5373 
htim
->
IC_M¥In™C®lback
 = 
HAL_TIM_IC_M¥In™
;

5376 
HAL_TIM_IC_MSPDEINIT_CB_ID
 :

5377 
htim
->
IC_M¥DeIn™C®lback
 = 
HAL_TIM_IC_M¥DeIn™
;

5380 
HAL_TIM_OC_MSPINIT_CB_ID
 :

5381 
htim
->
OC_M¥In™C®lback
 = 
HAL_TIM_OC_M¥In™
;

5384 
HAL_TIM_OC_MSPDEINIT_CB_ID
 :

5385 
htim
->
OC_M¥DeIn™C®lback
 = 
HAL_TIM_OC_M¥DeIn™
;

5388 
HAL_TIM_PWM_MSPINIT_CB_ID
 :

5389 
htim
->
PWM_M¥In™C®lback
 = 
HAL_TIM_PWM_M¥In™
;

5392 
HAL_TIM_PWM_MSPDEINIT_CB_ID
 :

5393 
htim
->
PWM_M¥DeIn™C®lback
 = 
HAL_TIM_PWM_M¥DeIn™
;

5396 
HAL_TIM_ONE_PULSE_MSPINIT_CB_ID
 :

5397 
htim
->
OÃPul£_M¥In™C®lback
 = 
HAL_TIM_OÃPul£_M¥In™
;

5400 
HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID
 :

5401 
htim
->
OÃPul£_M¥DeIn™C®lback
 = 
HAL_TIM_OÃPul£_M¥DeIn™
;

5404 
HAL_TIM_ENCODER_MSPINIT_CB_ID
 :

5405 
htim
->
Encod”_M¥In™C®lback
 = 
HAL_TIM_Encod”_M¥In™
;

5408 
HAL_TIM_ENCODER_MSPDEINIT_CB_ID
 :

5409 
htim
->
Encod”_M¥DeIn™C®lback
 = 
HAL_TIM_Encod”_M¥DeIn™
;

5412 
HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID
 :

5413 
htim
->
H®lS’sÜ_M¥In™C®lback
 = 
HAL_TIMEx_H®lS’sÜ_M¥In™
;

5416 
HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID
 :

5417 
htim
->
H®lS’sÜ_M¥DeIn™C®lback
 = 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
;

5422 
¡©us
 = 
HAL_ERROR
;

5429 
¡©us
 = 
HAL_ERROR
;

5433 
	`__HAL_UNLOCK
(
htim
);

5435  
¡©us
;

5436 
	}
}

5463 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

5465  
htim
->
S‹
;

5466 
	}
}

5473 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

5475  
htim
->
S‹
;

5476 
	}
}

5483 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

5485  
htim
->
S‹
;

5486 
	}
}

5493 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

5495  
htim
->
S‹
;

5496 
	}
}

5503 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

5505  
htim
->
S‹
;

5506 
	}
}

5513 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

5515  
htim
->
S‹
;

5516 
	}
}

5535 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

5537 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5539 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5541 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5542 
htim
->
	`E¼ÜC®lback
(htim);

5544 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

5546 
	}
}

5553 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5555 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5557 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5559 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

5561 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

5563 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

5565 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

5567 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

5569 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

5571 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

5573 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

5580 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5581 
htim
->
	`PWM_Pul£FšishedC®lback
(htim);

5583 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

5586 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

5587 
	}
}

5594 
	$TIM_DMAD–ayPul£H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5596 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5598 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5600 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

5602 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

5604 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

5606 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

5608 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

5610 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

5612 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

5614 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

5621 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5622 
htim
->
	`PWM_Pul£FšishedH®fC¶tC®lback
(htim);

5624 
	`HAL_TIM_PWM_Pul£FšishedH®fC¶tC®lback
(
htim
);

5627 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

5628 
	}
}

5635 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5637 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5639 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5641 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

5643 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

5645 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

5647 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

5649 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

5651 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

5653 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

5655 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

5662 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5663 
htim
->
	`IC_C­tu»C®lback
(htim);

5665 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

5668 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

5669 
	}
}

5676 
	$TIM_DMAC­tu»H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5678 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5680 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5682 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

5684 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

5686 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

5688 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

5690 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

5692 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

5694 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

5696 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

5703 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5704 
htim
->
	`IC_C­tu»H®fC¶tC®lback
(htim);

5706 
	`HAL_TIM_IC_C­tu»H®fC¶tC®lback
(
htim
);

5709 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

5710 
	}
}

5717 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5719 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5721 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5723 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5724 
htim
->
	`P”iodEÏp£dC®lback
(htim);

5726 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

5728 
	}
}

5735 
	$TIM_DMAP”iodEÏp£dH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5737 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5739 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5741 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5742 
htim
->
	`P”iodEÏp£dH®fC¶tC®lback
(htim);

5744 
	`HAL_TIM_P”iodEÏp£dH®fC¶tC®lback
(
htim
);

5746 
	}
}

5753 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5755 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5757 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5759 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5760 
htim
->
	`Trigg”C®lback
(htim);

5762 
	`HAL_TIM_Trigg”C®lback
(
htim
);

5764 
	}
}

5771 
	$TIM_DMATrigg”H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5773 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

5775 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

5777 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

5778 
htim
->
	`Trigg”H®fC¶tC®lback
(htim);

5780 
	`HAL_TIM_Trigg”H®fC¶tC®lback
(
htim
);

5782 
	}
}

5790 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

5792 
ušt32_t
 
tmpü1
;

5793 
tmpü1
 = 
TIMx
->
CR1
;

5796 ià(
	`IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
TIMx
))

5799 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

5800 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

5803 ià(
	`IS_TIM_CLOCK_DIVISION_INSTANCE
(
TIMx
))

5806 
tmpü1
 &ð~
TIM_CR1_CKD
;

5807 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

5811 
	`MODIFY_REG
(
tmpü1
, 
TIM_CR1_ARPE
, 
SŒuùu»
->
AutoR–ßdP»lßd
);

5813 
TIMx
->
CR1
 = 
tmpü1
;

5816 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

5819 
TIMx
->
PSC
 = 
SŒuùu»
->
P»sÿËr
;

5821 ià(
	`IS_TIM_REPETITION_COUNTER_INSTANCE
(
TIMx
))

5824 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

5829 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

5830 
	}
}

5838 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

5840 
ušt32_t
 
tmpccmrx
;

5841 
ušt32_t
 
tmpcûr
;

5842 
ušt32_t
 
tmpü2
;

5845 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5848 
tmpcûr
 = 
TIMx
->
CCER
;

5850 
tmpü2
 = 
TIMx
->
CR2
;

5853 
tmpccmrx
 = 
TIMx
->
CCMR1
;

5856 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

5857 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

5859 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

5862 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

5864 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

5866 ià(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_1
))

5869 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

5872 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

5874 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

5876 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

5879 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

5882 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

5883 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

5886 
tmpü2
 &ð~
TIM_CR2_OIS1
;

5887 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

5889 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

5891 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

5895 
TIMx
->
CR2
 = 
tmpü2
;

5898 
TIMx
->
CCMR1
 = 
tmpccmrx
;

5901 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

5904 
TIMx
->
CCER
 = 
tmpcûr
;

5905 
	}
}

5913 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

5915 
ušt32_t
 
tmpccmrx
;

5916 
ušt32_t
 
tmpcûr
;

5917 
ušt32_t
 
tmpü2
;

5920 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5923 
tmpcûr
 = 
TIMx
->
CCER
;

5925 
tmpü2
 = 
TIMx
->
CR2
;

5928 
tmpccmrx
 = 
TIMx
->
CCMR1
;

5931 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

5932 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

5935 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

5938 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

5940 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

5942 ià(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_2
))

5944 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

5947 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

5949 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4U);

5951 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

5955 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

5958 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

5959 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

5962 
tmpü2
 &ð~
TIM_CR2_OIS2
;

5963 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

5965 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2U);

5967 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2U);

5971 
TIMx
->
CR2
 = 
tmpü2
;

5974 
TIMx
->
CCMR1
 = 
tmpccmrx
;

5977 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

5980 
TIMx
->
CCER
 = 
tmpcûr
;

5981 
	}
}

5989 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

5991 
ušt32_t
 
tmpccmrx
;

5992 
ušt32_t
 
tmpcûr
;

5993 
ušt32_t
 
tmpü2
;

5996 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5999 
tmpcûr
 = 
TIMx
->
CCER
;

6001 
tmpü2
 = 
TIMx
->
CR2
;

6004 
tmpccmrx
 = 
TIMx
->
CCMR2
;

6007 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

6008 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

6010 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

6013 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

6015 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

6017 ià(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_3
))

6019 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

6022 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

6024 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8U);

6026 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

6029 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

6032 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

6033 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

6036 
tmpü2
 &ð~
TIM_CR2_OIS3
;

6037 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

6039 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4U);

6041 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4U);

6045 
TIMx
->
CR2
 = 
tmpü2
;

6048 
TIMx
->
CCMR2
 = 
tmpccmrx
;

6051 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

6054 
TIMx
->
CCER
 = 
tmpcûr
;

6055 
	}
}

6063 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

6065 
ušt32_t
 
tmpccmrx
;

6066 
ušt32_t
 
tmpcûr
;

6067 
ušt32_t
 
tmpü2
;

6070 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

6073 
tmpcûr
 = 
TIMx
->
CCER
;

6075 
tmpü2
 = 
TIMx
->
CR2
;

6078 
tmpccmrx
 = 
TIMx
->
CCMR2
;

6081 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

6082 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

6085 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

6088 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

6090 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

6092 ià(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

6095 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

6098 
tmpü2
 &ð~
TIM_CR2_OIS4
;

6101 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6U);

6105 
TIMx
->
CR2
 = 
tmpü2
;

6108 
TIMx
->
CCMR2
 = 
tmpccmrx
;

6111 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

6114 
TIMx
->
CCER
 = 
tmpcûr
;

6115 
	}
}

6123 
HAL_StusTy³Def
 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

6124 
TIM_SÏveCÚfigTy³Def
 *
sSÏveCÚfig
)

6126 
ušt32_t
 
tmpsmü
;

6127 
ušt32_t
 
tmpccmr1
;

6128 
ušt32_t
 
tmpcûr
;

6131 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

6134 
tmpsmü
 &ð~
TIM_SMCR_TS
;

6136 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

6139 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

6141 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

6144 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

6147 
sSÏveCÚfig
->
IÅutTrigg”
)

6149 
TIM_TS_ETRF
:

6152 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

6153 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

6154 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

6155 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

6157 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

6158 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

6159 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

6160 
sSÏveCÚfig
->
Trigg”Fž‹r
);

6164 
TIM_TS_TI1F_ED
:

6167 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

6168 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

6170 if(
sSÏveCÚfig
->
SÏveMode
 =ð
TIM_SLAVEMODE_GATED
)

6172  
HAL_ERROR
;

6176 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

6177 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

6178 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

6181 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

6182 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

6185 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

6186 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

6190 
TIM_TS_TI1FP1
:

6193 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

6194 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

6195 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

6198 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

6199 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

6200 
sSÏveCÚfig
->
Trigg”Fž‹r
);

6204 
TIM_TS_TI2FP2
:

6207 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

6208 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

6209 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

6212 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

6213 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

6214 
sSÏveCÚfig
->
Trigg”Fž‹r
);

6218 
TIM_TS_ITR0
:

6219 
TIM_TS_ITR1
:

6220 
TIM_TS_ITR2
:

6221 
TIM_TS_ITR3
:

6224 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

6231  
HAL_OK
;

6232 
	}
}

6254 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

6255 
ušt32_t
 
TIM_ICFž‹r
)

6257 
ušt32_t
 
tmpccmr1
;

6258 
ušt32_t
 
tmpcûr
;

6261 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

6262 
tmpccmr1
 = 
TIMx
->
CCMR1
;

6263 
tmpcûr
 = 
TIMx
->
CCER
;

6266 ià(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

6268 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

6269 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

6273 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

6277 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

6278 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

6281 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

6282 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

6285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

6286 
TIMx
->
CCER
 = 
tmpcûr
;

6287 
	}
}

6301 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

6303 
ušt32_t
 
tmpccmr1
;

6304 
ušt32_t
 
tmpcûr
;

6307 
tmpcûr
 = 
TIMx
->
CCER
;

6308 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

6309 
tmpccmr1
 = 
TIMx
->
CCMR1
;

6312 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

6313 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

6316 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

6317 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

6320 
TIMx
->
CCMR1
 = 
tmpccmr1
;

6321 
TIMx
->
CCER
 = 
tmpcûr
;

6322 
	}
}

6344 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

6345 
ušt32_t
 
TIM_ICFž‹r
)

6347 
ušt32_t
 
tmpccmr1
;

6348 
ušt32_t
 
tmpcûr
;

6351 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

6352 
tmpccmr1
 = 
TIMx
->
CCMR1
;

6353 
tmpcûr
 = 
TIMx
->
CCER
;

6356 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

6357 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

6360 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

6361 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

6364 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

6365 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

6368 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

6369 
TIMx
->
CCER
 = 
tmpcûr
;

6370 
	}
}

6384 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

6386 
ušt32_t
 
tmpccmr1
;

6387 
ušt32_t
 
tmpcûr
;

6390 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

6391 
tmpccmr1
 = 
TIMx
->
CCMR1
;

6392 
tmpcûr
 = 
TIMx
->
CCER
;

6395 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

6396 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

6399 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

6400 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

6403 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

6404 
TIMx
->
CCER
 = 
tmpcûr
;

6405 
	}
}

6427 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

6428 
ušt32_t
 
TIM_ICFž‹r
)

6430 
ušt32_t
 
tmpccmr2
;

6431 
ušt32_t
 
tmpcûr
;

6434 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

6435 
tmpccmr2
 = 
TIMx
->
CCMR2
;

6436 
tmpcûr
 = 
TIMx
->
CCER
;

6439 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

6440 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

6443 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

6444 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

6447 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

6448 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

6451 
TIMx
->
CCMR2
 = 
tmpccmr2
;

6452 
TIMx
->
CCER
 = 
tmpcûr
;

6453 
	}
}

6475 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

6476 
ušt32_t
 
TIM_ICFž‹r
)

6478 
ušt32_t
 
tmpccmr2
;

6479 
ušt32_t
 
tmpcûr
;

6482 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

6483 
tmpccmr2
 = 
TIMx
->
CCMR2
;

6484 
tmpcûr
 = 
TIMx
->
CCER
;

6487 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

6488 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

6491 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

6492 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

6495 
tmpcûr
 &ð~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

6496 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

6499 
TIMx
->
CCMR2
 = 
tmpccmr2
;

6500 
TIMx
->
CCER
 = 
tmpcûr
 ;

6501 
	}
}

6518 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
IÅutTrigg”Sourû
)

6520 
ušt32_t
 
tmpsmü
;

6523 
tmpsmü
 = 
TIMx
->
SMCR
;

6525 
tmpsmü
 &ð~
TIM_SMCR_TS
;

6527 
tmpsmü
 |ð(
IÅutTrigg”Sourû
 | 
TIM_SLAVEMODE_EXTERNAL1
);

6529 
TIMx
->
SMCR
 = 
tmpsmü
;

6530 
	}
}

6548 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

6549 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

6551 
ušt32_t
 
tmpsmü
;

6553 
tmpsmü
 = 
TIMx
->
SMCR
;

6556 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

6559 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8U)));

6562 
TIMx
->
SMCR
 = 
tmpsmü
;

6563 
	}
}

6578 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

6580 
ušt32_t
 
tmp
;

6583 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

6584 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

6586 
tmp
 = 
TIM_CCER_CC1E
 << (
ChªÃl
 & 0x1FU);

6589 
TIMx
->
CCER
 &ð~
tmp
;

6592 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << (
ChªÃl
 & 0x1FU));

6593 
	}
}

6595 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

6602 
	$TIM_Re£tC®lback
(
TIM_HªdËTy³Def
 *
htim
)

6605 
htim
->
P”iodEÏp£dC®lback
 = 
HAL_TIM_P”iodEÏp£dC®lback
;

6606 
htim
->
P”iodEÏp£dH®fC¶tC®lback
 = 
HAL_TIM_P”iodEÏp£dH®fC¶tC®lback
;

6607 
htim
->
Trigg”C®lback
 = 
HAL_TIM_Trigg”C®lback
;

6608 
htim
->
Trigg”H®fC¶tC®lback
 = 
HAL_TIM_Trigg”H®fC¶tC®lback
;

6609 
htim
->
IC_C­tu»C®lback
 = 
HAL_TIM_IC_C­tu»C®lback
;

6610 
htim
->
IC_C­tu»H®fC¶tC®lback
 = 
HAL_TIM_IC_C­tu»H®fC¶tC®lback
;

6611 
htim
->
OC_D–ayEÏp£dC®lback
 = 
HAL_TIM_OC_D–ayEÏp£dC®lback
;

6612 
htim
->
PWM_Pul£FšishedC®lback
 = 
HAL_TIM_PWM_Pul£FšishedC®lback
;

6613 
htim
->
PWM_Pul£FšishedH®fC¶tC®lback
 = 
HAL_TIM_PWM_Pul£FšishedH®fC¶tC®lback
;

6614 
htim
->
E¼ÜC®lback
 = 
HAL_TIM_E¼ÜC®lback
;

6615 
htim
->
CommutiÚC®lback
 = 
HAL_TIMEx_CommutC®lback
;

6616 
htim
->
CommutiÚH®fC¶tC®lback
 = 
HAL_TIMEx_CommutH®fC¶tC®lback
;

6617 
htim
->
B»akC®lback
 = 
HAL_TIMEx_B»akC®lback
;

6618 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c

78 
	~"¡m32f4xx_h®.h
"

89 #ifdeà
HAL_TIM_MODULE_ENABLED


96 
TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

130 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
 *
sCÚfig
)

132 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

135 ià(
htim
 =ð
NULL
)

137  
HAL_ERROR
;

141 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

142 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

143 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

144 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

145 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

146 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

147 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

149 ià(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

152 
htim
->
Lock
 = 
HAL_UNLOCKED
;

154 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

156 
	`TIM_Re£tC®lback
(
htim
);

158 ià(
htim
->
H®lS’sÜ_M¥In™C®lback
 =ð
NULL
)

160 
htim
->
H®lS’sÜ_M¥In™C®lback
 = 
HAL_TIMEx_H®lS’sÜ_M¥In™
;

163 
htim
->
	`H®lS’sÜ_M¥In™C®lback
(htim);

166 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

171 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

174 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

177 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

180 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

182 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

185 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

188 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

189 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

192 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

193 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

196 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

197 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

198 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

199 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

200 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

201 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

202 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

204 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

208 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

209 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

212 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

214  
HAL_OK
;

215 
	}
}

222 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

225 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

227 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

230 
	`__HAL_TIM_DISABLE
(
htim
);

232 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

233 ià(
htim
->
H®lS’sÜ_M¥DeIn™C®lback
 =ð
NULL
)

235 
htim
->
H®lS’sÜ_M¥DeIn™C®lback
 = 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
;

238 
htim
->
	`H®lS’sÜ_M¥DeIn™C®lback
(htim);

241 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

245 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

248 
	`__HAL_UNLOCK
(
htim
);

250  
HAL_OK
;

251 
	}
}

258 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

261 
	`UNUSED
(
htim
);

266 
	}
}

273 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

276 
	`UNUSED
(
htim
);

281 
	}
}

288 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

290 
ušt32_t
 
tmpsmü
;

293 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

297 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

300 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

301 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

303 
	`__HAL_TIM_ENABLE
(
htim
);

307  
HAL_OK
;

308 
	}
}

315 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

318 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

322 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

325 
	`__HAL_TIM_DISABLE
(
htim
);

328  
HAL_OK
;

329 
	}
}

336 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

338 
ušt32_t
 
tmpsmü
;

341 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

344 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

348 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

351 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

352 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

354 
	`__HAL_TIM_ENABLE
(
htim
);

358  
HAL_OK
;

359 
	}
}

366 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

369 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

373 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

376 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

379 
	`__HAL_TIM_DISABLE
(
htim
);

382  
HAL_OK
;

383 
	}
}

392 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

394 
ušt32_t
 
tmpsmü
;

397 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

399 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

401  
HAL_BUSY
;

403 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

405 ià(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

407  
HAL_ERROR
;

411 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

420 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

423 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

424 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAC­tu»H®fC¶t
;

426 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

429 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
è!ð
HAL_OK
)

431  
HAL_ERROR
;

434 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

437 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

438 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

440 
	`__HAL_TIM_ENABLE
(
htim
);

444  
HAL_OK
;

445 
	}
}

452 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

455 
	`as£¹_·¿m
(
	`IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

459 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

463 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

465 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

467 
	`__HAL_TIM_DISABLE
(
htim
);

470  
HAL_OK
;

471 
	}
}

508 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

510 
ušt32_t
 
tmpsmü
;

513 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

516 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

519 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

522 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

523 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

525 
	`__HAL_TIM_ENABLE
(
htim
);

529  
HAL_OK
;

530 
	}
}

543 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

546 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

549 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

552 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

555 
	`__HAL_TIM_DISABLE
(
htim
);

558  
HAL_OK
;

559 
	}
}

572 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

574 
ušt32_t
 
tmpsmü
;

577 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

579 
ChªÃl
)

581 
TIM_CHANNEL_1
:

584 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

588 
TIM_CHANNEL_2
:

591 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

595 
TIM_CHANNEL_3
:

598 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

608 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

611 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

614 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

617 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

618 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

620 
	`__HAL_TIM_ENABLE
(
htim
);

624  
HAL_OK
;

625 
	}
}

638 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

640 
ušt32_t
 
tmpcûr
;

642 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

644 
ChªÃl
)

646 
TIM_CHANNEL_1
:

649 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

653 
TIM_CHANNEL_2
:

656 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

660 
TIM_CHANNEL_3
:

663 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

672 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

675 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

676 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð(
ušt32_t
)
RESET
)

678 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

682 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

685 
	`__HAL_TIM_DISABLE
(
htim
);

688  
HAL_OK
;

689 
	}
}

704 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

706 
ušt32_t
 
tmpsmü
;

709 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

711 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

713  
HAL_BUSY
;

715 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

717 ià(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

719  
HAL_ERROR
;

723 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

731 
ChªÃl
)

733 
TIM_CHANNEL_1
:

736 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

737 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

740 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

743 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
è!ð
HAL_OK
)

745  
HAL_ERROR
;

748 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

752 
TIM_CHANNEL_2
:

755 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

756 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

759 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

762 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
è!ð
HAL_OK
)

764  
HAL_ERROR
;

767 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

771 
TIM_CHANNEL_3
:

774 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

775 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

778 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

781 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
, 
L’gth
è!ð
HAL_OK
)

783  
HAL_ERROR
;

786 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

795 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

798 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

801 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

802 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

804 
	`__HAL_TIM_ENABLE
(
htim
);

808  
HAL_OK
;

809 
	}
}

822 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

825 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

827 
ChªÃl
)

829 
TIM_CHANNEL_1
:

832 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

833 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

837 
TIM_CHANNEL_2
:

840 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

841 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

845 
TIM_CHANNEL_3
:

848 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

849 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

858 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

861 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

864 
	`__HAL_TIM_DISABLE
(
htim
);

867 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

870  
HAL_OK
;

871 
	}
}

917 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

919 
ušt32_t
 
tmpsmü
;

922 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

925 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

928 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

931 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

932 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

934 
	`__HAL_TIM_ENABLE
(
htim
);

938  
HAL_OK
;

939 
	}
}

951 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

954 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

957 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

960 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

963 
	`__HAL_TIM_DISABLE
(
htim
);

966  
HAL_OK
;

967 
	}
}

980 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

982 
ušt32_t
 
tmpsmü
;

985 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

987 
ChªÃl
)

989 
TIM_CHANNEL_1
:

992 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

996 
TIM_CHANNEL_2
:

999 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1003 
TIM_CHANNEL_3
:

1006 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1015 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1018 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1021 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1024 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1025 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1027 
	`__HAL_TIM_ENABLE
(
htim
);

1031  
HAL_OK
;

1032 
	}
}

1045 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1047 
ušt32_t
 
tmpcûr
;

1050 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1052 
ChªÃl
)

1054 
TIM_CHANNEL_1
:

1057 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1061 
TIM_CHANNEL_2
:

1064 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1068 
TIM_CHANNEL_3
:

1071 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1080 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1083 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

1084 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð(
ušt32_t
)
RESET
)

1086 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1090 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1093 
	`__HAL_TIM_DISABLE
(
htim
);

1096  
HAL_OK
;

1097 
	}
}

1112 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1114 
ušt32_t
 
tmpsmü
;

1117 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1119 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1121  
HAL_BUSY
;

1123 ià((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1125 ià(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1127  
HAL_ERROR
;

1131 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1138 
ChªÃl
)

1140 
TIM_CHANNEL_1
:

1143 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1144 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1147 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1150 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
è!ð
HAL_OK
)

1152  
HAL_ERROR
;

1155 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1159 
TIM_CHANNEL_2
:

1162 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1163 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1166 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1169 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
è!ð
HAL_OK
)

1171  
HAL_ERROR
;

1174 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1178 
TIM_CHANNEL_3
:

1181 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1182 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrH®fC¶tC®lback
 = 
TIM_DMAD–ayPul£H®fC¶t
;

1185 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1188 ià(
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
, 
L’gth
è!ð
HAL_OK
)

1190  
HAL_ERROR
;

1193 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1202 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1205 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1208 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
 & 
TIM_SMCR_SMS
;

1209 ià(!
	`IS_TIM_SLAVEMODE_TRIGGER_ENABLED
(
tmpsmü
))

1211 
	`__HAL_TIM_ENABLE
(
htim
);

1215  
HAL_OK
;

1216 
	}
}

1229 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1232 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1234 
ChªÃl
)

1236 
TIM_CHANNEL_1
:

1239 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1240 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

1244 
TIM_CHANNEL_2
:

1247 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1248 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

1252 
TIM_CHANNEL_3
:

1255 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1256 ()
	`HAL_DMA_AbÜt_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

1265 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1268 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1271 
	`__HAL_TIM_DISABLE
(
htim
);

1274 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1277  
HAL_OK
;

1278 
	}
}

1312 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1315 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1318 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1321 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1324  
HAL_OK
;

1325 
	}
}

1337 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1341 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1344 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1347 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1350 
	`__HAL_TIM_DISABLE
(
htim
);

1353  
HAL_OK
;

1354 
	}
}

1366 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1369 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1372 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1375 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1378 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1381 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1384  
HAL_OK
;

1385 
	}
}

1397 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1400 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1403 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1406 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1409 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1412 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1415 
	`__HAL_TIM_DISABLE
(
htim
);

1418  
HAL_OK
;

1419 
	}
}

1467 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1470 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1471 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1473 
	`__HAL_LOCK
(
htim
);

1475 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1476 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1479 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1480 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1484 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1486 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1487 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1490 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_COM
);

1493 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1495 
	`__HAL_UNLOCK
(
htim
);

1497  
HAL_OK
;

1498 
	}
}

1522 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1525 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1526 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1528 
	`__HAL_LOCK
(
htim
);

1530 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1531 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1534 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1535 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1539 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1541 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1542 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1545 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1548 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1550 
	`__HAL_UNLOCK
(
htim
);

1552  
HAL_OK
;

1553 
	}
}

1578 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1581 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1582 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1584 
	`__HAL_LOCK
(
htim
);

1586 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1587 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1590 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1591 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1595 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1597 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1598 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1602 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1603 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrH®fC¶tC®lback
 = 
TIMEx_DMACommutiÚH®fC¶t
;

1605 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1608 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_COM
);

1611 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1613 
	`__HAL_UNLOCK
(
htim
);

1615  
HAL_OK
;

1616 
	}
}

1626 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
,

1627 
TIM_Ma¡”CÚfigTy³Def
 *
sMa¡”CÚfig
)

1629 
ušt32_t
 
tmpü2
;

1630 
ušt32_t
 
tmpsmü
;

1633 
	`as£¹_·¿m
(
	`IS_TIM_SYNCHRO_INSTANCE
(
htim
->
In¡ªû
));

1634 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1635 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1638 
	`__HAL_LOCK
(
htim
);

1641 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1644 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

1647 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

1650 
tmpü2
 &ð~
TIM_CR2_MMS
;

1652 
tmpü2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1655 
tmpsmü
 &ð~
TIM_SMCR_MSM
;

1657 
tmpsmü
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1660 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

1663 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

1666 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1668 
	`__HAL_UNLOCK
(
htim
);

1670  
HAL_OK
;

1671 
	}
}

1681 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1682 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
)

1685 
ušt32_t
 
tmpbdŒ
 = 0U;

1688 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
));

1689 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1690 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1691 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1692 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1693 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1694 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1695 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1698 
	`__HAL_LOCK
(
htim
);

1704 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
sB»akD—dTimeCÚfig
->
D—dTime
);

1705 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
sB»akD—dTimeCÚfig
->
LockLev–
);

1706 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
);

1707 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
sB»akD—dTimeCÚfig
->
OffS‹RunMode
);

1708 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
sB»akD—dTimeCÚfig
->
B»akS‹
);

1709 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
);

1710 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1714 
htim
->
In¡ªû
->
BDTR
 = 
tmpbdŒ
;

1716 
	`__HAL_UNLOCK
(
htim
);

1718  
HAL_OK
;

1719 
	}
}

1757 
HAL_StusTy³Def
 
	$HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
)

1759 
	`__HAL_LOCK
(
htim
);

1762 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
htim
->
In¡ªû
, 
Rem­
));

1764 #ià
	`defšed
(
LPTIM_OR_TIM1_ITR2_RMP
è&& defšed(
LPTIM_OR_TIM5_ITR1_RMP
) && defined(LPTIM_OR_TIM5_ITR1_RMP)

1765 ià((
Rem­
 & 
LPTIM_REMAP_MASK
) == LPTIM_REMAP_MASK)

1768 
	`__HAL_RCC_LPTIM1_CLK_ENABLE
();

1769 
	`MODIFY_REG
(
LPTIM1
->
OR
,

1770 (
LPTIM_OR_TIM1_ITR2_RMP
 | 
LPTIM_OR_TIM5_ITR1_RMP
 | 
LPTIM_OR_TIM9_ITR1_RMP
),

1771 
Rem­
 & ~(
LPTIM_REMAP_MASK
));

1776 
	`WRITE_REG
(
htim
->
In¡ªû
->
OR
, 
Rem­
);

1780 
	`WRITE_REG
(
htim
->
In¡ªû
->
OR
, 
Rem­
);

1783 
	`__HAL_UNLOCK
(
htim
);

1785  
HAL_OK
;

1786 
	}
}

1813 
__w—k
 
	$HAL_TIMEx_CommutC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1816 
	`UNUSED
(
htim
);

1821 
	}
}

1827 
__w—k
 
	$HAL_TIMEx_CommutH®fC¶tC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1830 
	`UNUSED
(
htim
);

1835 
	}
}

1842 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1845 
	`UNUSED
(
htim
);

1850 
	}
}

1875 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1877  
htim
->
S‹
;

1878 
	}
}

1898 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1900 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

1903 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1905 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1906 
htim
->
	`CommutiÚC®lback
(htim);

1908 
	`HAL_TIMEx_CommutC®lback
(
htim
);

1910 
	}
}

1917 
	$TIMEx_DMACommutiÚH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1919 
TIM_HªdËTy³Def
 *
htim
 = (TIM_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

1922 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1924 #ià(
USE_HAL_TIM_REGISTER_CALLBACKS
 == 1)

1925 
htim
->
	`CommutiÚH®fC¶tC®lback
(htim);

1927 
	`HAL_TIMEx_CommutH®fC¶tC®lback
(
htim
);

1929 
	}
}

1944 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1946 
ušt32_t
 
tmp
;

1948 
tmp
 = 
TIM_CCER_CC1NE
 << (
ChªÃl
 & 0x1FU);

1951 
TIMx
->
CCER
 &ð~
tmp
;

1954 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << (
ChªÃl
 & 0x1FU));

1955 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c

219 
	~"¡m32f4xx_h®.h
"

229 #ifdeà
HAL_UART_MODULE_ENABLED


246 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

247 
UART_In™C®lbacksToDeçuÉ
(
UART_HªdËTy³Def
 *
hu¬t
);

249 
UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

250 
UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

251 
UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

252 
UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

253 
UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

254 
UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

255 
UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

256 
UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

257 
UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

258 
UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

259 
UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

260 
UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

261 
HAL_StusTy³Def
 
UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

262 
HAL_StusTy³Def
 
UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

263 
HAL_StusTy³Def
 
UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

264 
HAL_StusTy³Def
 
UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
);

265 
UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
);

317 
HAL_StusTy³Def
 
	$HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

320 ià(
hu¬t
 =ð
NULL
)

322  
HAL_ERROR
;

326 ià(
hu¬t
->
In™
.
HwFlowCŽ
 !ð
UART_HWCONTROL_NONE
)

329 
	`as£¹_·¿m
(
	`IS_UART_HWFLOW_INSTANCE
(
hu¬t
->
In¡ªû
));

330 
	`as£¹_·¿m
(
	`IS_UART_HARDWARE_FLOW_CONTROL
(
hu¬t
->
In™
.
HwFlowCŽ
));

334 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

336 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

337 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

339 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

342 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

344 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

345 
	`UART_In™C®lbacksToDeçuÉ
(
hu¬t
);

347 ià(
hu¬t
->
M¥In™C®lback
 =ð
NULL
)

349 
hu¬t
->
M¥In™C®lback
 = 
HAL_UART_M¥In™
;

353 
hu¬t
->
	`M¥In™C®lback
(huart);

356 
	`HAL_UART_M¥In™
(
hu¬t
);

360 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

363 
	`__HAL_UART_DISABLE
(
hu¬t
);

366 
	`UART_S‘CÚfig
(
hu¬t
);

371 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

372 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

375 
	`__HAL_UART_ENABLE
(
hu¬t
);

378 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

379 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

380 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

382  
HAL_OK
;

383 
	}
}

392 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

395 ià(
hu¬t
 =ð
NULL
)

397  
HAL_ERROR
;

401 
	`as£¹_·¿m
(
	`IS_UART_HALFDUPLEX_INSTANCE
(
hu¬t
->
In¡ªû
));

402 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

403 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

405 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

408 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

410 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

411 
	`UART_In™C®lbacksToDeçuÉ
(
hu¬t
);

413 ià(
hu¬t
->
M¥In™C®lback
 =ð
NULL
)

415 
hu¬t
->
M¥In™C®lback
 = 
HAL_UART_M¥In™
;

419 
hu¬t
->
	`M¥In™C®lback
(huart);

422 
	`HAL_UART_M¥In™
(
hu¬t
);

426 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

429 
	`__HAL_UART_DISABLE
(
hu¬t
);

432 
	`UART_S‘CÚfig
(
hu¬t
);

437 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

438 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

441 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_HDSEL
);

444 
	`__HAL_UART_ENABLE
(
hu¬t
);

447 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

448 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

449 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

451  
HAL_OK
;

452 
	}
}

465 
HAL_StusTy³Def
 
	$HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
)

468 ià(
hu¬t
 =ð
NULL
)

470  
HAL_ERROR
;

474 
	`as£¹_·¿m
(
	`IS_UART_LIN_INSTANCE
(
hu¬t
->
In¡ªû
));

477 
	`as£¹_·¿m
(
	`IS_UART_LIN_BREAK_DETECT_LENGTH
(
B»akD‘eùL’gth
));

478 
	`as£¹_·¿m
(
	`IS_UART_LIN_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

479 
	`as£¹_·¿m
(
	`IS_UART_LIN_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

481 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

484 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

486 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

487 
	`UART_In™C®lbacksToDeçuÉ
(
hu¬t
);

489 ià(
hu¬t
->
M¥In™C®lback
 =ð
NULL
)

491 
hu¬t
->
M¥In™C®lback
 = 
HAL_UART_M¥In™
;

495 
hu¬t
->
	`M¥In™C®lback
(huart);

498 
	`HAL_UART_M¥In™
(
hu¬t
);

502 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

505 
	`__HAL_UART_DISABLE
(
hu¬t
);

508 
	`UART_S‘CÚfig
(
hu¬t
);

513 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_CLKEN
));

514 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_HDSEL
 | 
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

517 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LINEN
);

520 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LBDL
);

521 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
B»akD‘eùL’gth
);

524 
	`__HAL_UART_ENABLE
(
hu¬t
);

527 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

528 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

529 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

531  
HAL_OK
;

532 
	}
}

546 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
)

549 ià(
hu¬t
 =ð
NULL
)

551  
HAL_ERROR
;

555 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

558 
	`as£¹_·¿m
(
	`IS_UART_WAKEUPMETHOD
(
WakeUpM‘hod
));

559 
	`as£¹_·¿m
(
	`IS_UART_ADDRESS
(
Add»ss
));

560 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

561 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

563 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

566 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

568 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

569 
	`UART_In™C®lbacksToDeçuÉ
(
hu¬t
);

571 ià(
hu¬t
->
M¥In™C®lback
 =ð
NULL
)

573 
hu¬t
->
M¥In™C®lback
 = 
HAL_UART_M¥In™
;

577 
hu¬t
->
	`M¥In™C®lback
(huart);

580 
	`HAL_UART_M¥In™
(
hu¬t
);

584 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

587 
	`__HAL_UART_DISABLE
(
hu¬t
);

590 
	`UART_S‘CÚfig
(
hu¬t
);

595 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

596 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

599 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADD
);

600 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
Add»ss
);

603 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_WAKE
);

604 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
WakeUpM‘hod
);

607 
	`__HAL_UART_ENABLE
(
hu¬t
);

610 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

611 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

612 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

614  
HAL_OK
;

615 
	}
}

623 
HAL_StusTy³Def
 
	$HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

626 ià(
hu¬t
 =ð
NULL
)

628  
HAL_ERROR
;

632 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

634 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

637 
	`__HAL_UART_DISABLE
(
hu¬t
);

639 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

640 ià(
hu¬t
->
M¥DeIn™C®lback
 =ð
NULL
)

642 
hu¬t
->
M¥DeIn™C®lback
 = 
HAL_UART_M¥DeIn™
;

645 
hu¬t
->
	`M¥DeIn™C®lback
(huart);

648 
	`HAL_UART_M¥DeIn™
(
hu¬t
);

651 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

652 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_RESET
;

653 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_RESET
;

656 
	`__HAL_UNLOCK
(
hu¬t
);

658  
HAL_OK
;

659 
	}
}

667 
__w—k
 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
)

670 
	`UNUSED
(
hu¬t
);

674 
	}
}

682 
__w—k
 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

685 
	`UNUSED
(
hu¬t
);

689 
	}
}

691 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

711 
HAL_StusTy³Def
 
	$HAL_UART_Regi¡”C®lback
(
UART_HªdËTy³Def
 *
hu¬t
, 
HAL_UART_C®lbackIDTy³Def
 
C®lbackID
, 
pUART_C®lbackTy³Def
 
pC®lback
)

713 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

715 ià(
pC®lback
 =ð
NULL
)

718 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

720  
HAL_ERROR
;

723 
	`__HAL_LOCK
(
hu¬t
);

725 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

727 
C®lbackID
)

729 
HAL_UART_TX_HALFCOMPLETE_CB_ID
 :

730 
hu¬t
->
TxH®fC¶tC®lback
 = 
pC®lback
;

733 
HAL_UART_TX_COMPLETE_CB_ID
 :

734 
hu¬t
->
TxC¶tC®lback
 = 
pC®lback
;

737 
HAL_UART_RX_HALFCOMPLETE_CB_ID
 :

738 
hu¬t
->
RxH®fC¶tC®lback
 = 
pC®lback
;

741 
HAL_UART_RX_COMPLETE_CB_ID
 :

742 
hu¬t
->
RxC¶tC®lback
 = 
pC®lback
;

745 
HAL_UART_ERROR_CB_ID
 :

746 
hu¬t
->
E¼ÜC®lback
 = 
pC®lback
;

749 
HAL_UART_ABORT_COMPLETE_CB_ID
 :

750 
hu¬t
->
AbÜtC¶tC®lback
 = 
pC®lback
;

753 
HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID
 :

754 
hu¬t
->
AbÜtT¿nsm™C¶tC®lback
 = 
pC®lback
;

757 
HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID
 :

758 
hu¬t
->
AbÜtReûiveC¶tC®lback
 = 
pC®lback
;

761 
HAL_UART_MSPINIT_CB_ID
 :

762 
hu¬t
->
M¥In™C®lback
 = 
pC®lback
;

765 
HAL_UART_MSPDEINIT_CB_ID
 :

766 
hu¬t
->
M¥DeIn™C®lback
 = 
pC®lback
;

771 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

774 
¡©us
 = 
HAL_ERROR
;

778 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

780 
C®lbackID
)

782 
HAL_UART_MSPINIT_CB_ID
 :

783 
hu¬t
->
M¥In™C®lback
 = 
pC®lback
;

786 
HAL_UART_MSPDEINIT_CB_ID
 :

787 
hu¬t
->
M¥DeIn™C®lback
 = 
pC®lback
;

792 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

795 
¡©us
 = 
HAL_ERROR
;

802 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

805 
¡©us
 = 
HAL_ERROR
;

809 
	`__HAL_UNLOCK
(
hu¬t
);

811  
¡©us
;

812 
	}
}

832 
HAL_StusTy³Def
 
	$HAL_UART_UnRegi¡”C®lback
(
UART_HªdËTy³Def
 *
hu¬t
, 
HAL_UART_C®lbackIDTy³Def
 
C®lbackID
)

834 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

837 
	`__HAL_LOCK
(
hu¬t
);

839 ià(
HAL_UART_STATE_READY
 =ð
hu¬t
->
gS‹
)

841 
C®lbackID
)

843 
HAL_UART_TX_HALFCOMPLETE_CB_ID
 :

844 
hu¬t
->
TxH®fC¶tC®lback
 = 
HAL_UART_TxH®fC¶tC®lback
;

847 
HAL_UART_TX_COMPLETE_CB_ID
 :

848 
hu¬t
->
TxC¶tC®lback
 = 
HAL_UART_TxC¶tC®lback
;

851 
HAL_UART_RX_HALFCOMPLETE_CB_ID
 :

852 
hu¬t
->
RxH®fC¶tC®lback
 = 
HAL_UART_RxH®fC¶tC®lback
;

855 
HAL_UART_RX_COMPLETE_CB_ID
 :

856 
hu¬t
->
RxC¶tC®lback
 = 
HAL_UART_RxC¶tC®lback
;

859 
HAL_UART_ERROR_CB_ID
 :

860 
hu¬t
->
E¼ÜC®lback
 = 
HAL_UART_E¼ÜC®lback
;

863 
HAL_UART_ABORT_COMPLETE_CB_ID
 :

864 
hu¬t
->
AbÜtC¶tC®lback
 = 
HAL_UART_AbÜtC¶tC®lback
;

867 
HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID
 :

868 
hu¬t
->
AbÜtT¿nsm™C¶tC®lback
 = 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
;

871 
HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID
 :

872 
hu¬t
->
AbÜtReûiveC¶tC®lback
 = 
HAL_UART_AbÜtReûiveC¶tC®lback
;

875 
HAL_UART_MSPINIT_CB_ID
 :

876 
hu¬t
->
M¥In™C®lback
 = 
HAL_UART_M¥In™
;

879 
HAL_UART_MSPDEINIT_CB_ID
 :

880 
hu¬t
->
M¥DeIn™C®lback
 = 
HAL_UART_M¥DeIn™
;

885 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

888 
¡©us
 = 
HAL_ERROR
;

892 ià(
HAL_UART_STATE_RESET
 =ð
hu¬t
->
gS‹
)

894 
C®lbackID
)

896 
HAL_UART_MSPINIT_CB_ID
 :

897 
hu¬t
->
M¥In™C®lback
 = 
HAL_UART_M¥In™
;

900 
HAL_UART_MSPDEINIT_CB_ID
 :

901 
hu¬t
->
M¥DeIn™C®lback
 = 
HAL_UART_M¥DeIn™
;

906 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

909 
¡©us
 = 
HAL_ERROR
;

916 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_INVALID_CALLBACK
;

919 
¡©us
 = 
HAL_ERROR
;

923 
	`__HAL_UNLOCK
(
hu¬t
);

925  
¡©us
;

926 
	}
}

1019 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1021 
ušt16_t
 *
tmp
;

1022 
ušt32_t
 
tick¡¬t
 = 0U;

1025 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

1027 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1029  
HAL_ERROR
;

1033 
	`__HAL_LOCK
(
hu¬t
);

1035 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1036 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

1039 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1041 
hu¬t
->
TxXãrSize
 = 
Size
;

1042 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

1043 
hu¬t
->
TxXãrCouÁ
 > 0U)

1045 
hu¬t
->
TxXãrCouÁ
--;

1046 ià(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

1048 ià(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

1050  
HAL_TIMEOUT
;

1052 
tmp
 = (
ušt16_t
 *è
pD©a
;

1053 
hu¬t
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

1054 ià(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

1056 
pD©a
 += 2U;

1060 
pD©a
 += 1U;

1065 ià(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

1067  
HAL_TIMEOUT
;

1069 
hu¬t
->
In¡ªû
->
DR
 = (*
pD©a
++ & (
ušt8_t
)0xFF);

1073 ià(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TC
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

1075  
HAL_TIMEOUT
;

1079 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1082 
	`__HAL_UNLOCK
(
hu¬t
);

1084  
HAL_OK
;

1088  
HAL_BUSY
;

1090 
	}
}

1101 
HAL_StusTy³Def
 
	$HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1103 
ušt16_t
 *
tmp
;

1104 
ušt32_t
 
tick¡¬t
 = 0U;

1107 ià(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

1109 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1111  
HAL_ERROR
;

1115 
	`__HAL_LOCK
(
hu¬t
);

1117 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1118 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

1121 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1123 
hu¬t
->
RxXãrSize
 = 
Size
;

1124 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

1127 
hu¬t
->
RxXãrCouÁ
 > 0U)

1129 
hu¬t
->
RxXãrCouÁ
--;

1130 ià(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

1132 ià(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

1134  
HAL_TIMEOUT
;

1136 
tmp
 = (
ušt16_t
 *è
pD©a
;

1137 ià(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

1139 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

1140 
pD©a
 += 2U;

1144 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

1145 
pD©a
 += 1U;

1151 ià(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

1153  
HAL_TIMEOUT
;

1155 ià(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

1157 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

1161 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

1168 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1171 
	`__HAL_UNLOCK
(
hu¬t
);

1173  
HAL_OK
;

1177  
HAL_BUSY
;

1179 
	}
}

1189 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1192 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

1194 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1196  
HAL_ERROR
;

1200 
	`__HAL_LOCK
(
hu¬t
);

1202 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

1203 
hu¬t
->
TxXãrSize
 = 
Size
;

1204 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

1206 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1207 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

1210 
	`__HAL_UNLOCK
(
hu¬t
);

1213 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

1215  
HAL_OK
;

1219  
HAL_BUSY
;

1221 
	}
}

1231 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1234 ià(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

1236 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1238  
HAL_ERROR
;

1242 
	`__HAL_LOCK
(
hu¬t
);

1244 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

1245 
hu¬t
->
RxXãrSize
 = 
Size
;

1246 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

1248 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1249 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

1252 
	`__HAL_UNLOCK
(
hu¬t
);

1255 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_PE
);

1258 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

1261 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

1263  
HAL_OK
;

1267  
HAL_BUSY
;

1269 
	}
}

1279 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1281 
ušt32_t
 *
tmp
;

1284 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

1286 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1288  
HAL_ERROR
;

1292 
	`__HAL_LOCK
(
hu¬t
);

1294 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

1295 
hu¬t
->
TxXãrSize
 = 
Size
;

1296 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

1298 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1299 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

1302 
hu¬t
->
hdm©x
->
XãrC¶tC®lback
 = 
UART_DMAT¿nsm™C¶t
;

1305 
hu¬t
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
UART_DMATxH®fC¶t
;

1308 
hu¬t
->
hdm©x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

1311 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1314 
tmp
 = (
ušt32_t
 *)&
pD©a
;

1315 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm©x
, *(
ušt32_t
 *)
tmp
, (ušt32_t)&hu¬t->
In¡ªû
->
DR
, 
Size
);

1318 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_FLAG_TC
);

1321 
	`__HAL_UNLOCK
(
hu¬t
);

1325 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1327  
HAL_OK
;

1331  
HAL_BUSY
;

1333 
	}
}

1344 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1346 
ušt32_t
 *
tmp
;

1349 ià(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

1351 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1353  
HAL_ERROR
;

1357 
	`__HAL_LOCK
(
hu¬t
);

1359 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

1360 
hu¬t
->
RxXãrSize
 = 
Size
;

1362 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1363 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

1366 
hu¬t
->
hdm¬x
->
XãrC¶tC®lback
 = 
UART_DMAReûiveC¶t
;

1369 
hu¬t
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
UART_DMARxH®fC¶t
;

1372 
hu¬t
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

1375 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1378 
tmp
 = (
ušt32_t
 *)&
pD©a
;

1379 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm¬x
, (
ušt32_t
)&hu¬t->
In¡ªû
->
DR
, *(ušt32_ˆ*)
tmp
, 
Size
);

1382 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1385 
	`__HAL_UNLOCK
(
hu¬t
);

1388 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1391 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1395 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1397  
HAL_OK
;

1401  
HAL_BUSY
;

1403 
	}
}

1411 
HAL_StusTy³Def
 
	$HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
)

1413 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1416 
	`__HAL_LOCK
(
hu¬t
);

1418 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1419 ià((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1422 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1425 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1426 ià((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1429 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1430 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1433 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1437 
	`__HAL_UNLOCK
(
hu¬t
);

1439  
HAL_OK
;

1440 
	}
}

1448 
HAL_StusTy³Def
 
	$HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
)

1451 
	`__HAL_LOCK
(
hu¬t
);

1453 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1456 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1459 ià(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1462 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1465 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1466 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1469 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1473 
	`__HAL_UNLOCK
(
hu¬t
);

1475  
HAL_OK
;

1476 
	}
}

1484 
HAL_StusTy³Def
 
	$HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
)

1486 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1494 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1495 ià((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1497 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1500 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

1502 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1504 
	`UART_EndTxT¿nsãr
(
hu¬t
);

1508 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1509 ià((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1511 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1514 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

1516 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1518 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1521  
HAL_OK
;

1522 
	}
}

1536 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
)

1539 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1540 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1543 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1545 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1548 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

1552 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1554 ià(
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1556 ià(
	`HAL_DMA_G‘E¼Ü
(
hu¬t
->
hdm©x
è=ð
HAL_DMA_ERROR_TIMEOUT
)

1559 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_DMA
;

1561  
HAL_TIMEOUT
;

1568 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1570 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1573 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

1577 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1579 ià(
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1581 ià(
	`HAL_DMA_G‘E¼Ü
(
hu¬t
->
hdm¬x
è=ð
HAL_DMA_ERROR_TIMEOUT
)

1584 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_DMA
;

1586  
HAL_TIMEOUT
;

1593 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1594 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1597 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1600 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1601 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1603  
HAL_OK
;

1604 
	}
}

1618 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
)

1621 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1624 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1626 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1629 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

1633 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1635 ià(
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1637 ià(
	`HAL_DMA_G‘E¼Ü
(
hu¬t
->
hdm©x
è=ð
HAL_DMA_ERROR_TIMEOUT
)

1640 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_DMA
;

1642  
HAL_TIMEOUT
;

1649 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1652 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1654  
HAL_OK
;

1655 
	}
}

1669 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
)

1672 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1673 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1676 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1678 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1681 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

1685 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1687 ià(
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1689 ià(
	`HAL_DMA_G‘E¼Ü
(
hu¬t
->
hdm¬x
è=ð
HAL_DMA_ERROR_TIMEOUT
)

1692 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_DMA
;

1694  
HAL_TIMEOUT
;

1701 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1704 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1706  
HAL_OK
;

1707 
	}
}

1723 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1725 
ušt32_t
 
AbÜtC¶t
 = 0x01U;

1728 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1729 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1734 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

1738 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1740 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxAbÜtC®lback
;

1744 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1748 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

1752 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1754 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxAbÜtC®lback
;

1758 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1763 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1766 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1769 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

1775 ià(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1777 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1781 
AbÜtC¶t
 = 0x00U;

1787 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1789 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1792 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

1798 ià(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1800 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1801 
AbÜtC¶t
 = 0x01U;

1805 
AbÜtC¶t
 = 0x00U;

1811 ià(
AbÜtC¶t
 == 0x01U)

1814 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1815 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1818 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1821 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1822 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1825 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

1827 
hu¬t
->
	`AbÜtC¶tC®lback
(huart);

1830 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

1834  
HAL_OK
;

1835 
	}
}

1851 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1854 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1857 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1859 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1862 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

1866 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxOÆyAbÜtC®lback
;

1869 ià(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1872 
hu¬t
->
hdm©x
->
	`XãrAbÜtC®lback
(huart->hdmatx);

1878 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1881 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1884 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

1886 
hu¬t
->
	`AbÜtT¿nsm™C¶tC®lback
(huart);

1889 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1896 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1899 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1902 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

1904 
hu¬t
->
	`AbÜtT¿nsm™C¶tC®lback
(huart);

1907 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1911  
HAL_OK
;

1912 
	}
}

1928 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1931 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1932 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1935 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1937 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1940 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

1944 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxOÆyAbÜtC®lback
;

1947 ià(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1950 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1956 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1959 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1962 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

1964 
hu¬t
->
	`AbÜtReûiveC¶tC®lback
(huart);

1967 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1974 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1977 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1980 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

1982 
hu¬t
->
	`AbÜtReûiveC¶tC®lback
(huart);

1985 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1989  
HAL_OK
;

1990 
	}
}

1998 
	$HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
)

2000 
ušt32_t
 
i¤æags
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
SR
);

2001 
ušt32_t
 
ü1™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR1
);

2002 
ušt32_t
 
ü3™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR3
);

2003 
ušt32_t
 
”rÜæags
 = 0x00U;

2004 
ušt32_t
 
dm¬eque¡
 = 0x00U;

2007 
”rÜæags
 = (
i¤æags
 & (
ušt32_t
)(
USART_SR_PE
 | 
USART_SR_FE
 | 
USART_SR_ORE
 | 
USART_SR_NE
));

2008 ià(
”rÜæags
 =ð
RESET
)

2011 ià(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

2013 
	`UART_Reûive_IT
(
hu¬t
);

2019 ià((
”rÜæags
 !ð
RESET
è&& (((
ü3™s
 & 
USART_CR3_EIE
è!ðRESETè|| ((
ü1™s
 & (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
)) != RESET)))

2022 ià(((
i¤æags
 & 
USART_SR_PE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_PEIE
) != RESET))

2024 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_PE
;

2028 ià(((
i¤æags
 & 
USART_SR_NE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

2030 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_NE
;

2034 ià(((
i¤æags
 & 
USART_SR_FE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

2036 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_FE
;

2040 ià(((
i¤æags
 & 
USART_SR_ORE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

2042 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_ORE
;

2046 ià(
hu¬t
->
E¼ÜCode
 !ð
HAL_UART_ERROR_NONE
)

2049 ià(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

2051 
	`UART_Reûive_IT
(
hu¬t
);

2056 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2057 ià(((
hu¬t
->
E¼ÜCode
 & 
HAL_UART_ERROR_ORE
è!ð
RESET
è|| 
dm¬eque¡
)

2062 
	`UART_EndRxT¿nsãr
(
hu¬t
);

2065 ià(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

2067 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2070 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

2074 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMAAbÜtOnE¼Ü
;

2075 ià(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

2078 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

2084 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2086 
hu¬t
->
	`E¼ÜC®lback
(huart);

2089 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2096 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2098 
hu¬t
->
	`E¼ÜC®lback
(huart);

2101 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2109 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2111 
hu¬t
->
	`E¼ÜC®lback
(huart);

2114 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2117 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2124 ià(((
i¤æags
 & 
USART_SR_TXE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TXEIE
) != RESET))

2126 
	`UART_T¿nsm™_IT
(
hu¬t
);

2131 ià(((
i¤æags
 & 
USART_SR_TC
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TCIE
) != RESET))

2133 
	`UART_EndT¿nsm™_IT
(
hu¬t
);

2136 
	}
}

2144 
__w—k
 
	$HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2147 
	`UNUSED
(
hu¬t
);

2151 
	}
}

2159 
__w—k
 
	$HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2162 
	`UNUSED
(
hu¬t
);

2166 
	}
}

2174 
__w—k
 
	$HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2177 
	`UNUSED
(
hu¬t
);

2181 
	}
}

2189 
__w—k
 
	$HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2192 
	`UNUSED
(
hu¬t
);

2196 
	}
}

2204 
__w—k
 
	$HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2207 
	`UNUSED
(
hu¬t
);

2211 
	}
}

2218 
__w—k
 
	$HAL_UART_AbÜtC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2221 
	`UNUSED
(
hu¬t
);

2226 
	}
}

2233 
__w—k
 
	$HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2236 
	`UNUSED
(
hu¬t
);

2241 
	}
}

2248 
__w—k
 
	$HAL_UART_AbÜtReûiveC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

2251 
	`UNUSED
(
hu¬t
);

2256 
	}
}

2287 
HAL_StusTy³Def
 
	$HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
)

2290 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

2293 
	`__HAL_LOCK
(
hu¬t
);

2295 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2298 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_SBK
);

2300 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2303 
	`__HAL_UNLOCK
(
hu¬t
);

2305  
HAL_OK
;

2306 
	}
}

2314 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

2317 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

2320 
	`__HAL_LOCK
(
hu¬t
);

2322 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2325 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

2327 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2330 
	`__HAL_UNLOCK
(
hu¬t
);

2332  
HAL_OK
;

2333 
	}
}

2341 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

2344 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

2347 
	`__HAL_LOCK
(
hu¬t
);

2349 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2352 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

2354 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2357 
	`__HAL_UNLOCK
(
hu¬t
);

2359  
HAL_OK
;

2360 
	}
}

2368 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
)

2370 
ušt32_t
 
tm´eg
 = 0x00U;

2373 
	`__HAL_LOCK
(
hu¬t
);

2375 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2378 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

2381 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

2384 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_TE
;

2387 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

2389 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2392 
	`__HAL_UNLOCK
(
hu¬t
);

2394  
HAL_OK
;

2395 
	}
}

2403 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
)

2405 
ušt32_t
 
tm´eg
 = 0x00U;

2408 
	`__HAL_LOCK
(
hu¬t
);

2410 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

2413 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

2416 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

2419 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_RE
;

2422 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

2424 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2427 
	`__HAL_UNLOCK
(
hu¬t
);

2429  
HAL_OK
;

2430 
	}
}

2460 
HAL_UART_S‹Ty³Def
 
	$HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
)

2462 
ušt32_t
 
‹mp1
 = 0x00U, 
‹mp2
 = 0x00U;

2463 
‹mp1
 = 
hu¬t
->
gS‹
;

2464 
‹mp2
 = 
hu¬t
->
RxS‹
;

2466  (
HAL_UART_S‹Ty³Def
)(
‹mp1
 | 
‹mp2
);

2467 
	}
}

2475 
ušt32_t
 
	$HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
)

2477  
hu¬t
->
E¼ÜCode
;

2478 
	}
}

2497 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2498 
	$UART_In™C®lbacksToDeçuÉ
(
UART_HªdËTy³Def
 *
hu¬t
)

2501 
hu¬t
->
TxH®fC¶tC®lback
 = 
HAL_UART_TxH®fC¶tC®lback
;

2502 
hu¬t
->
TxC¶tC®lback
 = 
HAL_UART_TxC¶tC®lback
;

2503 
hu¬t
->
RxH®fC¶tC®lback
 = 
HAL_UART_RxH®fC¶tC®lback
;

2504 
hu¬t
->
RxC¶tC®lback
 = 
HAL_UART_RxC¶tC®lback
;

2505 
hu¬t
->
E¼ÜC®lback
 = 
HAL_UART_E¼ÜC®lback
;

2506 
hu¬t
->
AbÜtC¶tC®lback
 = 
HAL_UART_AbÜtC¶tC®lback
;

2507 
hu¬t
->
AbÜtT¿nsm™C¶tC®lback
 = 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
;

2508 
hu¬t
->
AbÜtReûiveC¶tC®lback
 = 
HAL_UART_AbÜtReûiveC¶tC®lback
;

2510 
	}
}

2519 
	$UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2521 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2523 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2525 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2529 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2532 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2538 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2540 
hu¬t
->
	`TxC¶tC®lback
(huart);

2543 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2546 
	}
}

2554 
	$UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2556 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2558 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2560 
hu¬t
->
	`TxH®fC¶tC®lback
(huart);

2563 
	`HAL_UART_TxH®fC¶tC®lback
(
hu¬t
);

2565 
	}
}

2573 
	$UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2575 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2577 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2579 
hu¬t
->
RxXãrCouÁ
 = 0U;

2582 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

2583 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2587 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2590 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2592 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2594 
hu¬t
->
	`RxC¶tC®lback
(huart);

2597 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2599 
	}
}

2607 
	$UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2609 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2611 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2613 
hu¬t
->
	`RxH®fC¶tC®lback
(huart);

2616 
	`HAL_UART_RxH®fC¶tC®lback
(
hu¬t
);

2618 
	}
}

2626 
	$UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2628 
ušt32_t
 
dm¬eque¡
 = 0x00U;

2629 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2632 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2633 ià((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

2635 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2636 
	`UART_EndTxT¿nsãr
(
hu¬t
);

2640 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2641 ià((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

2643 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2644 
	`UART_EndRxT¿nsãr
(
hu¬t
);

2647 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_DMA
;

2648 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2650 
hu¬t
->
	`E¼ÜC®lback
(huart);

2653 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2655 
	}
}

2667 
HAL_StusTy³Def
 
	$UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
)

2670 (
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

2673 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

2675 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

2678 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
));

2679 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2681 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2682 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2685 
	`__HAL_UNLOCK
(
hu¬t
);

2687  
HAL_TIMEOUT
;

2691  
HAL_OK
;

2692 
	}
}

2699 
	$UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2702 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

2705 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2706 
	}
}

2713 
	$UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2716 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2717 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2720 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2721 
	}
}

2730 
	$UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2732 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2733 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2734 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2736 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2738 
hu¬t
->
	`E¼ÜC®lback
(huart);

2741 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2743 
	}
}

2754 
	$UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2756 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2758 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2761 ià(
hu¬t
->
hdm¬x
 !ð
NULL
)

2763 ià(
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2770 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2771 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2774 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2777 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2778 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2781 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2783 
hu¬t
->
	`AbÜtC¶tC®lback
(huart);

2786 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2788 
	}
}

2799 
	$UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2801 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2803 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2806 ià(
hu¬t
->
hdm©x
 !ð
NULL
)

2808 ià(
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2815 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2816 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2819 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2822 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2823 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2826 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2828 
hu¬t
->
	`AbÜtC¶tC®lback
(huart);

2831 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2833 
	}
}

2844 
	$UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2846 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2848 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2851 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2854 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2856 
hu¬t
->
	`AbÜtT¿nsm™C¶tC®lback
(huart);

2859 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

2861 
	}
}

2872 
	$UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2874 
UART_HªdËTy³Def
 *
hu¬t
 = (UART_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

2876 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2879 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2882 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2884 
hu¬t
->
	`AbÜtReûiveC¶tC®lback
(huart);

2887 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

2889 
	}
}

2897 
HAL_StusTy³Def
 
	$UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2899 
ušt16_t
 *
tmp
;

2902 ià(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

2904 ià(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2906 
tmp
 = (
ušt16_t
 *è
hu¬t
->
pTxBuffPŒ
;

2907 
hu¬t
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

2908 ià(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2910 
hu¬t
->
pTxBuffPŒ
 += 2U;

2914 
hu¬t
->
pTxBuffPŒ
 += 1U;

2919 
hu¬t
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu¬t->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

2922 ià(--
hu¬t
->
TxXãrCouÁ
 == 0U)

2925 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

2928 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TC
);

2930  
HAL_OK
;

2934  
HAL_BUSY
;

2936 
	}
}

2944 
HAL_StusTy³Def
 
	$UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2947 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TC
);

2950 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2952 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

2954 
hu¬t
->
	`TxC¶tC®lback
(huart);

2957 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2960  
HAL_OK
;

2961 
	}
}

2969 
HAL_StusTy³Def
 
	$UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2971 
ušt16_t
 *
tmp
;

2974 ià(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

2976 ià(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2978 
tmp
 = (
ušt16_t
 *è
hu¬t
->
pRxBuffPŒ
;

2979 ià(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2981 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

2982 
hu¬t
->
pRxBuffPŒ
 += 2U;

2986 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

2987 
hu¬t
->
pRxBuffPŒ
 += 1U;

2992 ià(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2994 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

2998 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x007F);

3002 ià(--
hu¬t
->
RxXãrCouÁ
 == 0U)

3005 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

3008 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_PE
);

3011 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

3014 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

3016 #ià(
USE_HAL_UART_REGISTER_CALLBACKS
 == 1)

3018 
hu¬t
->
	`RxC¶tC®lback
(huart);

3021 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

3024  
HAL_OK
;

3026  
HAL_OK
;

3030  
HAL_BUSY
;

3032 
	}
}

3040 
	$UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

3042 
ušt32_t
 
tm´eg
;

3045 
	`as£¹_·¿m
(
	`IS_UART_BAUDRATE
(
hu¬t
->
In™
.
BaudR©e
));

3046 
	`as£¹_·¿m
(
	`IS_UART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

3047 
	`as£¹_·¿m
(
	`IS_UART_PARITY
(
hu¬t
->
In™
.
P¬™y
));

3048 
	`as£¹_·¿m
(
	`IS_UART_MODE
(
hu¬t
->
In™
.
Mode
));

3053 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_STOP
, hu¬t->
In™
.
StÝB™s
);

3062 
tm´eg
 = (
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
 | hu¬t->In™.
Ov”Sam¶šg
;

3063 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
,

3064 (
ušt32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | 
USART_CR1_RE
 | 
USART_CR1_OVER8
),

3065 
tm´eg
);

3069 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
), hu¬t->
In™
.
HwFlowCŽ
);

3072 ià(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

3075 #ià
	`defšed
(
USART6
)

3076 ià((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

3078 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

3081 ià(
hu¬t
->
In¡ªû
 =ð
USART1
)

3083 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

3088 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

3094 #ià
	`defšed
(
USART6
)

3095 ià((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

3097 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

3100 ià(
hu¬t
->
In¡ªû
 =ð
USART1
)

3102 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

3107 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

3110 
	}
}

	@Inc/main.h

23 #iâdeà
__MAIN_H


24 
	#__MAIN_H


	)

26 #ifdeà
__ýlu¥lus


31 
	~"¡m32f4xx_h®.h
"

54 
E¼Ü_HªdËr
();

61 
	#B1_Pš
 
GPIO_PIN_13


	)

62 
	#B1_GPIO_PÜt
 
GPIOC


	)

63 
	#USART_TX_Pš
 
GPIO_PIN_2


	)

64 
	#USART_TX_GPIO_PÜt
 
GPIOA


	)

65 
	#USART_RX_Pš
 
GPIO_PIN_3


	)

66 
	#USART_RX_GPIO_PÜt
 
GPIOA


	)

67 
	#LD2_Pš
 
GPIO_PIN_5


	)

68 
	#LD2_GPIO_PÜt
 
GPIOA


	)

69 
	#TMS_Pš
 
GPIO_PIN_13


	)

70 
	#TMS_GPIO_PÜt
 
GPIOA


	)

71 
	#TCK_Pš
 
GPIO_PIN_14


	)

72 
	#TCK_GPIO_PÜt
 
GPIOA


	)

73 
	#SWO_Pš
 
GPIO_PIN_3


	)

74 
	#SWO_GPIO_PÜt
 
GPIOB


	)

79 #ifdeà
__ýlu¥lus


	@Inc/stm32f4xx_hal_conf.h

23 #iâdeà
__STM32F4xx_HAL_CONF_H


24 
	#__STM32F4xx_HAL_CONF_H


	)

26 #ifdeà
__ýlu¥lus


37 
	#HAL_MODULE_ENABLED


	)

42 
	#HAL_CRC_MODULE_ENABLED


	)

63 
	#HAL_SPI_MODULE_ENABLED


	)

65 
	#HAL_UART_MODULE_ENABLED


	)

81 
	#HAL_GPIO_MODULE_ENABLED


	)

82 
	#HAL_EXTI_MODULE_ENABLED


	)

83 
	#HAL_DMA_MODULE_ENABLED


	)

84 
	#HAL_RCC_MODULE_ENABLED


	)

85 
	#HAL_FLASH_MODULE_ENABLED


	)

86 
	#HAL_PWR_MODULE_ENABLED


	)

87 
	#HAL_CORTEX_MODULE_ENABLED


	)

95 #ià!
defšed
 (
HSE_VALUE
)

96 
	#HSE_VALUE
 ((
ušt32_t
)8000000Uè

	)

99 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

100 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100Uè

	)

108 #ià!
defšed
 (
HSI_VALUE
)

109 
	#HSI_VALUE
 ((
ušt32_t
)16000000Uè

	)

115 #ià!
defšed
 (
LSI_VALUE
)

116 
	#LSI_VALUE
 ((
ušt32_t
)32000Uè

	)

118 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


119 
š
 
vÞge
 
ªd
 
‹m³¿tu»
.*/

123 #ià!
defšed
 (
LSE_VALUE
)

124 
	#LSE_VALUE
 ((
ušt32_t
)32768Uè

	)

127 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

128 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000Uè

	)

136 #ià!
defšed
 (
EXTERNAL_CLOCK_VALUE
)

137 
	#EXTERNAL_CLOCK_VALUE
 ((
ušt32_t
)12288000Uè

	)

147 
	#VDD_VALUE
 ((
ušt32_t
)3300Uè

	)

148 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0Uè

	)

149 
	#USE_RTOS
 0U

	)

150 
	#PREFETCH_ENABLE
 1U

	)

151 
	#INSTRUCTION_CACHE_ENABLE
 1U

	)

152 
	#DATA_CACHE_ENABLE
 1U

	)

166 
	#MAC_ADDR0
 2U

	)

167 
	#MAC_ADDR1
 0U

	)

168 
	#MAC_ADDR2
 0U

	)

169 
	#MAC_ADDR3
 0U

	)

170 
	#MAC_ADDR4
 0U

	)

171 
	#MAC_ADDR5
 0U

	)

174 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

175 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

176 
	#ETH_RXBUFNB
 ((
ušt32_t
)4Uè

	)

177 
	#ETH_TXBUFNB
 ((
ušt32_t
)4Uè

	)

182 
	#DP83848_PHY_ADDRESS
 0x01U

	)

184 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FFU)

	)

186 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFFU)

	)

188 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFFU)

	)

189 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFFU)

	)

193 
	#PHY_BCR
 ((
ušt16_t
)0x0000Uè

	)

194 
	#PHY_BSR
 ((
ušt16_t
)0x0001Uè

	)

196 
	#PHY_RESET
 ((
ušt16_t
)0x8000Uè

	)

197 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000Uè

	)

198 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100Uè

	)

199 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000Uè

	)

200 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100Uè

	)

201 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000Uè

	)

202 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000Uè

	)

203 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200Uè

	)

204 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800Uè

	)

205 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400Uè

	)

207 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020Uè

	)

208 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004Uè

	)

209 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002Uè

	)

212 
	#PHY_SR
 ((
ušt16_t
)0x10Uè

	)

214 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002Uè

	)

215 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004Uè

	)

224 
	#USE_SPI_CRC
 0U

	)

231 #ifdeà
HAL_RCC_MODULE_ENABLED


232 
	~"¡m32f4xx_h®_rcc.h
"

235 #ifdeà
HAL_EXTI_MODULE_ENABLED


236 
	~"¡m32f4xx_h®_exti.h
"

239 #ifdeà
HAL_GPIO_MODULE_ENABLED


240 
	~"¡m32f4xx_h®_gpio.h
"

243 #ifdeà
HAL_DMA_MODULE_ENABLED


244 
	~"¡m32f4xx_h®_dma.h
"

247 #ifdeà
HAL_CORTEX_MODULE_ENABLED


248 
	~"¡m32f4xx_h®_cÜ‹x.h
"

251 #ifdeà
HAL_ADC_MODULE_ENABLED


252 
	~"¡m32f4xx_h®_adc.h
"

255 #ifdeà
HAL_CAN_MODULE_ENABLED


256 
	~"¡m32f4xx_h®_ÿn.h
"

259 #ifdeà
HAL_CRC_MODULE_ENABLED


260 
	~"¡m32f4xx_h®_üc.h
"

263 #ifdeà
HAL_CRYP_MODULE_ENABLED


264 
	~"¡m32f4xx_h®_üyp.h
"

267 #ifdeà
HAL_DMA2D_MODULE_ENABLED


268 
	~"¡m32f4xx_h®_dma2d.h
"

271 #ifdeà
HAL_DAC_MODULE_ENABLED


272 
	~"¡m32f4xx_h®_dac.h
"

275 #ifdeà
HAL_DCMI_MODULE_ENABLED


276 
	~"¡m32f4xx_h®_dcmi.h
"

279 #ifdeà
HAL_ETH_MODULE_ENABLED


280 
	~"¡m32f4xx_h®_‘h.h
"

283 #ifdeà
HAL_FLASH_MODULE_ENABLED


284 
	~"¡m32f4xx_h®_æash.h
"

287 #ifdeà
HAL_SRAM_MODULE_ENABLED


288 
	~"¡m32f4xx_h®_¤am.h
"

291 #ifdeà
HAL_NOR_MODULE_ENABLED


292 
	~"¡m32f4xx_h®_nÜ.h
"

295 #ifdeà
HAL_NAND_MODULE_ENABLED


296 
	~"¡m32f4xx_h®_Çnd.h
"

299 #ifdeà
HAL_PCCARD_MODULE_ENABLED


300 
	~"¡m32f4xx_h®_pcÿrd.h
"

303 #ifdeà
HAL_SDRAM_MODULE_ENABLED


304 
	~"¡m32f4xx_h®_sd¿m.h
"

307 #ifdeà
HAL_HASH_MODULE_ENABLED


308 
	~"¡m32f4xx_h®_hash.h
"

311 #ifdeà
HAL_I2C_MODULE_ENABLED


312 
	~"¡m32f4xx_h®_i2c.h
"

315 #ifdeà
HAL_I2S_MODULE_ENABLED


316 
	~"¡m32f4xx_h®_i2s.h
"

319 #ifdeà
HAL_IWDG_MODULE_ENABLED


320 
	~"¡m32f4xx_h®_iwdg.h
"

323 #ifdeà
HAL_LTDC_MODULE_ENABLED


324 
	~"¡m32f4xx_h®_Édc.h
"

327 #ifdeà
HAL_PWR_MODULE_ENABLED


328 
	~"¡m32f4xx_h®_pwr.h
"

331 #ifdeà
HAL_RNG_MODULE_ENABLED


332 
	~"¡m32f4xx_h®_ºg.h
"

335 #ifdeà
HAL_RTC_MODULE_ENABLED


336 
	~"¡m32f4xx_h®_¹c.h
"

339 #ifdeà
HAL_SAI_MODULE_ENABLED


340 
	~"¡m32f4xx_h®_§i.h
"

343 #ifdeà
HAL_SD_MODULE_ENABLED


344 
	~"¡m32f4xx_h®_sd.h
"

347 #ifdeà
HAL_MMC_MODULE_ENABLED


348 
	~"¡m32f4xx_h®_mmc.h
"

351 #ifdeà
HAL_SPI_MODULE_ENABLED


352 
	~"¡m32f4xx_h®_¥i.h
"

355 #ifdeà
HAL_TIM_MODULE_ENABLED


356 
	~"¡m32f4xx_h®_tim.h
"

359 #ifdeà
HAL_UART_MODULE_ENABLED


360 
	~"¡m32f4xx_h®_u¬t.h
"

363 #ifdeà
HAL_USART_MODULE_ENABLED


364 
	~"¡m32f4xx_h®_u§¹.h
"

367 #ifdeà
HAL_IRDA_MODULE_ENABLED


368 
	~"¡m32f4xx_h®_œda.h
"

371 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


372 
	~"¡m32f4xx_h®_sm¬tÿrd.h
"

375 #ifdeà
HAL_WWDG_MODULE_ENABLED


376 
	~"¡m32f4xx_h®_wwdg.h
"

379 #ifdeà
HAL_PCD_MODULE_ENABLED


380 
	~"¡m32f4xx_h®_pcd.h
"

383 #ifdeà
HAL_HCD_MODULE_ENABLED


384 
	~"¡m32f4xx_h®_hcd.h
"

387 #ifdeà
HAL_DSI_MODULE_ENABLED


388 
	~"¡m32f4xx_h®_dsi.h
"

391 #ifdeà
HAL_QSPI_MODULE_ENABLED


392 
	~"¡m32f4xx_h®_q¥i.h
"

395 #ifdeà
HAL_CEC_MODULE_ENABLED


396 
	~"¡m32f4xx_h®_ûc.h
"

399 #ifdeà
HAL_FMPI2C_MODULE_ENABLED


400 
	~"¡m32f4xx_h®_fmpi2c.h
"

403 #ifdeà
HAL_SPDIFRX_MODULE_ENABLED


404 
	~"¡m32f4xx_h®_¥diäx.h
"

407 #ifdeà
HAL_DFSDM_MODULE_ENABLED


408 
	~"¡m32f4xx_h®_dfsdm.h
"

411 #ifdeà
HAL_LPTIM_MODULE_ENABLED


412 
	~"¡m32f4xx_h®_Ítim.h
"

416 #ifdeà 
USE_FULL_ASSERT


425 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0U : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

427 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

429 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

432 #ifdeà
__ýlu¥lus


	@Inc/stm32f4xx_it.h

22 #iâdeà
__STM32F4xx_IT_H


23 
	#__STM32F4xx_IT_H


	)

25 #ifdeà
__ýlu¥lus


50 
NMI_HªdËr
();

51 
H¬dFauÉ_HªdËr
();

52 
MemMªage_HªdËr
();

53 
BusFauÉ_HªdËr
();

54 
U§geFauÉ_HªdËr
();

55 
SVC_HªdËr
();

56 
DebugMÚ_HªdËr
();

57 
P’dSV_HªdËr
();

58 
SysTick_HªdËr
();

63 #ifdeà
__ýlu¥lus


	@Src/main.c

22 
	~"maš.h
"

45 
CRC_HªdËTy³Def
 
	ghüc
;

47 
SPI_HªdËTy³Def
 
	gh¥i2
;

49 
UART_HªdËTy³Def
 
	ghu¬t2
;

56 
Sy¡emClock_CÚfig
();

57 
MX_GPIO_In™
();

58 
MX_CRC_In™
();

59 
MX_SPI2_In™
();

60 
MX_USART2_UART_In™
();

74 
	$maš
()

84 
	`HAL_In™
();

91 
	`Sy¡emClock_CÚfig
();

98 
	`MX_GPIO_In™
();

99 
	`MX_CRC_In™
();

100 
	`MX_SPI2_In™
();

101 
	`MX_USART2_UART_In™
();

104 
ušt8_t
 
addr
 = 0x00;

105 
ušt8_t
 
d©a
[17] = {0x00, 0x00,

115 
i
 = 0; i < 17; i++)

117 
addr
 = 
i
;

118 
	`HAL_SPI_T¿nsm™
(&
h¥i2
, &
addr
, ×ddr), 
HAL_MAX_DELAY
);

119 
	`HAL_SPI_T¿nsm™
(&
h¥i2
, &(
d©a
[
i
]), (
addr
), 
HAL_MAX_DELAY
);

131 
bufãr
[] = "Test\n\r";

133 
	`HAL_UART_T¿nsm™
(&
hu¬t2
, 
bufãr
, (bufãr), 
HAL_MAX_DELAY
);

135 
	`HAL_D–ay
(1000);

138 
	}
}

144 
	$Sy¡emClock_CÚfig
()

146 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
 = {0};

147 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
 = {0};

151 
	`__HAL_RCC_PWR_CLK_ENABLE
();

152 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
PWR_REGULATOR_VOLTAGE_SCALE2
);

155 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSI
;

156 
RCC_OscIn™SŒuù
.
HSIS‹
 = 
RCC_HSI_ON
;

157 
RCC_OscIn™SŒuù
.
HSIC®ib¿tiÚV®ue
 = 
RCC_HSICALIBRATION_DEFAULT
;

158 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

159 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSI
;

160 
RCC_OscIn™SŒuù
.
PLL
.
PLLM
 = 16;

161 
RCC_OscIn™SŒuù
.
PLL
.
PLLN
 = 336;

162 
RCC_OscIn™SŒuù
.
PLL
.
PLLP
 = 
RCC_PLLP_DIV4
;

163 
RCC_OscIn™SŒuù
.
PLL
.
PLLQ
 = 7;

164 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

166 
	`E¼Ü_HªdËr
();

170 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


171 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

172 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

173 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

174 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV2
;

175 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV1
;

177 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_2
è!ð
HAL_OK
)

179 
	`E¼Ü_HªdËr
();

181 
	}
}

188 
	$MX_CRC_In™
()

198 
hüc
.
In¡ªû
 = 
CRC
;

199 ià(
	`HAL_CRC_In™
(&
hüc
è!ð
HAL_OK
)

201 
	`E¼Ü_HªdËr
();

207 
	}
}

214 
	$MX_SPI2_In™
()

225 
h¥i2
.
In¡ªû
 = 
SPI2
;

226 
h¥i2
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

227 
h¥i2
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

228 
h¥i2
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

229 
h¥i2
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

230 
h¥i2
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

231 
h¥i2
.
In™
.
NSS
 = 
SPI_NSS_HARD_OUTPUT
;

232 
h¥i2
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_256
;

233 
h¥i2
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

234 
h¥i2
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

235 
h¥i2
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

236 
h¥i2
.
In™
.
CRCPÞynomŸl
 = 10;

237 ià(
	`HAL_SPI_In™
(&
h¥i2
è!ð
HAL_OK
)

239 
	`E¼Ü_HªdËr
();

245 
	}
}

252 
	$MX_USART2_UART_In™
()

262 
hu¬t2
.
In¡ªû
 = 
USART2
;

263 
hu¬t2
.
In™
.
BaudR©e
 = 115200;

264 
hu¬t2
.
In™
.
WÜdL’gth
 = 
UART_WORDLENGTH_8B
;

265 
hu¬t2
.
In™
.
StÝB™s
 = 
UART_STOPBITS_1
;

266 
hu¬t2
.
In™
.
P¬™y
 = 
UART_PARITY_NONE
;

267 
hu¬t2
.
In™
.
Mode
 = 
UART_MODE_TX_RX
;

268 
hu¬t2
.
In™
.
HwFlowCŽ
 = 
UART_HWCONTROL_NONE
;

269 
hu¬t2
.
In™
.
Ov”Sam¶šg
 = 
UART_OVERSAMPLING_16
;

270 ià(
	`HAL_UART_In™
(&
hu¬t2
è!ð
HAL_OK
)

272 
	`E¼Ü_HªdËr
();

278 
	}
}

285 
	$MX_GPIO_In™
()

287 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
 = {0};

290 
	`__HAL_RCC_GPIOC_CLK_ENABLE
();

291 
	`__HAL_RCC_GPIOH_CLK_ENABLE
();

292 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

293 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

296 
	`HAL_GPIO_Wr™ePš
(
LD2_GPIO_PÜt
, 
LD2_Pš
, 
GPIO_PIN_RESET
);

299 
GPIO_In™SŒuù
.
Pš
 = 
B1_Pš
;

300 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_IT_FALLING
;

301 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

302 
	`HAL_GPIO_In™
(
B1_GPIO_PÜt
, &
GPIO_In™SŒuù
);

305 
GPIO_In™SŒuù
.
Pš
 = 
LD2_Pš
;

306 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

307 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

308 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

309 
	`HAL_GPIO_In™
(
LD2_GPIO_PÜt
, &
GPIO_In™SŒuù
);

311 
	}
}

321 
	$E¼Ü_HªdËr
()

327 
	}
}

329 #ifdeà 
USE_FULL_ASSERT


337 
	$as£¹_çžed
(
ušt8_t
 *
fže
, 
ušt32_t
 
lše
)

343 
	}
}

	@Src/stm32f4xx_hal_msp.c

23 
	~"maš.h
"

64 
	$HAL_M¥In™
()

70 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

71 
	`__HAL_RCC_PWR_CLK_ENABLE
();

73 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_0
);

80 
	}
}

88 
	$HAL_CRC_M¥In™
(
CRC_HªdËTy³Def
* 
hüc
)

90 if(
hüc
->
In¡ªû
==
CRC
)

96 
	`__HAL_RCC_CRC_CLK_ENABLE
();

102 
	}
}

110 
	$HAL_CRC_M¥DeIn™
(
CRC_HªdËTy³Def
* 
hüc
)

112 if(
hüc
->
In¡ªû
==
CRC
)

118 
	`__HAL_RCC_CRC_CLK_DISABLE
();

124 
	}
}

132 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
* 
h¥i
)

134 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
 = {0};

135 if(
h¥i
->
In¡ªû
==
SPI2
)

141 
	`__HAL_RCC_SPI2_CLK_ENABLE
();

143 
	`__HAL_RCC_GPIOC_CLK_ENABLE
();

144 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

151 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_2
|
GPIO_PIN_3
;

152 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

153 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

154 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

155 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI2
;

156 
	`HAL_GPIO_In™
(
GPIOC
, &
GPIO_In™SŒuù
);

158 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_10
|
GPIO_PIN_12
;

159 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

160 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

161 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

162 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI2
;

163 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

170 
	}
}

178 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
* 
h¥i
)

180 if(
h¥i
->
In¡ªû
==
SPI2
)

186 
	`__HAL_RCC_SPI2_CLK_DISABLE
();

194 
	`HAL_GPIO_DeIn™
(
GPIOC
, 
GPIO_PIN_2
|
GPIO_PIN_3
);

196 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_10
|
GPIO_PIN_12
);

203 
	}
}

211 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
* 
hu¬t
)

213 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
 = {0};

214 if(
hu¬t
->
In¡ªû
==
USART2
)

220 
	`__HAL_RCC_USART2_CLK_ENABLE
();

222 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

227 
GPIO_In™SŒuù
.
Pš
 = 
USART_TX_Pš
|
USART_RX_Pš
;

228 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

229 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

230 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

231 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF7_USART2
;

232 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

239 
	}
}

247 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
* 
hu¬t
)

249 if(
hu¬t
->
In¡ªû
==
USART2
)

255 
	`__HAL_RCC_USART2_CLK_DISABLE
();

261 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
USART_TX_Pš
|
USART_RX_Pš
);

268 
	}
}

	@Src/stm32f4xx_it.c

22 
	~"maš.h
"

23 
	~"¡m32f4xx_™.h
"

70 
	$NMI_HªdËr
()

78 
	}
}

83 
	$H¬dFauÉ_HªdËr
()

93 
	}
}

98 
	$MemMªage_HªdËr
()

108 
	}
}

113 
	$BusFauÉ_HªdËr
()

123 
	}
}

128 
	$U§geFauÉ_HªdËr
()

138 
	}
}

143 
	$SVC_HªdËr
()

151 
	}
}

156 
	$DebugMÚ_HªdËr
()

164 
	}
}

169 
	$P’dSV_HªdËr
()

177 
	}
}

182 
	$SysTick_HªdËr
()

187 
	`HAL_IncTick
();

191 
	}
}

	@Src/syscalls.c

47 
	~<sys/¡©.h
>

48 
	~<¡dlib.h
>

49 
	~<”ºo.h
>

50 
	~<¡dio.h
>

51 
	~<sigÇl.h
>

52 
	~<time.h
>

53 
	~<sys/time.h
>

54 
	~<sys/times.h
>

59 
”ºo
;

60 
	$__io_putch¬
(
ch
è
	`__©Œibu‹__
((
w—k
));

61 
	$__io_g‘ch¬
(è
	`__©Œibu‹__
((
w—k
));

63 * 
¡ack_±r
 
	`asm
("sp");

65 *
__’v
[1] = { 0 
	}
};

66 **
	g’vœÚ
 = 
__’v
;

70 
	$š™Ÿli£_mÚ™Ü_hªdËs
()

72 
	}
}

74 
	$_g‘pid
()

77 
	}
}

79 
	$_kžl
(
pid
, 
sig
)

81 
”ºo
 = 
EINVAL
;

83 
	}
}

85 
	$_ex™
 (
¡©us
)

87 
	`_kžl
(
¡©us
, -1);

89 
	}
}

91 
__©Œibu‹__
((
w—k
)è
	$_»ad
(
fže
, *
±r
, 
Ën
)

93 
D©aIdx
;

95 
D©aIdx
 = 0; D©aIdx < 
Ën
; DataIdx++)

97 *
±r
++ = 
	`__io_g‘ch¬
();

100  
Ën
;

101 
	}
}

103 
__©Œibu‹__
((
w—k
)è
	$_wr™e
(
fže
, *
±r
, 
Ën
)

105 
D©aIdx
;

107 
D©aIdx
 = 0; D©aIdx < 
Ën
; DataIdx++)

109 
	`__io_putch¬
(*
±r
++);

111  
Ën
;

112 
	}
}

114 
ÿddr_t
 
	$_sbrk
(
šü
)

116 
’d
 
	`asm
("end");

117 *
h—p_’d
;

118 *
´ev_h—p_’d
;

120 ià(
h—p_’d
 == 0)

121 
h—p_’d
 = &
’d
;

123 
´ev_h—p_’d
 = 
h—p_’d
;

124 ià(
h—p_’d
 + 
šü
 > 
¡ack_±r
)

128 
”ºo
 = 
ENOMEM
;

129  (
ÿddr_t
) -1;

132 
h—p_’d
 +ð
šü
;

134  (
ÿddr_t
è
´ev_h—p_’d
;

135 
	}
}

137 
	$_þo£
(
fže
)

140 
	}
}

143 
	$_f¡©
(
fže
, 
¡©
 *
¡
)

145 
¡
->
¡_mode
 = 
S_IFCHR
;

147 
	}
}

149 
	$_i§‰y
(
fže
)

152 
	}
}

154 
	$_l£ek
(
fže
, 
±r
, 
dœ
)

157 
	}
}

159 
	$_Ý’
(*
·th
, 
æags
, ...)

163 
	}
}

165 
	$_wa™
(*
¡©us
)

167 
”ºo
 = 
ECHILD
;

169 
	}
}

171 
	$_uÆšk
(*
Çme
)

173 
”ºo
 = 
ENOENT
;

175 
	}
}

177 
	$_times
(
tms
 *
buf
)

180 
	}
}

182 
	$_¡©
(*
fže
, 
¡©
 *
¡
)

184 
¡
->
¡_mode
 = 
S_IFCHR
;

186 
	}
}

188 
	$_lšk
(*
Þd
, *
Ãw
)

190 
”ºo
 = 
EMLINK
;

192 
	}
}

194 
	$_fÜk
()

196 
”ºo
 = 
EAGAIN
;

198 
	}
}

200 
	$_execve
(*
Çme
, **
¬gv
, **
’v
)

202 
”ºo
 = 
ENOMEM
;

204 
	}
}

	@Src/system_stm32f4xx.c

65 
	~"¡m32f4xx.h
"

67 #ià!
defšed
 (
HSE_VALUE
)

68 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

71 #ià!
defšed
 (
HSI_VALUE
)

72 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

93 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)\

94 || 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

95 || 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| 
	$defšed
(
STM32F412Vx
)

98 
STM32F412Zx
 || 
STM32F412Vx
 */

100 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

101 || 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

104 
STM32F479xx
 */

109 
	#VECT_TAB_OFFSET
 0x00

	)

136 
ušt32_t
 
Sy¡emCÜeClock
 = 16000000;

137 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9
	}
};

138 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8] = {0, 0, 0, 0, 1, 2, 3, 4};

147 #ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

148 
Sy¡emIn™_ExtMemCŽ
();

166 
	$Sy¡emIn™
()

169 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

170 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

174 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

177 
RCC
->
CFGR
 = 0x00000000;

180 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

183 
RCC
->
PLLCFGR
 = 0x24003010;

186 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

189 
RCC
->
CIR
 = 0x00000000;

191 #ià
	`defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

192 
	`Sy¡emIn™_ExtMemCŽ
();

196 #ifdeà
VECT_TAB_SRAM


197 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

199 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

201 
	}
}

239 
	$Sy¡emCÜeClockUpd©e
()

241 
ušt32_t
 
tmp
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

244 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

246 
tmp
)

249 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

252 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

259 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

260 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

262 ià(
¶lsourû
 != 0)

265 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

270 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

273 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

274 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Í
;

277 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

282 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

284 
Sy¡emCÜeClock
 >>ð
tmp
;

285 
	}
}

287 #ià
defšed
 (
DATA_IN_ExtSRAM
è&& defšed (
DATA_IN_ExtSDRAM
)

288 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

289 || 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

298 
	$Sy¡emIn™_ExtMemCŽ
()

300 
__IO
 
ušt32_t
 
tmp
 = 0x00;

302 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

303 
__IO
 
ušt32_t
 
šdex
;

306 
RCC
->
AHB1ENR
 |= 0x000001F8;

309 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

312 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

313 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

315 
GPIOD
->
MODER
 = 0xAAAA0A8A;

317 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

319 
GPIOD
->
OTYPER
 = 0x00000000;

321 
GPIOD
->
PUPDR
 = 0x00000000;

324 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

325 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

327 
GPIOE
->
MODER
 = 0xAAAA828A;

329 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

331 
GPIOE
->
OTYPER
 = 0x00000000;

333 
GPIOE
->
PUPDR
 = 0x00000000;

336 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

337 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

339 
GPIOF
->
MODER
 = 0xAA800AAA;

341 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

343 
GPIOF
->
OTYPER
 = 0x00000000;

345 
GPIOF
->
PUPDR
 = 0x00000000;

348 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

349 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

351 
GPIOG
->
MODER
 = 0xAAAAAAAA;

353 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

355 
GPIOG
->
OTYPER
 = 0x00000000;

357 
GPIOG
->
PUPDR
 = 0x00000000;

360 
GPIOH
->
AFR
[0] = 0x00C0CC00;

361 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

363 
GPIOH
->
MODER
 = 0xAAAA08A0;

365 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

367 
GPIOH
->
OTYPER
 = 0x00000000;

369 
GPIOH
->
PUPDR
 = 0x00000000;

372 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

373 
GPIOI
->
AFR
[1] = 0x00000CC0;

375 
GPIOI
->
MODER
 = 0x0028AAAA;

377 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

379 
GPIOI
->
OTYPER
 = 0x00000000;

381 
GPIOI
->
PUPDR
 = 0x00000000;

385 
RCC
->
AHB3ENR
 |= 0x00000001;

387 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

389 
FMC_Bªk5_6
->
SDCR
[0] = 0x000019E4;

390 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

394 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

395 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

396 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

398 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

402 
šdex
 = 0; index<1000; index++);

405 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

406 
timeout
 = 0xFFFF;

407 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

409 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

413 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

414 
timeout
 = 0xFFFF;

415 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

417 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

421 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

422 
timeout
 = 0xFFFF;

423 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

425 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

429 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

430 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

433 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

434 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

436 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

438 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

439 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

440 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

442 #ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

444 
FMC_Bªk1
->
BTCR
[2] = 0x00001091;

445 
FMC_Bªk1
->
BTCR
[3] = 0x00110212;

446 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

449 ()(
tmp
);

450 
	}
}

452 #–ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

461 
	$Sy¡emIn™_ExtMemCŽ
()

463 
__IO
 
ušt32_t
 
tmp
 = 0x00;

464 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

465 || 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

466 #ià
	`defšed
 (
DATA_IN_ExtSDRAM
)

467 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

468 
__IO
 
ušt32_t
 
šdex
;

470 #ià
	`defšed
(
STM32F446xx
)

473 
RCC
->
AHB1ENR
 |= 0x0000007D;

477 
RCC
->
AHB1ENR
 |= 0x000001F8;

480 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

482 #ià
	`defšed
(
STM32F446xx
)

484 
GPIOA
->
AFR
[0] |= 0xC0000000;

485 
GPIOA
->
AFR
[1] |= 0x00000000;

487 
GPIOA
->
MODER
 |= 0x00008000;

489 
GPIOA
->
OSPEEDR
 |= 0x00008000;

491 
GPIOA
->
OTYPER
 |= 0x00000000;

493 
GPIOA
->
PUPDR
 |= 0x00000000;

496 
GPIOC
->
AFR
[0] |= 0x00CC0000;

497 
GPIOC
->
AFR
[1] |= 0x00000000;

499 
GPIOC
->
MODER
 |= 0x00000A00;

501 
GPIOC
->
OSPEEDR
 |= 0x00000A00;

503 
GPIOC
->
OTYPER
 |= 0x00000000;

505 
GPIOC
->
PUPDR
 |= 0x00000000;

509 
GPIOD
->
AFR
[0] = 0x000000CC;

510 
GPIOD
->
AFR
[1] = 0xCC000CCC;

512 
GPIOD
->
MODER
 = 0xA02A000A;

514 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

516 
GPIOD
->
OTYPER
 = 0x00000000;

518 
GPIOD
->
PUPDR
 = 0x00000000;

521 
GPIOE
->
AFR
[0] = 0xC00000CC;

522 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

524 
GPIOE
->
MODER
 = 0xAAAA800A;

526 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

528 
GPIOE
->
OTYPER
 = 0x00000000;

530 
GPIOE
->
PUPDR
 = 0x00000000;

533 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

534 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

536 
GPIOF
->
MODER
 = 0xAA800AAA;

538 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

540 
GPIOF
->
OTYPER
 = 0x00000000;

542 
GPIOF
->
PUPDR
 = 0x00000000;

545 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

546 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

548 
GPIOG
->
MODER
 = 0xAAAAAAAA;

550 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

552 
GPIOG
->
OTYPER
 = 0x00000000;

554 
GPIOG
->
PUPDR
 = 0x00000000;

556 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

557 || 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

559 
GPIOH
->
AFR
[0] = 0x00C0CC00;

560 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

562 
GPIOH
->
MODER
 = 0xAAAA08A0;

564 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

566 
GPIOH
->
OTYPER
 = 0x00000000;

568 
GPIOH
->
PUPDR
 = 0x00000000;

571 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

572 
GPIOI
->
AFR
[1] = 0x00000CC0;

574 
GPIOI
->
MODER
 = 0x0028AAAA;

576 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

578 
GPIOI
->
OTYPER
 = 0x00000000;

580 
GPIOI
->
PUPDR
 = 0x00000000;

585 
RCC
->
AHB3ENR
 |= 0x00000001;

587 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

590 #ià
	`defšed
(
STM32F446xx
)

591 
FMC_Bªk5_6
->
SDCR
[0] = 0x00001954;

593 
FMC_Bªk5_6
->
SDCR
[0] = 0x000019E4;

595 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

599 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

600 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

601 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

603 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

607 
šdex
 = 0; index<1000; index++);

610 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

611 
timeout
 = 0xFFFF;

612 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

614 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

618 #ià
	`defšed
(
STM32F446xx
)

619 
FMC_Bªk5_6
->
SDCMR
 = 0x000000F3;

621 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

623 
timeout
 = 0xFFFF;

624 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

626 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

630 #ià
	`defšed
(
STM32F446xx
)

631 
FMC_Bªk5_6
->
SDCMR
 = 0x00044014;

633 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

635 
timeout
 = 0xFFFF;

636 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

638 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

642 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

643 #ià
	`defšed
(
STM32F446xx
)

644 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000050C<<1));

646 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

650 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

651 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

655 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)\

656 || 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

657 || 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
)

659 #ià
	`defšed
(
DATA_IN_ExtSRAM
)

662 
RCC
->
AHB1ENR
 |= 0x00000078;

664 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);

667 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

668 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

670 
GPIOD
->
MODER
 = 0xAAAA0A8A;

672 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

674 
GPIOD
->
OTYPER
 = 0x00000000;

676 
GPIOD
->
PUPDR
 = 0x00000000;

679 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

680 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

682 
GPIOE
->
MODER
 = 0xAAAA828A;

684 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

686 
GPIOE
->
OTYPER
 = 0x00000000;

688 
GPIOE
->
PUPDR
 = 0x00000000;

691 
GPIOF
->
AFR
[0] = 0x00CCCCCC;

692 
GPIOF
->
AFR
[1] = 0xCCCC0000;

694 
GPIOF
->
MODER
 = 0xAA000AAA;

696 
GPIOF
->
OSPEEDR
 = 0xFF000FFF;

698 
GPIOF
->
OTYPER
 = 0x00000000;

700 
GPIOF
->
PUPDR
 = 0x00000000;

703 
GPIOG
->
AFR
[0] = 0x00CCCCCC;

704 
GPIOG
->
AFR
[1] = 0x000000C0;

706 
GPIOG
->
MODER
 = 0x00085AAA;

708 
GPIOG
->
OSPEEDR
 = 0x000CAFFF;

710 
GPIOG
->
OTYPER
 = 0x00000000;

712 
GPIOG
->
PUPDR
 = 0x00000000;

716 
RCC
->
AHB3ENR
 |= 0x00000001;

718 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

720 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

722 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

723 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

724 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

726 #ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

728 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

730 
FMC_Bªk1
->
BTCR
[2] = 0x00001091;

731 
FMC_Bªk1
->
BTCR
[3] = 0x00110212;

732 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

734 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)\

735 || 
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
)

737 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);

739 
FSMC_Bªk1
->
BTCR
[2] = 0x00001011;

740 
FSMC_Bªk1
->
BTCR
[3] = 0x00000201;

741 
FSMC_Bªk1E
->
BWTR
[2] = 0x0FFFFFFF;

746 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 */

747 ()(
tmp
);

748 
	}
}

	@
1
.
0
73
3271
Drivers/CC1120/Inc/cc1120_hal_config.h
Drivers/CC1120/cc1120_hal_init.c
Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h
Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
Drivers/CMSIS/Include/cmsis_armcc.h
Drivers/CMSIS/Include/cmsis_armclang.h
Drivers/CMSIS/Include/cmsis_compiler.h
Drivers/CMSIS/Include/cmsis_gcc.h
Drivers/CMSIS/Include/cmsis_iccarm.h
Drivers/CMSIS/Include/cmsis_version.h
Drivers/CMSIS/Include/core_armv8mbl.h
Drivers/CMSIS/Include/core_armv8mml.h
Drivers/CMSIS/Include/core_cm0.h
Drivers/CMSIS/Include/core_cm0plus.h
Drivers/CMSIS/Include/core_cm1.h
Drivers/CMSIS/Include/core_cm23.h
Drivers/CMSIS/Include/core_cm3.h
Drivers/CMSIS/Include/core_cm33.h
Drivers/CMSIS/Include/core_cm4.h
Drivers/CMSIS/Include/core_cm7.h
Drivers/CMSIS/Include/core_sc000.h
Drivers/CMSIS/Include/core_sc300.h
Drivers/CMSIS/Include/mpu_armv7.h
Drivers/CMSIS/Include/mpu_armv8.h
Drivers/CMSIS/Include/tz_context.h
Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_crc.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
Inc/main.h
Inc/stm32f4xx_hal_conf.h
Inc/stm32f4xx_it.h
Src/main.c
Src/stm32f4xx_hal_msp.c
Src/stm32f4xx_it.c
Src/syscalls.c
Src/system_stm32f4xx.c
