#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec  1 21:32:11 2016
# Process ID: 4698
# Current directory: /home/stefan/PWM_2/workspace/PWM/PWM.runs/BLDC_CONTROL_OL_BLDC_Stepper_0_0_synth_1
# Command line: vivado -log BLDC_CONTROL_OL_BLDC_Stepper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BLDC_CONTROL_OL_BLDC_Stepper_0_0.tcl
# Log file: /home/stefan/PWM_2/workspace/PWM/PWM.runs/BLDC_CONTROL_OL_BLDC_Stepper_0_0_synth_1/BLDC_CONTROL_OL_BLDC_Stepper_0_0.vds
# Journal file: /home/stefan/PWM_2/workspace/PWM/PWM.runs/BLDC_CONTROL_OL_BLDC_Stepper_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BLDC_CONTROL_OL_BLDC_Stepper_0_0.tcl -notrace
Command: synth_design -top BLDC_CONTROL_OL_BLDC_Stepper_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5743 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.672 ; gain = 159.301 ; free physical = 5472 ; free virtual = 23156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BLDC_CONTROL_OL_BLDC_Stepper_0_0' [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/BLDC_CONTROL/ip/BLDC_CONTROL_OL_BLDC_Stepper_0_0/synth/BLDC_CONTROL_OL_BLDC_Stepper_0_0.vhd:67]
INFO: [Synth 8-3491] module 'OL_BLDC_Stepper' declared at '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/new/OL_BLDC_Stepper.vhd:35' bound to instance 'U0' of component 'OL_BLDC_Stepper' [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/BLDC_CONTROL/ip/BLDC_CONTROL_OL_BLDC_Stepper_0_0/synth/BLDC_CONTROL_OL_BLDC_Stepper_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'OL_BLDC_Stepper' [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/new/OL_BLDC_Stepper.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'OL_BLDC_Stepper' (1#1) [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/new/OL_BLDC_Stepper.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'BLDC_CONTROL_OL_BLDC_Stepper_0_0' (2#1) [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/BLDC_CONTROL/ip/BLDC_CONTROL_OL_BLDC_Stepper_0_0/synth/BLDC_CONTROL_OL_BLDC_Stepper_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.141 ; gain = 199.770 ; free physical = 5299 ; free virtual = 22986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.141 ; gain = 199.770 ; free physical = 5300 ; free virtual = 22987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
INFO: [Device 21-403] Loading part xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.145 ; gain = 207.773 ; free physical = 5299 ; free virtual = 22987
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'OL_BLDC_Stepper'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              001
                 iSTATE0 |                           000010 |                              101
                 iSTATE1 |                           000100 |                              100
                 iSTATE2 |                           001000 |                              110
                 iSTATE3 |                           010000 |                              010
                 iSTATE4 |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'OL_BLDC_Stepper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.152 ; gain = 215.781 ; free physical = 5275 ; free virtual = 22964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OL_BLDC_Stepper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.488 ; gain = 301.117 ; free physical = 4895 ; free virtual = 22610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.488 ; gain = 301.117 ; free physical = 4893 ; free virtual = 22608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4877 ; free virtual = 22592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    15|
|2     |LUT1   |    32|
|3     |LUT2   |    11|
|4     |LUT3   |     5|
|5     |LUT4   |    24|
|6     |LUT5   |     1|
|7     |LUT6   |     7|
|8     |FDCE   |     5|
|9     |FDPE   |     1|
|10    |FDRE   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   134|
|2     |  U0     |OL_BLDC_Stepper |   134|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.496 ; gain = 309.125 ; free physical = 4876 ; free virtual = 22592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1212.496 ; gain = 209.824 ; free physical = 4876 ; free virtual = 22592
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1212.504 ; gain = 309.133 ; free physical = 4878 ; free virtual = 22594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.496 ; gain = 294.406 ; free physical = 4561 ; free virtual = 22310
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.runs/BLDC_CONTROL_OL_BLDC_Stepper_0_0_synth_1/BLDC_CONTROL_OL_BLDC_Stepper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1774.031 ; gain = 489.535 ; free physical = 3129 ; free virtual = 20885
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.runs/BLDC_CONTROL_OL_BLDC_Stepper_0_0_synth_1/BLDC_CONTROL_OL_BLDC_Stepper_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1774.031 ; gain = 0.000 ; free physical = 3123 ; free virtual = 20882
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 21:32:52 2016...
