#####################  Adc_s32k396_mapbga289 Adc module  ##########################
#
# Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelName : List of Adc Physical Channels for all HW units
# Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit2.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 2
# Adc.AdcConfigSet.AdcHwUnit3.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 3
# Adc.AdcConfigSet.AdcHwUnit4.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 4
# Adc.AdcConfigSet.AdcHwUnit5.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 5
# Adc.AdcConfigSet.AdcHwUnit6.AdcChannel.AdcChannelName : List of Adc Physical Channels for Adc unit 6
# Adc.AdcConfigSet.AdcHwUnit7.AdcChannel.AdcChannelName : List of Adc Physical Channels for SdAdc unit 0. The Physical channel value is composed by 3 element (mode, vcom, chan). Eg: Channel AN2_VCOM0_ChanNum34 is composed by (1, 2, 2).
# Adc.AdcConfigSet.AdcHwUnit8.AdcChannel.AdcChannelName : List of Adc Physical Channels for SdAdc unit 1
# Adc.AdcConfigSet.AdcHwUnit9.AdcChannel.AdcChannelName : List of Adc Physical Channels for SdAdc unit 2
# Adc.AdcConfigSet.AdcHwUnit10.AdcChannel.AdcChannelName : List of Adc Physical Channels for SdAdc unit 3
# Adc.AdcConfigSet.AdcHwTrigSrc : List of trigger sources for HW triggering
# Adc.AdcConfigSet.BctuHwUnit.BctuTrigSrc : List of trigger sources in BCTU control mode
# Adc.AdcInterrupts:List of interrupts for which enable defines need to be generated.
# Adc.AdcConfigSet.BctuHwUnit.BctuResultFifo: Bctu result FIFO
# Adc.AdcConfigSet.BctuHwUnit.BctuDataDestination: Destination of the conversion data of BCTU
# Adc.AdcConfigSet.BctuHwUnit.BCTUFifo1Depth: Maximum BCTU Fifo1 Depth (index = 0)
# Adc.AdcConfigSet.BctuHwUnit.BCTUFifo2Depth: Maximum BCTU Fifo2 Depth (index = 1) 
# Adc.AdcConfigSet.BctuHwUnit.BCTUFifo3Depth: Maximum BCTU Fifo3 Depth (index = 2)
# Adc.AdcConfigSet.AdcHwUnit.AdcMaxResolution: Adc max resolution
# Adc.AdcConfigSet.AdcHwUnit.AdcMinResolution: Adc min resolution
# Adc.AdcConfigSet.AdcHwUnit : Number of ADC HW Unit (include both AdcSar and SdAdc)
# Adc.AdcConfigSet.BctuHwUnit: Number of BCTU HW Unit
# Adc.AdcConfigSet.BctuHwUnit.AdcHwUnit.Offset.List: List of offset to map both bitfield and register of BCTU with corresponding ADC instance. Eg: Offset=0 if there is only one BCTU. Offset=0 and Offset=3 if BCTU0 supports from ADC0 (ADC0 to ADC2) and BCTU1 supports from ADC3 (ADC3 to ADC6) respectively.
# Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnit.List: List of AdcHwUnit instances linked to BctuHwUnit0
# Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnitCount: Number of ADC HW unit linked to BctuHwUnit0
# Adc.AdcNumCtuTriggerEvent: Number of BCTU Trigger Source
# Adc.AdcMaxCtuTriggerEventId: Maximum BCTU Trigger Source Number
# Adc.AdcDMAPresent : DMA Present
# Adc.BCTUNumberOfCmdListChan: Number of ADC channels in the BCTU command list
# Adc.AdcBCTUPresent: BCTU available
# Adc.AdcCTUPresent: CTU available
# Adc.AdcTempSensePresent: TempSense available
# Adc.AdcMulticoreSupportAvailable: AdcMulticoreSupport available
# Adc.AdcSetResolutionAvailable: Configurable resolution available
# Adc.AdcHasHighSpeedEnable: High speed conversion is available
# Adc.AdcHasExtTrig: Adc External Trigger is available
# Adc.AdcHasExtInjTrig: Adc External Injected Trigger is available
# Adc.AdcHasAuxExtTrig: Auxiliary External Trigger is available
# Adc.AdcClockDividerModuleAvailable: Clock divider module is not available
# Adc.AdcCalibrationAvailable: Calibration is available
# Adc.AdcPresamplingAvailable: Presampling is available
# Adc.AdcConvTimingAvailable: Conversion timing is available
# Adc.AdcAdcSarRegProtAvailable: Reg Prot available for ADCSAR
# Adc.AdcCtuRegProtAvailable: Reg Prot available for BCTU
# Adc.AdcDecodeDelayAvailable: Decode delay availble for BCTU
# Adc.AdcAveragingAvailable: Averaging available for BCTU
# Adc.AdcBCTUDynamicResolutionAvailable: BCTU dynamic resolution available
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfTHRHLReg:Number of THRHLR register
# Adc.AdcConfigSet.AdcHwUnit.AdcMaxClockPrescaler:Max ADC Clock Prescaler
# Adc.AdcDefaultSampleTime:Adc default sampling time
# Adc.AdcSTAW0RDefaultValue:Adc STAW0R self test threshold value - high and low value respectively.
# Adc.AdcSTAW1RDefaultValue:Adc STAW1R self test threshold value - low value only.
# Adc.AdcSTAW2RDefaultValue:Adc STAW2R self test threshold value - low value only.
# Adc.AdcSTAW4RDefaultValue:Adc STAW4R self test threshold value - high value only.
# Adc.AdcSTAW5RDefaultValue:Adc STAW5R self test threshold value - high value only.
# Adc.AdcConfigSet.AdcHwUnit0.AdcThrhlrRegisters: List of THRHLR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcThrhlrRegisters: List of THRHLR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit2.AdcThrhlrRegisters: List of THRHLR register for Adc unit 2
# Adc.AdcConfigSet.AdcHwUnit3.AdcThrhlrRegisters: List of THRHLR register for Adc unit 3
# Adc.AdcConfigSet.AdcHwUnit4.AdcThrhlrRegisters: List of THRHLR register for Adc unit 4
# Adc.AdcConfigSet.AdcHwUnit5.AdcThrhlrRegisters: List of THRHLR register for Adc unit 5
# Adc.AdcConfigSet.AdcHwUnit6.AdcThrhlrRegisters: List of THRHLR register for Adc unit 6
# Adc.AdcConfigSet.AdcHwUnit7.AdcThrhlrRegisters: List of THRHLR register for SdAdc unit 0 (only supports one Wdg monitor)
# Adc.AdcConfigSet.AdcHwUnit8.AdcThrhlrRegisters: List of THRHLR register for SdAdc unit 1 (only supports one Wdg monitor)
# Adc.AdcConfigSet.AdcHwUnit9.AdcThrhlrRegisters: List of THRHLR register for SdAdc unit 2 (only supports one Wdg monitor)
# Adc.AdcConfigSet.AdcHwUnit10.AdcThrhlrRegisters: List of THRHLR register for SdAdc unit 3 (only supports one Wdg monitor)
# Adc.AdcConfigSet.AdcHwUnit0.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit2.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 2
# Adc.AdcConfigSet.AdcHwUnit3.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 3
# Adc.AdcConfigSet.AdcHwUnit4.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 4
# Adc.AdcConfigSet.AdcHwUnit5.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 5
# Adc.AdcConfigSet.AdcHwUnit6.AdcPscrSupported: List of Presampling voltage selections supported for Adc unit 6
# Adc.AdcConfigSet.AdcHwUnit7.AdcPscrSupported: List of Presampling voltage selections supported for SdAdc unit 0
# Adc.AdcConfigSet.AdcHwUnit8.AdcPscrSupported: List of Presampling voltage selections supported for SdAdc unit 1
# Adc.AdcConfigSet.AdcHwUnit9.AdcPscrSupported: List of Presampling voltage selections supported for SdAdc unit 2
# Adc.AdcConfigSet.AdcHwUnit10.AdcPscrSupported: List of Presampling voltage selections supported for SdAdc unit 3
# Adc.AdcConfigSet.AdcSar.HwUnitCount: Number of Adc Sar hardware units
# Adc.AdcConfigSet.AdcSar.NumGroupChan: Number of Group Channel
# Adc.AdcConfigSet.AdcSar.MaxHwChanCount: Max ADC channel id can be configured in CTU command
# Adc.AdcConfigSet.AdcSar.PresampleDVDDAVDDAvailable: DVDD and AVDD voltage references are available for presampling
# Adc.AdcConfigSet.AdcSar.MaxPhysicalChanIdx: Max physical channel index value
# Adc.AdcConfigSet.Sdadc.PhysicalIdOffset: Offset value for SDADC physical instances
# Adc.ERR050473: Workaround for CT Configuration because common part between platforms
# Adc.AdcFirstChannelWorkaround: Workaround to fix incorrect result of first channel of injected conversion chain or CTU command list in SAF85XX
################################################################################

Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,S12_ChanNum36,S13_ChanNum37,S14_ChanNum38,S15_ChanNum39,S16_ChanNum40,S17_ChanNum41,S18_ChanNum42,S19_ChanNum43,S20_ChanNum44,S21_ChanNum45,S22_ChanNum46,S23_ChanNum47,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51,ANAMUX_OUTPUT_ChanNum54,X0_ChanNum64,X0_ChanNum65,X0_ChanNum66,X0_ChanNum67,X0_ChanNum68,X0_ChanNum69,X0_ChanNum70,X0_ChanNum71,X1_ChanNum72,X1_ChanNum73,X1_ChanNum74,X1_ChanNum75,X1_ChanNum76,X1_ChanNum77,X1_ChanNum78,X1_ChanNum79,X2_ChanNum80,X2_ChanNum81,X2_ChanNum82,X2_ChanNum83,X2_ChanNum84,X2_ChanNum85,X2_ChanNum86,X2_ChanNum87,X3_ChanNum88,X3_ChanNum89,X3_ChanNum90,X3_ChanNum91,X3_ChanNum92,X3_ChanNum93,X3_ChanNum94,X3_ChanNum95,AN0_AN1_ChanNum0,AN2_AN3_ChanNum1,VCOM1_VCOM1_ChanNum4,VCOM2_VCOM2_ChanNum5,VREFP_VREFN_ChanNum6,VREFN_VREFP_ChanNum7,AN0_VCOM0_ChanNum8,AN1_VCOM0_ChanNum9,AN2_VCOM0_ChanNum10,AN3_VCOM0_ChanNum11,AN0_VCOM1_ChanNum16,AN1_VCOM1_ChanNum17,AN2_VCOM1_ChanNum18,AN3_VCOM1_ChanNum19,AN0_VCOM2_ChanNum24,AN1_VCOM2_ChanNum25,AN2_VCOM2_ChanNum26,AN3_VCOM2_ChanNum27
Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,S12_ChanNum36,S13_ChanNum37,S14_ChanNum38,S15_ChanNum39,S16_ChanNum40,S17_ChanNum41,S18_ChanNum42,S19_ChanNum43,S20_ChanNum44,S21_ChanNum45,S22_ChanNum46,S23_ChanNum47,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51,ANAMUX_OUTPUT_ChanNum54,X0_ChanNum64,X0_ChanNum65,X0_ChanNum66,X0_ChanNum67,X0_ChanNum68,X0_ChanNum69,X0_ChanNum70,X0_ChanNum71,X1_ChanNum72,X1_ChanNum73,X1_ChanNum74,X1_ChanNum75,X1_ChanNum76,X1_ChanNum77,X1_ChanNum78,X1_ChanNum79,X2_ChanNum80,X2_ChanNum81,X2_ChanNum82,X2_ChanNum83,X2_ChanNum84,X2_ChanNum85,X2_ChanNum86,X2_ChanNum87,X3_ChanNum88,X3_ChanNum89,X3_ChanNum90,X3_ChanNum91,X3_ChanNum92,X3_ChanNum93,X3_ChanNum94,X3_ChanNum95
Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,S12_ChanNum36,S13_ChanNum37,S14_ChanNum38,S15_ChanNum39,S16_ChanNum40,S17_ChanNum41,S18_ChanNum42,S19_ChanNum43,S20_ChanNum44,S21_ChanNum45,S22_ChanNum46,S23_ChanNum47,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51,ANAMUX_OUTPUT_ChanNum54,X0_ChanNum64,X0_ChanNum65,X0_ChanNum66,X0_ChanNum67,X0_ChanNum68,X0_ChanNum69,X0_ChanNum70,X0_ChanNum71,X1_ChanNum72,X1_ChanNum73,X1_ChanNum74,X1_ChanNum75,X1_ChanNum76,X1_ChanNum77,X1_ChanNum78,X1_ChanNum79,X2_ChanNum80,X2_ChanNum81,X2_ChanNum82,X2_ChanNum83,X2_ChanNum84,X2_ChanNum85,X2_ChanNum86,X2_ChanNum87,X3_ChanNum88,X3_ChanNum89,X3_ChanNum90,X3_ChanNum91,X3_ChanNum92,X3_ChanNum93,X3_ChanNum94,X3_ChanNum95
Adc.AdcConfigSet.AdcHwUnit2.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,S12_ChanNum36,S13_ChanNum37,S14_ChanNum38,S15_ChanNum39,S16_ChanNum40,S17_ChanNum41,S18_ChanNum42,S19_ChanNum43,S20_ChanNum44,S21_ChanNum45,S22_ChanNum46,S23_ChanNum47,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51
Adc.AdcConfigSet.AdcHwUnit3.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51
Adc.AdcConfigSet.AdcHwUnit4.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51
Adc.AdcConfigSet.AdcHwUnit5.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51
Adc.AdcConfigSet.AdcHwUnit6.AdcChannel.AdcChannelName:P0_ChanNum0,P1_ChanNum1,P2_ChanNum2,P3_ChanNum3,P4_ChanNum4,P5_ChanNum5,P6_ChanNum6,P7_ChanNum7,S8_ChanNum32,S9_ChanNum33,S10_ChanNum34,S11_ChanNum35,BANDGAP_ChanNum48,TEMPSENSOR_OUTPUT_ChanNum49,VREFL_ChanNum50,VREFH_ChanNum51
Adc.AdcConfigSet.AdcHwUnit7.AdcChannel.AdcChannelName:AN0_AN1_ChanNum0,AN2_AN3_ChanNum1,VCOM1_VCOM1_ChanNum4,VCOM2_VCOM2_ChanNum5,VREFP_VREFN_ChanNum6,VREFN_VREFP_ChanNum7,AN0_VCOM0_ChanNum32,AN1_VCOM0_ChanNum33,AN2_VCOM0_ChanNum34,AN3_VCOM0_ChanNum35,AN0_VCOM1_ChanNum40,AN1_VCOM1_ChanNum41,AN2_VCOM1_ChanNum42,AN3_VCOM1_ChanNum44,AN0_VCOM2_ChanNum56,AN1_VCOM2_ChanNum57,AN2_VCOM2_ChanNum58,AN3_VCOM2_ChanNum59
Adc.AdcConfigSet.AdcHwUnit8.AdcChannel.AdcChannelName:AN0_AN1_ChanNum0,AN2_AN3_ChanNum1,VCOM1_VCOM1_ChanNum4,VCOM2_VCOM2_ChanNum5,VREFP_VREFN_ChanNum6,VREFN_VREFP_ChanNum7,AN0_VCOM0_ChanNum32,AN1_VCOM0_ChanNum33,AN2_VCOM0_ChanNum34,AN3_VCOM0_ChanNum35,AN0_VCOM1_ChanNum40,AN1_VCOM1_ChanNum41,AN2_VCOM1_ChanNum42,AN3_VCOM1_ChanNum44,AN0_VCOM2_ChanNum56,AN1_VCOM2_ChanNum57,AN2_VCOM2_ChanNum58,AN3_VCOM2_ChanNum59
Adc.AdcConfigSet.AdcHwUnit9.AdcChannel.AdcChannelName:AN0_AN1_ChanNum0,AN2_AN3_ChanNum1,VCOM1_VCOM1_ChanNum4,VCOM2_VCOM2_ChanNum5,VREFP_VREFN_ChanNum6,VREFN_VREFP_ChanNum7,AN0_VCOM0_ChanNum32,AN1_VCOM0_ChanNum33,AN2_VCOM0_ChanNum34,AN3_VCOM0_ChanNum35,AN0_VCOM1_ChanNum40,AN1_VCOM1_ChanNum41,AN2_VCOM1_ChanNum42,AN3_VCOM1_ChanNum44,AN0_VCOM2_ChanNum56,AN1_VCOM2_ChanNum57,AN2_VCOM2_ChanNum58,AN3_VCOM2_ChanNum59
Adc.AdcConfigSet.AdcHwUnit10.AdcChannel.AdcChannelName:AN0_AN1_ChanNum0,AN2_AN3_ChanNum1,VCOM1_VCOM1_ChanNum4,VCOM2_VCOM2_ChanNum5,VREFP_VREFN_ChanNum6,VREFN_VREFP_ChanNum7,AN0_VCOM0_ChanNum32,AN1_VCOM0_ChanNum33,AN2_VCOM0_ChanNum34,AN3_VCOM0_ChanNum35,AN0_VCOM1_ChanNum40,AN1_VCOM1_ChanNum41,AN2_VCOM1_ChanNum42,AN3_VCOM1_ChanNum44,AN0_VCOM2_ChanNum56,AN1_VCOM2_ChanNum57,AN2_VCOM2_ChanNum58,AN3_VCOM2_ChanNum59
Adc.AdcConfigSet.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_52,BCTU_TRGMUX_56,BCTU_TRGMUX_53,BCTU_TRGMUX_57,BCTU_TRGMUX_54,BCTU_TRGMUX_58,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG,SDADC_SW_0_TrigNum0,SDADC_SW_1_TrigNum1,SDADC_SW_2_TrigNum2,SDADC_SW_3_TrigNum3,SDADC_TRGMUX_28_32_36_40_TrigNum4,SDADC_ETPU_1_20_22_24_26_TrigNum5,SDADC_ETPU_1_21_23_25_27_TrigNum6,SDADC_ETPU_2_20_22_24_26_TrigNum7,SDADC_ETPU_2_21_23_25_27_TrigNum8
Adc.AdcConfigSet.AdcHwUnit0.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_52,BCTU_TRGMUX_53,BCTU_TRGMUX_54,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit1.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_52,BCTU_TRGMUX_53,BCTU_TRGMUX_54,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit2.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_52,BCTU_TRGMUX_53,BCTU_TRGMUX_54,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit3.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_56,BCTU_TRGMUX_57,BCTU_TRGMUX_58,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit4.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_56,BCTU_TRGMUX_57,BCTU_TRGMUX_58,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit5.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_56,BCTU_TRGMUX_57,BCTU_TRGMUX_58,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit6.AdcHwTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_56,BCTU_TRGMUX_57,BCTU_TRGMUX_58,EXT_TRIG,AUX_EXT_TRIG,EXT_AND_AUX_EXT_TRIG
Adc.AdcConfigSet.AdcHwUnit7.AdcHwTrigSrc:SDADC_SW_0_TrigNum0,SDADC_SW_1_TrigNum1,SDADC_SW_2_TrigNum2,SDADC_SW_3_TrigNum3,SDADC_TRGMUX_28_32_36_40_TrigNum4,SDADC_ETPU_1_20_22_24_26_TrigNum5,SDADC_ETPU_1_21_23_25_27_TrigNum6,SDADC_ETPU_2_20_22_24_26_TrigNum7,SDADC_ETPU_2_21_23_25_27_TrigNum8
Adc.AdcConfigSet.AdcHwUnit8.AdcHwTrigSrc:SDADC_SW_0_TrigNum0,SDADC_SW_1_TrigNum1,SDADC_SW_2_TrigNum2,SDADC_SW_3_TrigNum3,SDADC_TRGMUX_28_32_36_40_TrigNum4,SDADC_ETPU_1_20_22_24_26_TrigNum5,SDADC_ETPU_1_21_23_25_27_TrigNum6,SDADC_ETPU_2_20_22_24_26_TrigNum7,SDADC_ETPU_2_21_23_25_27_TrigNum8
Adc.AdcConfigSet.AdcHwUnit9.AdcHwTrigSrc:SDADC_SW_0_TrigNum0,SDADC_SW_1_TrigNum1,SDADC_SW_2_TrigNum2,SDADC_SW_3_TrigNum3,SDADC_TRGMUX_28_32_36_40_TrigNum4,SDADC_ETPU_1_20_22_24_26_TrigNum5,SDADC_ETPU_1_21_23_25_27_TrigNum6,SDADC_ETPU_2_20_22_24_26_TrigNum7,SDADC_ETPU_2_21_23_25_27_TrigNum8
Adc.AdcConfigSet.AdcHwUnit10.AdcHwTrigSrc:SDADC_SW_0_TrigNum0,SDADC_SW_1_TrigNum1,SDADC_SW_2_TrigNum2,SDADC_SW_3_TrigNum3,SDADC_TRGMUX_28_32_36_40_TrigNum4,SDADC_ETPU_1_20_22_24_26_TrigNum5,SDADC_ETPU_1_21_23_25_27_TrigNum6,SDADC_ETPU_2_20_22_24_26_TrigNum7,SDADC_ETPU_2_21_23_25_27_TrigNum8
Adc.AdcInterrupts:ADC0_EOC,ADC0_WD,ADC1_EOC,ADC1_WD,ADC2_EOC,ADC2_WD,ADC3_EOC,ADC3_WD,ADC4_EOC,ADC4_WD,ADC5_EOC,ADC5_WD,ADC6_EOC,ADC6_WD,ADC7_SD0_FIFOFULL,ADC7_SD0_WD,ADC8_SD1_FIFOFULL,ADC8_SD1_WD,ADC9_SD2_FIFOFULL,ADC9_SD2_WD,ADC10_SD3_FIFOFULL,ADC10_SD3_WD
Adc.AdcConfigSet.BctuHwUnit.BctuTrigSrc:BCTU_EMIOS_0_0,BCTU_EMIOS_0_1,BCTU_EMIOS_0_2,BCTU_EMIOS_0_3,BCTU_EMIOS_0_4,BCTU_EMIOS_0_5,BCTU_EMIOS_0_6,BCTU_EMIOS_0_7,BCTU_EMIOS_0_8,BCTU_EMIOS_0_9,BCTU_EMIOS_0_10,BCTU_EMIOS_0_11,BCTU_EMIOS_0_12,BCTU_EMIOS_0_13,BCTU_EMIOS_0_14,BCTU_EMIOS_0_15,BCTU_EMIOS_0_16,BCTU_EMIOS_0_17,BCTU_EMIOS_0_18,BCTU_EMIOS_0_19,BCTU_EMIOS_0_20,BCTU_EMIOS_0_21,BCTU_EMIOS_0_22,BCTU_eTPU_A_0,BCTU_eTPU_A_1,BCTU_eTPU_A_2,BCTU_eTPU_A_3,BCTU_eTPU_A_4,BCTU_eTPU_A_5,BCTU_eTPU_A_6,BCTU_eTPU_A_7,BCTU_eTPU_B_0,BCTU_eTPU_B_1,BCTU_eTPU_B_2,BCTU_eTPU_B_3,BCTU_eTPU_B_4,BCTU_eTPU_B_5,BCTU_eTPU_B_6,BCTU_eTPU_B_7,BCTU_TRGMUX_52,BCTU_TRGMUX_56,BCTU_TRGMUX_53,BCTU_TRGMUX_57,BCTU_TRGMUX_54,BCTU_TRGMUX_58
Adc.AdcConfigSet.BctuHwUnit.BctuNumberFifoBlock:3
Adc.AdcConfigSet.BctuHwUnit.BctuResultFifo:FIFO_1,FIFO_2,FIFO_3
Adc.AdcConfigSet.BctuHwUnit.BctuDataDestination:BCTU_ADC_DATA_REG,BCTU_FIFO1,BCTU_FIFO2,BCTU_FIFO3
Adc.AdcConfigSet.BctuHwUnit.BCTUFifo1Depth: 16
Adc.AdcConfigSet.BctuHwUnit.BCTUFifo2Depth: 8
Adc.AdcConfigSet.BctuHwUnit.BCTUFifo3Depth: 8
Adc.AdcConfigSet.AdcHwUnit.AdcMaxResolution:14
Adc.AdcConfigSet.AdcHwUnit.AdcMinResolution:8
Adc.AdcConfigSet.AdcHwUnit:11
Adc.AdcConfigSet.AdcHwUnits.List:ADC0,ADC1,ADC2,ADC3,ADC4,ADC5,ADC6,ADC7_SD0,ADC8_SD1,ADC9_SD2,ADC10_SD3
Adc.AdcConfigSet.BctuHwUnit:2
Adc.AdcConfigSet.BctuHwUnit.AdcHwUnit.Offset.List:0,3
Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnit.List:ADC0,ADC1,ADC2
Adc.AdcConfigSet.BctuHwUnit0.AdcHwUnitCount:3
Adc.AdcConfigSet.BctuHwUnit1.AdcHwUnit.List:ADC3,ADC4,ADC5,ADC6
Adc.AdcConfigSet.BctuHwUnit1.AdcHwUnitCount:4
Adc.AdcNumCtuTriggerEvent:42
Adc.AdcMaxCtuTriggerEventId:41
Adc.AdcDMAPresent:TRUE
Adc.BCTUNumberOfCmdListChan:32
Adc.AdcBCTUPresent:TRUE
Adc.AdcCTUPresent:FALSE
Adc.AdcTempSensePresent:TRUE
Adc.AdcMulticoreSupportAvailable:TRUE
Adc.AdcSetResolutionAvailable:TRUE
Adc.AdcHasHighSpeedEnable:TRUE
Adc.AdcHasExtTrig:TRUE
Adc.AdcHasExtInjTrig:TRUE
Adc.AdcHasAuxExtTrig:TRUE
Adc.AdcClockDividerModuleAvailable:FALSE
Adc.AdcCalibrationAvailable:TRUE
Adc.AdcPresamplingAvailable:TRUE
Adc.AdcConvTimingAvailable:TRUE
Adc.AdcAdcSarRegProtAvailable:FALSE
Adc.AdcCtuRegProtAvailable:FALSE
Adc.AdcApplicationExtensionAvailable:FALSE
Adc.AdcDecodeDelayAvailable: TRUE
Adc.AdcAveragingAvailable: TRUE
Adc.AdcBCTUDynamicResolutionAvailable: TRUE
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfTHRHLReg:4
Adc.AdcConfigSet.AdcHwUnit.AdcMaxClockPrescaler:4
Adc.AdcDefaultSampleTime:22
Adc.AdcSTAW0RDefaultValue:0x3669,0x1A80
Adc.AdcSTAW1RDefaultValue:0x3FF9
Adc.AdcSTAW2RDefaultValue:0x3FF9
Adc.AdcSTAW4RDefaultValue:0x64
Adc.AdcSTAW5RDefaultValue:0x64
Adc.AdcConfigSet.AdcHwUnit0.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit1.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit2.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit3.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit4.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit5.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit6.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3
Adc.AdcConfigSet.AdcHwUnit7.AdcThrhlrRegisters:ADC_THRHLR0
Adc.AdcConfigSet.AdcHwUnit8.AdcThrhlrRegisters:ADC_THRHLR0
Adc.AdcConfigSet.AdcHwUnit9.AdcThrhlrRegisters:ADC_THRHLR0
Adc.AdcConfigSet.AdcHwUnit10.AdcThrhlrRegisters:ADC_THRHLR0
Adc.AdcConfigSet.AdcHwUnit0.AdcPscrSupported:PREVAL0,PREVAL1,PREVAL2
Adc.AdcConfigSet.AdcHwUnit1.AdcPscrSupported:PREVAL0,PREVAL1,PREVAL2
Adc.AdcConfigSet.AdcHwUnit2.AdcPscrSupported:PREVAL0,PREVAL1
Adc.AdcConfigSet.AdcHwUnit3.AdcPscrSupported:PREVAL0,PREVAL1
Adc.AdcConfigSet.AdcHwUnit4.AdcPscrSupported:PREVAL0,PREVAL1
Adc.AdcConfigSet.AdcHwUnit5.AdcPscrSupported:PREVAL0,PREVAL1
Adc.AdcConfigSet.AdcHwUnit6.AdcPscrSupported:PREVAL0,PREVAL1
Adc.AdcConfigSet.AdcHwUnit7.AdcPscrSupported:NA
Adc.AdcConfigSet.AdcHwUnit8.AdcPscrSupported:NA
Adc.AdcConfigSet.AdcHwUnit9.AdcPscrSupported:NA
Adc.AdcConfigSet.AdcHwUnit10.AdcPscrSupported:NA

Adc.AdcConfigSet.AdcSar.HwUnitCount:7
Adc.AdcConfigSet.AdcSar.NumGroupChan:3
Adc.AdcConfigSet.AdcSar.MaxHwChanCount:66
Adc.AdcConfigSet.AdcSar.PresampleDVDDAVDDAvailable:FALSE
Adc.AdcConfigSet.AdcSar.MaxPhysicalChanIdx:95

Adc.AdcConfigSet.Sdadc.PhysicalIdOffset:7
Adc.AdcConfigSet.Sdadc.MaxHwChanCount:8

# Always is FALSE because this one is not used on K3
# Must remain because configurator code is common with other platforms and requires this to be defined in resources.
Adc.ERR050473:FALSE
Adc.AdcFirstChannelWorkaround:FALSE
######################  Adc_s32k396_mapbga289 Adc module: END  #####################
######################  Can_s32k396_mapbga289  Can module  ##########################
#
# Can.CanConfigSet.CanHwChannelList.MSCAN           : list of available FlexCAN controllers
# Can.CanConfigSet.CanRamBlockList                  : list of available RamBlocks
# Can.CanConfigSet.CanExpandedMBMemoryList          : List of controller support Expanded Message Buffer Memory
# Can.CanConfigSet.CanController                    : number of available FlexCAN controllers
# Can.CanConfigSet.CanMB                            : number of Message Buffers for every controller
# Can.CanConfigSet.CanController.NoMB:              : number of maximum MBs supported in hardware for every controller
# Can.CanConfigSet.RxFifoEventsUnified              : separate interrupts handlers or not will be used for the 3 events of the RxFifo.
# Can.CanConfig.InternalWakeupSupport               : support for Wakeup with Can controller capability (MCR_WAK_MSK, ESR_WAK_INT, .. bits
# Can.CanConfig.DualClockMode                       : support for switch Can controller to another clk value.
# Can.CanConfig.MemoryECC                           : platform support for FlexCAN internal memory error detection and correction
# Can.CanConfigSet.CanFdEnable                      : Enable the FD feature if CanFdEnable is STD_ON
# Can.CanConfig.CtrlClksrcAvailable                 : On some platforms CLKSRC bit it is reserved. On this case  CtrlClksrcAvailable  should be STD_OFF
# Can.CanConfig.MultipleInterrupts                  : Regulary for PPC there are groups of events mapped to one interrupt. For ARM all events are using one single interrupt(exception KFA which is ARM and
#                                                     use multiple interupts).  For PPC and KFA this should be STD_ON
# Can.CanConfigSet.CanRxFiFoEnhancedEnableList      : List of controller support Enhanced Rx FIFO
# Can.CanConfigSet.CanRxFiFoEnhancedNumFilterElement: number of maximum Enhanced RxFiFo Elements
# Can.CanConfigSet.CanPretendedNetworkingList       : List of controller support Pretended Networking
# Can.CanConfig.SwichingIsoMode                     : add support for the platsforms select between iso od non-iso for CAN FD.
# Can.CanConfigSet.CBTSupport                       : Add support the selection the CBT register
# Can.CanConfig.SupvAvailable                       : Add support the selection supervisor - user mode or no.
# Can.CanConfig.CanTxArbitrationStartDelayDefaultList : List of default value of TxArbitrationStartDelay after hardware reset.
# Can.CanConfig.MultiCoreSuport:                    : Enable Support for Multicore
################################################################################
Can.CanConfigSet.CanHwChannelList:FLEXCAN_0,FLEXCAN_1,FLEXCAN_2,FLEXCAN_3, FLEXCAN_4, FLEXCAN_5
Can.CanConfigSet.CanFdChannelList:FLEXCAN_0,FLEXCAN_1,FLEXCAN_2,FLEXCAN_3, FLEXCAN_4, FLEXCAN_5
Can.CanConfigSet.CanRamBlockList:CAN_RAM_BLOCK_0, CAN_RAM_BLOCK_1, CAN_RAM_BLOCK_2
Can.CanConfigSet.CanExpandedMBMemoryListEnable:STD_OFF
Can.CanConfigSet.CanExpandedMBMemoryList:
Can.CanConfigSet.NumOfRegion:3
Can.CanConfigSet.CanController:6
Can.CanConfigSet.CanMB:96
Can.CanConfigSet.CanController.NoMB:96, 96, 96, 64, 64, 64
Can.CanConfigSet.RxFifoEventsUnified:STD_ON
Can.CanConfig.InternalWakeupSupport:STD_OFF
Can.CanConfig.MixMB:STD_OFF
Can.CanConfig.CanController.WakeUpSourceFilter:STD_OFF
Can.CanConfig.MemoryECC:STD_ON
Can.CanConfig.CtrlClksrcAvailable:STD_OFF
Can.CanConfigSet.CanFdEnable:STD_ON
Can.CanConfigSet.CanRxFiFoEnhancedEnable:STD_ON
Can.CanConfigSet.CanRxFiFoEnhancedEnableList:FLEXCAN_0, FLEXCAN_1, FLEXCAN_2
Can.CanConfigSet.CanRxFiFoEnhancedNumFilterElement:128
Can.CanConfigSet.CanRxFiFoEnhancedDeep:20
Can.CanConfigSet.CanPretendedNetworking:STD_OFF
Can.CanConfigSet.CanPretendedNetworkingList:NA
Can.CanConfig.SwichingIsoMode:STD_ON
Can.CanConfigSet.CBTSupport:STD_ON
Can.CanConfigSet.ProtocolException:STD_ON
Can.CanConfigSet.EdgeFilter:STD_ON
Can.CanConfigSet.TimeStampSupport:STD_ON
Can.CanConfigSet.TimeStampSrcList:FLEXCAN_HRTIMERSRC_EMAC,FLEXCAN_HRTIMERSRC_STM0
Can.CanConfigSet.Ctrl2TimerSrcAvailableList:FLEXCAN_0,FLEXCAN_1,FLEXCAN_2,FLEXCAN_3,FLEXCAN_4,FLEXCAN_5
# MaxFdBaudrateValue is needed due to errata e7845 on Rainier cut 2.0
Can.CanConfigSet.MaxFdBaudrateValue:8000
Can.CanConfig.MultipleInterrupts: STD_ON
Can.CanConfig.SupvAvailable:STD_ON
Can.CanConfig.CtrlRegProtNumber:0
Can.CanConfig.EnhanceCBTSuport:STD_ON
Can.CanConfig.MultiCoreSuport:STD_ON
Can.CanConfig.CanTxArbitrationStartDelayDefaultList:12, 12, 12, 16, 16, 16
######################  Can_s32k396_mapbga289  Can module: END  #####################

######################## Dio_s32k396_mapbga289  Dio module ####################################
#
# Dio.Package                               : Dio package's name
# Dio.ReversedMappingOfPortBitsOverPortPins : Flag stating if the mapping of the bits of port registers (PPDO/I, MPPDO)
#                                             over port pins is reversed (true) or not (false)
# Dio.Siul2Instances                        : List of SIUL2 instances on the current platform subderivative
# Dio.Port0OffsetInSiul2Instance            : List with values that should be substracted from the 'Dio Port Id'
#                                             field configured by the user, in order to get the correct index
#                                             of Port0 inside the SIUL2 instance it is mapped on
# Dio.PortSiul2Instance:                    : List with SIUL2 instance each port belongs to
# Dio.AvailablePortPinsForRead              : List of bitmaps (one per port) defining which pin in the port can
#                                             be read in the current platform subderivative
# Dio.AvailablePortPinsForWrite             : List of bitmaps (one per port) defining which pin in the port can
#                                             be written in the current platform subderivative
# Dio.AvailablePortPinsForReadReversedBits  : List of reversed bitmaps (one per port) defining which pin in the
#                                             port can be read in the current platform subderivative
# Dio.AvailablePortPinsForWriteReversedBits : List of reversed bitmaps (one per port) defining which pin in the
#                                             port can be written in the current platform subderivative
# Dio.LastPinAvailable                      : The MSCR of the last pin which is available in this package
# Dio.MulticoreSupport                      : Flag stating if this sub-package is support for multicore(true) or not(false)
# Dio.PdacSlot                              : List with PDAC Slot for current platform
#
###############################################################################################

Dio.Package                                 : s32k396_mapbga289
Dio.ReversedMappingOfPortBitsOverPortPins   : true
Dio.Siul2Instances                          : SIUL2_0
Dio.Port0OffsetInSiul2Instance              : 0
Dio.PortSiul2Instance                       : SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0,SIUL2_0
Dio.AvailablePortPinsForRead                : 0xC7FF,0xE7FF,0xFF3F,0x3FFF,0xFFFF,0xFFBF,0xFFFF,0xFFFF,0xCFF7,0xFCBF,0xFFFF,0xFFBF,0xFFFF,0x0FFF,0x1F80
Dio.AvailablePortPinsForWrite               : 0x47FC,0xE7FE,0xFC3F,0x3FFF,0xFF3F,0xFFBF,0xFFFF,0xC3FF,0xCFB3,0xFCB9,0xFFFF,0xFFBF,0xFFFF,0x0FFF,0x1F80
Dio.AvailablePortPinsForReadReversedBits    : 0xFFE3,0xFFE7,0xFCFF,0xFFFC,0xFFFF,0xFDFF,0xFFFF,0xFFFF,0xEFF3,0xFD3F,0xFFFF,0xFDFF,0xFFFF,0xFFF0,0x01F8
Dio.AvailablePortPinsForWriteReversedBits   : 0x3FE2,0x7FE7,0xFC3F,0xFFFC,0xFCFF,0xFDFF,0xFFFF,0xFFC3,0xCDF3,0x9D3F,0xFFFF,0xFDFF,0xFFFF,0xFFF0,0x01F8
Dio.LastPinAvailable                        : 236
Dio.MulticoreSupport                        : true
Dio.PdacSlot                                : VIRTUAL_WRAPPER_PDAC0, VIRTUAL_WRAPPER_PDAC1, VIRTUAL_WRAPPER_PDAC2, VIRTUAL_WRAPPER_PDAC3, VIRTUAL_WRAPPER_PDAC4

######################## Dio_s32k396_mapbga289  Dio module: END  ###############################
######################  Eth_s32k396_mapbga289  Eth module  ##########################
# 
# Eth.EthGeneral.EthController.List                 : List of GMAC controllers
# Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList    : Support RMII on each GMAC controller
# Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList    : Support MDIO on each GMAC controller
# Eth.EthCtrlConfig.GMAC.MaxTxQueueSupport.List     : Number of MTL Transmit Queues
# Eth.EthCtrlConfig.GMAC.MaxRxQueueSupport.List     : Number of MTL Receive Queues
# Eth.EthCtrlConfig.GMAC.TxFifoSizeInBytes.List     : Size of MTL Transmit Memory Pool in bytes
# Eth.EthCtrlConfig.GMAC.RxFifoSizeInBytes.List     : Size of MTL Receive Memory Pool in bytes
# Eth.EthCtrlConfig.GMAC.TxFifoBlockSizeInBytes.List: Minimum allocatable unit in an MTL Transmit Queue
# Eth.EthCtrlConfig.GMAC.RxFifoBlockSizeInBytes.List: Minimum allocatable unit in an MTL Receive Queue
# Eth.EthCtrlConfig.GMAC.DataBusInterface.List      : Interface of the data-bus
# Eth.EthCtrlConfig.GMAC.DataBusWidthInBytes.List   : Width of the data-bus in bytes
# Eth.EthCtrlConfig.GMAC.MaxDataBusBurstLength.List : Maximum number of beats in an AHB burst
# Eth.EthCtrlConfig.GMAC.MaxPortTransferRate.List   : Maximum data transfer rate
#
################################################################################

Eth.EthGeneral.EthController.List:GMAC_0
Eth.EthGeneral.EthController.Origin.List:EMAC

Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList:STD_ON
Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList:STD_ON

Eth.EthCtrlConfig.GMAC.MaxTxQueueSupport.List:2
Eth.EthCtrlConfig.GMAC.MaxRxQueueSupport.List:2

Eth.EthCtrlConfig.GMAC.TxFifoSizeInBytes.List:8192
Eth.EthCtrlConfig.GMAC.RxFifoSizeInBytes.List:8192

Eth.EthCtrlConfig.GMAC.TxFifoBlockSizeInBytes.List:256
Eth.EthCtrlConfig.GMAC.RxFifoBlockSizeInBytes.List:256

Eth.EthCtrlConfig.GMAC.SchedulersSupported.List:1

Eth.EthCtrlConfig.GMAC.TimeAwareShaperSupported.List:1

Eth.EthCtrlConfig.GMAC.GateControlListDepth.List:256

Eth.EthCtrlConfig.GMAC.TimeInterval.List:16000000

Eth.EthCtrlConfig.GMAC.DataBusInterface.List:AHB
Eth.EthCtrlConfig.GMAC.DataBusWidthInBytes.List:4
Eth.EthCtrlConfig.GMAC.MaxDataBusBurstLength.List:16

Eth.EthCtrlConfig.GMAC.MaxPortTransferRate.List:100000000

Eth.Features.HasAutomotiveSafety:true

######################  Eth_s32k396_mapbga289  Eth module: END  #####################
#####################  s32k396_mapbga289 Gpt module  ##########################
#
# Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel : Selects the physical GPT Channel.
#
################################################################################
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwIp: STM, PIT, EMIOS, RTC
Gpt.Num_Stm_Hw_Modules:3
Gpt.Num_Pit_Hw_Modules:3
Gpt.Num_Emios_Hw_Modules:1
Gpt.Num_Rtc_Hw_Modules:1
Gpt.Num_Channels_Per_Module:4,4,5,4,4,13,6,6,1
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel:STM_0_CH_0,STM_0_CH_1,STM_0_CH_2,STM_0_CH_3,STM_1_CH_0,STM_1_CH_1,STM_1_CH_2,STM_1_CH_3,STM_2_CH_0,STM_2_CH_1,STM_2_CH_2,STM_2_CH_3,PIT_0_CH_RTI,PIT_0_CH_0,PIT_0_CH_1,PIT_0_CH_2,PIT_0_CH_3,PIT_1_CH_0,PIT_1_CH_1,PIT_1_CH_2,PIT_1_CH_3,PIT_2_CH_0,PIT_2_CH_1,PIT_2_CH_2,PIT_2_CH_3,EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,RTC_0_CH_0,STM_0_PREDEF,STM_1_PREDEF,STM_2_PREDEF
Gpt.GptChannelConfigSet.GptPit.GptPitModule:PIT_0,PIT_1,PIT_2
Gpt.GptChannelConfigSet.GptPit.GptPitChannels:CH_RTI,CH_0,CH_1,CH_2,CH_3,
Gpt.GptChannelConfigSet.GptStm.GptStmModule.List:STM_0,STM_1,STM_2
Gpt.GptChannelConfigSet.GptStm.GptStmChannels:CH_0,CH_1,CH_2,CH_3
Gpt.GptChannelConfigSet.GptEmios.GptEmiosModule.List:EMIOS_0
Gpt.GptChannelConfigSet.GptEmios.GptEmiosChannels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7,CH_8,CH_9,CH_10,CH_11,CH_12,CH_13,CH_14,CH_15,CH_16,CH_17,CH_18,CH_19,CH_20,CH_21,CH_22,CH_23
Gpt.GptConfig.Gpt_RTCSupport:TRUE
Gpt.GptConfig.Gpt_EmiosSupport:TRUE
Gpt.GptConfig.Gpt_PIT_ModuleSingleInterrupt:STD_ON
Gpt.GptConfig.Gpt_PIT_PeculiarInstances:STD_OFF
Gpt.GptConfig.Gpt_STM_ModuleSingleInterrupt:STD_ON
Gpt.GptRtc.GptRtcChannelClkSrc:RTC_IP_CLOCK_SOURCE_0,RTC_IP_CLOCK_SOURCE_1,RTC_IP_CLOCK_SOURCE_2,RTC_IP_CLOCK_SOURCE_3
Gpt.GptRtc.GptRtcExternalClock:FALSE
######################  s32k396_mapbga289: END  ##########################################  Icu module  ##########################
#
# Icu.IcuConfigSet.IcuChannel.IcuHwChannel : list of available ICU HW channels.
#
################################################################################
# ICU resources derivative
Icu.Derivative:S32K3XX

Icu.Num_Emios_Hw_Channels:24
Icu.Num_Emios_Hw_Modules:1
Icu.eMios_Hw_Modules:0
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcueMiosHw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
Icu.eMios_Hw_MasterBuses:0,8,16,22,23
Icu.Emios_Hw_MaximumCounter:16777215

Icu.Num_Siul2_Hw_Channels:32
Icu.SIUL2HardwareUsed:0
Icu.Num_Siul2_Hw_Modules:1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuSiul2Hw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31

Icu.Num_Wkpu_Hw_Channels:64
Icu.Num_Wkpu_Hw_Modules:1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuWkpuHw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
Icu.Num_Wkpu_NMIs:3
#use 255 as list terminator - forcing it to resource tables in DS
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuWkpuCoresSupport:0,1,2,255

Icu.Num_Cmp_Hw_Modules:2
Icu.Cmp_Hw_Modules:0,1
Icu.IcuConfigSet_IcuChannel_IcuCmp0PinInput:8
Icu.IcuConfigSet_IcuChannel_IcuCmp1PinInput:4

Icu.IcuConfigSet.IcuChannel.IcuHwChannel:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,WKPU_CH_0,WKPU_CH_1,WKPU_CH_2,WKPU_CH_3,WKPU_CH_4,WKPU_CH_5,WKPU_CH_6,WKPU_CH_7,WKPU_CH_8,WKPU_CH_9,WKPU_CH_10,WKPU_CH_11,WKPU_CH_12,WKPU_CH_13,WKPU_CH_14,WKPU_CH_15,WKPU_CH_16,WKPU_CH_17,WKPU_CH_18,WKPU_CH_19,WKPU_CH_20,WKPU_CH_21,WKPU_CH_22,WKPU_CH_23,WKPU_CH_24,WKPU_CH_25,WKPU_CH_26,WKPU_CH_27,WKPU_CH_28,WKPU_CH_29,WKPU_CH_30,WKPU_CH_31,WKPU_CH_32,WKPU_CH_33,WKPU_CH_34,WKPU_CH_36,WKPU_CH_37,WKPU_CH_38,WKPU_CH_39,WKPU_CH_40,WKPU_CH_41,WKPU_CH_42,WKPU_CH_43,WKPU_CH_44,WKPU_CH_45,WKPU_CH_46,WKPU_CH_47,WKPU_CH_48,WKPU_CH_49,WKPU_CH_50,WKPU_CH_51,WKPU_CH_52,WKPU_CH_53,WKPU_CH_54,WKPU_CH_55,WKPU_CH_56,WKPU_CH_57,WKPU_CH_58,WKPU_CH_59,WKPU_CH_60,WKPU_CH_61,WKPU_CH_62,WKPU_CH_63,CMP_0,CMP_1,CMP_2,SIUL2_0_IRQ_CH_0,SIUL2_0_IRQ_CH_1,SIUL2_0_IRQ_CH_2,SIUL2_0_IRQ_CH_3,SIUL2_0_IRQ_CH_4,SIUL2_0_IRQ_CH_5,SIUL2_0_IRQ_CH_6,SIUL2_0_IRQ_CH_7,SIUL2_0_IRQ_CH_8,SIUL2_0_IRQ_CH_9,SIUL2_0_IRQ_CH_10,SIUL2_0_IRQ_CH_11,SIUL2_0_IRQ_CH_12,SIUL2_0_IRQ_CH_13,SIUL2_0_IRQ_CH_14,SIUL2_0_IRQ_CH_15,SIUL2_0_IRQ_CH_16,SIUL2_0_IRQ_CH_17,SIUL2_0_IRQ_CH_18,SIUL2_0_IRQ_CH_19,SIUL2_0_IRQ_CH_20,SIUL2_0_IRQ_CH_21,SIUL2_0_IRQ_CH_22,SIUL2_0_IRQ_CH_23,SIUL2_0_IRQ_CH_24,SIUL2_0_IRQ_CH_25,SIUL2_0_IRQ_CH_26,SIUL2_0_IRQ_CH_27,SIUL2_0_IRQ_CH_28,SIUL2_0_IRQ_CH_29,SIUL2_0_IRQ_CH_30,SIUL2_0_IRQ_CH_31

Icu.ChannelType.EMIOS_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_8:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM 
Icu.ChannelType.EMIOS_0_CH_9:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_10:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_11:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_12:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_13:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_14:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_15:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_16:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_17:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_18:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_19:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_20:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_21:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_22:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_23:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_ICU_BUS_A, EMIOS_ICU_BUS_DIVERSE, EMIOS_ICU_BUS_F, EMIOS_ICU_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM

Icu.ChannelType.IRQ_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_24:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT

Icu.ChannelType.WKPU_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_24:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_32:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_33:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_34:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_36:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_37:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_38:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_39:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_40:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_41:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_42:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_43:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_44:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_45:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_46:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_47:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_48:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_49:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_50:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_51:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_52:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_53:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_54:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_55:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_56:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_57:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_58:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_59:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_60:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_61:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_62:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_63:ICU_MODE_SIGNAL_EDGE_DETECT

######################  Icu module: END  ##########################################  I2c module  ##############################
#
# I2c.I2cGlobalConfig.I2cChannel : Total number of LPI2C channels
# I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel : List of LPI2C channels
# I2cUnifiedInterrupts: TRUE if the platform has only one interrupt vector for each LPI2C channel
# I2cMulticoreSupport: This shows if this platform has multicore suport
# I2c.FlexIO.I2cHeaderName: The name of FlexIO header file
# I2c.Lpi2c.I2cHeaderName: The name of Lpi2c header file
#
################################################################################

I2c.I2cGlobalConfig.I2cChannel:6
I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel:LPI2C_0, LPI2C_1, FLEXIO_0_CH_0_1, FLEXIO_0_CH_2_3, FLEXIO_0_CH_4_5, FLEXIO_0_CH_6_7
I2cUnifiedInterrupts:TRUE
I2cMulticoreSupport:TRUE
I2c.FlexIO.I2cHeaderName:S32K39_FLEXIO
I2c.Lpi2c.I2cHeaderName:S32K39_LPI2C
######################  I2c module: END  ########################
#####################  Lin_s32k396_mapbga289 Lin module  ########################
#
# Lin.LinGlobalConfig.LinChannel : Total Number of LIN Channels
# Lin.LinGlobalConfig.LinLpuartChannel : Total Number of LPUART channels
# Lin.LinGlobalConfig.LinFlexioChannel : Total Number of FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.LinFlexioChannels : List of FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.LinLpuartChannels : List of LPUART channels
# Lin.LinGlobalConfig.LinChannel.LinHwChannel : List the hardware for both LPUART and FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.FlexioShifters : List of FLEXIO shifters
# Lin.LinGlobalConfig.LinChannel.FlexioTimers : List of FLEXIO timers
# Lin.LinMulticoreSupport: Multicore support
# Lin.LinFlexioClkDivRatio.List: List of FlexIO clock divided
#
################################################################################

Lin.LinGlobalConfig.LinChannel:8
Lin.LinGlobalConfig.LinLpuartChannel:4
Lin.LinGlobalConfig.LinFlexioChannel:4
Lin.LinGlobalConfig.LinChannel.LinFlexioChannels:FLEXIO_IP_0,FLEXIO_IP_1,FLEXIO_IP_2,FLEXIO_IP_3
Lin.LinGlobalConfig.LinChannel.LinLpuartChannels:LPUART_IP_0,LPUART_IP_1,LPUART_IP_2,LPUART_IP_3
Lin.LinGlobalConfig.LinChannel.LinHwChannel:LPUART_IP_0,LPUART_IP_1,LPUART_IP_2,LPUART_IP_3,FLEXIO_IP_0,FLEXIO_IP_1,FLEXIO_IP_2,FLEXIO_IP_3
Lin.LinGlobalConfig.LinChannel.FlexioShifters:FLEXIO_SHIFTER_0,FLEXIO_SHIFTER_1,FLEXIO_SHIFTER_2,FLEXIO_SHIFTER_3,FLEXIO_SHIFTER_4,FLEXIO_SHIFTER_5,FLEXIO_SHIFTER_6,FLEXIO_SHIFTER_7
Lin.LinGlobalConfig.LinChannel.FlexioTimers:FLEXIO_TIMER_0,FLEXIO_TIMER_1,FLEXIO_TIMER_2,FLEXIO_TIMER_3,FLEXIO_TIMER_4,FLEXIO_TIMER_5,FLEXIO_TIMER_6,FLEXIO_TIMER_7
Lin.LinMulticoreSupport:TRUE
Lin.LinFlexioClkDivRatio.List:256,16,1

######################  Lin_s32k396_mapbga289 Lin module: END  ##############################################  s32k396_mapbga289 Port module: START ##########################################
#
# Port.Package                           : Identifier of the platform subderivative the resource information is for
# Port.Derivative                        : Identifier of the platform derivative the resource information is for
# Port.Siul2Instances                    : List of names of SIUL2 instances present on the subderivative
# Port.NumSiul2Intances                  : Number of SIUL2 instances present on platform. This variable was added due to the limitations of S32DS
# Port.Siul2InstanceMscrIdxStart         : List with first MSCR indexes in each SIUL2 instance
# Port.Siul2InstanceMscrIdxEnd           : List with last MSCR indexes in each SIUL2 instance
# Port.Siul2MaxNumConfiguredMscrs        : The maximum number of MSCRs that can be configured on all SIUL2 instances
# Port.Siul2InstanceNumImcrs             : List with number of IMCR registers in each SIUL2 instance
# Port.Siul2InstanceImcrIdxStart         : List with first IMCR indexes in each SIUL2 instance
# Port.Siul2InstanceImcrIdxEnd           : List with last IMCR indexes in each SIUL2 instance
# Port.Siul2Instance0NotImplementedMscrs : List with not implemented MSCR indexes in SIUL2 instance X
# Port.Siul2InstanceXNotAvailableMscrs   : List with not available MSCR indexes in SIUL2 instance X
# Port.Siul2InstanceXOnlyInputPins       : List with pins that support only GPI functionality on SIUL2 instance X
# Port.Siul2InstanceXNoGpioPins          : List with pins that do not have GPIO functionality on SIUL2 instance X
# Port.Siul2InstanceXAdcPins             : List with pins that have ADC functionality on SIUL2 instance X
# Port.Num16PinsBlocks                   : Number of 16 pins blocks on the platform subderivative
# Port.PinsWithIF                        : List of pins having Input Filter feature
# Port.PinsWithSRC                       : List of pins having Slew Rate Control feature
# Port.PinsWithDSE                       : List of pins having Drive Strength feature
# Port.MscrJtagPins                      : List with JTAG's MSCR indexes for current platform
# Port.PdacSlot                          : List with PDAC Slot for current platform
#
########################################################################################################

Port.Package                           : s32k396_mapbga289
Port.Derivative                        : s32k396
Port.Siul2Instances                    : SIUL2_0
Port.NumSiul2Intances                  : 1
Port.Siul2InstanceMscrIdxStart         : 0,65535
Port.Siul2InstanceMscrIdxEnd           : 236,65535
Port.Siul2MaxNumConfiguredMscrs        : 237,65535
Port.Siul2InstanceNumImcrs             : 512
Port.Siul2InstanceImcrIdxStart         : 0
Port.Siul2InstanceImcrIdxEnd           : 511
Port.Siul2Instance0NotImplementedMscrs : 11,12,13,27,38,39,62,63,86,131,141,150,152,153,182,220,221,222,223,224,225,226,227,228,229,230
Port.Siul2Instance0NotAvailableMscrs   : 11,12,13,27,28,38,39,62,63,86,131,140,141,150,152,153,182,220,221,222,223,224,225,226,227,228,229,230
Port.Siul2Instance0OnlyInputPins       : 0,1,15,16,40,41,70,71,122,123,124,125,130,134,145,146
Port.Siul2Instance0NoGpioPins          :
Port.Siul2Instance0AdcPins             :
Port.Num16PinsBlocks                   : 15,65535
Port.PinsWithIF                        : 5
Port.PinsWithSRC                       : 10,35,52,57,60,61,64,65,66,67,76,80,81,82,83,101,102,103,104,105,106,107,108,136
Port.PinsWithDSE                       : 4,5,7,10,23,28,29,30,31,32,33,34,35,36,37,50,51,52,53,54,55,56,57,58,59,60,61,64,65,66,67,68,69,72,73,74,76,77,78,79,80,81,82,83,85,87,88,89,91,92,93,94,101,102,103,104,105,106,107,108,109,110,111,114,126,127,136,137,140,156,158,164,167,168,174,180,181,185,188,189,191,198,199,200,205,207,208,209,210,211,212,213,214,215,216,217,218,219,231,232,233,234,235,236,215,216,217,218,219,231,232,233,234,235,236
Port.MscrJtagPins                      : 4,10,68,69
Port.PdacSlot                          : VIRTUAL_WRAPPER_PDAC0, VIRTUAL_WRAPPER_PDAC1, VIRTUAL_WRAPPER_PDAC2, VIRTUAL_WRAPPER_PDAC3, VIRTUAL_WRAPPER_PDAC4

######################  s32k396_mapbga289 Port module: END ############################################
#####################  Spi_s32k396_mapbga289 Spi module  ##########################
#
# Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping       : list of available SPI
# Spi.SpiDriver.SpiExternalDevice.SpiHwUnit         : the list of AUTOSAR comaptible pheripherals present
# Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier  : List of chip select for each HW units
# Spi.SpiDMAPresent                                 : DMA support for SPI peripheral(s)
#
################################################################################

Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping:LPSPI_0,LPSPI_1,LPSPI_2,LPSPI_3,LPSPI_4,LPSPI_5,FLEXIO_SPI_0,FLEXIO_SPI_1,FLEXIO_SPI_2,FLEXIO_SPI_3
Spi.SpiDriver.SpiExternalDevice.SpiHwUnit:CSIB0,CSIB1,CSIB2,CSIB3,CSIB4,CSIB5,CSIB6,CSIB7,CSIB8,CSIB9
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_0:PCS0, PCS1, PCS2, PCS3, PCS4, PCS5, PCS6, PCS7
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_1:PCS0, PCS1, PCS2, PCS3, PCS4, PCS5
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_2:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_3:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_4:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_5:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_0:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_1:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_2:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_3:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.Maximum:PCS0, PCS1, PCS2, PCS3, PCS4, PCS5, PCS6, PCS7
Spi.SpiDMAPresent:TRUE
Spi.SpiFIFOSize:4
Spi.MaxFlexioInstanceSupported:4
Spi.SpiRegProtectAvailable:FALSE
Spi.SpiRegProtectMem:4
Spi.SpiFrameSizeMax:64
Spi.SpiFrameSizeMin:1
Spi.SpiHeaderNameLPSPI:S32K39_LPSPI
Spi.SpiHeaderNameFLEXIO:S32K39_FLEXIO
Spi.SpiMultiCoreSupport:TRUE
Spi.SpiFlexioClkDivRatio.List:256,16,1
Spi.SpiMaxBaudrate:2.0E7,1.0E7

######################  Spi_s32k396_mapbga289 Spi module: END  ##########################################  s32k396_mapbga289 Mcu module  ##########################
#######################################################
##################  MCU DERIVATIVE  ###################
#######################################################
MCU.Derivative:006
#######################################################
#################       Clock Source      #############
#######################################################
# List of clock source on the platform
MCU.PcfsSelectorName.List:SCS_CLK
MCU.ClockSource.List:PLL_PHI0_CLK
MCU.PCFS.Indices.List:PCFS_8

#######################################################
#################     MC_CGM_0      ###################
#######################################################
#List of available clock multiplexers on CGM0
MCU.CGM0.ClockMuxes.List:CLKMUX_0,CLKMUX_1,CLKMUX_2,CLKMUX_3,CLKMUX_4,CLKMUX_5,CLKMUX_6,CLKMUX_7,CLKMUX_8,CLKMUX_9,CLKMUX_10,CLKMUX_11,CLKMUX_13,CLKMUX_15,CLKMUX_16
MCU.CGM0.ClockMuxes.Names.List:SCS_CLK,STMA_CLK,STMB_CLK,FLEXCANA_CLK,FLEXCANB_CLK,CLKOUT_STANDBY_CLK,CLKOUT_RUN_CLK,EMAC_RX_CLK,EMAC_TX_CLK,EMAC_TS_CLK,QSPI_2XSFIF_CLK,TRACE_CLK,STMC_CLK,LFAST_REF_CLK,SWG_CLK

#Values according to MC_CGM_MUX_0_CSC[SELCTL]
#Set range limit of divider and phase is 0 if they are not supported.
MCU.CGM0.ClockMux0.List:FIRC_CLK,PLL_PHI0_CLK
MCU.CGM0.ClockMux0.Default:FIRC_CLK
MCU.CGM0.ClockMux0.Dividers.List:Div0,Div1,Div2,Div3,Div4,Div5,Div6,Div7
MCU.CGM0.ClockMux0.Dividers.Names.List:CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,LBIST_CLK,QSPI_MEM_CLK,CM7_CORE_CLK

#Values according to MC_CGM_MUX_1_CSC[SELCTL]
MCU.CGM0.ClockMux1.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux1.Default:FIRC_CLK
MCU.CGM0.ClockMux1.Dividers.List:Div0
MCU.CGM0.ClockMux1.Dividers.Names.List:STMA_CLK

#Values according to MC_CGM_MUX_2_CSC[SELCTL]
MCU.CGM0.ClockMux2.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux2.Default:FIRC_CLK
MCU.CGM0.ClockMux2.Dividers.List:Div0
MCU.CGM0.ClockMux2.Dividers.Names.List:STMB_CLK

#Values according to MC_CGM_MUX_3_CSC[SELCTL]
MCU.CGM0.ClockMux3.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux3.Default:FIRC_CLK
MCU.CGM0.ClockMux3.Dividers.List:Div0
MCU.CGM0.ClockMux3.Dividers.Names.List:FLEXCANA_CLK

#Values according to MC_CGM_MUX_4_CSC[SELCTL]
MCU.CGM0.ClockMux4.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux4.Default:FIRC_CLK
MCU.CGM0.ClockMux4.Dividers.List:Div0
MCU.CGM0.ClockMux4.Dividers.Names.List:FLEXCANB_CLK

#Values according to MC_CGM_MUX_5_CSC[SELCTL]
MCU.CGM0.ClockMux5.List:FIRC_CLK,SIRC_CLK,FXOSC_CLK,AIPS_SLOW_CLK
MCU.CGM0.ClockMux5.Default:FIRC_CLK
MCU.CGM0.ClockMux5.Dividers.List:Div0
MCU.CGM0.ClockMux5.Dividers.Names.List:CLKOUT_STANDBY_CLK

#Values according to MC_CGM_MUX_6_CSC[SELCTL]
MCU.CGM0.ClockMux6.List:FIRC_CLK,SIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,CORE_CLK,HSE_CLK,CM7_CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RX_CLK,LFAST_REF_EXT_CLK,SWG_PAD_CLK
MCU.CGM0.ClockMux6.Default:FIRC_CLK
MCU.CGM0.ClockMux6.Dividers.List:Div0
MCU.CGM0.ClockMux6.Dividers.Names.List:CLKOUT_RUN_CLK

#Values according to MC_CGM_MUX_7_CSC[SELCTL]
MCU.CGM0.ClockMux7.List:FIRC_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RX_CLK
MCU.CGM0.ClockMux7.Default:FIRC_CLK
MCU.CGM0.ClockMux7.Dividers.List:Div0
MCU.CGM0.ClockMux7.Dividers.Names.List:EMAC_RX_CLK

#Values according to MC_CGM_MUX_8_CSC[SELCTL]
MCU.CGM0.ClockMux8.List:FIRC_CLK,EMAC_MII_RMII_TX_CLK
MCU.CGM0.ClockMux8.Default:FIRC_CLK
MCU.CGM0.ClockMux8.Dividers.List:Div0
MCU.CGM0.ClockMux8.Dividers.Names.List:EMAC_TX_CLK

#Values according to MC_CGM_MUX_9_CSC[SELCTL]
MCU.CGM0.ClockMux9.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RX_CLK
MCU.CGM0.ClockMux9.Default:FIRC_CLK
MCU.CGM0.ClockMux9.Dividers.List:Div0
MCU.CGM0.ClockMux9.Dividers.Names.List:EMAC_TS_CLK

#Values according to MC_CGM_MUX_10_CSC[SELCTL]
MCU.CGM0.ClockMux10.List:FIRC_CLK,FXOSC_CLK,PLL_PHI1_CLK
MCU.CGM0.ClockMux10.Default:FIRC_CLK
MCU.CGM0.ClockMux10.Dividers.List:Div0
MCU.CGM0.ClockMux10.Dividers.Names.List:QSPI_2XSFIF_CLK
MCU.CGM0.ClockMux10.Div2.Supported:true

#Values according to MC_CGM_MUX_11_CSC[SELCTL]
MCU.CGM0.ClockMux11.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK
MCU.CGM0.ClockMux11.Default:FIRC_CLK
MCU.CGM0.ClockMux11.Dividers.List:Div0
MCU.CGM0.ClockMux11.Dividers.Names.List:TRACE_CLK

#Values according to MC_CGM_MUX_12_CSC[SELCTL]
MCU.CGM0.ClockMux12.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK
MCU.CGM0.ClockMux12.Default:FIRC_CLK
MCU.CGM0.ClockMux12.Dividers.List:Div0
MCU.CGM0.ClockMux12.Dividers.Names.List:EMAC_TX_RMII_CLK

#Values according to MC_CGM_MUX_13_CSC[SELCTL]
MCU.CGM0.ClockMux13.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux13.Default:FIRC_CLK
MCU.CGM0.ClockMux13.Dividers.List:Div0
MCU.CGM0.ClockMux13.Dividers.Names.List:STMC_CLK

#Values according to MC_CGM_MUX_14_CSC[SELCTL]
MCU.CGM0.ClockMux14.List:FIRC_CLK,FXOSC_CLK,PLL_PHI1_CLK,PLLAUX_PHI2_CLK
MCU.CGM0.ClockMux14.Default:FIRC_CLK
MCU.CGM0.ClockMux14.Dividers.List:Div0
MCU.CGM0.ClockMux14.Dividers.Names.List:USDHC_CLK

#Values according to MC_CGM_MUX_15_CSC[SELCTL]
MCU.CGM0.ClockMux15.List:FIRC_CLK,FXOSC_CLK,LFAST_REF_EXT_CLK,AIPS_SLOW_CLK
MCU.CGM0.ClockMux15.Default:FIRC_CLK
MCU.CGM0.ClockMux15.Dividers.List:Div0
MCU.CGM0.ClockMux15.Dividers.Names.List:LFAST_REF_CLK

#Values according to MC_CGM_MUX_16_CSC[SELCTL]
MCU.CGM0.ClockMux16.List:FIRC_CLK,FXOSC_CLK,SWG_PAD_CLK
MCU.CGM0.ClockMux16.Default:FIRC_CLK
MCU.CGM0.ClockMux16.Dividers.List:Div0
MCU.CGM0.ClockMux16.Dividers.Names.List:SWG_CLK

#Values according to MC_CGM_MUX_17_CSC[SELCTL]
MCU.CGM0.ClockMux17.List:FIRC_CLK,FXOSC_CLK,PLL_PHI0_CLK,PLLAUX_PHI0_CLK
MCU.CGM0.ClockMux17.Default:FIRC_CLK
MCU.CGM0.ClockMux17.Dividers.List:Div0
MCU.CGM0.ClockMux17.Dividers.Names.List:GMAC1_RMII_CLK

#Values according to MC_CGM_MUX_18_CSC[SELCTL]
MCU.CGM0.ClockMux18.List:FIRC_CLK,FXOSC_CLK,AIPS_PLAT_CLK
MCU.CGM0.ClockMux18.Default:FIRC_CLK
MCU.CGM0.ClockMux18.Dividers.List:Div0
MCU.CGM0.ClockMux18.Dividers.Names.List:STMD_CLK

#Values according to MC_CGM_MUX_19_CSC[SELCTL]
MCU.CGM0.ClockMux19.List:FIRC_CLK,PLLAUX_PHI1_CLK
MCU.CGM0.ClockMux19.Default:FIRC_CLK
MCU.CGM0.ClockMux19.Dividers.List:Div0
MCU.CGM0.ClockMux19.Dividers.Names.List:AES_CLK

#Values according to RTC_RTCC[CLKSEL]
MCU.RTC.ClockSelect.List:FIRC_CLK,FXOSC_CLK,SIRC_CLK
MCU.RTC.ClockSelect.Default:FIRC_CLK
#######################################################
#################   MC_CGM_0_PCFS   ###################
#######################################################
MCU.CGM0.CgmPcfs.List:PCFS_8
MCU.CGM0.CgmPcfs.Default:PCFS_8
MCU.CGM0.CgmPcfs.Rates:12,48,112,184

MCU.CGM.CgmPcfs.DummyFrequency:0

#######################################################
#################   MC_CGM_PCFS   #####################
#######################################################
MCU.CGM.CgmPcfs.List:PCFS_8

#######################################################
#################   MC_CGM_0_CTRL   ###################
#######################################################
# List of SW Controlled clock multiplexers pertaining to CGM0
MCU.CGM0.ClockMux.SwCtrl.List:5,6,11

# List of PCFS capable clock multiplexers pertaining to CGM0
MCU.CGM0.ClockMux.PCFS.List:0

# List of clock multiplexers with divider trigger control pertaining to CGM0
MCU.CGM0.ClockMux.DivTrigCtrl.List:0

#######################################################
#################       MC_CGM      ###################
#######################################################
# List of CGM modules available on the platform
MCU.CGM.CgmModules.List:Cgm0

#######################################################
###################       PLL       ###################
#######################################################
MCU.PLL.List:PLL_0
MCU.PLL.Names.List:PLL_CLK
MCU.PLL.Dividers.List:PllDvOdiv2
MCU.PLL.Dividers.Names.List:PLL_POSTDIV_CLK

#######################################################
###################      PLL_0      ###################
#######################################################
MCU.PLL0.Dividers.List:PllOdiv0,PllOdiv1
MCU.PLL0.Dividers.Names.List:PLL_PHI0_CLK,PLL_PHI1_CLK

#######################################################
###################     SELECTOR       ################
#######################################################
MCU.SELECTOR.Names.List:SCS_CLK,STMA_CLK,STMB_CLK,FLEXCANA_CLK,FLEXCANB_CLK,CLKOUT_STANDBY_CLK,CLKOUT_RUN_CLK,EMAC_RX_CLK,EMAC_TX_CLK,EMAC_TS_CLK,QSPI_2XSFIF_CLK,TRACE_CLK,STMC_CLK,LFAST_REF_CLK,SWG_CLK,RTC_CLK

#######################################################
###################     DIVIDER        ################
#######################################################
MCU.DIVIDER.Names.List:PLL_POSTDIV_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,LBIST_CLK,QSPI_MEM_CLK,CM7_CORE_CLK,STMA_CLK,STMB_CLK,FLEXCANA_CLK,FLEXCANB_CLK,CLKOUT_STANDBY_CLK,CLKOUT_RUN_CLK,EMAC_RX_CLK,EMAC_TX_CLK,EMAC_TS_CLK,QSPI_2XSFIF_CLK,TRACE_CLK,STMC_CLK,LFAST_REF_CLK,SWG_CLK


#######################################################
###############     DIVIDER TRIGGER        ############
#######################################################
MCU.DIVIDER.TRIGGER.Names.List:CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,LBIST_CLK,QSPI_MEM_CLK,CM7_CORE_CLK
MCU.CGM.DIVIDER.TRIGGER.List:Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0,Cgm0ClockMux0
MCU.CGM.MultipleOnMuxSupport:true
MCU.CGM.DividerTriggerSupport:true
#######################################################
###################      PLL_0      ###################
#######################################################
MCU.COREPLL.Dividers.List:PllOdiv0,PllOdiv1
MCU.COREPLL.Dividers.Names.List:PLL_PHI0_CLK,PLL_PHI1_CLK

#######################################################
###################       GATE       ##################
#######################################################
MCU.GATE.Names.List:ADC0_CLK,ADC1_CLK,ADC2_CLK,ADC3_CLK,ADC4_CLK,ADC5_CLK,ADC6_CLK,ADCBIST_CLK,BCTU0_CLK,BCTU1_CLK,CMP0_CLK,CMP1_CLK,COOLFLUX_D_RAM0_CLK,COOLFLUX_D_RAM1_CLK,COOLFLUX_DSP16L_CLK,COOLFLUX_I_RAM0_CLK,COOLFLUX_I_RAM1_CLK,CRC0_CLK,DMAMUX0_CLK,DMAMUX1_CLK,DMAMUX2_CLK,DMAMUX3_CLK,DSPI_MSC_CLK,EDMA0_CLK,EDMA0_TCD0_CLK,EDMA0_TCD1_CLK,EDMA0_TCD2_CLK,EDMA0_TCD3_CLK,EDMA0_TCD4_CLK,EDMA0_TCD5_CLK,EDMA0_TCD6_CLK,EDMA0_TCD7_CLK,EDMA0_TCD8_CLK,EDMA0_TCD9_CLK,EDMA0_TCD10_CLK,EDMA0_TCD11_CLK,EDMA0_TCD12_CLK,EDMA0_TCD13_CLK,EDMA0_TCD14_CLK,EDMA0_TCD15_CLK,EDMA0_TCD16_CLK,EDMA0_TCD17_CLK,EDMA0_TCD18_CLK,EDMA0_TCD19_CLK,EDMA0_TCD20_CLK,EDMA0_TCD21_CLK,EDMA0_TCD22_CLK,EDMA0_TCD23_CLK,EDMA0_TCD24_CLK,EDMA0_TCD25_CLK,EDMA0_TCD26_CLK,EDMA0_TCD27_CLK,EDMA0_TCD28_CLK,EDMA0_TCD29_CLK,EDMA0_TCD30_CLK,EDMA0_TCD31_CLK,EDMA1_CLK,EDMA1_TCD0_CLK,EDMA1_TCD1_CLK,EDMA1_TCD2_CLK,EDMA1_TCD3_CLK,EDMA1_TCD4_CLK,EDMA1_TCD5_CLK,EDMA1_TCD6_CLK,EDMA1_TCD7_CLK,EDMA1_TCD8_CLK,EDMA1_TCD9_CLK,EDMA1_TCD10_CLK,EDMA1_TCD11_CLK,EDMA1_TCD12_CLK,EDMA1_TCD13_CLK,EDMA1_TCD14_CLK,EDMA1_TCD15_CLK,EDMA1_TCD16_CLK,EDMA1_TCD17_CLK,EDMA1_TCD18_CLK,EDMA1_TCD19_CLK,EDMA1_TCD20_CLK,EDMA1_TCD21_CLK,EDMA1_TCD22_CLK,EDMA1_TCD23_CLK,EDMA1_TCD24_CLK,EDMA1_TCD25_CLK,EDMA1_TCD26_CLK,EDMA1_TCD27_CLK,EDMA1_TCD28_CLK,EDMA1_TCD29_CLK,EDMA1_TCD30_CLK,EDMA1_TCD31_CLK,EFLEX_PWM0_CLK,EFLEX_PWM1_CLK,EIM0_CLK,EIM1_CLK,EIM2_CLK,EMAC0_RX_CLK,EMIOS0_CLK,ERM0_CLK,ERM1_CLK,ETPU_AB_REGISTERS_CLK,ETPU_CODE_RAM1_CLK,ETPU_CODE_RAM2_CLK,ETPU_RAM_MIRROR_CLK,ETPU_RAM_SDM_CLK,FLEXCAN0_CLK,FLEXCAN1_CLK,FLEXCAN2_CLK,FLEXCAN3_CLK,FLEXCAN4_CLK,FLEXCAN5_CLK,FLEXIO0_CLK,IGF0_CLK,INTM_CLK,LCU0_CLK,LCU1_CLK,LPI2C0_CLK,LPI2C1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPSPI3_CLK,LPSPI4_CLK,LPSPI5_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,LPUART3_CLK,LPUART_MSC_CLK,MSCM_CLK,MU2A_CLK,MU2B_CLK,PIT0_CLK,PIT1_CLK,PIT2_CLK,QSPI0_RAM_CLK,RTC0_CLK,SDA_AP_CLK,SDADC0_CLK,SDADC1_CLK,SDADC2_CLK,SDADC3_CLK,SEMA42_CLK,SIUL2_CLK,STM0_CLK,STM1_CLK,STM2_CLK,SWT0_CLK,SWT1_CLK,SWT2_CLK,TEMPSENSE_CLK,TRGMUX0_CLK,TRGMUX1_CLK,WKPU0_CLK

#######################################################
#################       CMU_FC      ###################
#######################################################
#List of CMU_FC
MCU.CMU_FC.List:CMU_FC_0_FXOSC_CLK,CMU_FC_3_CORE_CLK,CMU_FC_4_AIPS_PLAT_CLK,CMU_FC_5_HSE_CLK,CMU_FC_6_CM7_CORE_CLK
MCU.CMU_FC.BusClock.List:AIPS_SLOW_CLK,AIPS_SLOW_CLK,AIPS_SLOW_CLK,AIPS_SLOW_CLK,AIPS_SLOW_CLK
MCU.CMU_FC.RefClock.List:FIRC_CLK,FXOSC_CLK,FIRC_CLK,FIRC_CLK,FXOSC_CLK
MCU.CMU_FC.Default:CMU_FC_0_FXOSC_CLK
MCU.CMU_FC.REFERENCE.List:FIRC_CLK,FXOSC_CLK,FIRC_CLK,FIRC_CLK,FXOSC_CLK
#List of CMU_FCs that support Asynchronous Interrupt
MCU.CMU_FC.AsyncIE.Support:FXOSC_CLK,CORE_CLK,AIPS_PLAT_CLK,HSE_CLK,CM7_CORE_CLK

#List of CMU_FCs that support Synchronous Interrupt
MCU.CMU_FC.SyncIE.Support:FXOSC_CLK

MCU.CMU.UNITS:0
MCU.CMU.UNITS.List:

#List of Configured frequencys are used for calculate value for CMU registers, MC_CGM_PCFS registers and condition for Ram/Flash wait state.
MCU.ConfiguredFrequency.List:FIRC_CLK,FXOSC_CLK,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK
#######################################################
#################      EMIOS PERIPH ###################
#######################################################
#List of EMIOS
MCU.SPECIFIC_PERIPHERAL_PRAMs.List:


#######################################################
###############     MC_ME & MC_RGM    #################
#######################################################
#List of partitions available on the platform
MCU.Partitions.List:Partition0,Partition1,Partition2,Partition3

#List of available peripherals (controlled by both MC_ME and MC_RGM)
MCU.Peripherals.List:ERM_1,eDMA_1,eDMA_1_TCD_0,eDMA_1_TCD_1,eDMA_1_TCD_2,eDMA_1_TCD_3,eDMA_1_TCD_4,eDMA_1_TCD_5,eDMA_1_TCD_6,eDMA_1_TCD_7,eDMA_1_TCD_8,eDMA_1_TCD_9,eDMA_1_TCD_10,eDMA_1_TCD_11,eDMA_1_TCD_12,eDMA_1_TCD_13,eDMA_1_TCD_14,eDMA_1_TCD_15,TRGMUX,BCTU,eMIOS0,LCU0,LCU1,ADC_0,ADC_1,ADC_2,ADC_3,PIT0,PIT1,MUA,MUB,eDMA,eDMA_TCD_0,eDMA_TCD_1,eDMA_TCD_2,eDMA_TCD_3,eDMA_TCD_4,eDMA_TCD_5,eDMA_TCD_6,eDMA_TCD_7,eDMA_TCD_8,eDMA_TCD_9,eDMA_TCD_10,eDMA_TCD_11,SDA_AP,ERM_0,MSCM,SWT_0,STM_0,INTM,DMAMUX_0,DMAMUX_1,RTC,SIUL_VIRTWRAPPER_PDAC3,WKPU,CMUs,FXOSC,PLL,PIT2,FlexCAN_0,FlexCAN_1,FlexCAN_2,FlexCAN_3,FlexCAN_4,FlexCAN_5,FlexIO,LPUART_0,LPUART_1,LPUART_2,LPUART_3,LPI2C_0,LPI2C_1,LPSPI_0,LPSPI_1,LPSPI_2,LPSPI_3,LPCMP_0,LPCMP_1,TMU,CRC,STCU,eDMA_TCD_12,eDMA_TCD_13,eDMA_TCD_14,eDMA_TCD_15,eDMA_TCD_16,eDMA_TCD_17,eDMA_TCD_18,eDMA_TCD_19,eDMA_TCD_20,eDMA_TCD_21,eDMA_TCD_22,eDMA_TCD_23,eDMA_TCD_24,eDMA_TCD_25,eDMA_TCD_26,eDMA_TCD_27,eDMA_TCD_28,eDMA_TCD_29,eDMA_TCD_30,eDMA_TCD_31,SEMA42,SWT_1,SWT_2,STM_1,STM_2,EMAC,LPSPI_4,LPSPI_5,QuadSPI,SIPI,LFAST,LPUART_MSC,DSPI_MSC,EIM0,EIM1,EIM2,eDMA_1_TCD_16,eDMA_1_TCD_17,eDMA_1_TCD_18,eDMA_1_TCD_19,eDMA_1_TCD_20,eDMA_1_TCD_21,eDMA_1_TCD_22,eDMA_1_TCD_23,eDMA_1_TCD_24,eDMA_1_TCD_25,eDMA_1_TCD_26,eDMA_1_TCD_27,eDMA_1_TCD_28,eDMA_1_TCD_29,eDMA_1_TCD_30,eDMA_1_TCD_31,eTPU_AB_Registers,eTPU_RAM_SDM,eTPU_RAM_Mirror,eTPU_Code_RAM_1,eTPU_Code_RAM_2,DMAMUX_2,DMAMUX_3,Input_Glitch_Filter_0,Enhanced_FlexPWM_0,Enhanced_FlexPWM_1,TRGMUX_1,BCTU_1,SWG_0,SWG_1,ADC_4,ADC_5,ADC_6,Coolflux_DSP16L,Coolflux_I_RAM_0,Coolflux_I_RAM_1,Coolflux_D_RAM_0,Coolflux_D_RAM_1,SDADC_0,SDADC_1,SDADC_2,SDADC_3,adc_bist
MCU.Peripherals.Default:ERM_1

#######################################################
###################     MC_ME    ######################
#######################################################
MCU.MC_ME.HasOutputSafeState:false

MCU.MC_ME.LockStepControl:true

#List of available cores on the platform
MCU.MC_ME.Cores.List:CM7_0,CM7_1,CM7_2
MCU.MC_ME.Cores.Default:CM7_0

#List of available RW (Read-Write) cores on the partitions
MCU.MC_ME.Partition0.Cores.List:CORE_0,CORE_1,CORE_4
MCU.MC_ME.Partition1.Cores.List:
MCU.MC_ME.Partition2.Cores.List:
MCU.MC_ME.Partition3.Cores.List:

#COFB supported if there are any COFB in list below.
MCU.MC_ME.COFBSupported:true

#List of available COFBs on the partitions
MCU.MC_ME.Partition0.COFBs.List:COFB_0,COFB_1
MCU.MC_ME.Partition1.COFBs.List:COFB_0,COFB_1,COFB_2,COFB_3
MCU.MC_ME.Partition2.COFBs.List:COFB_0,COFB_1,COFB_2
MCU.MC_ME.Partition3.COFBs.List:COFB_0,COFB_1,COFB_2

# Subset of "MCU.Peripherals.List".
# Includes only peripherals which:
#   1. Have controllable clock in MC_ME.
#   2. Out of reset: MC_ME_PRTNx_COFBx_CLKEN[REQx] == 1
MCU.MC_ME.Peripherals.DefaultClockEnabled.List:PIT0,MSCM,SDA_AP,SWT_0,RTC,SIUL_VIRTWRAPPER_PDAC3,WKPU,FXOSC,LPCMP_0,LPCMP_1,STCU

# Mapping: MCU.Peripherals.List[x] corresponds to MCU.MC_ME.Peripherals.Slots.List[x]
# Precondition: Length(MCU.MC_ME.Peripherals.Slots.List) == Length(MCU.Peripherals.List)
# If peripheral has no controllable clock in MC_ME, fill with "NONE"
MCU.MC_ME.Peripherals.Slots.List:PRTN0_COFB0_REQ3,PRTN0_COFB0_REQ4,PRTN0_COFB0_REQ5,PRTN0_COFB0_REQ6,PRTN0_COFB0_REQ7,PRTN0_COFB0_REQ8,PRTN0_COFB0_REQ9,PRTN0_COFB0_REQ10,PRTN0_COFB0_REQ11,PRTN0_COFB0_REQ12,PRTN0_COFB0_REQ13,PRTN0_COFB0_REQ14,PRTN0_COFB0_REQ15,PRTN0_COFB0_REQ16,PRTN0_COFB0_REQ17,PRTN0_COFB0_REQ18,PRTN0_COFB0_REQ19,PRTN0_COFB0_REQ20,PRTN0_COFB1_REQ32,PRTN0_COFB1_REQ33,PRTN0_COFB1_REQ34,PRTN0_COFB1_REQ38,PRTN0_COFB1_REQ39,PRTN0_COFB1_REQ40,PRTN0_COFB1_REQ41,PRTN0_COFB1_REQ42,PRTN0_COFB1_REQ43,PRTN0_COFB1_REQ44,PRTN0_COFB1_REQ45,PRTN0_COFB1_REQ46,PRTN0_COFB1_REQ47,PRTN1_COFB0_REQ3,PRTN1_COFB0_REQ4,PRTN1_COFB0_REQ5,PRTN1_COFB0_REQ6,PRTN1_COFB0_REQ7,PRTN1_COFB0_REQ8,PRTN1_COFB0_REQ9,PRTN1_COFB0_REQ10,PRTN1_COFB0_REQ11,PRTN1_COFB0_REQ12,PRTN1_COFB0_REQ13,PRTN1_COFB0_REQ14,PRTN1_COFB0_REQ15,PRTN1_COFB0_REQ21,PRTN1_COFB0_REQ23,PRTN1_COFB0_REQ24,PRTN1_COFB0_REQ28,PRTN1_COFB0_REQ29,PRTN1_COFB0_REQ31,PRTN1_COFB1_REQ32,PRTN1_COFB1_REQ33,PRTN1_COFB1_REQ34,PRTN1_COFB1_REQ42,PRTN1_COFB1_REQ45,PRTN1_COFB1_REQ47,PRTN1_COFB1_REQ53,PRTN1_COFB1_REQ56,PRTN1_COFB1_REQ63,PRTN1_COFB2_REQ65,PRTN1_COFB2_REQ66,PRTN1_COFB2_REQ67,PRTN1_COFB2_REQ68,PRTN1_COFB2_REQ69,PRTN1_COFB2_REQ70,PRTN1_COFB2_REQ73,PRTN1_COFB2_REQ74,PRTN1_COFB2_REQ75,PRTN1_COFB2_REQ76,PRTN1_COFB2_REQ77,PRTN1_COFB2_REQ84,PRTN1_COFB2_REQ85,PRTN1_COFB2_REQ86,PRTN1_COFB2_REQ87,PRTN1_COFB2_REQ88,PRTN1_COFB2_REQ89,PRTN1_COFB2_REQ92,PRTN1_COFB2_REQ93,PRTN1_COFB2_REQ95,PRTN1_COFB3_REQ96,PRTN1_COFB3_REQ104,PRTN2_COFB0_REQ4,PRTN2_COFB0_REQ5,PRTN2_COFB0_REQ6,PRTN2_COFB0_REQ7,PRTN2_COFB0_REQ8,PRTN2_COFB0_REQ9,PRTN2_COFB0_REQ10,PRTN2_COFB0_REQ11,PRTN2_COFB0_REQ12,PRTN2_COFB0_REQ13,PRTN2_COFB0_REQ14,PRTN2_COFB0_REQ15,PRTN2_COFB0_REQ16,PRTN2_COFB0_REQ17,PRTN2_COFB0_REQ18,PRTN2_COFB0_REQ19,PRTN2_COFB0_REQ20,PRTN2_COFB0_REQ21,PRTN2_COFB0_REQ22,PRTN2_COFB0_REQ23,PRTN2_COFB0_REQ24,PRTN2_COFB0_REQ27,PRTN2_COFB0_REQ28,PRTN2_COFB0_REQ29,PRTN2_COFB0_REQ30,PRTN2_COFB1_REQ32,PRTN2_COFB1_REQ47,PRTN2_COFB1_REQ48,PRTN2_COFB1_REQ51,PRTN2_COFB1_REQ60,PRTN2_COFB1_REQ61,PRTN2_COFB2_REQ65,PRTN2_COFB2_REQ66,PRTN2_COFB2_REQ67,PRTN2_COFB2_REQ68,PRTN2_COFB2_REQ69,PRTN3_COFB0_REQ0,PRTN3_COFB0_REQ1,PRTN3_COFB0_REQ2,PRTN3_COFB0_REQ3,PRTN3_COFB0_REQ4,PRTN3_COFB0_REQ5,PRTN3_COFB0_REQ6,PRTN3_COFB0_REQ7,PRTN3_COFB0_REQ8,PRTN3_COFB0_REQ9,PRTN3_COFB0_REQ10,PRTN3_COFB0_REQ11,PRTN3_COFB0_REQ12,PRTN3_COFB0_REQ13,PRTN3_COFB0_REQ14,PRTN3_COFB0_REQ15,PRTN3_COFB1_REQ32,PRTN3_COFB1_REQ34,PRTN3_COFB1_REQ35,PRTN3_COFB1_REQ36,PRTN3_COFB1_REQ37,PRTN3_COFB1_REQ40,PRTN3_COFB1_REQ41,PRTN3_COFB1_REQ44,PRTN3_COFB1_REQ46,PRTN3_COFB1_REQ47,PRTN3_COFB1_REQ48,PRTN3_COFB1_REQ49,PRTN3_COFB1_REQ50,PRTN3_COFB1_REQ51,PRTN3_COFB1_REQ52,PRTN3_COFB1_REQ53,PRTN3_COFB1_REQ54,PRTN3_COFB1_REQ55,PRTN3_COFB1_REQ56,PRTN3_COFB1_REQ57,PRTN3_COFB1_REQ58,PRTN3_COFB1_REQ59,PRTN3_COFB1_REQ61,PRTN3_COFB1_REQ62,PRTN3_COFB1_REQ63,PRTN3_COFB2_REQ64,PRTN3_COFB2_REQ65
MCU.MC_ME.Peripherals.Slots.Default:PRTN0_COFB0_REQ3

#######################################################
#################       MC_RGM      ###################
#######################################################
MCU.MC_RGM.Partitions.List:
#No need to have a separate list of available reset domains on the platform.
#There are as many resettable domains in MC_RGM as there are partitions in MC_ME.

MCU.MC_RGM.FuncRstDis.List:FCCU,SWT_0,SWT_1,SWT_2,JTAG,DEBUG

#List of available COFBs on the reset domains
MCU.MC_RGM.Partition0.COFBs.List:
MCU.MC_RGM.Partition1.COFBs.List:
MCU.MC_RGM.Partition2.COFBs.List:
MCU.MC_RGM.Partition3.COFBs.List:

# Subset of "MCU.Peripherals.List"
# Includes only peripherals which:
#   1. Have controllable reset signal in MC_RGM.
#   2. Out of reset: MC_RGM_PRSTx_x[PERIPH_x_RST] == 0
MCU.MC_RGM.Peripherals.DefaultResetDeasserted.List:

# Mapping: MCU.Peripherals.List[x] corresponds to MCU.MC_RGM.Peripherals.Slots.List[x]
# Precondition: Length(MCU.MC_RGM.Peripherals.Slots.List) == Length(MCU.Peripherals.List)
# If peripheral has no controllable reset signal in MC_RGM, fill with "NONE"
MCU.MC_RGM.Peripherals.Slots.List:NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE,NONE
MCU.MC_RGM.Peripherals.Slots.Default:NONE

MCU.RGM.ResetDuringStandbySupported:true
MCU.RGM.WarmResetSupported:false
MCU.RGM.DomainResetSupported:false

#######################################################
#################        PRAMC      ###################
#######################################################
#PRAMC is/not available on the platform.
MCU.PRAMC.AVAILABLE:true
MCU.PRAMC.List:PRAMC_0,PRAMC_1
#######################################################
#################       PFLASH      ###################
#######################################################
#PFLASH is/not available on the platform.
MCU.PFLASH.AVAILABLE:true

#######################################################
#################        SRAMC      ###################
#######################################################
#SRAMC is/not available on the platform.
MCU.SRAMC.AVAILABLE:false
MCU.SRAMC.List:

#######################################################
###################       PMC      ####################
#######################################################
#List of non-critical PMC SPDs
MCU.PMC.NonCriticalSPD.List:
MCU.PMC.NonCriticalSPD.Indices.List:

#List of PMC Config
MCU.PMC.Config.List:LPM25EN,LVRBLPEN,HVDIE,LVDIE,LMSMPSEN

#List of DCM Config
MCU.DCM.Config.List:SIRC_TRIM_BYP_STDBY_EXT,PMC_TRIM_RGM_DCF_BYP_STDBY_EXT,FIRC_TRIM_BYP_STDBY_EXT,DCM_SCAN_BYP_STDBY_EXT

MCU.PMC.AE.SUPPORT:false
MCU.AEC.RSTGENCFG.SUPPORT:false

#######################################################
##############  CLOCKING LIMITS (FIRC)  ###############
#######################################################
MCU.FIRC.Limits.FIRC.FrequencyList:48000000,24000000,3000000
MCU.FIRC.Limits.FIRC.Typical:48000000
MCU.FIRC.Limits.FIRC.Default:48000000
MCU.FIRC.Limits.FIRC.Low:3000000
MCU.FIRC.Limits.FIRC.High:48000000

MCU.FIRC.Divider.Supported:false
#######################################################
##############  CLOCKING LIMITS (SIRC)  ###############
#######################################################
MCU.SIRC.Limits.SIRC.Typical:32000

#######################################################
##############  CLOCKING LIMITS (IRCOSC)  ##############
#######################################################
MCU.IRCOSC.List:FIRC,FIRC,SIRC
MCU.IRCOSC.Names:FIRC_CLK,FIRC_STANDBY_CLK,SIRC_STANDBY_CLK

#######################################################
##############  CLOCKING LIMITS (XOSC)  ##############
#######################################################
MCU.XOSC.List:FXOSC
MCU.XOSC.Names:FXOSC_CLK

#######################################################
##############  CLOCKING LIMITS (SXOSC)  ##############
#######################################################
MCU.SXOSC.Limits.SXOSC.Low:32768
MCU.SXOSC.Limits.SXOSC.High:32768

MCU.SXOSC.Limits.XTAL.Low:32768
MCU.SXOSC.Limits.XTAL.Typical:32768
MCU.SXOSC.Limits.XTAL.High:32768

MCU.SXOSC.Supported:false
#######################################################
##############  CLOCKING LIMITS (FXOSC)  ##############
#######################################################
MCU.FXOSC.Limits.FXOSC.Low:8000000
MCU.FXOSC.Limits.FXOSC.High:40000000

MCU.FXOSC.Limits.XTAL.Low:8000000
MCU.FXOSC.Limits.XTAL.High:40000000

MCU.FXOSC.Limits.SingleEndedMode.Low:8000000
MCU.FXOSC.Limits.SingleEndedMode.High:40000000

MCU.FXOSC.Limits.DifferentialMode.Low:8000000
MCU.FXOSC.Limits.DifferentialMode.High:40000000

MCU.FXOSC.Limits.XTAL.Typical:40000000
#######################################################
###############  CLOCKING LIMITS (PLL)  ###############
#######################################################
MCU.PLL.Limits.ClkIn.Low:8000000
MCU.PLL.Limits.ClkIn.High:40000000
MCU.PLL.Limits.VCO.Low:640000000
MCU.PLL.Limits.VCO.High:1280000000

MCU.PLL.Limits.PHI0.High:320000000
MCU.PLL.Limits.PHI0.Low:48000000
MCU.PLL.Limits.Divider.PHI0:255
MCU.PLL.Terminals.PHI0.Connected:true

MCU.PLL.Limits.PHI1.High:480000000
MCU.PLL.Limits.PHI1.Low:48000000
MCU.PLL.Limits.Divider.PHI1:255
MCU.PLL.Terminals.PHI1.Connected:true

MCU.PLL.MFI.Default:48

#######################################################
############## CLOCKING LIMITS (PLLAUX)  ##############
#######################################################
MCU.PLLAUX.Limits.ClkIn.Low:8000000
MCU.PLLAUX.Limits.ClkIn.High:40000000
MCU.PLLAUX.Limits.VCO.Low:640000000
MCU.PLLAUX.Limits.VCO.High:1280000000

MCU.PLLAUX.Limits.PHI0.High:320000000
MCU.PLLAUX.Limits.PHI0.Low:48000000
MCU.PLLAUX.Terminals.PHI0.Connected:false

MCU.PLLAUX.Limits.PHI1.High:320000000
MCU.PLLAUX.Limits.PHI1.Low:48000000
MCU.PLLAUX.Terminals.PHI1.Connected:false

MCU.PLLAUX.Limits.PHI2.High:320000000
MCU.PLLAUX.Limits.PHI2.Low:48000000
MCU.PLLAUX.Terminals.PHI2.Connected:false

MCU.PLLAUX.MFI.Default:120

#######################################################
############  CLOCKING LIMITS (CoreClock)  ############
#######################################################
MCU.SysClock.Limits.CORE_CLK:160000000
MCU.SysClock.Limits.AIPS_PLAT_CLK:80000000
MCU.SysClock.Limits.AIPS_SLOW_CLK:40000000
MCU.SysClock.Limits.HSE_CLK:120000000
MCU.SysClock.Limits.DCM_CLK:48000000
MCU.SysClock.Limits.LBIST_CLK:48000000
MCU.SysClock.Limits.QSPI_MEM_CLK:320000000
MCU.SysClock.Limits.CM7_CORE_CLK:320000000
#######################################################
###########  CLOCKING LIMITS (PeriphClock)  ###########
#######################################################
MCU.AuxClock.Limits.STM0_CLK:80000000
MCU.AuxClock.Limits.STM1_CLK:80000000
MCU.AuxClock.Limits.STM2_CLK:80000000
MCU.AuxClock.Limits.uSDHC_CLK:50000000
MCU.AuxClock.Limits.FLEXCAN_PE_CLK0_2:80000000
MCU.AuxClock.Limits.FLEXCAN_PE_CLK3_5:80000000
MCU.AuxClock.Limits.CLKOUT_STANDBY:48000000
MCU.AuxClock.Limits.CLKOUT_RUN:320000000
MCU.AuxClock.Limits.EMAC_CLK_RX:50000000
MCU.AuxClock.Limits.EMAC_CLK_TX:50000000
MCU.AuxClock.Limits.EMAC_CLK_TS:120000000
MCU.AuxClock.Limits.QuadSPI_SFCK:120000000
MCU.AuxClock.Limits.TRACE_CLK:120000000
MCU.AuxClock.Limits.EMAC_TX_RMII_CLK:50000000
MCU.AuxClock.Limits.LFAST_REF_CLK:26000000
MCU.AuxClock.Limits.SWG_CLK.High:20000000
MCU.AuxClock.Limits.SWG_CLK.Low:0
MCU.AuxClock.Limits.STM3_CLK.High:120000000
MCU.AuxClock.Limits.STM3_CLK.Low:0
MCU.AuxClock.Limits.AES_CLK.High:120000000
MCU.AuxClock.Limits.AES_CLK.Low:0
MCU.AuxClock.Limits.GMAC1_RMII_CLK.High:120000000
MCU.AuxClock.Limits.GMAC1_RMII_CLK.Low:0
MCU.AuxClock.Limits.RTC_CLK:48000000
#######################################################
##########  CLOCKING LIMITS (External PADS)  ##########
#######################################################
MCU.ExtClock.List:EMAC_MII_RX_CLK,EMAC_MII_RMII_TX_CLK,LFAST_REF_EXT_CLK,SWG_PAD_CLK

MCU.ExtClock.Limits.EMAC_MII_RX_CLK:3200000000
MCU.ExtClock.Limits.EMAC_MII_RX_CLK.Default:25000000

MCU.ExtClock.Limits.EMAC_MII_RMII_TX_CLK:3200000000
MCU.ExtClock.Limits.EMAC_MII_RMII_TX_CLK.Default:50000000

MCU.ExtClock.Limits.GMAC0_MII_RX_CLK:3200000000
MCU.ExtClock.Limits.GMAC0_MII_RX_CLK.Default:50000000

MCU.ExtClock.Limits.GMAC0_MII_RMII_TX_CLK:3200000000
MCU.ExtClock.Limits.GMAC0_MII_RMII_TX_CLK.Default:50000000

MCU.ExtClock.Limits.LFAST_REF_EXT_CLK:208000000
MCU.ExtClock.Limits.LFAST_REF_EXT_CLK.Default:26000000

MCU.ExtClock.Limits.SWG_PAD_CLK:160000000
MCU.ExtClock.Limits.SWG_PAD_CLK.Default:160000000
#######################################################
###########  DIVIDER LIMITS                 ###########
#######################################################
MCU.MC_CGM0_MUX15_DC0.Divider.Limits:7
MCU.MC_CGM0_MUX16_DC0.Divider.Limits:3
MCU.MC_CGM0_MUX18_DC0.Divider.Limits:7
#######################################################
#################        DFS        ###################
#######################################################
# List of the total number of output ports per DFS (where DFS0 = CORE_DFS, DFS1 = PERIPH_DFS)
MCU.DFS.OutputPorts.List:
MCU.ClockDFS.List:

#######################################################
#################        eMIOS        #################
#######################################################
#List of eMIOS modules
MCU.eMIOS.List:EMIOS_0,EMIOS_1,EMIOS_2
MCU.eMIOS.Default:EMIOS_0

#######################################################
#################        SIUL2        #################
#######################################################
#List of SIUL2 modules
MCU.SIUL2.List:SIUL2

#######################################################
################ CLOCK REFERENCE POINTS ###############
#######################################################
MCU.ClockReferencePoints.List:CUSTOM,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,LBIST_CLK,QSPI_MEM_CLK,CM7_CORE_CLK,STM0_CLK,STM1_CLK,STM2_CLK,FLEXCAN_PE_CLK0_2,FLEXCAN_PE_CLK3_5,CLKOUT_STANDBY,CLKOUT_RUN,EMAC_CLK_RX,EMAC_CLK_TX,EMAC_CLK_TS,QSPI_2XSFIF,QSPI_SFCK,TRACE_CLK,RTC_CLK,FIRC_CLK,SIRC_CLK,FXOSC_CLK,SCS_CLK,LFAST_REF_CLK,SWG_CLK

MCU.ClockReferencePoints.Default:CORE_CLK

#######################################################
###############   Producer & consumer clocks    #######
#######################################################
#List of producer clocks available on the platform
MCU.ProducerClocks.List:FIRC_CLK,FIRC_STANDBY_CLK,SIRC_CLK,SIRC_STANDBY_CLK,FXOSC_CLK,PLL_CLK,PLL_POSTDIV_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,EMAC_MII_RX_CLK,EMAC_MII_RMII_TX_CLK,LFAST_REF_EXT_CLK,SWG_PAD_CLK,SCS_CLK,CORE_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,HSE_CLK,DCM_CLK,LBIST_CLK,QSPI_MEM_CLK,CM7_CORE_CLK,CLKOUT_RUN_CLK
#List of consumer clocks available on the platform
MCU.ConsumerClocks.List:ADC0_CLK,ADC1_CLK,ADC2_CLK,ADC3_CLK,ADC4_CLK,ADC5_CLK,ADC6_CLK,ADCBIST_CLK,BCTU0_CLK,BCTU1_CLK,CLKOUT_STANDBY_CLK,CMP0_CLK,CMP1_CLK,COOLFLUX_D_RAM0_CLK,COOLFLUX_D_RAM1_CLK,COOLFLUX_DSP16L_CLK,COOLFLUX_I_RAM0_CLK,COOLFLUX_I_RAM1_CLK,CRC0_CLK,DCM0_CLK,DMAMUX0_CLK,DMAMUX1_CLK,DMAMUX2_CLK,DMAMUX3_CLK,DSPI_MSC_CLK,EDMA0_CLK,EDMA0_TCD0_CLK,EDMA0_TCD1_CLK,EDMA0_TCD2_CLK,EDMA0_TCD3_CLK,EDMA0_TCD4_CLK,EDMA0_TCD5_CLK,EDMA0_TCD6_CLK,EDMA0_TCD7_CLK,EDMA0_TCD8_CLK,EDMA0_TCD9_CLK,EDMA0_TCD10_CLK,EDMA0_TCD11_CLK,EDMA0_TCD12_CLK,EDMA0_TCD13_CLK,EDMA0_TCD14_CLK,EDMA0_TCD15_CLK,EDMA0_TCD16_CLK,EDMA0_TCD17_CLK,EDMA0_TCD18_CLK,EDMA0_TCD19_CLK,EDMA0_TCD20_CLK,EDMA0_TCD21_CLK,EDMA0_TCD22_CLK,EDMA0_TCD23_CLK,EDMA0_TCD24_CLK,EDMA0_TCD25_CLK,EDMA0_TCD26_CLK,EDMA0_TCD27_CLK,EDMA0_TCD28_CLK,EDMA0_TCD29_CLK,EDMA0_TCD30_CLK,EDMA0_TCD31_CLK,EDMA1_CLK,EDMA1_TCD0_CLK,EDMA1_TCD1_CLK,EDMA1_TCD2_CLK,EDMA1_TCD3_CLK,EDMA1_TCD4_CLK,EDMA1_TCD5_CLK,EDMA1_TCD6_CLK,EDMA1_TCD7_CLK,EDMA1_TCD8_CLK,EDMA1_TCD9_CLK,EDMA1_TCD10_CLK,EDMA1_TCD11_CLK,EDMA1_TCD12_CLK,EDMA1_TCD13_CLK,EDMA1_TCD14_CLK,EDMA1_TCD15_CLK,EDMA1_TCD16_CLK,EDMA1_TCD17_CLK,EDMA1_TCD18_CLK,EDMA1_TCD19_CLK,EDMA1_TCD20_CLK,EDMA1_TCD21_CLK,EDMA1_TCD22_CLK,EDMA1_TCD23_CLK,EDMA1_TCD24_CLK,EDMA1_TCD25_CLK,EDMA1_TCD26_CLK,EDMA1_TCD27_CLK,EDMA1_TCD28_CLK,EDMA1_TCD29_CLK,EDMA1_TCD30_CLK,EDMA1_TCD31_CLK,EFLEX_PWM0_CLK,EFLEX_PWM1_CLK,EIM0_CLK,EIM1_CLK,EIM2_CLK,EMAC_RX_CLK,EMAC0_RX_CLK,EMAC_TS_CLK,EMAC0_TS_CLK,EMAC_TX_CLK,EMAC0_TX_CLK,EMIOS0_CLK,ERM0_CLK,ERM1_CLK,ETPU_AB_REGISTERS_CLK,ETPU_CODE_RAM1_CLK,ETPU_CODE_RAM2_CLK,ETPU_RAM_MIRROR_CLK,ETPU_RAM_SDM_CLK,FLEXCANA_CLK,FLEXCAN0_CLK,FLEXCAN1_CLK,FLEXCAN2_CLK,FLEXCANB_CLK,FLEXCAN3_CLK,FLEXCAN4_CLK,FLEXCAN5_CLK,FLEXIO0_CLK,IGF0_CLK,INTM_CLK,LCU0_CLK,LCU1_CLK,LFAST_REF_CLK,LPI2C0_CLK,LPI2C1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPSPI3_CLK,LPSPI4_CLK,LPSPI5_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,LPUART3_CLK,LPUART_MSC_CLK,MSCM_CLK,MU2A_CLK,MU2B_CLK,PIT0_CLK,PIT1_CLK,PIT2_CLK,QSPI_2XSFIF_CLK,QSPI0_CLK,QSPI0_RAM_CLK,QSPI0_TX_MEM_CLK,QSPI_SFCK_CLK,RTC_CLK,RTC0_CLK,SDA_AP_CLK,SDADC0_CLK,SDADC1_CLK,SDADC2_CLK,SDADC3_CLK,SEMA42_CLK,SIPI0_CLK,SIUL2_CLK,STCU0_CLK,STMA_CLK,STM0_CLK,STMB_CLK,STM1_CLK,STMC_CLK,STM2_CLK,SWG_CLK,SWG0_CLK,SWG1_CLK,SWT0_CLK,SWT1_CLK,SWT2_CLK,TEMPSENSE_CLK,TRACE_CLK,TRGMUX0_CLK,TRGMUX1_CLK,WKPU0_CLK


################################################################################
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.low:541065216
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.high:541589504
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionSize:524288

#######################################################
##########   Clock Source Mapping (for CT)      #######
#######################################################
#List of clock source mapping on MC_CGM clock selectors
MCU.ClockSelectorMapping.List:FIRC_CLK,SIRC_CLK,FXOSC_CLK,RESERVED_CLK,SXOSC_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,PLL_PHI0_CLK,PLL_PHI1_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,CORE_CLK,RESERVED_CLK,RESERVED_CLK,HSE_CLK,RESERVED_CLK,RESERVED_CLK,AIPS_PLAT_CLK,AIPS_SLOW_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RX_CLK,RESERVED_CLK,LFAST_REF_EXT_CLK,SWG_PAD_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,RESERVED_CLK,CLKOUT_RUN,

#List of clock source mapping on RTC clock selectors
MCU.RtcClockSelectorMapping.List:SXOSC_CLK,SIRC_CLK,FIRC_CLK,FXOSC_CLK

#List of divider mapping for FIRC_DIV_SEL
MCU.FIRC_DIV_SEL.Mapping.List:Div_by_2,Div_by_2,Div_by_16,Div_by_1

################### SLEEPONEXIT ###################################
MCU.SLEEPONEXIT.SUPPORT:true

#######################################################
##########   General                            #######
#######################################################

Mcu.Peripheral.editable:false

######################  s32k396_mapbga289 Mcu module: END  #####################
#####################  s32k396_mapbga289 Mcl module  ##########################
#
###############################################################################


#########
# TRESOS
#########
Mcl.MultiCore.Support:1
Mcl.UserMode.Support: 1

######################################################
# CACHE
######################################################

Mcl.Cache.Support:1


######################################################
# DMA
######################################################
Mcl.MclConfigSet.DmaInstance:DMA_IP_HW_INST_0,DMA_IP_HW_INST_1
Mcl.MclConfigSet.DmaHwInstance.List:DMA_IP_HW_INST_0,DMA_IP_HW_INST_1

Mcl.DMA.NumLogicChannel:64

#DMA0
Mcl.DMA0.Channel.List:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11,DMA_IP_HW_CH_12,DMA_IP_HW_CH_13,DMA_IP_HW_CH_14,DMA_IP_HW_CH_15,DMA_IP_HW_CH_16,DMA_IP_HW_CH_17,DMA_IP_HW_CH_18,DMA_IP_HW_CH_19,DMA_IP_HW_CH_20,DMA_IP_HW_CH_21,DMA_IP_HW_CH_22,DMA_IP_HW_CH_23,DMA_IP_HW_CH_24,DMA_IP_HW_CH_25,DMA_IP_HW_CH_26,DMA_IP_HW_CH_27,DMA_IP_HW_CH_28,DMA_IP_HW_CH_29,DMA_IP_HW_CH_30,DMA_IP_HW_CH_31
Mcl.DMA0.DmaGroupPrio.List:DMA_IP_GROUP_PRIO0,DMA_IP_GROUP_PRIO1,DMA_IP_GROUP_PRIO2,DMA_IP_GROUP_PRIO3,DMA_IP_GROUP_PRIO4,DMA_IP_GROUP_PRIO5,DMA_IP_GROUP_PRIO6,DMA_IP_GROUP_PRIO7,DMA_IP_GROUP_PRIO8,DMA_IP_GROUP_PRIO9,DMA_IP_GROUP_PRIO10,DMA_IP_GROUP_PRIO11,DMA_IP_GROUP_PRIO12,DMA_IP_GROUP_PRIO13,DMA_IP_GROUP_PRIO14,DMA_IP_GROUP_PRIO15,DMA_IP_GROUP_PRIO16,DMA_IP_GROUP_PRIO17,DMA_IP_GROUP_PRIO18,DMA_IP_GROUP_PRIO19,DMA_IP_GROUP_PRIO20,DMA_IP_GROUP_PRIO21,DMA_IP_GROUP_PRIO22,DMA_IP_GROUP_PRIO23,DMA_IP_GROUP_PRIO24,DMA_IP_GROUP_PRIO25,DMA_IP_GROUP_PRIO26,DMA_IP_GROUP_PRIO27,DMA_IP_GROUP_PRIO28,DMA_IP_GROUP_PRIO29,DMA_IP_GROUP_PRIO30,DMA_IP_GROUP_PRIO31


#DMA1
Mcl.DMA1.Channel.List:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11,DMA_IP_HW_CH_12,DMA_IP_HW_CH_13,DMA_IP_HW_CH_14,DMA_IP_HW_CH_15,DMA_IP_HW_CH_16,DMA_IP_HW_CH_17,DMA_IP_HW_CH_18,DMA_IP_HW_CH_19,DMA_IP_HW_CH_20,DMA_IP_HW_CH_21,DMA_IP_HW_CH_22,DMA_IP_HW_CH_23,DMA_IP_HW_CH_24,DMA_IP_HW_CH_25,DMA_IP_HW_CH_26,DMA_IP_HW_CH_27,DMA_IP_HW_CH_28,DMA_IP_HW_CH_29,DMA_IP_HW_CH_30,DMA_IP_HW_CH_31
Mcl.DMA1.DmaGroupPrio.List:DMA_IP_GROUP_PRIO0,DMA_IP_GROUP_PRIO1,DMA_IP_GROUP_PRIO2,DMA_IP_GROUP_PRIO3,DMA_IP_GROUP_PRIO4,DMA_IP_GROUP_PRIO5,DMA_IP_GROUP_PRIO6,DMA_IP_GROUP_PRIO7,DMA_IP_GROUP_PRIO8,DMA_IP_GROUP_PRIO9,DMA_IP_GROUP_PRIO10,DMA_IP_GROUP_PRIO11,DMA_IP_GROUP_PRIO12,DMA_IP_GROUP_PRIO13,DMA_IP_GROUP_PRIO14,DMA_IP_GROUP_PRIO15,DMA_IP_GROUP_PRIO16,DMA_IP_GROUP_PRIO17,DMA_IP_GROUP_PRIO18,DMA_IP_GROUP_PRIO19,DMA_IP_GROUP_PRIO20,DMA_IP_GROUP_PRIO21,DMA_IP_GROUP_PRIO22,DMA_IP_GROUP_PRIO23,DMA_IP_GROUP_PRIO24,DMA_IP_GROUP_PRIO25,DMA_IP_GROUP_PRIO26,DMA_IP_GROUP_PRIO27,DMA_IP_GROUP_PRIO28,DMA_IP_GROUP_PRIO29,DMA_IP_GROUP_PRIO30,DMA_IP_GROUP_PRIO31


Mcl.MclConfigSet.DmaGroupPrio:DMA_IP_GROUP_PRIO0,DMA_IP_GROUP_PRIO1,DMA_IP_GROUP_PRIO2,DMA_IP_GROUP_PRIO3,DMA_IP_GROUP_PRIO4,DMA_IP_GROUP_PRIO5,DMA_IP_GROUP_PRIO6,DMA_IP_GROUP_PRIO7,DMA_IP_GROUP_PRIO8,DMA_IP_GROUP_PRIO9,DMA_IP_GROUP_PRIO10,DMA_IP_GROUP_PRIO11,DMA_IP_GROUP_PRIO12,DMA_IP_GROUP_PRIO13,DMA_IP_GROUP_PRIO14,DMA_IP_GROUP_PRIO15,DMA_IP_GROUP_PRIO16,DMA_IP_GROUP_PRIO17,DMA_IP_GROUP_PRIO18,DMA_IP_GROUP_PRIO19,DMA_IP_GROUP_PRIO20,DMA_IP_GROUP_PRIO21,DMA_IP_GROUP_PRIO22,DMA_IP_GROUP_PRIO23,DMA_IP_GROUP_PRIO24,DMA_IP_GROUP_PRIO25,DMA_IP_GROUP_PRIO26,DMA_IP_GROUP_PRIO27,DMA_IP_GROUP_PRIO28,DMA_IP_GROUP_PRIO29,DMA_IP_GROUP_PRIO30,DMA_IP_GROUP_PRIO31

Mcl.MclConfigSet.DmaLevelPrio:DMA_IP_LEVEL_PRIO0,DMA_IP_LEVEL_PRIO1,DMA_IP_LEVEL_PRIO2,DMA_IP_LEVEL_PRIO3,DMA_IP_LEVEL_PRIO4,DMA_IP_LEVEL_PRIO5,DMA_IP_LEVEL_PRIO6,DMA_IP_LEVEL_PRIO7

Mcl.MclConfigSet.DmaTransferSize:DMA_IP_TRANSFER_SIZE_1_BYTE,DMA_IP_TRANSFER_SIZE_2_BYTE,DMA_IP_TRANSFER_SIZE_4_BYTE,DMA_IP_TRANSFER_SIZE_8_BYTE,DMA_IP_TRANSFER_SIZE_16_BYTE,DMA_IP_TRANSFER_SIZE_32_BYTE,DMA_IP_TRANSFER_SIZE_64_BYTE

Mcl.MclConfigSet.DmaBandwidthControl:DMA_IP_BWC_ENGINE_NO_STALL,DMA_IP_BWC_ENGINE_HPE,DMA_IP_BWC_ENGINE_4CYCLE_STALL,DMA_IP_BWC_ENGINE_8CYCLE_STALL

######################################################
# TRGMUX
######################################################

Mcl.MclConfigSet.TrgmuxInstance.List: TRGMUX_IP_HW_INST_0, TRGMUX_IP_HW_INST_1

Mcl.MclConfigSet.Trgmux0.Group:TRGMUX_IP_ADC12_0,TRGMUX_IP_ADC12_1,TRGMUX_IP_ADC12_2,TRGMUX_IP_ADC12_3,TRGMUX_IP_ADC12_4,TRGMUX_IP_ADC12_5,TRGMUX_IP_ADC12_6,TRGMUX_IP_SD_0,TRGMUX_IP_SD_1,TRGMUX_IP_SD_2,TRGMUX_IP_SD_3,TRGMUX_IP_LPCMP_0,TRGMUX_IP_LPCMP_1,TRGMUX_IP_BCTU0,TRGMUX_IP_BCTU1,TRGMUX_IP_SWG_0,TRGMUX_IP_SWG_1,TRGMUX_IP_EMIOS012_ODIS,TRGMUX_IP_EMIOS0_CH1_4,TRGMUX_IP_EMIOS0_CH5_9,TRGMUX_IP_EMIOS0_CH10_13,TRGMUX_IP_EMIOS0_CH14_15,TRGMUX_IP_ETPUA_IN6_13,TRGMUX_IP_ETPUA_IN14_15_ETPUB_IN6_7,TRGMUX_IP_ETPUB_IN12_15,TRGMUX_IP_PWM0_FAULT,TRGMUX_IP_PWM1_FAULT,TRGMUX_IP_PWM0_1_EXTSYNC,TRGMUX_IP_PWM0_0_1_PWM1_0_1_EXTA_B,TRGMUX_IP_PWM0_2_3_PWM1_2_3_EXTA_B,TRGMUX_IP_PWM0_1_EXTCLK_FORCE,TRGMUX_IP_FLEXIO,TRGMUX_IP_SIUL_0_3,TRGMUX_IP_SIUL_4_7,TRGMUX_IP_SIUL_8_11,TRGMUX_IP_SIUL_12_15,TRGMUX_IP_LPSPI0,TRGMUX_IP_LPSPI1,TRGMUX_IP_LPSPI2,TRGMUX_IP_LPUART0,TRGMUX_IP_LPUART1,TRGMUX_IP_LPUART2,TRGMUX_IP_LPUART3,TRGMUX_IP_DSPI_MSC,TRGMUX_IP_LCU0_SYNC,TRGMUX_IP_LCU0_FORCE,TRGMUX_IP_LCU0_1,TRGMUX_IP_LCU0_2,TRGMUX_IP_LCU0_3,TRGMUX_IP_LCU1_SYNC,TRGMUX_IP_LCU1_FORCE,TRGMUX_IP_LCU1_1,TRGMUX_IP_LCU1_2,TRGMUX_IP_LCU1_3,TRGMUX_IP_TRGMUX_MSC_OUT0_3,TRGMUX_IP_TRGMUX_MSC_OUT4_7,TRGMUX_IP_TRGMUX_MSC_OUT8_9,TRGMUX_IP_COOLFLUX_TRGMUX_OUT0_3,TRGMUX_IP_CM7,TRGMUX_IP_EPTU1_ODIS,TRGMUX_IP_EPTU2_ODIS,TRGMUX_IP_LPI2C0

Mcl.MclConfigSet.Trgmux1.Group:TRGMUX_IP_DSPI_MSC_INPUT_0,TRGMUX_IP_DSPI_MSC_INPUT_1,TRGMUX_IP_DSPI_MSC_INPUT_2,TRGMUX_IP_DSPI_MSC_INPUT_3,TRGMUX_IP_DSPI_MSC_INPUT_4,TRGMUX_IP_DSPI_MSC_INPUT_5,TRGMUX_IP_DSPI_MSC_INPUT_6,TRGMUX_IP_DSPI_MSC_INPUT_7,TRGMUX_IP_DSPI_MSC_INPUT_8,TRGMUX_IP_DSPI_MSC_INPUT_9,TRGMUX_IP_DSPI_MSC_INPUT_10,TRGMUX_IP_DSPI_MSC_INPUT_11,TRGMUX_IP_DSPI_MSC_INPUT_12,TRGMUX_IP_DSPI_MSC_INPUT_13,TRGMUX_IP_DSPI_MSC_INPUT_14,TRGMUX_IP_DSPI_MSC_INPUT_15,TRGMUX_IP_TRGMUX_APP_OUT_0,TRGMUX_IP_TRGMUX_APP_OUT_1,TRGMUX_IP_TRGMUX_APP_OUT_2

Mcl.MclConfigSet.Trgmux0.Group.Default:TRGMUX_IP_ADC12_0

Mcl.MclConfigSet.Trgmux1.Group.Default:TRGMUX_IP_DSPI_MSC_INPUT_0

Mcl.MclConfigSet.Trgmux0.Output:TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_SD_0_HWTRG,TRGMUX_IP_OUTPUT_SD_1_HWTRG,TRGMUX_IP_OUTPUT_SD_2_HWTRG,TRGMUX_IP_OUTPUT_SD_3_HWTRG,TRGMUX_IP_OUTPUT_LPCMP_0_SAMPLE_WINDOW,TRGMUX_IP_OUTPUT_LPCMP_1_SAMPLE_WINDOW,TRGMUX_IP_OUTPUT_BCTU0_TRG39,TRGMUX_IP_OUTPUT_BCTU0_TRG40,TRGMUX_IP_OUTPUT_BCTU0_TRG41,TRGMUX_IP_OUTPUT_BCTU1_TRG39,TRGMUX_IP_OUTPUT_BCTU1_TRG40,TRGMUX_IP_OUTPUT_BCTU1_TRG41,TRGMUX_IP_OUTPUT_SWG_0_HWTRG,TRGMUX_IP_OUTPUT_SWG_1_HWTRG,TRGMUX_IP_OUTPUT_EMIOS012_ODIS0,TRGMUX_IP_OUTPUT_EMIOS012_ODIS1,TRGMUX_IP_OUTPUT_EMIOS012_ODIS2,TRGMUX_IP_OUTPUT_EMIOS012_ODIS3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH4,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH9,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH13,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH15,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN6,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN7,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN12,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN13,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN14_A,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN15_A,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN6_B,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN7_B,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN12,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN13,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN14,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN15,TRGMUX_IP_OUTPUT_PWM0_FAULT0,TRGMUX_IP_OUTPUT_PWM0_FAULT1,TRGMUX_IP_OUTPUT_PWM0_FAULT2,TRGMUX_IP_OUTPUT_PWM0_FAULT3,TRGMUX_IP_OUTPUT_PWM1_FAULT0,TRGMUX_IP_OUTPUT_PWM1_FAULT1,TRGMUX_IP_OUTPUT_PWM1_FAULT2,TRGMUX_IP_OUTPUT_PWM1_FAULT3,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC0,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC1,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC2,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC3,TRGMUX_IP_OUTPUT_PWM0_0_PWM1_0_EXTA,TRGMUX_IP_OUTPUT_PWM0_0_PWM1_0_EXTB,TRGMUX_IP_OUTPUT_PWM0_1_PWM1_1_EXTA,TRGMUX_IP_OUTPUT_PWM0_1_PWM1_1_EXTB,TRGMUX_IP_OUTPUT_PWM0_2_PWM1_2_EXTA,TRGMUX_IP_OUTPUT_PWM0_2_PWM1_2_EXTB,TRGMUX_IP_OUTPUT_PWM0_3_PWM1_3_EXTA,TRGMUX_IP_OUTPUT_PWM0_3_PWM1_3_EXTB,TRGMUX_IP_OUTPUT_PWM0_1_EXTCLK,TRGMUX_IP_OUTPUT_PWM0_EXTFORCE,TRGMUX_IP_OUTPUT_PWM1_EXTFORCE,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG0,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG1,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG2,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG3,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT0,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT1,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT2,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT3,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT4,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT5,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT6,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT7,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT8,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT9,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT10,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT11,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT12,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT13,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT14,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT15,TRGMUX_IP_OUTPUT_LPSPI0_TRG_INPUT,TRGMUX_IP_OUTPUT_LPSPI1_TRG_INPUT,TRGMUX_IP_OUTPUT_LPSPI2_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART0_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART1_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART2_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART3_TRG_INPUT,TRGMUX_IP_OUTPUT_DSPI_MSC_EXTTRG_PULSE,TRGMUX_IP_OUTPUT_DSPI_MSC_HWTRG,TRGMUX_IP_OUTPUT_LCU0_SYNC1,TRGMUX_IP_OUTPUT_LCU0_SYNC2,TRGMUX_IP_OUTPUT_LCU0_FORCE0,TRGMUX_IP_OUTPUT_LCU0_FORCE1,TRGMUX_IP_OUTPUT_LCU0_FORCE2,TRGMUX_IP_OUTPUT_LCU0_FORCE4,TRGMUX_IP_OUTPUT_LCU0_1_INP_I1,TRGMUX_IP_OUTPUT_LCU0_1_INP_I2,TRGMUX_IP_OUTPUT_LCU0_1_INP_I3,TRGMUX_IP_OUTPUT_LCU0_1_INP_I4,TRGMUX_IP_OUTPUT_LCU0_2_INP_I1,TRGMUX_IP_OUTPUT_LCU0_2_INP_I2,TRGMUX_IP_OUTPUT_LCU0_2_INP_I3,TRGMUX_IP_OUTPUT_LCU0_2_INP_I4,TRGMUX_IP_OUTPUT_LCU0_3_INP_I1,TRGMUX_IP_OUTPUT_LCU0_3_INP_I2,TRGMUX_IP_OUTPUT_LCU0_3_INP_I3,TRGMUX_IP_OUTPUT_LCU0_3_INP_I4,TRGMUX_IP_OUTPUT_LCU1_SYNC1,TRGMUX_IP_OUTPUT_LCU1_SYNC2,TRGMUX_IP_OUTPUT_LCU1_FORCE1,TRGMUX_IP_OUTPUT_LCU1_FORCE2,TRGMUX_IP_OUTPUT_LCU1_FORCE3,TRGMUX_IP_OUTPUT_LCU1_FORCE4,TRGMUX_IP_OUTPUT_LCU1_1_INP_I1,TRGMUX_IP_OUTPUT_LCU1_1_INP_I2,TRGMUX_IP_OUTPUT_LCU1_1_INP_I3,TRGMUX_IP_OUTPUT_LCU1_1_INP_I4,TRGMUX_IP_OUTPUT_LCU1_2_INP_I1,TRGMUX_IP_OUTPUT_LCU1_2_INP_I2,TRGMUX_IP_OUTPUT_LCU1_2_INP_I3,TRGMUX_IP_OUTPUT_LCU1_2_INP_I4,TRGMUX_IP_OUTPUT_LCU1_3_INP_I1,TRGMUX_IP_OUTPUT_LCU1_3_INP_I2,TRGMUX_IP_OUTPUT_LCU1_3_INP_I3,TRGMUX_IP_OUTPUT_LCU1_3_INP_I4,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT0,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT1,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT2,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT3,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT4,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT5,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT6,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT7,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT8,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT9,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT0,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT1,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT2,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT4,TRGMUX_IP_OUTPUT_CM7_0_RXEV,TRGMUX_IP_OUTPUT_CM7_1_RXEV,TRGMUX_IP_OUTPUT_CM7_2_RXEV,TRGMUX_IP_OUTPUT_EPTU1_ODIS0,TRGMUX_IP_OUTPUT_EPTU1_ODIS1,TRGMUX_IP_OUTPUT_EPTU1_ODIS2,TRGMUX_IP_OUTPUT_EPTU1_ODIS3,TRGMUX_IP_OUTPUT_EPTU2_ODIS0,TRGMUX_IP_OUTPUT_EPTU2_ODIS1,TRGMUX_IP_OUTPUT_EPTU2_ODIS2,TRGMUX_IP_OUTPUT_EPTU2_ODIS3,TRGMUX_IP_OUTPUT_LPI2C0_TRG							 									

Mcl.MclConfigSet.Trgmux0.Input:TRGMUX_IP_INPUT_LOGIC0_VSS,TRGMUX_IP_INPUT_LOGIC1_VDD,TRGMUX_IP_INPUT_TRG_MONITOR_MUX0,TRGMUX_IP_INPUT_TRG_MONITOR_MUX1,TRGMUX_IP_INPUT_TRG_MONITOR_MUX2,TRGMUX_IP_INPUT_SD_0_1_END_OF_CONV,TRGMUX_IP_INPUT_SD_2_3_END_OF_CONV,TRGMUX_IP_INPUT_SD_0_1_SW_TRG_OUT,TRGMUX_IP_INPUT_SD_2_3_SW_TRG_OUT,TRGMUX_IP_INPUT_LPCMP0_COUT,TRGMUX_IP_INPUT_LPCMP1_COUT,TRGMUX_IP_INPUT_EDMA0_CH0,TRGMUX_IP_INPUT_EDMA0_CH16,TRGMUX_IP_INPUT_EDMA1_CH0,TRGMUX_IP_INPUT_EDMA1_CH16,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH23,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH22,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH8,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH1,TRGMUX_IP_INPUT_EMIOS0_IPP_CH2,TRGMUX_IP_INPUT_EMIOS0_IPP_CH3,TRGMUX_IP_INPUT_EMIOS0_IPP_CH4,TRGMUX_IP_INPUT_EMIOS0_IPP_CH5,TRGMUX_IP_INPUT_EMIOS0_IPP_CH6,TRGMUX_IP_INPUT_EMIOS0_IPP_CH7,TRGMUX_IP_INPUT_EMIOS0_IPP_CH8,TRGMUX_IP_INPUT_EMIOS0_IPP_CH9,TRGMUX_IP_INPUT_EMIOS0_IPP_CH10,TRGMUX_IP_INPUT_EMIOS0_IPP_CH11,TRGMUX_IP_INPUT_EMIOS0_IPP_CH12,TRGMUX_IP_INPUT_EMIOS0_IPP_CH13,TRGMUX_IP_INPUT_EMIOS0_IPP_CH14,TRGMUX_IP_INPUT_EMIOS0_IPP_CH15,TRGMUX_IP_INPUT_EMIOS0_IPP_CH22,TRGMUX_IP_INPUT_EMIOS0_IPP_CH23,TRGMUX_IP_INPUT_PWM0_0_3_OUT_TRG0_1,TRGMUX_IP_INPUT_PWM0_1_3_OUT_TRG0_1,TRGMUX_IP_INPUT_PWM0_0_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_0_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_1_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_1_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_2_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_2_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_3_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_3_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_0_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_0_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_1_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_1_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_2_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_2_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_3_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_3_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_MST_RELOAD,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_0,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_1,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_2,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_3,TRGMUX_IP_INPUT_SIUL_IN0,TRGMUX_IP_INPUT_SIUL_IN1,TRGMUX_IP_INPUT_SIUL_IN2,TRGMUX_IP_INPUT_SIUL_IN3,TRGMUX_IP_INPUT_SIUL_IN4,TRGMUX_IP_INPUT_SIUL_IN5,TRGMUX_IP_INPUT_SIUL_IN6,TRGMUX_IP_INPUT_SIUL_IN7,TRGMUX_IP_INPUT_LPSPI0_END,TRGMUX_IP_INPUT_LPSPI0_RECEIVE,TRGMUX_IP_INPUT_LPSPI1_END,TRGMUX_IP_INPUT_LPSPI1_RECEIVE,TRGMUX_IP_INPUT_LPSPI2_END,TRGMUX_IP_INPUT_LPSPI2_RECEIVE,TRGMUX_IP_INPUT_LPUART0_TX,TRGMUX_IP_INPUT_LPUART0_RX,TRGMUX_IP_INPUT_LPUART0_RX_IDLE,TRGMUX_IP_INPUT_LPUART1_TX,TRGMUX_IP_INPUT_LPUART1_RX,TRGMUX_IP_INPUT_LPUART1_RX_IDLE,TRGMUX_IP_INPUT_LPUART2_TX,TRGMUX_IP_INPUT_LPUART2_RX,TRGMUX_IP_INPUT_LPUART2_RX_IDLE,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I4,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I4,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I4,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I4,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I4,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I4,TRGMUX_IP_INPUT_PIT0_CH0,TRGMUX_IP_INPUT_PIT0_CH1,TRGMUX_IP_INPUT_PIT0_CH2,TRGMUX_IP_INPUT_PIT0_CH3,TRGMUX_IP_INPUT_TRGMUX_MSC_IN0,TRGMUX_IP_INPUT_TRGMUX_MSC_IN1,TRGMUX_IP_INPUT_TRGMUX_MSC_IN2,TRGMUX_IP_INPUT_TRGMUX_MSC_IN3,TRGMUX_IP_INPUT_TRGMUX_MSC_IN4,TRGMUX_IP_INPUT_TRGMUX_MSC_IN5,TRGMUX_IP_INPUT_TRGMUX_MSC_IN6,TRGMUX_IP_INPUT_TRGMUX_MSC_IN7,TRGMUX_IP_INPUT_TRGMUX_MSC_IN8,TRGMUX_IP_INPUT_TRGMUX_MSC_IN9,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN0,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN1,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN2,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN3,TRGMUX_IP_INPUT_CM7_0_1_TXEV,TRGMUX_IP_INPUT_CM7_2_TXEV

Mcl.MclConfigSet.Trgmux1.Output:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT0,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT1,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT2,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT3,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT4,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT5,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT6,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT7,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT8,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT9,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT10,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT11,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT12,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT13,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT14,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT15,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT16,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT17,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT18,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT19,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT20,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT21,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT22,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT23,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT24,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT25,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT26,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT27,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT28,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT29,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT30,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT31,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT32,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT33,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT34,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT35,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT36,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT37,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT38,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT39,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT40,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT41,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT42,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT43,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT44,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT45,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT46,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT47,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT48,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT49,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT50,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT51,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT52,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT53,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT54,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT55,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT56,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT57,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT58,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT59,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT60,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT61,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT62,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT63,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT0,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT1,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT2,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT3,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT4,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT5,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT6,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT7,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT8,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT9

Mcl.MclConfigSet.Trgmux1.Input:TRGMUX_IP_INPUT_LOGIC0_VSS,TRGMUX_IP_INPUT_LOGIC1_VDD,TRGMUX_IP_INPUT_ETPUA_OUT_0,TRGMUX_IP_INPUT_ETPUA_OUT_1,TRGMUX_IP_INPUT_ETPUA_OUT_2,TRGMUX_IP_INPUT_ETPUA_OUT_3,TRGMUX_IP_INPUT_ETPUA_OUT_4,TRGMUX_IP_INPUT_ETPUA_OUT_5,TRGMUX_IP_INPUT_ETPUA_OUT_6,TRGMUX_IP_INPUT_ETPUA_OUT_7,TRGMUX_IP_INPUT_ETPUA_OUT_8,TRGMUX_IP_INPUT_ETPUA_OUT_9,TRGMUX_IP_INPUT_ETPUA_OUT_10,TRGMUX_IP_INPUT_ETPUA_OUT_11,TRGMUX_IP_INPUT_ETPUA_OUT_12,TRGMUX_IP_INPUT_ETPUA_OUT_13,TRGMUX_IP_INPUT_ETPUA_OUT_14,TRGMUX_IP_INPUT_ETPUA_OUT_15,TRGMUX_IP_INPUT_ETPUA_OUT_16,TRGMUX_IP_INPUT_ETPUA_OUT_17,TRGMUX_IP_INPUT_ETPUA_OUT_18,TRGMUX_IP_INPUT_ETPUA_OUT_19,TRGMUX_IP_INPUT_ETPUA_OUT_20,TRGMUX_IP_INPUT_ETPUA_OUT_21,TRGMUX_IP_INPUT_ETPUA_OUT_22,TRGMUX_IP_INPUT_ETPUA_OUT_23,TRGMUX_IP_INPUT_ETPUA_OUT_24,TRGMUX_IP_INPUT_ETPUA_OUT_25,TRGMUX_IP_INPUT_ETPUA_OUT_26,TRGMUX_IP_INPUT_ETPUA_OUT_27,TRGMUX_IP_INPUT_ETPUA_OUT_28,TRGMUX_IP_INPUT_ETPUA_OUT_29,TRGMUX_IP_INPUT_ETPUA_OUT_30,TRGMUX_IP_INPUT_ETPUA_OUT_31,TRGMUX_IP_INPUT_ETPUB_OUT_0,TRGMUX_IP_INPUT_ETPUB_OUT_1,TRGMUX_IP_INPUT_ETPUB_OUT_2,TRGMUX_IP_INPUT_ETPUB_OUT_3,TRGMUX_IP_INPUT_ETPUB_OUT_4,TRGMUX_IP_INPUT_ETPUB_OUT_5,TRGMUX_IP_INPUT_ETPUB_OUT_6,TRGMUX_IP_INPUT_ETPUB_OUT_7,TRGMUX_IP_INPUT_ETPUB_OUT_8,TRGMUX_IP_INPUT_ETPUB_OUT_9,TRGMUX_IP_INPUT_ETPUB_OUT_10,TRGMUX_IP_INPUT_ETPUB_OUT_11,TRGMUX_IP_INPUT_ETPUB_OUT_12,TRGMUX_IP_INPUT_ETPUB_OUT_13,TRGMUX_IP_INPUT_ETPUB_OUT_14,TRGMUX_IP_INPUT_ETPUB_OUT_15,TRGMUX_IP_INPUT_ETPUB_OUT_16,TRGMUX_IP_INPUT_ETPUB_OUT_17,TRGMUX_IP_INPUT_ETPUB_OUT_18,TRGMUX_IP_INPUT_ETPUB_OUT_19,TRGMUX_IP_INPUT_ETPUB_OUT_20,TRGMUX_IP_INPUT_ETPUB_OUT_21,TRGMUX_IP_INPUT_ETPUB_OUT_22,TRGMUX_IP_INPUT_ETPUB_OUT_23,TRGMUX_IP_INPUT_ETPUB_OUT_24,TRGMUX_IP_INPUT_ETPUB_OUT_25,TRGMUX_IP_INPUT_ETPUB_OUT_26,TRGMUX_IP_INPUT_ETPUB_OUT_27,TRGMUX_IP_INPUT_ETPUB_OUT_28,TRGMUX_IP_INPUT_ETPUB_OUT_29,TRGMUX_IP_INPUT_ETPUB_OUT_30,TRGMUX_IP_INPUT_ETPUB_OUT_31,TRGMUX_IP_INPUT_TRGMUX_APP_IN0,TRGMUX_IP_INPUT_TRGMUX_APP_IN1,TRGMUX_IP_INPUT_TRGMUX_APP_IN2,TRGMUX_IP_INPUT_TRGMUX_APP_IN3,TRGMUX_IP_INPUT_TRGMUX_APP_IN4,TRGMUX_IP_INPUT_TRGMUX_APP_IN5,TRGMUX_IP_INPUT_TRGMUX_APP_IN6,TRGMUX_IP_INPUT_TRGMUX_APP_IN7,TRGMUX_IP_INPUT_TRGMUX_APP_IN8,TRGMUX_IP_INPUT_TRGMUX_APP_IN9

Mcl.MclConfigSet.Trgmux.Group:TRGMUX_IP_ADC12_0,TRGMUX_IP_ADC12_1,TRGMUX_IP_ADC12_2,TRGMUX_IP_ADC12_3,TRGMUX_IP_ADC12_4,TRGMUX_IP_ADC12_5,TRGMUX_IP_ADC12_6,TRGMUX_IP_SD_0,TRGMUX_IP_SD_1,TRGMUX_IP_SD_2,TRGMUX_IP_SD_3,TRGMUX_IP_LPCMP_0,TRGMUX_IP_LPCMP_1,TRGMUX_IP_BCTU0,TRGMUX_IP_BCTU1,TRGMUX_IP_SWG_0,TRGMUX_IP_SWG_1,TRGMUX_IP_EMIOS012_ODIS,TRGMUX_IP_EMIOS0_CH1_4,TRGMUX_IP_EMIOS0_CH5_9,TRGMUX_IP_EMIOS0_CH10_13,TRGMUX_IP_EMIOS0_CH14_15,TRGMUX_IP_ETPUA_IN6_13,TRGMUX_IP_ETPUA_IN14_15_ETPUB_IN6_7,TRGMUX_IP_ETPUB_IN12_15,TRGMUX_IP_PWM0_FAULT,TRGMUX_IP_PWM1_FAULT,TRGMUX_IP_PWM0_1_EXTSYNC,TRGMUX_IP_PWM0_0_1_PWM1_0_1_EXTA_B,TRGMUX_IP_PWM0_2_3_PWM1_2_3_EXTA_B,TRGMUX_IP_PWM0_1_EXTCLK_FORCE,TRGMUX_IP_FLEXIO,TRGMUX_IP_SIUL_0_3,TRGMUX_IP_SIUL_4_7,TRGMUX_IP_SIUL_8_11,TRGMUX_IP_SIUL_12_15,TRGMUX_IP_LPSPI0,TRGMUX_IP_LPSPI1,TRGMUX_IP_LPSPI2,TRGMUX_IP_LPUART0,TRGMUX_IP_LPUART1,TRGMUX_IP_LPUART2,TRGMUX_IP_LPUART3,TRGMUX_IP_DSPI_MSC,TRGMUX_IP_LCU0_SYNC,TRGMUX_IP_LCU0_FORCE,TRGMUX_IP_LCU0_1,TRGMUX_IP_LCU0_2,TRGMUX_IP_LCU0_3,TRGMUX_IP_LCU1_SYNC,TRGMUX_IP_LCU1_FORCE,TRGMUX_IP_LCU1_1,TRGMUX_IP_LCU1_2,TRGMUX_IP_LCU1_3,TRGMUX_IP_TRGMUX_MSC_OUT0_3,TRGMUX_IP_TRGMUX_MSC_OUT4_7,TRGMUX_IP_TRGMUX_MSC_OUT8_9,TRGMUX_IP_COOLFLUX_TRGMUX_OUT0_3,TRGMUX_IP_CM7,TRGMUX_IP_EPTU1_ODIS,TRGMUX_IP_EPTU2_ODIS

Mcl.MclConfigSet.Trgmux.Output:TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_SYNC_START_PULSE,TRGMUX_IP_OUTPUT_SD_0_HWTRG,TRGMUX_IP_OUTPUT_SD_1_HWTRG,TRGMUX_IP_OUTPUT_SD_2_HWTRG,TRGMUX_IP_OUTPUT_SD_3_HWTRG,TRGMUX_IP_OUTPUT_LPCMP_0_SAMPLE_WINDOW,TRGMUX_IP_OUTPUT_LPCMP_1_SAMPLE_WINDOW,TRGMUX_IP_OUTPUT_BCTU0_TRG39,TRGMUX_IP_OUTPUT_BCTU0_TRG40,TRGMUX_IP_OUTPUT_BCTU0_TRG41,TRGMUX_IP_OUTPUT_BCTU1_TRG39,TRGMUX_IP_OUTPUT_BCTU1_TRG40,TRGMUX_IP_OUTPUT_BCTU1_TRG41,TRGMUX_IP_OUTPUT_SWG_0_HWTRG,TRGMUX_IP_OUTPUT_SWG_1_HWTRG,TRGMUX_IP_OUTPUT_EMIOS012_ODIS0,TRGMUX_IP_OUTPUT_EMIOS012_ODIS1,TRGMUX_IP_OUTPUT_EMIOS012_ODIS2,TRGMUX_IP_OUTPUT_EMIOS012_ODIS3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH4,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH9,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH13,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH15,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN6,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN7,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN12,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN13,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN14_A,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN15_A,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN6_B,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN7_B,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN12,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN13,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN14,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN15,TRGMUX_IP_OUTPUT_PWM0_FAULT0,TRGMUX_IP_OUTPUT_PWM0_FAULT1,TRGMUX_IP_OUTPUT_PWM0_FAULT2,TRGMUX_IP_OUTPUT_PWM0_FAULT3,TRGMUX_IP_OUTPUT_PWM1_FAULT0,TRGMUX_IP_OUTPUT_PWM1_FAULT1,TRGMUX_IP_OUTPUT_PWM1_FAULT2,TRGMUX_IP_OUTPUT_PWM1_FAULT3,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC0,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC1,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC2,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC3,TRGMUX_IP_OUTPUT_PWM0_0_PWM1_0_EXTA,TRGMUX_IP_OUTPUT_PWM0_0_PWM1_0_EXTB,TRGMUX_IP_OUTPUT_PWM0_1_PWM1_1_EXTA,TRGMUX_IP_OUTPUT_PWM0_1_PWM1_1_EXTB,TRGMUX_IP_OUTPUT_PWM0_2_PWM1_2_EXTA,TRGMUX_IP_OUTPUT_PWM0_2_PWM1_2_EXTB,TRGMUX_IP_OUTPUT_PWM0_3_PWM1_3_EXTA,TRGMUX_IP_OUTPUT_PWM0_3_PWM1_3_EXTB,TRGMUX_IP_OUTPUT_PWM0_1_EXTCLK,TRGMUX_IP_OUTPUT_PWM0_EXTFORCE,TRGMUX_IP_OUTPUT_PWM1_EXTFORCE,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG0,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG1,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG2,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG3,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT0,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT1,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT2,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT3,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT4,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT5,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT6,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT7,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT8,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT9,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT10,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT11,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT12,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT13,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT14,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT15,TRGMUX_IP_OUTPUT_LPSPI0_TRG_INPUT,TRGMUX_IP_OUTPUT_LPSPI1_TRG_INPUT,TRGMUX_IP_OUTPUT_LPSPI2_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART0_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART1_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART2_TRG_INPUT,TRGMUX_IP_OUTPUT_LPUART3_TRG_INPUT,TRGMUX_IP_OUTPUT_DSPI_MSC_EXTTRG_PULSE,TRGMUX_IP_OUTPUT_DSPI_MSC_HWTRG,TRGMUX_IP_OUTPUT_LCU0_SYNC1,TRGMUX_IP_OUTPUT_LCU0_SYNC2,TRGMUX_IP_OUTPUT_LCU0_FORCE0,TRGMUX_IP_OUTPUT_LCU0_FORCE1,TRGMUX_IP_OUTPUT_LCU0_FORCE2,TRGMUX_IP_OUTPUT_LCU0_FORCE4,TRGMUX_IP_OUTPUT_LCU0_1_INP_I1,TRGMUX_IP_OUTPUT_LCU0_1_INP_I2,TRGMUX_IP_OUTPUT_LCU0_1_INP_I3,TRGMUX_IP_OUTPUT_LCU0_1_INP_I4,TRGMUX_IP_OUTPUT_LCU0_2_INP_I1,TRGMUX_IP_OUTPUT_LCU0_2_INP_I2,TRGMUX_IP_OUTPUT_LCU0_2_INP_I3,TRGMUX_IP_OUTPUT_LCU0_2_INP_I4,TRGMUX_IP_OUTPUT_LCU0_3_INP_I1,TRGMUX_IP_OUTPUT_LCU0_3_INP_I2,TRGMUX_IP_OUTPUT_LCU0_3_INP_I3,TRGMUX_IP_OUTPUT_LCU0_3_INP_I4,TRGMUX_IP_OUTPUT_LCU1_SYNC1,TRGMUX_IP_OUTPUT_LCU1_SYNC2,TRGMUX_IP_OUTPUT_LCU1_FORCE1,TRGMUX_IP_OUTPUT_LCU1_FORCE2,TRGMUX_IP_OUTPUT_LCU1_FORCE3,TRGMUX_IP_OUTPUT_LCU1_FORCE4,TRGMUX_IP_OUTPUT_LCU1_1_INP_I1,TRGMUX_IP_OUTPUT_LCU1_1_INP_I2,TRGMUX_IP_OUTPUT_LCU1_1_INP_I3,TRGMUX_IP_OUTPUT_LCU1_1_INP_I4,TRGMUX_IP_OUTPUT_LCU1_2_INP_I1,TRGMUX_IP_OUTPUT_LCU1_2_INP_I2,TRGMUX_IP_OUTPUT_LCU1_2_INP_I3,TRGMUX_IP_OUTPUT_LCU1_2_INP_I4,TRGMUX_IP_OUTPUT_LCU1_3_INP_I1,TRGMUX_IP_OUTPUT_LCU1_3_INP_I2,TRGMUX_IP_OUTPUT_LCU1_3_INP_I3,TRGMUX_IP_OUTPUT_LCU1_3_INP_I4,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT0,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT1,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT2,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT3,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT4,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT5,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT6,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT7,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT8,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT9,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT0,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT1,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT2,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT4,TRGMUX_IP_OUTPUT_CM7_0_RXEV,TRGMUX_IP_OUTPUT_CM7_1_RXEV,TRGMUX_IP_OUTPUT_CM7_2_RXEV,TRGMUX_IP_OUTPUT_EPTU1_ODIS0,TRGMUX_IP_OUTPUT_EPTU1_ODIS1,TRGMUX_IP_OUTPUT_EPTU1_ODIS2,TRGMUX_IP_OUTPUT_EPTU1_ODIS3,TRGMUX_IP_OUTPUT_EPTU2_ODIS0,TRGMUX_IP_OUTPUT_EPTU2_ODIS1,TRGMUX_IP_OUTPUT_EPTU2_ODIS2,TRGMUX_IP_OUTPUT_EPTU2_ODIS3,TRGMUX_IP_OUTPUT_LPI2C0_TRG,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT0,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT1,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT2,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT3,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT4,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT5,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT6,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT7,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT8,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT9,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT10,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT11,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT12,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT13,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT14,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT15,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT16,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT17,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT18,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT19,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT20,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT21,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT22,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT23,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT24,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT25,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT26,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT27,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT28,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT29,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT30,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT31,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT32,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT33,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT34,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT35,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT36,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT37,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT38,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT39,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT40,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT41,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT42,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT43,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT44,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT45,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT46,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT47,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT48,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT49,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT50,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT51,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT52,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT53,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT54,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT55,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT56,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT57,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT58,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT59,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT60,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT61,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT62,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT63,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT0,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT1,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT2,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT3,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT4,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT5,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT6,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT7,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT8,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT9

Mcl.MclConfigSet.Trgmux.Input:TRGMUX_IP_INPUT_LOGIC0_VSS,TRGMUX_IP_INPUT_LOGIC1_VDD,TRGMUX_IP_INPUT_TRG_MONITOR_MUX0,TRGMUX_IP_INPUT_TRG_MONITOR_MUX1,TRGMUX_IP_INPUT_TRG_MONITOR_MUX2,TRGMUX_IP_INPUT_SD_0_1_END_OF_CONV,TRGMUX_IP_INPUT_SD_2_3_END_OF_CONV,TRGMUX_IP_INPUT_SD_0_1_SW_TRG_OUT,TRGMUX_IP_INPUT_SD_2_3_SW_TRG_OUT,TRGMUX_IP_INPUT_LPCMP0_COUT,TRGMUX_IP_INPUT_LPCMP1_COUT,TRGMUX_IP_INPUT_EDMA0_CH0,TRGMUX_IP_INPUT_EDMA0_CH16,TRGMUX_IP_INPUT_EDMA1_CH0,TRGMUX_IP_INPUT_EDMA1_CH16,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH23,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH22,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH8,TRGMUX_IP_INPUT_EMIOS0_RELOAD_OUT_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH0,TRGMUX_IP_INPUT_EMIOS0_IPP_CH1,TRGMUX_IP_INPUT_EMIOS0_IPP_CH2,TRGMUX_IP_INPUT_EMIOS0_IPP_CH3,TRGMUX_IP_INPUT_EMIOS0_IPP_CH4,TRGMUX_IP_INPUT_EMIOS0_IPP_CH5,TRGMUX_IP_INPUT_EMIOS0_IPP_CH6,TRGMUX_IP_INPUT_EMIOS0_IPP_CH7,TRGMUX_IP_INPUT_EMIOS0_IPP_CH8,TRGMUX_IP_INPUT_EMIOS0_IPP_CH9,TRGMUX_IP_INPUT_EMIOS0_IPP_CH10,TRGMUX_IP_INPUT_EMIOS0_IPP_CH11,TRGMUX_IP_INPUT_EMIOS0_IPP_CH12,TRGMUX_IP_INPUT_EMIOS0_IPP_CH13,TRGMUX_IP_INPUT_EMIOS0_IPP_CH14,TRGMUX_IP_INPUT_EMIOS0_IPP_CH15,TRGMUX_IP_INPUT_EMIOS0_IPP_CH22,TRGMUX_IP_INPUT_EMIOS0_IPP_CH23,TRGMUX_IP_INPUT_PWM0_0_3_OUT_TRG0_1,TRGMUX_IP_INPUT_PWM0_1_3_OUT_TRG0_1,TRGMUX_IP_INPUT_PWM0_0_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_0_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_1_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_1_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_2_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_2_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_3_MUX_TRG0,TRGMUX_IP_INPUT_PWM0_3_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_0_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_0_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_1_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_1_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_2_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_2_MUX_TRG1,TRGMUX_IP_INPUT_PWM1_3_MUX_TRG0,TRGMUX_IP_INPUT_PWM1_3_MUX_TRG1,TRGMUX_IP_INPUT_PWM0_MST_RELOAD,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_0,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_1,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_2,TRGMUX_IP_INPUT_FLEXIO_EXT_OUTPUT_TRIG_3,TRGMUX_IP_INPUT_SIUL_IN0,TRGMUX_IP_INPUT_SIUL_IN1,TRGMUX_IP_INPUT_SIUL_IN2,TRGMUX_IP_INPUT_SIUL_IN3,TRGMUX_IP_INPUT_SIUL_IN4,TRGMUX_IP_INPUT_SIUL_IN5,TRGMUX_IP_INPUT_SIUL_IN6,TRGMUX_IP_INPUT_SIUL_IN7,TRGMUX_IP_INPUT_LPSPI0_END,TRGMUX_IP_INPUT_LPSPI0_RECEIVE,TRGMUX_IP_INPUT_LPSPI1_END,TRGMUX_IP_INPUT_LPSPI1_RECEIVE,TRGMUX_IP_INPUT_LPSPI2_END,TRGMUX_IP_INPUT_LPSPI2_RECEIVE,TRGMUX_IP_INPUT_LPUART0_TX,TRGMUX_IP_INPUT_LPUART0_RX,TRGMUX_IP_INPUT_LPUART0_RX_IDLE,TRGMUX_IP_INPUT_LPUART1_TX,TRGMUX_IP_INPUT_LPUART1_RX,TRGMUX_IP_INPUT_LPUART1_RX_IDLE,TRGMUX_IP_INPUT_LPUART2_TX,TRGMUX_IP_INPUT_LPUART2_RX,TRGMUX_IP_INPUT_LPUART2_RX_IDLE,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC1_OUT_I4,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC2_OUT_I4,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I1,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I2,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I3,TRGMUX_IP_INPUT_LCU0_LC3_OUT_I4,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC1_OUT_I4,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC2_OUT_I4,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I1,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I2,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I3,TRGMUX_IP_INPUT_LCU1_LC3_OUT_I4,TRGMUX_IP_INPUT_PIT0_CH0,TRGMUX_IP_INPUT_PIT0_CH1,TRGMUX_IP_INPUT_PIT0_CH2,TRGMUX_IP_INPUT_PIT0_CH3,TRGMUX_IP_INPUT_TRGMUX_MSC_IN0,TRGMUX_IP_INPUT_TRGMUX_MSC_IN1,TRGMUX_IP_INPUT_TRGMUX_MSC_IN2,TRGMUX_IP_INPUT_TRGMUX_MSC_IN3,TRGMUX_IP_INPUT_TRGMUX_MSC_IN4,TRGMUX_IP_INPUT_TRGMUX_MSC_IN5,TRGMUX_IP_INPUT_TRGMUX_MSC_IN6,TRGMUX_IP_INPUT_TRGMUX_MSC_IN7,TRGMUX_IP_INPUT_TRGMUX_MSC_IN8,TRGMUX_IP_INPUT_TRGMUX_MSC_IN9,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN0,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN1,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN2,TRGMUX_IP_INPUT_COOLFLUX_TRGMUX_IN3,TRGMUX_IP_INPUT_CM7_0_1_TXEV,TRGMUX_IP_INPUT_CM7_2_TXEV,TRGMUX_IP_INPUT_ETPUA_OUT_0,TRGMUX_IP_INPUT_ETPUA_OUT_1,TRGMUX_IP_INPUT_ETPUA_OUT_2,TRGMUX_IP_INPUT_ETPUA_OUT_3,TRGMUX_IP_INPUT_ETPUA_OUT_4,TRGMUX_IP_INPUT_ETPUA_OUT_5,TRGMUX_IP_INPUT_ETPUA_OUT_6,TRGMUX_IP_INPUT_ETPUA_OUT_7,TRGMUX_IP_INPUT_ETPUA_OUT_8,TRGMUX_IP_INPUT_ETPUA_OUT_9,TRGMUX_IP_INPUT_ETPUA_OUT_10,TRGMUX_IP_INPUT_ETPUA_OUT_11,TRGMUX_IP_INPUT_ETPUA_OUT_12,TRGMUX_IP_INPUT_ETPUA_OUT_13,TRGMUX_IP_INPUT_ETPUA_OUT_14,TRGMUX_IP_INPUT_ETPUA_OUT_15,TRGMUX_IP_INPUT_ETPUA_OUT_16,TRGMUX_IP_INPUT_ETPUA_OUT_17,TRGMUX_IP_INPUT_ETPUA_OUT_18,TRGMUX_IP_INPUT_ETPUA_OUT_19,TRGMUX_IP_INPUT_ETPUA_OUT_20,TRGMUX_IP_INPUT_ETPUA_OUT_21,TRGMUX_IP_INPUT_ETPUA_OUT_22,TRGMUX_IP_INPUT_ETPUA_OUT_23,TRGMUX_IP_INPUT_ETPUA_OUT_24,TRGMUX_IP_INPUT_ETPUA_OUT_25,TRGMUX_IP_INPUT_ETPUA_OUT_26,TRGMUX_IP_INPUT_ETPUA_OUT_27,TRGMUX_IP_INPUT_ETPUA_OUT_28,TRGMUX_IP_INPUT_ETPUA_OUT_29,TRGMUX_IP_INPUT_ETPUA_OUT_30,TRGMUX_IP_INPUT_ETPUA_OUT_31,TRGMUX_IP_INPUT_ETPUB_OUT_0,TRGMUX_IP_INPUT_ETPUB_OUT_1,TRGMUX_IP_INPUT_ETPUB_OUT_2,TRGMUX_IP_INPUT_ETPUB_OUT_3,TRGMUX_IP_INPUT_ETPUB_OUT_4,TRGMUX_IP_INPUT_ETPUB_OUT_5,TRGMUX_IP_INPUT_ETPUB_OUT_6,TRGMUX_IP_INPUT_ETPUB_OUT_7,TRGMUX_IP_INPUT_ETPUB_OUT_8,TRGMUX_IP_INPUT_ETPUB_OUT_9,TRGMUX_IP_INPUT_ETPUB_OUT_10,TRGMUX_IP_INPUT_ETPUB_OUT_11,TRGMUX_IP_INPUT_ETPUB_OUT_12,TRGMUX_IP_INPUT_ETPUB_OUT_13,TRGMUX_IP_INPUT_ETPUB_OUT_14,TRGMUX_IP_INPUT_ETPUB_OUT_15,TRGMUX_IP_INPUT_ETPUB_OUT_16,TRGMUX_IP_INPUT_ETPUB_OUT_17,TRGMUX_IP_INPUT_ETPUB_OUT_18,TRGMUX_IP_INPUT_ETPUB_OUT_19,TRGMUX_IP_INPUT_ETPUB_OUT_20,TRGMUX_IP_INPUT_ETPUB_OUT_21,TRGMUX_IP_INPUT_ETPUB_OUT_22,TRGMUX_IP_INPUT_ETPUB_OUT_23,TRGMUX_IP_INPUT_ETPUB_OUT_24,TRGMUX_IP_INPUT_ETPUB_OUT_25,TRGMUX_IP_INPUT_ETPUB_OUT_26,TRGMUX_IP_INPUT_ETPUB_OUT_27,TRGMUX_IP_INPUT_ETPUB_OUT_28,TRGMUX_IP_INPUT_ETPUB_OUT_29,TRGMUX_IP_INPUT_ETPUB_OUT_30,TRGMUX_IP_INPUT_ETPUB_OUT_31,TRGMUX_IP_INPUT_TRGMUX_APP_IN0,TRGMUX_IP_INPUT_TRGMUX_APP_IN1,TRGMUX_IP_INPUT_TRGMUX_APP_IN2,TRGMUX_IP_INPUT_TRGMUX_APP_IN3,TRGMUX_IP_INPUT_TRGMUX_APP_IN4,TRGMUX_IP_INPUT_TRGMUX_APP_IN5,TRGMUX_IP_INPUT_TRGMUX_APP_IN6,TRGMUX_IP_INPUT_TRGMUX_APP_IN7,TRGMUX_IP_INPUT_TRGMUX_APP_IN8,TRGMUX_IP_INPUT_TRGMUX_APP_IN9


######################################################
# LCU
######################################################

Mcl.MclConfigSet.LcuInstance:LCU_IP_HW_INST_0,LCU_IP_HW_INST_1
Mcl.MclConfigSet.LcuLogicCell:LCU_IP_HW_LC_0,LCU_IP_HW_LC_1,LCU_IP_HW_LC_2
Mcl.MclConfigSet.LcuInput:LCU_IP_HW_INPUT_0,LCU_IP_HW_INPUT_1,LCU_IP_HW_INPUT_2,LCU_IP_HW_INPUT_3
Mcl.MclConfigSet.LcuOutput:LCU_IP_HW_OUTPUT_0,LCU_IP_HW_OUTPUT_1,LCU_IP_HW_OUTPUT_2,LCU_IP_HW_OUTPUT_3
Mcl.MclConfigSet.LcuMuxSelect:LCU_IP_MUX_SEL_LOGIC_0,LCU_IP_MUX_SEL_LU_IN_0,LCU_IP_MUX_SEL_LU_IN_1,LCU_IP_MUX_SEL_LU_IN_2,LCU_IP_MUX_SEL_LU_IN_3,LCU_IP_MUX_SEL_LU_IN_4,LCU_IP_MUX_SEL_LU_IN_5,LCU_IP_MUX_SEL_LU_IN_6,LCU_IP_MUX_SEL_LU_IN_7,LCU_IP_MUX_SEL_LU_IN_8,LCU_IP_MUX_SEL_LU_IN_9,LCU_IP_MUX_SEL_LU_IN_10,LCU_IP_MUX_SEL_LU_IN_11,LCU_IP_MUX_SEL_LU_OUT_0,LCU_IP_MUX_SEL_LU_OUT_1,LCU_IP_MUX_SEL_LU_OUT_2,LCU_IP_MUX_SEL_LU_OUT_3,LCU_IP_MUX_SEL_LU_OUT_4,LCU_IP_MUX_SEL_LU_OUT_5,LCU_IP_MUX_SEL_LU_OUT_6,LCU_IP_MUX_SEL_LU_OUT_7,LCU_IP_MUX_SEL_LU_OUT_8,LCU_IP_MUX_SEL_LU_OUT_9,LCU_IP_MUX_SEL_LU_OUT_10,LCU_IP_MUX_SEL_LU_OUT_11
Mcl.MclConfigSet.SwOverrideMode: LCU_IP_SW_SYNC_IMMEDIATE,LCU_IP_SW_SYNC_ON_RISING_EDGE
Mcl.MclConfigSet.SwOverrideValue: LCU_IP_SW_OVERRIDE_LOGIC_LOW,LCU_IP_SW_OVERRIDE_LOGIC_HIGH
Mcl.MclConfigSet.SyncSelect: LCU_IP_SYNC_SEL_INPUT0,LCU_IP_SYNC_SEL_INPUT1
Mcl.MclConfigSet.ForceSelect: LCU_IP_FORCE_SEL_INPUT0,LCU_IP_FORCE_SEL_INPUT1,LCU_IP_FORCE_SEL_INPUT2,LCU_IP_FORCE_SEL_INPUT3
Mcl.MclConfigSet.ForceSensitivity: LCU_IP_FORCE_SEL_INPUT0,LCU_IP_FORCE_SEL_INPUT1,LCU_IP_FORCE_SEL_INPUT2
Mcl.MclConfigSet.ForceClearMode: LCU_IP_CLEAR_FORCE_SIGNAL_IMMEDIATE,LCU_IP_CLEAR_FORCE_SIGNAL_ON_RISING_EDGE,LCU_IP_CLEAR_FORCE_SIGNAL_AFTER_CLEAR_STATUS,LCU_IP_CLEAR_FORCE_SIGNAL_ON_RISING_EDGE_AFTER_CLEAR_STATUS
Mcl.MclConfigSet.OperationMode: INTERRUPT,POLLING

######################################################
# EMIOS
######################################################
Mcl.Emios_Hw_MasterBuses:EMIOS_CH_0,EMIOS_CH_8,EMIOS_CH_16,EMIOS_CH_22,EMIOS_CH_23
Mcl.MclConfigSet.EmiosInstance.List:EMIOS_0
Mcl.Emios.ChannelNumber:5
Mcl.Emios.InstanceNumber:1
Mcl.Emios.TimerResolution:16777215
Mcl.Emios.FirstOffsetMaxValue:16777214

################################# FLEXIO  #######################################
#
################################################################################

Mcl.MclConfigSet.FlexioInstance:FLEXIO_0
Mcl.MclConfigSet.FlexioInstance.List:FLEXIO_0
Mcl.MclConfigSet.FlexioChannels:CHANNEL_0,CHANNEL_1,CHANNEL_2,CHANNEL_3,CHANNEL_4,CHANNEL_5,CHANNEL_6,CHANNEL_7
Mcl.MclConfigSet.FlexioPins:PIN_0,PIN_1,PIN_2,PIN_3,PIN_4,PIN_5,PIN_6,PIN_7,PIN_8,PIN_9,PIN_10,PIN_11,PIN_12,PIN_13,PIN_14,PIN_15,PIN_16,PIN_17,PIN_18,PIN_19,PIN_20,PIN_21,PIN_22,PIN_23,PIN_24,PIN_25,PIN_26,PIN_27,PIN_28,PIN_29,PIN_30,PIN_31


##########
# S32CT
##########

MCL.DMA.INSTANCE0.AVAILABLE:0
MCL.TRGMUX.AVAILABLE:0
MCL.FLEXIO.AVAILABLE:0

######################################################
# DMA
######################################################

Mcl.MclConfigSet.DmaChannel:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11,DMA_IP_HW_CH_12,DMA_IP_HW_CH_13,DMA_IP_HW_CH_14,DMA_IP_HW_CH_15,DMA_IP_HW_CH_16,DMA_IP_HW_CH_17,DMA_IP_HW_CH_18,DMA_IP_HW_CH_19,DMA_IP_HW_CH_20,DMA_IP_HW_CH_21,DMA_IP_HW_CH_22,DMA_IP_HW_CH_23,DMA_IP_HW_CH_24,DMA_IP_HW_CH_25,DMA_IP_HW_CH_26,DMA_IP_HW_CH_27,DMA_IP_HW_CH_28,DMA_IP_HW_CH_29,DMA_IP_HW_CH_30,DMA_IP_HW_CH_31


######################################################
# TRGMUX 0
######################################################
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_0.List:TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_1.List:TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_1_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_2.List:TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_2_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_3.List:TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_3_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_4.List:TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_4_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_5.List:TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_5_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC12_6.List:TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_NORMAL_CONV,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_INJECTED_CONV,TRGMUX_IP_OUTPUT_ADC12_6_EXTRG_SYNC_START_PULSE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SD_0.List:TRGMUX_IP_OUTPUT_SD_0_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SD_1.List:TRGMUX_IP_OUTPUT_SD_1_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SD_2.List:TRGMUX_IP_OUTPUT_SD_2_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SD_3.List:TRGMUX_IP_OUTPUT_SD_3_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPCMP_0.List:TRGMUX_IP_OUTPUT_LPCMP_0_SAMPLE_WINDOW
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPCMP_1.List:TRGMUX_IP_OUTPUT_LPCMP_1_SAMPLE_WINDOW
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_BCTU0.List:TRGMUX_IP_OUTPUT_BCTU0_TRG39,TRGMUX_IP_OUTPUT_BCTU0_TRG40,TRGMUX_IP_OUTPUT_BCTU0_TRG41
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_BCTU1.List:TRGMUX_IP_OUTPUT_BCTU1_TRG39,TRGMUX_IP_OUTPUT_BCTU1_TRG40,TRGMUX_IP_OUTPUT_BCTU1_TRG41
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SWG_0.List:TRGMUX_IP_OUTPUT_SWG_0_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SWG_1.List:TRGMUX_IP_OUTPUT_SWG_1_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS012_ODIS.List:TRGMUX_IP_OUTPUT_EMIOS012_ODIS0,TRGMUX_IP_OUTPUT_EMIOS012_ODIS1,TRGMUX_IP_OUTPUT_EMIOS012_ODIS2,TRGMUX_IP_OUTPUT_EMIOS012_ODIS3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH1_4.List:TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH1,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH2,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH3,TRGMUX_IP_OUTPUT_EMIOS0_CH1_4_IPP_IND_CH4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH5_9.List:TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH5,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH6,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH7,TRGMUX_IP_OUTPUT_EMIOS0_CH5_9_IPP_IND_CH9
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH10_13.List:TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH10,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH11,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH12,TRGMUX_IP_OUTPUT_EMIOS0_CH10_13_IPP_IND_CH13
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EMIOS0_CH14_15.List:TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH14,TRGMUX_IP_OUTPUT_EMIOS0_CH14_15_IPP_IND_CH15
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ETPUA_IN6_13.List:TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN6,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN7,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN12,TRGMUX_IP_OUTPUT_ETPUA_IN6_13_IN13
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ETPUA_IN14_15_ETPUB_IN6_7.List:TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN14_A,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN15_A,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN6_B,TRGMUX_IP_OUTPUT_ETPUA_IN14_15_ETPUB_IN6_7_IN7_B
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ETPUB_IN12_15.List:TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN12,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN13,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN14,TRGMUX_IP_OUTPUT_ETPUB_IN12_15_IN15
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PWM0_FAULT.List:TRGMUX_IP_OUTPUT_PWM0_FAULT0,TRGMUX_IP_OUTPUT_PWM0_FAULT1,TRGMUX_IP_OUTPUT_PWM0_FAULT2,TRGMUX_IP_OUTPUT_PWM0_FAULT3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PWM1_FAULT.List:TRGMUX_IP_OUTPUT_PWM1_FAULT0,TRGMUX_IP_OUTPUT_PWM1_FAULT1,TRGMUX_IP_OUTPUT_PWM1_FAULT2,TRGMUX_IP_OUTPUT_PWM1_FAULT3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PWM0_1_EXTSYNC.List:TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC0,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC1,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC2,TRGMUX_IP_OUTPUT_PWM0_1_EXTSYNC3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PWM0_0_1_PWM1_0_1_EXTA_B.List:TRGMUX_IP_OUTPUT_PWM0_0_PWM1_0_EXTA,TRGMUX_IP_OUTPUT_PWM0_0_PWM1_0_EXTB,TRGMUX_IP_OUTPUT_PWM0_1_PWM1_1_EXTA,TRGMUX_IP_OUTPUT_PWM0_1_PWM1_1_EXTB
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PWM0_2_3_PWM1_2_3_EXTA_B.List:TRGMUX_IP_OUTPUT_PWM0_2_PWM1_2_EXTA,TRGMUX_IP_OUTPUT_PWM0_2_PWM1_2_EXTB,TRGMUX_IP_OUTPUT_PWM0_3_PWM1_3_EXTA,TRGMUX_IP_OUTPUT_PWM0_3_PWM1_3_EXTB
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PWM0_1_EXTCLK_FORCE.List:TRGMUX_IP_OUTPUT_PWM0_1_EXTCLK,TRGMUX_IP_OUTPUT_PWM0_EXTFORCE,TRGMUX_IP_OUTPUT_PWM1_EXTFORCE
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FLEXIO.List:TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG0,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG1,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG2,TRGMUX_IP_OUTPUT_FLEXIO_EXT_IN_TRG3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SIUL_0_3.List:TRGMUX_IP_OUTPUT_SIUL_0_3_OUT0,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT1,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT2,TRGMUX_IP_OUTPUT_SIUL_0_3_OUT3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SIUL_4_7.List:TRGMUX_IP_OUTPUT_SIUL_4_7_OUT4,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT5,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT6,TRGMUX_IP_OUTPUT_SIUL_4_7_OUT7
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SIUL_8_11.List:TRGMUX_IP_OUTPUT_SIUL_8_11_OUT8,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT9,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT10,TRGMUX_IP_OUTPUT_SIUL_8_11_OUT11
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_SIUL_12_15.List:TRGMUX_IP_OUTPUT_SIUL_12_15_OUT12,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT13,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT14,TRGMUX_IP_OUTPUT_SIUL_12_15_OUT15
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI0.List:TRGMUX_IP_OUTPUT_LPSPI0_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI1.List:TRGMUX_IP_OUTPUT_LPSPI1_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI2.List:TRGMUX_IP_OUTPUT_LPSPI2_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART0.List:TRGMUX_IP_OUTPUT_LPUART0_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART1.List:TRGMUX_IP_OUTPUT_LPUART1_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART2.List:TRGMUX_IP_OUTPUT_LPUART2_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART3.List:TRGMUX_IP_OUTPUT_LPUART3_TRG_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_DSPI_MSC.List:TRGMUX_IP_OUTPUT_DSPI_MSC_EXTTRG_PULSE,TRGMUX_IP_OUTPUT_DSPI_MSC_HWTRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_SYNC.List:TRGMUX_IP_OUTPUT_LCU0_SYNC1,TRGMUX_IP_OUTPUT_LCU0_SYNC2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_FORCE.List:TRGMUX_IP_OUTPUT_LCU0_FORCE1,TRGMUX_IP_OUTPUT_LCU0_FORCE2,TRGMUX_IP_OUTPUT_LCU0_FORCE3,TRGMUX_IP_OUTPUT_LCU0_FORCE4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_1.List:TRGMUX_IP_OUTPUT_LCU0_1_INP_I1,TRGMUX_IP_OUTPUT_LCU0_1_INP_I2,TRGMUX_IP_OUTPUT_LCU0_1_INP_I3,TRGMUX_IP_OUTPUT_LCU0_1_INP_I4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_2.List:TRGMUX_IP_OUTPUT_LCU0_2_INP_I1,TRGMUX_IP_OUTPUT_LCU0_2_INP_I2,TRGMUX_IP_OUTPUT_LCU0_2_INP_I3,TRGMUX_IP_OUTPUT_LCU0_2_INP_I4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU0_3.List:TRGMUX_IP_OUTPUT_LCU0_3_INP_I1,TRGMUX_IP_OUTPUT_LCU0_3_INP_I2,TRGMUX_IP_OUTPUT_LCU0_3_INP_I3,TRGMUX_IP_OUTPUT_LCU0_3_INP_I4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_SYNC.List:TRGMUX_IP_OUTPUT_LCU1_SYNC1,TRGMUX_IP_OUTPUT_LCU1_SYNC2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_FORCE.List:TRGMUX_IP_OUTPUT_LCU1_FORCE1,TRGMUX_IP_OUTPUT_LCU1_FORCE2,TRGMUX_IP_OUTPUT_LCU1_FORCE3,TRGMUX_IP_OUTPUT_LCU1_FORCE4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_1.List:TRGMUX_IP_OUTPUT_LCU1_1_INP_I1,TRGMUX_IP_OUTPUT_LCU1_1_INP_I2,TRGMUX_IP_OUTPUT_LCU1_1_INP_I3,TRGMUX_IP_OUTPUT_LCU1_1_INP_I4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_2.List:TRGMUX_IP_OUTPUT_LCU1_2_INP_I1,TRGMUX_IP_OUTPUT_LCU1_2_INP_I2,TRGMUX_IP_OUTPUT_LCU1_2_INP_I3,TRGMUX_IP_OUTPUT_LCU1_2_INP_I4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LCU1_3.List:TRGMUX_IP_OUTPUT_LCU1_3_INP_I1,TRGMUX_IP_OUTPUT_LCU1_3_INP_I2,TRGMUX_IP_OUTPUT_LCU1_3_INP_I3,TRGMUX_IP_OUTPUT_LCU1_3_INP_I4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_TRGMUX_MSC_OUT0_3.List:TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT0,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT1,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT2,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_TRGMUX_MSC_OUT4_7.List:TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT4,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT5,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT6,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT7
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_TRGMUX_MSC_OUT8_9.List:TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT8,TRGMUX_IP_OUTPUT_TRGMUX_MSC_OUT9
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_COOLFLUX_TRGMUX_OUT0_3.List:TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT0,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT1,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT2,TRGMUX_IP_OUTPUT_COOLFLUX_TRGMUX_OUT4
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_CM7.List:TRGMUX_IP_OUTPUT_CM7_0_RXEV,TRGMUX_IP_OUTPUT_CM7_1_RXEV,TRGMUX_IP_OUTPUT_CM7_2_RXEV
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EPTU1_ODIS.List:TRGMUX_IP_OUTPUT_EPTU1_ODIS0,TRGMUX_IP_OUTPUT_EPTU1_ODIS1,TRGMUX_IP_OUTPUT_EPTU1_ODIS2,TRGMUX_IP_OUTPUT_EPTU1_ODIS3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EPTU2_ODIS.List:TRGMUX_IP_OUTPUT_EPTU2_ODIS0,TRGMUX_IP_OUTPUT_EPTU2_ODIS1,TRGMUX_IP_OUTPUT_EPTU2_ODIS2,TRGMUX_IP_OUTPUT_EPTU2_ODIS3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPI2C0.List:TRGMUX_IP_OUTPUT_LPI2C0_TRG

######################################################
# TRGMUX 1
######################################################
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_0.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT0,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT1,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT2,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT3
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_1.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT4,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT5,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT6,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT7
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_2.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT8,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT9,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT10,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT11
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_3.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT12,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT13,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT14,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT15
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_4.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT16,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT17,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT18,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT19
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_5.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT20,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT21,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT22,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT23
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_6.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT24,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT25,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT26,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT27
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_7.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT28,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT29,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT30,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT31
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_8.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT32,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT33,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT34,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT35
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_9.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT36,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT37,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT38,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT39
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_10.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT40,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT41,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT42,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT43
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_11.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT44,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT45,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT46,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT47
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_12.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT48,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT49,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT50,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT51
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_13.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT52,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT53,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT54,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT55
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_14.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT56,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT57,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT58,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT59
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_DSPI_MSC_INPUT_15.List:TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT60,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT61,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT62,TRGMUX_IP_OUTPUT_DSPI_MSC_INPUT63
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_TRGMUX_APP_OUT_0.List:TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT0,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT1,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT2,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT3
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_TRGMUX_APP_OUT_1.List:TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT4,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT5,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT6,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT7
Mcl.MclConfigSet.Trgmux1.TRGMUX_IP_TRGMUX_APP_OUT_2.List:TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT8,TRGMUX_IP_OUTPUT_TRGMUX_APP_OUT9

######################################################
# LCU
######################################################
Mcl.Lcu.Available:1
Mcl.Lcu.Number.Lcu:2
Mcl.Lcu.Number.Lc:3
Mcl.Lcu.Number.Output:24
Mcl.Lcu.Number.Input:24
Mcl.Lcu.Number.Sync:2
Mcl.Lcu.Number.Force:3
######################  s32k396_mapbga289 Mcl module: END  #####################
#####################  s32k396_mapbga289 Ocu driver  ##############################
# Ocu.Num_Emios_Hw_Modules:     Number of eMios modules
# Ocu.Num_Emios_Hw_Channels:    Number of channels per eMios module
# Ocu.Hw_Element_List:          List of all eMios modules to be referenced for logical level
################################################################################

Ocu.MulticoreSupport: ON

Ocu.Emios_Hw_Modules_List: EMIOS_0

Ocu.Hw_Element_List:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23

Ocu.Num_Emios_Hw_Modules: 1
Ocu.Num_Emios_Hw_Channels: 24

Ocu.Num_Ftm_Hw_Modules: 0
Ocu.Num_Ftm_Hw_Channels: 0

Ocu.Num_Etimer_Hw_Modules: 0
Ocu.Num_Etimer_Hw_Channels: 0

Ocu.Emios_TimersType: uint32

Ocu.EMIOS_OCU_BUS_A: 23
Ocu.EMIOS_OCU_BUS_B: 0
Ocu.EMIOS_OCU_BUS_C: 8
Ocu.EMIOS_OCU_BUS_D: 16
Ocu.EMIOS_OCU_BUS_F: 22

Ocu.ChannelType.EMIOS_0_CH_0: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_1: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_2: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_3: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_4: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_5: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_6: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_7: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_B, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_8: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_9: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_10: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_11: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_12: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_13: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_14: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_15: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_C, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_16: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_17: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_18: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_19: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_20: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_21: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F
Ocu.ChannelType.EMIOS_0_CH_22: EMIOS_OCU_BUS_A, EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_INTERNAL_COUNTER
Ocu.ChannelType.EMIOS_0_CH_23: EMIOS_OCU_BUS_D, EMIOS_OCU_BUS_F, EMIOS_OCU_BUS_INTERNAL_COUNTER

######################  s32k396_mapbga289 Ocu driver: END  ########################
#####################  s32k396_mapbga289 Wdg module  ##########################
#
# Wdg.WdgInstance : list of available HW instances
# Wdg.DebugMode : list of HW instances have debug mode support
# Wdg.StopMode : list of HW instances have stop mode support
# Wdg.ClkFrequency : clock frequency used to calculate the Wdg timeout
# Swt.MinVal.TimeOut : minimum timeout value of SWT Time-out Register (TO)
# Swt.Ip.Has.Stop.Mode: Support for running in stop mode
# Swt.Ip.Has.Clear.Reset: Support for clear reset request
# Swt.Ip.Rrr.Support: Support for Self Reset
# Swt.Ip.Unlock.Value1.U16: The key values to clear Soft Lock bit
# Swt.Ip.Unlock.Value2.U16: The key values to clear Soft Lock bit
# Swt.Ip.Fixed.Service.Value1.U16: The key values used for resetting the SWT counter in Fixed Service Sequence Mode
# Swt.Ip.Fixed.Service.Value2.U16: The key values used for resetting the SWT counter in Fixed Service Sequence Mode
# Swt.Ip.Cr.Reset.Value.U32: The reset value of the control register
# Swt.Ip.To.Reset.Value.U32: The reset value of the timeout register
# Swt.Ip.Wn.Reset.Value.U32: The reset value of the window register
# Swt.Ip.Sk.Reset.Value.U16: The reset value of the service key register
# Swt.Ip.Map.Mask.U32: Sets the master access protection field
# Swt.Ip.Map.Shift: Sets the master access protection field
# Swt.Discontinuous.Instance.Ids: Disable instance SWT1
################################################################################

Wdg.WdgInstance:SWT0,SWT1,SWT2,SWT3_NOT_AVAILABLE,AEWDOG_NOT_AVAILABLE
Wdg.DebugMode:SWT0,SWT1,SWT2
Wdg.StopMode:SWT0
Wdg.ClkFrequency:32
Wdg.Num.Of.Instances:3
Wdg.Has.SWT0:1
Wdg.Has.SWT1:1
Wdg.Has.SWT2:1
Wdg.Has.SWT3:0
Wdg.Has.SWT4:0
Wdg.Has.SWT5:0
Wdg.Has.SWT6:0
Wdg.Has.SWT7:0
Wdg.Has.SWT8:0
Wdg.Has.SWT9:0
Wdg.Has.SWT10:0
Wdg.Has.SWT11:0
Wdg.Has.SWT12:0

Wdg.Support.STP.SWT0:1
Wdg.Support.STP.SWT1:0
Wdg.Support.STP.SWT2:0
Wdg.Support.STP.SWT3:0
Wdg.Support.STP.SWT4:0
Wdg.Support.STP.SWT5:0
Wdg.Support.STP.SWT6:0
Wdg.Support.STP.SWT7:0
Wdg.Support.STP.SWT8:0
Wdg.Support.STP.SWT9:0
Wdg.Support.STP.SWT10:0
Wdg.Support.STP.SWT11:0
Wdg.Support.STP.SWT12:0

Wdg.Support.multicore:1

Swt.MinVal.TimeOut:3
Swt.Ip.Support.IACR:0

Swt.Ip.Has.Stop.Mode: 1U
Swt.Ip.Has.Clear.Reset: 1U
Swt.Ip.Rrr.Support: 0x00000007UL
Swt.Ip.Unlock.Value1.U16: 0xC520U
Swt.Ip.Unlock.Value2.U16: 0xD928U
Swt.Ip.Fixed.Service.Value1.U16: 0xA602U
Swt.Ip.Fixed.Service.Value2.U16: 0xB480U
Swt.Ip.Cr.Reset.Value.U32: 0xFF00010AU
Swt.Ip.To.Reset.Value.U32: 0x00000320U
Swt.Ip.Wn.Reset.Value.U32: 0x00000000U
Swt.Ip.Sk.Reset.Value.U16: 0x0000U
Swt.Ip.Map.Mask.U32: 0xFF000000U
Swt.Ip.Map.Shift: 24U
Swt.Discontinuous.Instance.Ids: 0
######################  s32k396_mapbga289 Wdg module: END  #####################
######################## Platform_s32k394_mapbga289 Platform module ####################################
#
# Platform.irqCount                 : Number of implemented interrupts on the platform
# Platform.irqsList                 : The list of interrupt requests, as configured on the platform
# Platform.targetCoresList          : The list of cores where IRQs can be routed
############################################################################################### 

Platform.VtorAddress                : 0x20000000
Platform.VtorAddressMask            : 0x3FF
Platform.irqCount                   : 225
Platform.irqsList                   : INT0_IRQn, INT1_IRQn, INT2_IRQn, INT3_IRQn, eDMA0_DMATCD_CH0_CH1_IRQn, eDMA0_DMATCD_CH2_CH3_IRQn, eDMA0_DMATCD_CH4_CH5_IRQn, eDMA0_DMATCD_CH6_CH7_IRQn, eDMA0_DMATCD_CH8_CH9_IRQn, eDMA0_DMATCD_CH10_CH11_IRQn, eDMA0_DMATCD_CH12_CH13_IRQn, eDMA0_DMATCD_CH14_CH15_IRQn, eDMA0_DMATCD_CH16_CH17_IRQn, eDMA0_DMATCD_CH18_CH19_IRQn, eDMA0_DMATCD_CH20_CH21_IRQn, eDMA0_DMATCD_CH22_CH23_IRQn, eDMA0_DMATCD_CH24_CH25_IRQn, eDMA0_DMATCD_CH26_CH27_IRQn, eDMA0_DMATCD_CH28_CH29_IRQn, eDMA0_DMATCD_CH30_CH31_IRQn, eDMA1_DMATCD_CH0_CH1_IRQn, eDMA1_DMATCD_CH2_CH3_IRQn, eDMA1_DMATCD_CH4_CH5_IRQn, eDMA1_DMATCD_CH6_CH7_IRQn, eDMA1_DMATCD_CH8_CH9_IRQn, eDMA1_DMATCD_CH10_CH11_IRQn, eDMA1_DMATCD_CH12_CH13_IRQn, eDMA1_DMATCD_CH14_CH15_IRQn, eDMA1_DMATCD_CH16_CH17_IRQn, eDMA1_DMATCD_CH18_CH19_IRQn, eDMA1_DMATCD_CH20_CH21_IRQn, eDMA1_DMATCD_CH22_CH23_IRQn, eDMA1_DMATCD_CH24_CH25_IRQn, eDMA1_DMATCD_CH26_CH27_IRQn, eDMA1_DMATCD_CH28_CH29_IRQn, eDMA1_DMATCD_CH30_CH31_IRQn, ERM_0_IRQn, ERM_1_IRQn, MCM_IRQn, STM0_IRQn, STM1_IRQn, STM2_IRQn, SWT0_IRQn, SWT1_IRQn, SWT2_IRQn, CTI0_IRQn, CTI1_IRQn, CTI2_IRQn, FLASH_0_IRQn, FLASH_1_IRQn, FLASH_2_IRQn, RGM_IRQn, PMC_IRQn, SIUL_0_IRQn, SIUL_1_IRQn, SIUL_2_IRQn, SIUL_3_IRQn, eTPU_IRQn, eTPU_A_CH0_IRQn, eTPU_A_CH1_IRQn, eTPU_A_CH2_IRQn, EMIOS0_0_IRQn, EMIOS0_1_IRQn, EMIOS0_2_IRQn, EMIOS0_3_IRQn, EMIOS0_4_IRQn, EMIOS0_5_IRQn, SIPI1_CH1_IRQn, SIPI1_CH2_IRQn, SIPI1_CH3_IRQn, SIPI1_CH4_IRQn, SIPI1_Int1_IRQn, SIPI1_Int2_IRQn, SIPI1_Int3_IRQn, DIGRF_Tx_int_IRQn, DIGRF_Tx_exc_IRQn, DIGRF_Rx_int_IRQn, DIGRF_Rx_exc_IRQn, DIGRF_ICLC_Rx_IRQn, eTPU_A_CH3_IRQn, eTPU_A_CH4_IRQn, eTPU_A_CH5_IRQn, eTPU_A_CH6_IRQn, WKPU_IRQn, CMU0_IRQn, CMU1_IRQn, CMU2_IRQn, BCTU0_IRQn, BCTU1_IRQn, eTPU_A_CH7_IRQn, eTPU_A_CH8_IRQn, eTPU_A_CH9_IRQn, LCU0_IRQn, LCU1_IRQn, eTPU_A_CH10_IRQn, eTPU_A_CH11_IRQn, PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, eTPU_A_CH12_IRQn, eTPU_A_CH13_IRQn, eTPU_A_CH14_IRQn, RTC_IRQn, eTPU_A_CH15_IRQn, eTPU_A_CH16_IRQn, EMAC_0_IRQn, EMAC_1_IRQn, EMAC_2_IRQn, EMAC_3_IRQn, FlexCAN0_0_IRQn, FlexCAN0_1_IRQn, FlexCAN0_2_IRQn, FlexCAN0_3_IRQn, FlexCAN1_0_IRQn, FlexCAN1_1_IRQn, FlexCAN1_2_IRQn, FlexCAN2_0_IRQn, FlexCAN2_1_IRQn, FlexCAN2_2_IRQn, FlexCAN3_0_IRQn, FlexCAN3_1_IRQn, FlexCAN4_0_IRQn, FlexCAN4_1_IRQn, FlexCAN5_0_IRQn, FlexCAN5_1_IRQn, eTPU_A_CH17_IRQn, eTPU_A_CH18_IRQn, eTPU_A_CH19_IRQn, eTPU_A_CH20_IRQn, FlexCAN1_3_IRQn, FlexCAN2_3_IRQn, FlexCAN3_2_IRQn, FlexCAN4_2_IRQn, FlexCAN5_2_IRQn, eTPU_A_CH21_IRQn, eTPU_A_CH22_IRQn, eTPU_A_CH23_IRQn, SWG_0_IRQn, eTPU_A_CH24_31_IRQn, FLEXIO_IRQn, eTPU_A_CH_0_IRQn, LPUART0_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPUART4_IRQn, LPUART5_IRQn, eTPU_B_CH1_IRQn, eTPU_B_CH2_IRQn, eTPU_B_CH3_IRQn, eTPU_B_CH4_IRQn, eTPU_B_CH5_IRQn, eTPU_B_CH6_IRQn, eTPU_B_CH7_IRQn, eTPU_B_CH8_IRQn, eTPU_B_CH9_IRQn, eTPU_B_CH10_IRQn, eTPU_B_CH11_IRQn, eTPU_B_CH12_IRQn, eTPU_B_CH13_IRQn, LPI2C0_IRQn, LPI2C1_IRQn, DSPI0_IRQn, LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn, LPSPI3_IRQn, LPSPI4_IRQn, LPSPI5_IRQn, eTPU_B_CH14_IRQn, eTPU_B_CH15_IRQn, QSPI_IRQn, eTPU_B_CH16_IRQn, eTPU_B_CH17_IRQn, eFlexPWM0_IRQn, eFlexPWM1_IRQn, JDC_IRQn, SDADC_IRQn, ADC0_IRQn, ADC1_IRQn, ADC2_IRQn, LPCMP0_IRQn, LPCMP1_IRQn, ADC3_IRQn, ADC4_IRQn, ADC5_IRQn, ADC6_IRQn, FCCU_0_IRQn, FCCU_1_IRQn, STCU_LBIST_MBIST_IRQn, HSE_MU0_TX_IRQn, HSE_MU0_RX_IRQn, HSE_MU0_ORED_IRQn, HSE_MU1_TX_IRQn, HSE_MU1_RX_IRQn, HSE_MU1_ORED_IRQn, eTPU_B_CH18_IRQn, eTPU_B_CH19_IRQn, eTPU_B_CH20_IRQn, eTPU_B_CH21_IRQn, MU_A_0_IRQn, MU_A_1_IRQn, MU_A_2_IRQn, MU_B_0_IRQn, MU_B_1_IRQn, MU_B_2_IRQn, Soc_RSB_IRQn, eFlexPWM1_1_IRQn, XRDC_IRQn, CoolFlux1_IRQn, CoolFlux2_IRQn, CoolFlux3_IRQn, CoolFlux4_IRQn, CoolFlux5_IRQn, eTPU_B_CH22_IRQn, eTPU_B_CH23_IRQn, eTPU_B_CH24_IRQn, SWG1_IRQn, eTPU_B_CH25_IRQn, eFlexPWM0_0_IRQn, eFlexPWM0_1_IRQn, eFlexPWM0_2_IRQn, eFlexPWM0_3_IRQn, eFlexPWM1_2_IRQn, eFlexPWM1_3_IRQn
Platform.irqsMonitorList            : INT0_IRQn, INT1_IRQn, INT2_IRQn, INT3_IRQn, eDMA0_DMATCD_CH0_CH1_IRQn, eDMA0_DMATCD_CH2_CH3_IRQn, eDMA0_DMATCD_CH4_CH5_IRQn, eDMA0_DMATCD_CH6_CH7_IRQn, eDMA0_DMATCD_CH8_CH9_IRQn, eDMA0_DMATCD_CH10_CH11_IRQn, eDMA0_DMATCD_CH12_CH13_IRQn, eDMA0_DMATCD_CH14_CH15_IRQn, eDMA0_DMATCD_CH16_CH17_IRQn, eDMA0_DMATCD_CH18_CH19_IRQn, eDMA0_DMATCD_CH20_CH21_IRQn, eDMA0_DMATCD_CH22_CH23_IRQn, eDMA0_DMATCD_CH24_CH25_IRQn, eDMA0_DMATCD_CH26_CH27_IRQn, eDMA0_DMATCD_CH28_CH29_IRQn, eDMA0_DMATCD_CH30_CH31_IRQn, eDMA1_DMATCD_CH0_CH1_IRQn, eDMA1_DMATCD_CH2_CH3_IRQn, eDMA1_DMATCD_CH4_CH5_IRQn, eDMA1_DMATCD_CH6_CH7_IRQn, eDMA1_DMATCD_CH8_CH9_IRQn, eDMA1_DMATCD_CH10_CH11_IRQn, eDMA1_DMATCD_CH12_CH13_IRQn, eDMA1_DMATCD_CH14_CH15_IRQn, eDMA1_DMATCD_CH16_CH17_IRQn, eDMA1_DMATCD_CH18_CH19_IRQn, eDMA1_DMATCD_CH20_CH21_IRQn, eDMA1_DMATCD_CH22_CH23_IRQn, eDMA1_DMATCD_CH24_CH25_IRQn, eDMA1_DMATCD_CH26_CH27_IRQn, eDMA1_DMATCD_CH28_CH29_IRQn, eDMA1_DMATCD_CH30_CH31_IRQn, ERM_0_IRQn, ERM_1_IRQn, STM0_IRQn, STM1_IRQn, STM2_IRQn, SWT0_IRQn, SWT1_IRQn, SWT2_IRQn, FLASH_0_IRQn, FLASH_1_IRQn, FLASH_2_IRQn, RGM_IRQn, PMC_IRQn, SIUL_0_IRQn, SIUL_1_IRQn, SIUL_2_IRQn, SIUL_3_IRQn, EMIOS0_0_IRQn, EMIOS0_1_IRQn, EMIOS0_2_IRQn, EMIOS0_3_IRQn, EMIOS0_4_IRQn, EMIOS0_5_IRQn, SIPI1_CH3_IRQn, SIPI1_CH4_IRQn, SIPI1_Int1_IRQn, SIPI1_Int2_IRQn, SIPI1_Int3_IRQn, DIGRF_Tx_int_IRQn, DIGRF_Rx_exc_IRQn, DIGRF_ICLC_Rx_IRQn, eTPU_A_CH3_IRQn, eTPU_A_CH4_IRQn, eTPU_A_CH5_IRQn, eTPU_A_CH6_IRQn, WKPU_IRQn, CMU0_IRQn, CMU1_IRQn, CMU2_IRQn, BCTU0_IRQn, LCU0_IRQn, LCU1_IRQn, PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, RTC_IRQn, EMAC_0_IRQn, EMAC_1_IRQn, EMAC_2_IRQn, EMAC_3_IRQn, FlexCAN0_0_IRQn, FlexCAN0_1_IRQn, FlexCAN0_2_IRQn, FlexCAN0_3_IRQn, FlexCAN1_0_IRQn, FlexCAN1_1_IRQn, FlexCAN1_2_IRQn, FlexCAN2_0_IRQn, FlexCAN2_1_IRQn, FlexCAN2_2_IRQn, FlexCAN3_0_IRQn, FlexCAN3_1_IRQn, FlexCAN4_0_IRQn, FlexCAN4_1_IRQn, FlexCAN5_0_IRQn, FlexCAN5_1_IRQn, eTPU_A_CH17_IRQn, eTPU_A_CH18_IRQn, eTPU_A_CH19_IRQn, eTPU_A_CH20_IRQn, FlexCAN1_3_IRQn, FlexCAN2_3_IRQn, FlexCAN3_2_IRQn, FlexCAN4_2_IRQn, FlexCAN5_2_IRQn, eTPU_A_CH21_IRQn, eTPU_A_CH22_IRQn, FLEXIO_IRQn, LPUART0_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPUART4_IRQn, LPUART5_IRQn, eTPU_B_CH1_IRQn, eTPU_B_CH2_IRQn, eTPU_B_CH3_IRQn, eTPU_B_CH4_IRQn, eTPU_B_CH5_IRQn, eTPU_B_CH6_IRQn, eTPU_B_CH7_IRQn, eTPU_B_CH8_IRQn, eTPU_B_CH9_IRQn, eTPU_B_CH10_IRQn, LPI2C0_IRQn, LPI2C1_IRQn, LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn, LPSPI3_IRQn, LPSPI4_IRQn, LPSPI5_IRQn, QSPI_IRQn, eTPU_B_CH16_IRQn, eTPU_B_CH17_IRQn, eFlexPWM1_IRQn, JDC_IRQn, ADC0_IRQn, ADC1_IRQn, ADC2_IRQn, LPCMP0_IRQn, LPCMP1_IRQn, ADC3_IRQn, FCCU_0_IRQn, FCCU_1_IRQn, STCU_LBIST_MBIST_IRQn, HSE_MU0_TX_IRQn, HSE_MU0_RX_IRQn, HSE_MU0_ORED_IRQn, HSE_MU1_TX_IRQn, HSE_MU1_RX_IRQn, HSE_MU1_ORED_IRQn, MU_A_0_IRQn, MU_A_1_IRQn, MU_A_2_IRQn, MU_B_0_IRQn, MU_B_1_IRQn, MU_B_2_IRQn, Soc_RSB_IRQn, eFlexPWM1_1_IRQn, XRDC_IRQn, CoolFlux1_IRQn, CoolFlux2_IRQn, CoolFlux3_IRQn, CoolFlux4_IRQn, CoolFlux5_IRQn, eTPU_B_CH22_IRQn, eTPU_B_CH23_IRQn, eTPU_B_CH24_IRQn, SWG1_IRQn, eTPU_B_CH25_IRQn, eFlexPWM0_0_IRQn, eFlexPWM0_1_IRQn, eFlexPWM0_2_IRQn, eFlexPWM0_3_IRQn, eFlexPWM1_2_IRQn
Platform.mscmIrqRouter              : STD_ON
Platform.irqPrioBits                : 4
Platform.irqMaxPrio                 : 15
Platform.targetCoresList            : M7_0, M7_1, M7_2
Platform.targetCoresArrayList       : True, True, True
Platform.coreMask                   : 7
Platform.systemMcmInstList          : MCM_0, MCM_1, MCM_2
Platform.systemIrqsCount            : 7
Platform.systemIrqsList             : FPU_INPUT_DENORMAL_IRQ, FPU_INEXACT_IRQ, FPU_UNDERFLOW_IRQ, FPU_OVERFLOW_IRQ, FPU_DIVIDE_BY_ZERO_IRQ, FPU_INVALID_OPERATION_IRQ, TCM_WRITE_ABORT_IRQ
Platform.intmCount                  : 4
Platform.intMonitorsList            : IntMonitor0, IntMonitor1, IntMonitor2, IntMonitor3
Platform.intmMaxLatency             : 16777213
Platform.msiEnabled                 : STD_ON
Platform.msiCoresCnt                : 3
Platform.msiIrqMin                  : INT0_IRQn
Platform.msiIrqMax                  : INT3_IRQn
Platform.NvicInstances              : 3
Platform.ArmCortexM                 : STD_ON
Platform.fpu                        : 1
Platform.InvalidateCache            : STD_OFF

 
Platform.Mpu_M7.MinRegionSize : 32
Platform.Mpu_M7.MinRegionSizeWithSubregion : 256
Platform.Mpu_M7.ExecuteRightMask : 16
Platform.Mpu_M7.MmfsrMaskWithoutValid : 59
Platform.Mpu_M7.MinimumRegionCount : 1
Platform.Mpu_M7.MaximumRegionCount : 16
Platform.Mpu_M7.DefaultRegionCount : 13
Platform.Mpu_M7.RegionStartAddress : 0, 285212672, 4194304, 268435456, 536870912, 541065216, 541458432, 541589504, 1073741824, 1075838976, 1077936128, 1728053248, 1744830464
Platform.Mpu_M7.RegionEndAddress : 4294967295, 285278207, 8388607, 268697599, 537001983, 541589503, 541589503, 541720575, 1075838975, 1077936127, 1080033279, 1728054271, 1879048191
Platform.Mpu_M7.RegionMemoryType : MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_NORMAL_CACHEABLE, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_NORMAL_CACHEABLE, MPU_M7_MEM_NORMAL_IO_NO_CACHE, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_DEVICE_NOSHARE, MPU_M7_MEM_DEVICE_NOSHARE
Platform.Mpu_M7.RegionAccessRights : MPU_M7_PRIV_UNPRIV_NONE, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_RWX_UNPRIV_RWX
Platform.Mpu_M7.RegionOuterCachePolicy : MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_NO_W_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE
Platform.Mpu_M7.RegionInnerCachePolicy : MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_THROUGH_NO_W_ALLOCATE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_NO_CACHE
Platform.Mpu_M7.RegionSubregionMask : 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Platform.Mpu_M7.RegionShareable : false, false, false, true, false, false, false, false, false, false, false, false, false

Platform.Mpu_M7.CachePolicyType: MPU_M7_CACHE_POLICY_NO_CACHE, MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE, MPU_M7_CACHE_POLICY_W_THROUGH_NO_W_ALLOCATE, MPU_M7_CACHE_POLICY_W_BACK_NO_W_ALLOCATE
Platform.Mpu_M7.MemoryType: MPU_M7_MEM_STRONG_ORDER, MPU_M7_MEM_DEVICE_SHARED, MPU_M7_MEM_NORMAL_IO_WR_THROUGH, MPU_M7_MEM_NORMAL_IO_WR_BACK1, MPU_M7_MEM_NORMAL_IO_NO_CACHE, MPU_M7_MEM_NORMAL_IO_WR_BACK2, MPU_M7_MEM_DEVICE_NOSHARE, MPU_M7_MEM_NORMAL_CACHEABLE
Platform.Mpu_M7.AccessRightsType: MPU_M7_PRIV_UNPRIV_NONE, MPU_M7_PRIV_RW_UNPRIV_NONE, MPU_M7_PRIV_RWX_UNPRIV_NONE, MPU_M7_PRIV_RW_UNPRIV_R, MPU_M7_PRIV_RWX_UNPRIV_RX, MPU_M7_PRIV_RW_UNPRIV_RW, MPU_M7_PRIV_RWX_UNPRIV_RWX, MPU_M7_PRIV_R_UNPRIV_NONE, MPU_M7_PRIV_RX_UNPRIV_NONE,MPU_M7_PRIV_R_UNPRIV_R, MPU_M7_PRIV_RX_UNPRIV_RX
Platform.Mpu_M7.Core.List: Cortex_M7_Core0, Cortex_M7_Core1, Cortex_M7_Core2
Platform.Mpu_M7.CoreID.List: 0
######################## Platform_s32k394_mapbga289 Platform module: END  ####################################################   s32k396_289bga Pwm module   ##########################

Pwm.EmiosSupported: true
Pwm.EmiosInstanceCount: 1
Pwm.EmiosInstances.List: Emios_0
Pwm.EmiosChannelCount: 24
Pwm.EmiosChannels: CH_0, CH_1, CH_2, CH_3, CH_4, CH_5, CH_6, CH_7, CH_8, CH_9, CH_10, CH_11, CH_12, CH_13, CH_14, CH_15, CH_16, CH_17, CH_18, CH_19, CH_20, CH_21, CH_22, CH_23
Pwm.EmiosChannelPrescaler.List: EMIOS_PWM_IP_CLOCK_DIV_1, EMIOS_PWM_IP_CLOCK_DIV_2, EMIOS_PWM_IP_CLOCK_DIV_3, EMIOS_PWM_IP_CLOCK_DIV_4, EMIOS_PWM_IP_CLOCK_DIV_5, EMIOS_PWM_IP_CLOCK_DIV_6, EMIOS_PWM_IP_CLOCK_DIV_7, EMIOS_PWM_IP_CLOCK_DIV_8, EMIOS_PWM_IP_CLOCK_DIV_9, EMIOS_PWM_IP_CLOCK_DIV_10, EMIOS_PWM_IP_CLOCK_DIV_11, EMIOS_PWM_IP_CLOCK_DIV_12, EMIOS_PWM_IP_CLOCK_DIV_13, EMIOS_PWM_IP_CLOCK_DIV_14, EMIOS_PWM_IP_CLOCK_DIV_15, EMIOS_PWM_IP_CLOCK_DIV_16
Pwm.EmiosCounterBuses: EMIOS_PWM_IP_BUS_A, EMIOS_PWM_IP_BUS_BCDE, EMIOS_PWM_IP_BUS_F, EMIOS_PWM_IP_BUS_INTERNAL
Pwm.OperationModes: EMIOS_PWM_IP_MODE_OPWFMB,EMIOS_PWM_IP_MODE_OPWMCB_TRAIL_EDGE, EMIOS_PWM_IP_MODE_OPWMCB_LEAD_EDGE, EMIOS_PWM_IP_MODE_OPWMB, EMIOS_PWM_IP_MODE_OPWM_IMMEDIATE_UPDATE,EMIOS_PWM_IP_MODE_OPWM_NEXT_PERIOD_UPDATE, EMIOS_PWM_IP_MODE_OPWMT, EMIOS_PWM_IP_MODE_DAOC, EMIOS_PWM_IP_MODE_OPWFM_IMMEDIATE_UPDATE, EMIOS_PWM_IP_MODE_OPWFM_NEXT_PERIOD_UPDATE 
Pwm.TimerPrecision: uint32

Pwm.HwChannel_List:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23
Pwm.LogicChannelsCount: 24

Pwm.EmiosInstanceMacro: eMIOS_INSTANCE_COUNT
Pwm.EmiosChannelMacro: eMIOS_CH_UC_UC_COUNT

Pwm.EmiosPwmModesCount: 8
################################ /*OPWFMB*/ ## /*OPWMCB*/  ## /*OPWMB*/ ## /*OPWMT*/  ## /*DAOC*/  ## /*OPWMC*/  ##  /*OPWM*/  ##  /*OPWFM*/################################
Pwm.EmiosPwmModesMappingInst_0: 0x00FFFFFFUL, 0x00FFFFFFUL,  0x00FFFFFFUL, 0x00FFFFFFUL, 0x00FFFFFFUL, 0x00FFFFFFUL, 0x00FFFFFFUL, 0x00FFFFFFUL

###################   FLEXIO Resources   ###################
Pwm.FlexioSupported: true

Pwm.FlexioInstanceCount: 1
Pwm.FlexioInstances: Flexio_0
Pwm.FlexioInstanceMacro: FLEXIO_INSTANCE_COUNT

Pwm.FlexioChannelCount: 8
Pwm.FlexioChannels: CH_0, CH_1, CH_2, CH_3, CH_4, CH_5, CH_6, CH_7
Pwm.FlexioChannelMacro: FLEXIO_TIMCMP_COUNT

Pwm.FlexioPinCount: 32
Pwm.FlexioPins: PIN_0, PIN_1, PIN_2, PIN_3, PIN_4, PIN_5, PIN_6, PIN_7, PIN_8, PIN_9, PIN_10, PIN_11, PIN_12, PIN_13, PIN_14, PIN_15, PIN_16, PIN_17, PIN_18, PIN_19, PIN_20, PIN_21, PIN_22, PIN_23, PIN_24, PIN_25, PIN_26, PIN_27, PIN_28, PIN_29, PIN_30, PIN_31

Pwm.FlexioHasPrescaler: true
Pwm.FlexioChannelPrescaler: FLEXIO_PWM_IP_CLK_DIV_1, FLEXIO_PWM_IP_CLK_DIV_16, FLEXIO_PWM_IP_CLK_DIV_256
Pwm.FlexioHasLowMode: true
Pwm.FlexioHasPinOverride: true
Pwm.FlexioIrqType: FLEXIO_PWM_IP_IRQ_DISABLED, FLEXIO_PWM_IP_IRQ_ON_RISING_EDGE, FLEXIO_PWM_IP_IRQ_ON_FALLING_EDGE, FLEXIO_PWM_IP_IRQ_ON_BOTH_EDGES, FLEXIO_PWM_IP_IRQ_ON_PERIOD_END

###################   FLEXPWM Resources   ###################
Pwm.ExclusiveHwInstance: true
Pwm.FlexPwmAvailable: true
Pwm.FlexPwmHwModulesNum: 2
Pwm.FlexPwmHwSubModulesNum: 4
Pwm.FlexPwmHwChannelInSubModuleNum: 3
Pwm.FlexPwmHwFaultChannelsNum: 4
Pwm.FlexPwmHwModules.List: FlexPwm_0, FlexPwm_1
Pwm.FlexPwmHwSubModules.List: SubModule_0, SubModule_1, SubModule_2, SubModule_3
Pwm.FlexPwmCapabilities.List: FLEXPWM_IP_EDGE_ALIGNED, FLEXPWM_IP_PHASE_SHIFTED, FLEXPWM_IP_CENTER_ALIGNED
Pwm.FlexPwmClockSource.List: FLEXPWM_IP_CLKSOURCE_PERIPHERAL_CLK, FLEXPWM_IP_CLKSOURCE_EXT_CLK, FLEXPWM_IP_CLKSOURCE_AUX_CLK
Pwm.FlexPwmInitializationSource.List: FLEXPWM_IP_INIT_LOCAL_SYNC, FLEXPWM_IP_INIT_MASTER_RELOAD, FLEXPWM_IP_INIT_MASTER_SYNC, FLEXPWM_IP_INIT_EXT_SYNC
Pwm.FlexPwmReloadSource.List: FLEXPWM_IP_LOCAL_RELOAD, FLEXPWM_IP_MASTER_RELOAD
Pwm.FlexPwmForceSource.List: FLEXPWM_IP_LOCAL_FORCE, FLEXPWM_IP_MASTER_FORCE, FLEXPWM_IP_LOCAL_RELOAD_FORCE, FLEXPWM_IP_MASTER_RELOAD_FORCE, FLEXPWM_IP_LOCAL_SYNC, FLEXPWM_IP_MASTER_SYNC, FLEXPWM_IP_EXT_FORCE
Pwm.FlexPwmPrescaler.List: FLEXPWM_IP_DIV1, FLEXPWM_IP_DIV2, FLEXPWM_IP_DIV4, FLEXPWM_IP_DIV8, FLEXPWM_IP_DIV16, FLEXPWM_IP_DIV32, FLEXPWM_IP_DIV64, FLEXPWM_IP_DIV128
Pwm.FlexPwmReloadFrequency.List: FLEXPWM_IP_LDFQ_EACH1, FLEXPWM_IP_LDFQ_EACH2, FLEXPWM_IP_LDFQ_EACH3, FLEXPWM_IP_LDFQ_EACH4, FLEXPWM_IP_LDFQ_EACH5, FLEXPWM_IP_LDFQ_EACH6, FLEXPWM_IP_LDFQ_EACH7, FLEXPWM_IP_LDFQ_EACH8, FLEXPWM_IP_LDFQ_EACH9, FLEXPWM_IP_LDFQ_EACH10, FLEXPWM_IP_LDFQ_EACH11, FLEXPWM_IP_LDFQ_EACH12, FLEXPWM_IP_LDFQ_EACH13, FLEXPWM_IP_LDFQ_EACH14, FLEXPWM_IP_LDFQ_EACH15, FLEXPWM_IP_LDFQ_EACH16
Pwm.FlexPwmPairedChannel.List: FLEXPWM_IP_INDEPENDENT, FLEXPWM_IP_COMPLEMENTARY
Pwm.FlexPwmPolarityComplementary.List: FLEXPWM_IP_COMP_SOURCE23, FLEXPWM_IP_COMP_SOURCE45
Pwm.FlexPwmChannels.List: FLEXPWM_IP_PWMX, FLEXPWM_IP_PWMA, FLEXPWM_IP_PWMB
Pwm.FlexPwmChannelPolarity.List: FLEXPWM_IP_POL_HIGH, FLEXPWM_IP_POL_LOW
Pwm.FlexPwmOutputTrigger.List: FLEXPWM_IP_NO_TRIGGER, FLEXPWM_IP_FIRST_EDGE, FLEXPWM_IP_SECOND_EDGE, FLEXPWM_IP_BOTH_EDGES 
Pwm.FlexPwmFaultOutputState.List: FLEXPWM_IP_OUTPUT_STATE_LOGIC_0, FLEXPWM_IP_OUTPUT_STATE_LOGIC_1, FLEXPWM_IP_OUTPUT_STATE_TRISTATED
Pwm.FlexPwmInterruptTypes.List: FLEXPWM_IP_DISABLE_INT, FLEXPWM_IP_COMPARE_INT, FLEXPWM_IP_RELOAD_INT

###################   s32k396_289bga Pwm module: END  ########################
######################## Rm_s32k396_289bga Rm module ####################################
#
###############################################################################################

Rm.Common.Header.List:S32K39

Rm.Sema42.HardwareInstance.List : SEMA42_INSTANCE0
Rm.Sema42.UnlockedGate : 0
Rm.Sema42.GateLock : x + 1UL
Rm.Sema42.FirstWriteSequence : 226
Rm.Sema42.SecondWriteSequence : 29
Rm.Sema42.ResetGateAll : SEMA42_W_RSTGTN_MASK
Rm.Sema42.ResetGateIdle : 0
Rm.Sema42.GateOffset : 3

Rm.Ipv.UserMode.Available.List:
Rm.Ipv.RegProt.Available.List:

Rm.XRDC.DomainID.List: XRDC_DOMAIN0,XRDC_DOMAIN1,XRDC_DOMAIN2, XRDC_DOMAIN3

Rm.XRDC.XRDCInstances.List:XRDC_INSTANCE0
Rm.XRDC.XRDCInstancesCount:1
Rm.XRDC.ErrorInstancesCount:20
Rm.XRDC.MasterLogicalPartitionSupport.List:

Rm.XRDC.Master.List: Xrdc_0_CM7_0,Xrdc_0_eDMA_AHB,Xrdc_0_STAM_AHB,Xrdc_0_HSE_B,Xrdc_0_CM7_1,Xrdc_0_EMAC_AHB,Xrdc_0_CM7_2,Xrdc_0_EDMA1_AHB,Xrdc_0_ZIPWIRE_AHB
Rm.XRDC.CoreMaster.List: Xrdc_0_CM7_0, Xrdc_0_HSE_B, Xrdc_0_CM7_1,Xrdc_0_CM7_2

Rm.XRDC.Master.instance0.List: Xrdc_0_CM7_0,Xrdc_0_eDMA_AHB,Xrdc_0_STAM_AHB,Xrdc_0_HSE_B,Xrdc_0_CM7_1,Xrdc_0_EMAC_AHB,Xrdc_0_CM7_2,Xrdc_0_EDMA1_AHB,Xrdc_0_ZIPWIRE_AHB

Rm.XRDC.Master.Mdac.instance0.List: XRDC_MDAC0,XRDC_MDAC1,XRDC_MDAC2,XRDC_MDAC3,XRDC_MDAC4,XRDC_MDAC5,XRDC_MDAC6,XRDC_MDAC7,XRDC_MDAC8

Rm.XRDC.Master.Prefix.XRDC_INSTANCE0 : Xrdc_0

Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_CM7_0: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_eDMA_AHB: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_STAM_AHB: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_HSE_B: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_CM7_1: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_EMAC_AHB: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_CM7_2: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_EDMA1_AHB: 1
Rm.XRDC.Master.DFMTRegisterCount.Xrdc_0_ZIPWIRE_AHB: 1

Rm.XRDC.Mrc.Names.List: Xrdc_0_PFLASH_0, Xrdc_0_PFLASH_1, Xrdc_0_PFLASH_2, Xrdc_0_PFLASH_3, Xrdc_0_PFLASH_WR, Xrdc_0_PRAM0_0, Xrdc_0_PRAM1_0, Xrdc_0_QuadSPI, Xrdc_0_TCM

Rm.XRDC.Mrc.Xrdc_0_PFLASH_0 : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PFLASH_1 : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PFLASH_2 : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PFLASH_3 : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PFLASH_WR : Xrdc_0_MRC0
Rm.XRDC.Mrc.Xrdc_0_PRAM0_0 : Xrdc_0_MRC1
Rm.XRDC.Mrc.Xrdc_0_PRAM1_0 : Xrdc_0_MRC1
Rm.XRDC.Mrc.Xrdc_0_QuadSPI : Xrdc_0_MRC2
Rm.XRDC.Mrc.Xrdc_0_TCM : Xrdc_0_MRC3

Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_0 : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_1 : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_2 : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_3 : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PFLASH_WR : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PRAM0_0 : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_PRAM1_0 : 16
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_QuadSPI : 4
Rm.XRDC.Mrc.DescriptorCount.Xrdc_0_TCM : 16

Rm.XRDC.AddressShift : 0

Rm.XRDC.Pdac.Names.List: Xrdc_0_ERM1, Xrdc_0_eDMA_1, Xrdc_0_eDMA_1_TCD_0, Xrdc_0_eDMA_1_TCD_1, Xrdc_0_eDMA_1_TCD_2, Xrdc_0_eDMA_1_TCD_3, Xrdc_0_eDMA_1_TCD_4, Xrdc_0_eDMA_1_TCD_5, Xrdc_0_eDMA_1_TCD_6, Xrdc_0_eDMA_1_TCD_7, Xrdc_0_eDMA_1_TCD_8, Xrdc_0_eDMA_1_TCD_9, Xrdc_0_eDMA_1_TCD_10, Xrdc_0_eDMA_1_TCD_11, Xrdc_0_eDMA_1_TCD_12, Xrdc_0_eDMA_1_TCD_13, Xrdc_0_eDMA_1_TCD_14, Xrdc_0_eDMA_1_TCD_15, Xrdc_0_TRGMUX, Xrdc_0_BCTU, Xrdc_0_eMIOS0, Xrdc_0_LCU0, Xrdc_0_LCU1, Xrdc_0_ADC_0, Xrdc_0_ADC_1, Xrdc_0_ADC_2, Xrdc_0_ADC_3, Xrdc_0_PIT0, Xrdc_0_PIT1, Xrdc_0_MUA, Xrdc_0_MUB, Xrdc_0_I3C_0, Xrdc_0_I3C_1, Xrdc_0_AXBS, Xrdc_0_System_XBIC, Xrdc_0_Periph_XBIC, Xrdc_0_eDMA, Xrdc_0_eDMA_TCD_0, Xrdc_0_eDMA_TCD_1, Xrdc_0_eDMA_TCD_2, Xrdc_0_eDMA_TCD_3, Xrdc_0_eDMA_TCD_4, Xrdc_0_eDMA_TCD_5, Xrdc_0_eDMA_TCD_6, Xrdc_0_eDMA_TCD_7, Xrdc_0_eDMA_TCD_8, Xrdc_0_eDMA_TCD_9, Xrdc_0_eDMA_TCD_10, Xrdc_0_eDMA_TCD_11, Xrdc_0_Debug_APB_Page0, Xrdc_0_Debug_APB_Page1, Xrdc_0_Debug_APB_Page2, Xrdc_0_Debug_APB_Page3, Xrdc_0_Debug_APB_Paged_Area, Xrdc_0_SDA_AP, Xrdc_0_ERM0, Xrdc_0_MSCM, Xrdc_0_PRAM_0, Xrdc_0_PFC, Xrdc_0_PFC_alt, Xrdc_0_SWT_0, Xrdc_0_STM_0, Xrdc_0_XRDC, Xrdc_0_INTM, Xrdc_0_DMAMUX_0, Xrdc_0_DMAMUX_1, Xrdc_0_RTC, Xrdc_0_MC_RGM, Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC3, Xrdc_0_DCM, Xrdc_0_WKPU, Xrdc_0_CMU_0_5, Xrdc_0_SIRC, Xrdc_0_FIRC, Xrdc_0_FXOSC, Xrdc_0_MC_CGM, Xrdc_0_MC_ME, Xrdc_0_PLL, Xrdc_0_PMC, Xrdc_0_FMU, Xrdc_0_FMU_alt, Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_1, Xrdc_0_PIT2, Xrdc_0_FlexCAN_0, Xrdc_0_FlexCAN_1, Xrdc_0_FlexCAN_2, Xrdc_0_FlexCAN_3, Xrdc_0_FlexCAN_4, Xrdc_0_FlexCAN_5, Xrdc_0_FlexIO, Xrdc_0_LPUART_0, Xrdc_0_LPUART_1, Xrdc_0_LPUART_2, Xrdc_0_LPUART_3, Xrdc_0_LPI2C_0, Xrdc_0_LPI2C_1, Xrdc_0_LPSPI_0, Xrdc_0_LPSPI_1, Xrdc_0_LPSPI_2, Xrdc_0_LPSPI_3, Xrdc_0_LPCMP_0, Xrdc_0_LPCMP_1, Xrdc_0_TMU, Xrdc_0_CRC, Xrdc_0_FCCU, Xrdc_0_MTR, Xrdc_0_HSE_MU0_B, Xrdc_0_JDC, Xrdc_0_STAM, Xrdc_0_CONFIGURATION_GPR, Xrdc_0_STCU, Xrdc_0_ips_testclk_mux_pll, Xrdc_0_ATX, Xrdc_0_ips_testclk_mux_stdby, Xrdc_0_SELFTEST_GPR, Xrdc_0_selftest_gpr_top_cr_ips, Xrdc_0_TCM_XBIC, Xrdc_0_eDMA_XBIC, Xrdc_0_eDMA_TCD_12, Xrdc_0_eDMA_TCD_13, Xrdc_0_eDMA_TCD_14, Xrdc_0_eDMA_TCD_15, Xrdc_0_eDMA_TCD_16, Xrdc_0_eDMA_TCD_17, Xrdc_0_eDMA_TCD_18, Xrdc_0_eDMA_TCD_19, Xrdc_0_eDMA_TCD_20, Xrdc_0_eDMA_TCD_21, Xrdc_0_eDMA_TCD_22, Xrdc_0_eDMA_TCD_23, Xrdc_0_eDMA_TCD_24, Xrdc_0_eDMA_TCD_25, Xrdc_0_eDMA_TCD_26, Xrdc_0_eDMA_TCD_27, Xrdc_0_eDMA_TCD_28, Xrdc_0_eDMA_TCD_29, Xrdc_0_eDMA_TCD_30, Xrdc_0_eDMA_TCD_31, Xrdc_0_SEMA42, Xrdc_0_PRAM_1, Xrdc_0_SWT_1, Xrdc_0_SWT_2, Xrdc_0_STM_1, Xrdc_0_STM_2, Xrdc_0_EMAC, Xrdc_0_LPSPI_4, Xrdc_0_LPSPI_5, Xrdc_0_QuadSPI, Xrdc_0_HSE_MU1_B, Xrdc_0_Zipwire_SIPI, Xrdc_0_Zipwire_LFAST, Xrdc_0_CM7_0_TCM_clock_control, Xrdc_0_CM7_1_TCM_clock_control, Xrdc_0_CM7_2_TCM_clock_control, Xrdc_0_LPUART_MSC, Xrdc_0_DSPI_MSC, Xrdc_0_EIM0, Xrdc_0_EIM1, Xrdc_0_EIM2, Xrdc_0_OMU_CM70_0, Xrdc_0_OMU_CM70_1, Xrdc_0_OMU_CM71_0, Xrdc_0_OMU_CM71_1, Xrdc_0_OMU_CM72_3_0, Xrdc_0_OMU_CM72_3_1, Xrdc_0_eDMA_1_TCD_16, Xrdc_0_eDMA_1_TCD_17, Xrdc_0_eDMA_1_TCD_18, Xrdc_0_eDMA_1_TCD_19, Xrdc_0_eDMA_1_TCD_20, Xrdc_0_eDMA_1_TCD_21, Xrdc_0_eDMA_1_TCD_22, Xrdc_0_eDMA_1_TCD_23, Xrdc_0_eDMA_1_TCD_24, Xrdc_0_eDMA_1_TCD_25, Xrdc_0_eDMA_1_TCD_26, Xrdc_0_eDMA_1_TCD_27, Xrdc_0_eDMA_1_TCD_28, Xrdc_0_eDMA_1_TCD_29, Xrdc_0_eDMA_1_TCD_30, Xrdc_0_eDMA_1_TCD_31, Xrdc_0_eDMA1_XBIC, Xrdc_0_Zipwire_XBIC, Xrdc_0_ETPU_A_B_Reg, Xrdc_0_ETPU_Parameter_RAM_SDM, Xrdc_0_ETPU_Parameter_RAM_Mirror, Xrdc_0_ETPU_Code_RAM_1, Xrdc_0_ETPU_Code_RAM_2, Xrdc_0_DMAMUX_2, Xrdc_0_DMAMUX_3, Xrdc_0_Input_Glitch_Filter_0, Xrdc_0_Enhanced_FlexPWM_0, Xrdc_0_Enhanced_FlexPWM_1, Xrdc_0_TRGMUX_1, Xrdc_0_BCTU_1, Xrdc_0_SWG_0, Xrdc_0_SWG_1, Xrdc_0_ADC_4, Xrdc_0_ADC_5, Xrdc_0_ADC_6, Xrdc_0_Coolflux_DSP16L, Xrdc_0_Coolflux_I_RAM_0, Xrdc_0_Coolflux_I_RAM_1, Xrdc_0_Coolflux_D_RAM_0, Xrdc_0_Coolflux_D_RAM_1, Xrdc_0_SDADC_0, Xrdc_0_SDADC_1, Xrdc_0_SDADC_2, Xrdc_0_SDADC_3, Xrdc_0_adc_bist

Rm.XRDC.PdacSlot.Xrdc_0_ERM1 : 3
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1 : 4
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_0 : 5
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_1 : 6
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_2 : 7
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_3 : 8
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_4 : 9
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_5 : 10
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_6 : 11
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_7 : 12
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_8 : 13
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_9 : 14
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_10 : 15
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_11 : 16
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_12 : 17
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_13 : 18
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_14 : 19
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_15 : 20
Rm.XRDC.PdacSlot.Xrdc_0_TRGMUX : 32
Rm.XRDC.PdacSlot.Xrdc_0_BCTU : 33
Rm.XRDC.PdacSlot.Xrdc_0_eMIOS0 : 34
Rm.XRDC.PdacSlot.Xrdc_0_LCU0 : 38
Rm.XRDC.PdacSlot.Xrdc_0_LCU1 : 39
Rm.XRDC.PdacSlot.Xrdc_0_ADC_0 : 40
Rm.XRDC.PdacSlot.Xrdc_0_ADC_1 : 41
Rm.XRDC.PdacSlot.Xrdc_0_ADC_2 : 42
Rm.XRDC.PdacSlot.Xrdc_0_ADC_3 : 43
Rm.XRDC.PdacSlot.Xrdc_0_PIT0 : 44
Rm.XRDC.PdacSlot.Xrdc_0_PIT1 : 45
Rm.XRDC.PdacSlot.Xrdc_0_MUA : 46
Rm.XRDC.PdacSlot.Xrdc_0_MUB : 47
Rm.XRDC.PdacSlot.Xrdc_0_I3C_0 : 48
Rm.XRDC.PdacSlot.Xrdc_0_I3C_1 : 49
Rm.XRDC.PdacSlot.Xrdc_0_AXBS : 128
Rm.XRDC.PdacSlot.Xrdc_0_System_XBIC : 129
Rm.XRDC.PdacSlot.Xrdc_0_Periph_XBIC : 130
Rm.XRDC.PdacSlot.Xrdc_0_eDMA : 131
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_0 : 132
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_1 : 133
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_2 : 134
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_3 : 135
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_4 : 136
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_5 : 137
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_6 : 138
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_7 : 139
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_8 : 140
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_9 : 141
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_10 : 142
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_11 : 143
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page0 : 144
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page1 : 145
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page2 : 146
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Page3 : 147
Rm.XRDC.PdacSlot.Xrdc_0_Debug_APB_Paged_Area : 148
Rm.XRDC.PdacSlot.Xrdc_0_SDA_AP : 149
Rm.XRDC.PdacSlot.Xrdc_0_ERM0 : 151
Rm.XRDC.PdacSlot.Xrdc_0_MSCM : 152
Rm.XRDC.PdacSlot.Xrdc_0_PRAM_0 : 153
Rm.XRDC.PdacSlot.Xrdc_0_PFC : 154
Rm.XRDC.PdacSlot.Xrdc_0_PFC_alt : 155
Rm.XRDC.PdacSlot.Xrdc_0_SWT_0 : 156
Rm.XRDC.PdacSlot.Xrdc_0_STM_0 : 157
Rm.XRDC.PdacSlot.Xrdc_0_XRDC : 158
Rm.XRDC.PdacSlot.Xrdc_0_INTM : 159
Rm.XRDC.PdacSlot.Xrdc_0_DMAMUX_0 : 160
Rm.XRDC.PdacSlot.Xrdc_0_DMAMUX_1 : 161
Rm.XRDC.PdacSlot.Xrdc_0_RTC : 162
Rm.XRDC.PdacSlot.Xrdc_0_MC_RGM : 163
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0 : 164
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_1 : 165
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_0 : 166
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_1 : 167
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_0 : 168
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_1 : 169
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC3 : 170
Rm.XRDC.PdacSlot.Xrdc_0_DCM : 171
Rm.XRDC.PdacSlot.Xrdc_0_WKPU : 173
Rm.XRDC.PdacSlot.Xrdc_0_CMU_0_5 : 175
Rm.XRDC.PdacSlot.Xrdc_0_SIRC : 178
Rm.XRDC.PdacSlot.Xrdc_0_FIRC : 180
Rm.XRDC.PdacSlot.Xrdc_0_FXOSC : 181
Rm.XRDC.PdacSlot.Xrdc_0_MC_CGM : 182
Rm.XRDC.PdacSlot.Xrdc_0_MC_ME : 183
Rm.XRDC.PdacSlot.Xrdc_0_PLL : 184
Rm.XRDC.PdacSlot.Xrdc_0_PMC : 186
Rm.XRDC.PdacSlot.Xrdc_0_FMU : 187
Rm.XRDC.PdacSlot.Xrdc_0_FMU_alt : 188
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_0 : 189
Rm.XRDC.PdacSlot.Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_1 : 190
Rm.XRDC.PdacSlot.Xrdc_0_PIT2 : 191
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_0 : 193
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_1 : 194
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_2 : 195
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_3 : 196
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_4 : 197
Rm.XRDC.PdacSlot.Xrdc_0_FlexCAN_5 : 198
Rm.XRDC.PdacSlot.Xrdc_0_FlexIO : 201
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_0 : 202
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_1 : 203
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_2 : 204
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_3 : 205
Rm.XRDC.PdacSlot.Xrdc_0_LPI2C_0 : 212
Rm.XRDC.PdacSlot.Xrdc_0_LPI2C_1 : 213
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_0 : 214
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_1 : 215
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_2 : 216
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_3 : 217
Rm.XRDC.PdacSlot.Xrdc_0_LPCMP_0 : 220
Rm.XRDC.PdacSlot.Xrdc_0_LPCMP_1 : 221
Rm.XRDC.PdacSlot.Xrdc_0_TMU : 223
Rm.XRDC.PdacSlot.Xrdc_0_CRC : 224
Rm.XRDC.PdacSlot.Xrdc_0_FCCU : 225
Rm.XRDC.PdacSlot.Xrdc_0_MTR : 226
Rm.XRDC.PdacSlot.Xrdc_0_HSE_MU0_B : 227
Rm.XRDC.PdacSlot.Xrdc_0_JDC : 229
Rm.XRDC.PdacSlot.Xrdc_0_STAM : 230
Rm.XRDC.PdacSlot.Xrdc_0_CONFIGURATION_GPR : 231
Rm.XRDC.PdacSlot.Xrdc_0_STCU : 232
Rm.XRDC.PdacSlot.Xrdc_0_ips_testclk_mux_pll : 233
Rm.XRDC.PdacSlot.Xrdc_0_ATX : 234
Rm.XRDC.PdacSlot.Xrdc_0_ips_testclk_mux_stdby : 235
Rm.XRDC.PdacSlot.Xrdc_0_SELFTEST_GPR : 236
Rm.XRDC.PdacSlot.Xrdc_0_selftest_gpr_top_cr_ips : 238
Rm.XRDC.PdacSlot.Xrdc_0_TCM_XBIC : 256
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_XBIC : 257
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_12 : 260
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_13 : 261
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_14 : 262
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_15 : 263
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_16 : 264
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_17 : 265
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_18 : 266
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_19 : 267
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_20 : 268
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_21 : 269
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_22 : 270
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_23 : 271
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_24 : 272
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_25 : 273
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_26 : 274
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_27 : 275
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_28 : 276
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_29 : 277
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_30 : 278
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_TCD_31 : 279
Rm.XRDC.PdacSlot.Xrdc_0_SEMA42 : 280
Rm.XRDC.PdacSlot.Xrdc_0_PRAM_1 : 281
Rm.XRDC.PdacSlot.Xrdc_0_SWT_1 : 283
Rm.XRDC.PdacSlot.Xrdc_0_SWT_2 : 284
Rm.XRDC.PdacSlot.Xrdc_0_STM_1 : 285
Rm.XRDC.PdacSlot.Xrdc_0_STM_2 : 286
Rm.XRDC.PdacSlot.Xrdc_0_EMAC : 288
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_4 : 303
Rm.XRDC.PdacSlot.Xrdc_0_LPSPI_5 : 304
Rm.XRDC.PdacSlot.Xrdc_0_QuadSPI : 307
Rm.XRDC.PdacSlot.Xrdc_0_HSE_MU1_B : 315
Rm.XRDC.PdacSlot.Xrdc_0_Zipwire_SIPI : 316
Rm.XRDC.PdacSlot.Xrdc_0_Zipwire_LFAST : 317
Rm.XRDC.PdacSlot.Xrdc_0_CM7_0_TCM_clock_control : 318
Rm.XRDC.PdacSlot.Xrdc_0_CM7_1_TCM_clock_control : 319
Rm.XRDC.PdacSlot.Xrdc_0_CM7_2_TCM_clock_control : 320
Rm.XRDC.PdacSlot.Xrdc_0_LPUART_MSC : 321
Rm.XRDC.PdacSlot.Xrdc_0_DSPI_MSC : 322
Rm.XRDC.PdacSlot.Xrdc_0_EIM0 : 323
Rm.XRDC.PdacSlot.Xrdc_0_EIM1 : 324
Rm.XRDC.PdacSlot.Xrdc_0_EIM2 : 325
Rm.XRDC.PdacSlot.Xrdc_0_OMU_CM70_0 : 326
Rm.XRDC.PdacSlot.Xrdc_0_OMU_CM70_1 : 327
Rm.XRDC.PdacSlot.Xrdc_0_OMU_CM71_0 : 328
Rm.XRDC.PdacSlot.Xrdc_0_OMU_CM71_1 : 329
Rm.XRDC.PdacSlot.Xrdc_0_OMU_CM72_3_0 : 330
Rm.XRDC.PdacSlot.Xrdc_0_OMU_CM72_3_1 : 331
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_16 : 384
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_17 : 385
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_18 : 386
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_19 : 387
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_20 : 388
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_21 : 389
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_22 : 390
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_23 : 391
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_24 : 392
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_25 : 393
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_26 : 394
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_27 : 395
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_28 : 396
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_29 : 397
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_30 : 398
Rm.XRDC.PdacSlot.Xrdc_0_eDMA_1_TCD_31 : 399
Rm.XRDC.PdacSlot.Xrdc_0_eDMA1_XBIC : 413
Rm.XRDC.PdacSlot.Xrdc_0_Zipwire_XBIC : 414
Rm.XRDC.PdacSlot.Xrdc_0_ETPU_A_B_Reg : 416
Rm.XRDC.PdacSlot.Xrdc_0_ETPU_Parameter_RAM_SDM : 418
Rm.XRDC.PdacSlot.Xrdc_0_ETPU_Parameter_RAM_Mirror : 419
Rm.XRDC.PdacSlot.Xrdc_0_ETPU_Code_RAM_1 : 420
Rm.XRDC.PdacSlot.Xrdc_0_ETPU_Code_RAM_2 : 421
Rm.XRDC.PdacSlot.Xrdc_0_DMAMUX_2 : 424
Rm.XRDC.PdacSlot.Xrdc_0_DMAMUX_3 : 425
Rm.XRDC.PdacSlot.Xrdc_0_Input_Glitch_Filter_0 : 428
Rm.XRDC.PdacSlot.Xrdc_0_Enhanced_FlexPWM_0 : 430
Rm.XRDC.PdacSlot.Xrdc_0_Enhanced_FlexPWM_1 : 431
Rm.XRDC.PdacSlot.Xrdc_0_TRGMUX_1 : 432
Rm.XRDC.PdacSlot.Xrdc_0_BCTU_1 : 433
Rm.XRDC.PdacSlot.Xrdc_0_SWG_0 : 434
Rm.XRDC.PdacSlot.Xrdc_0_SWG_1 : 435
Rm.XRDC.PdacSlot.Xrdc_0_ADC_4 : 436
Rm.XRDC.PdacSlot.Xrdc_0_ADC_5 : 437
Rm.XRDC.PdacSlot.Xrdc_0_ADC_6 : 438
Rm.XRDC.PdacSlot.Xrdc_0_Coolflux_DSP16L : 439
Rm.XRDC.PdacSlot.Xrdc_0_Coolflux_I_RAM_0 : 440
Rm.XRDC.PdacSlot.Xrdc_0_Coolflux_I_RAM_1 : 441
Rm.XRDC.PdacSlot.Xrdc_0_Coolflux_D_RAM_0 : 442
Rm.XRDC.PdacSlot.Xrdc_0_Coolflux_D_RAM_1 : 443
Rm.XRDC.PdacSlot.Xrdc_0_SDADC_0 : 445
Rm.XRDC.PdacSlot.Xrdc_0_SDADC_1 : 446
Rm.XRDC.PdacSlot.Xrdc_0_SDADC_2 : 447
Rm.XRDC.PdacSlot.Xrdc_0_SDADC_3 : 448
Rm.XRDC.PdacSlot.Xrdc_0_adc_bist : 449

Rm.Crossbar.CrossbarSupport:true
Rm.AXBS.AXBSLite.Support:true

Rm.Crossbar.CrossbarInstances.List:AXBS_0, AXBS_1, AXBS_2, AXBS_3, AXBS_4, AXBS_5, AXBS_6
Rm.Crossbar.PRS.IsReadOnly:0
Rm.Crossbar.AXBS_0.SlotMasterProgrammable.List:0,1,2,3,4,5,6,7
Rm.Crossbar.AXBS_0.Masters.List:0,1,2,3,4,5,6,7
Rm.Crossbar.AXBS_1.Masters.List:0,1,2,3,4,6,7
Rm.Crossbar.AXBS_2.Masters.List:0
Rm.Crossbar.AXBS_3.Masters.List:0
Rm.Crossbar.AXBS_4.Masters.List:0
Rm.Crossbar.AXBS_5.Masters.List:0
Rm.Crossbar.AXBS_6.Masters.List:0
Rm.Crossbar.EnableInitAXBS_MGPCR:0
Rm.Crossbar.AXBS_0.Slave.List:0,1,2,3,4,5,6,7
Rm.Crossbar.AXBS_1.Slave.List:0,1,2,3
Rm.Crossbar.AXBS_2.Slave.List:0,1
Rm.Crossbar.AXBS_3.Slave.List:0,1,2
Rm.Crossbar.AXBS_4.Slave.List:0,1
Rm.Crossbar.AXBS_5.Slave.List:0,1
Rm.Crossbar.AXBS_6.Slave.List:0,1
Rm.Crossbar.PRSResetValue.List:0x76543210U, 0x76543210U, 0x76543210U, 0x76543210U, 0x76543210U, 0x76543210U, 0x76543210U, 0x76543210U
Rm.Crossbar.CRSResetValue.List:0x00020110U, 0x00020110U, 0x00020110U, 0x00020110U, 0x00020110U, 0x00020110U, 0x00020110U, 0x00020110U
Rm.Crossbar.HaltLowPrioritySupport:1

Rm.Xbic.XbicInstances.List:XBIC_0,XBIC_1,XBIC_2,XBIC_3,XBIC_4,XBIC_5
Rm.Xbic.XbicInstances.Count:6
Rm.Xbic.XbicInstance0.Master.List:0,1,2,3,4,5,6,7
Rm.Xbic.XbicInstance0.Slave.List:0,1,2,3,4,5,6,7
Rm.Xbic.XbicInstance1.Master.List:0,1,2,3,4,6,7
Rm.Xbic.XbicInstance1.Slave.List:0,1,2,3
Rm.Xbic.XbicInstance2.Master.List:0
Rm.Xbic.XbicInstance2.Slave.List:0,1
Rm.Xbic.XbicInstance3.Master.List:0
Rm.Xbic.XbicInstance3.Slave.List:0,1,2
Rm.Xbic.XbicInstance4.Master.List:0
Rm.Xbic.XbicInstance4.Slave.List:0,1
Rm.Xbic.XbicInstance5.Master.List:0
Rm.Xbic.XbicInstance5.Slave.List:0,1

Rm.Sema42Support:true

Rm.VirtWrapper.PDACMask: 3
### Define Number of Virtual Wrap Register and Reserved Address - See RM: VIRT_WRAPPER memory map
Rm.VirtWrapper.REG_A.Count : 32
Rm.VirtWrapper.REG_A_Reserved.Count : 0
Rm.VirtWrapper.REG_B.Count : 32
Rm.VirtWrapper.REG_B_Reserved.Count : 0
Rm.VirtWrapper.REG_C.Count : 1
Rm.VirtWrapper.REG_C_Reserved.Count : 0
Rm.VirtWrapper.REG_D.Count : 1
### Define Virtual Wrapper Instance List and Base Address List - See RM: VIRT_WRAPPER memory map
Rm.VirtWrapper.Instance.List: 0
Rm.VirtWrapper.BaseAddress.List: 0x402A8000u
### Define List of Access Type and Value to write to Register - See RM Register Detail and Excel file
Rm.VirtWrapper.AccessType.List: PDAC1, PDAC2, PDAC4, PDAC0
Rm.VirtWrapper.AccessValue.List: 0, 1, 2, 3

Rm.VirtWrapper0.DefaultPdac: Xrdc_0_SIUL2_VIRTWRAPPER_PDAC1_M7_0_0
Rm.VirtWrapper.Siul2Instances.List:SIUL2_0
Rm.VirtWrapper.PhysicalInstances.List:RM_IP_VIRT_WRAP_0

Rm.VirtWrapper0.AvailablePdac.List:Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_1

Rm.VirtWrapperAll.AvailablePdac.List:Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC0_HSE_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC1_M7_0_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC2_M7_1_1, Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_0, Xrdc_0_SIUL_VIRTWRAPPER_PDAC4_M7_2_1

Rm.VirtWrapper.MscrMapping.PTA0.List : GPIO_0, ADC5_P6, ADC6_P4, SDADC3_AN_3
Rm.VirtWrapper.MscrMapping.PTA1.List : GPIO_1, WKPU_5, ADC6_P0, ADC4_P4, SDADC3_AN_1, EIRQ_1, eMIOS_0_CH_9_H, FXIO_D3, LPSPI0_PCS6, LPSPI4_PCS1
Rm.VirtWrapper.MscrMapping.PTA2.List : GPIO_2, FCCU_ERR0, FXIO_D4, LCU0_OUT3, LPSPI5_SIN, eTPU_A_CH_2, LCU0_OUT0, PWM_0_B_0, eMIOS_0_CH_19_Y, LPSPI1_SIN, WKPU_0, CMP1_IN2, ADC0_X_0, ADC0_S15
Rm.VirtWrapper.MscrMapping.PTA3.List : GPIO_3, FCCU_ERR1, LPSPI1_SCK, LCU0_OUT2, FXIO_D5, LPUART0_TX, LPSPI5_SCK, eTPU_A_CH_3, LCU0_OUT3, PWM_0_A_1, ADC2_S13, ADC1_S15
Rm.VirtWrapper.MscrMapping.PTA4.List : GPIO_4, FXIO_D6, CMP0_OUT, JTAG_TMS_SWD_DIO, ADC1_S15
Rm.VirtWrapper.MscrMapping.PTA5.List : GPIO_5, RESET_b
Rm.VirtWrapper.MscrMapping.PTA6.List : GPIO_6, LPSPI1_PCS1, FXIO_D19, LPSPI3_PCS1, eTPU_A_CH_18, LCU1_OUT0, PWM_1_B_0, eMIOS_0_CH_13_H, WKPU_15, ADC4_S8
Rm.VirtWrapper.MscrMapping.PTA7.List : GPIO_7, LPUART3_TX, LPSPI0_PCS1, CAN0_TX, LPUART1_RTS, FXIO_D9, eTPU_A_CH_20, LCU1_OUT2, PWM_1_B_1, eMIOS_0_CH_11_H, ADC4_S9
Rm.VirtWrapper.MscrMapping.PTA8.List : GPIO_8, LPSPI2_SOUT, FXIO_D6, CMP0_OUT, eTPU_A_CH_5, eTPU_B_CH_0, LCU0_OUT8, EXTWAKE, WKPU_23, ADC2_P5, ADC3_P1
Rm.VirtWrapper.MscrMapping.PTA9.List : GPIO_9, LPUART2_TX, LPSPI2_PCS0, FXIO_D7, LPSPI3_PCS0, CMP1_OUT, LPSPI1_PCS2, eTPU_A_CH_12, eTPU_B_CH_1, LCU0_OUT9, WKPU_21, ADC0_P7, ADC2_P6
Rm.VirtWrapper.MscrMapping.PTA10.List : GPIO_10, eMIOS_0_CH_12_H, FXIO_D0, JTAG_TDO_TRACEnoETM_SWO
Rm.VirtWrapper.MscrMapping.PTA14.List : GPIO_14, LPSPI1_PCS3, FXIO_D14, LPSPI5_PCS1, eTPU_A_CH_6, eTPU_B_CH_9
Rm.VirtWrapper.MscrMapping.PTA15.List : GPIO_15, WKPU_20, ADC3_P4, ADC4_P1, SDADC0_AN_2
Rm.VirtWrapper.MscrMapping.PTA16.List : GPIO_16, WKPU_31, ADC4_P2, ADC6_P6, SDADC1_AN_0
Rm.VirtWrapper.MscrMapping.PTA17.List : GPIO_17, eMIOS_0_CH_6_G, LPSPI3_SOUT, FXIO_D19, LPUART0_TX, eTPU_A_CH_8, eMIOS_0_CH_10_H, ADC0_S23, ADC1_S23
Rm.VirtWrapper.MscrMapping.PTA18.List : GPIO_18, LPUART1_TX, LPSPI1_SOUT, LCU0_OUT0, eTPU_B_CH_1, eTPU_A_CH_3, ADC3_S9, ADC1_P1
Rm.VirtWrapper.MscrMapping.PTA19.List : GPIO_19, LPSPI1_SCK, LCU0_OUT1, eTPU_A_CH_4, EVTO_0, ADC2_S11, ADC0_P2
Rm.VirtWrapper.MscrMapping.PTA20.List : GPIO_20, LPSPI1_SIN, LCU0_OUT2, eTPU_B_CH_4, eTPU_A_CH_5, WKPU_59, ADC1_P3, ADC3_S8
Rm.VirtWrapper.MscrMapping.PTA21.List : GPIO_21, LPSPI2_PCS2, FXIO_D0, LPSPI1_PCS0, eMIOS_0_CH_4_G, eTPU_B_CH_11, eTPU_A_CH_1, LCU1_OUT9, ADC0_S10, ADC2_P4
Rm.VirtWrapper.MscrMapping.PTA22.List : GPIO_22, FXIO_D1, LPSPI1_PCS1, TRGMUX_OUT3, CLKOUT_STANDBY, ADC0_S11, ADC1_P2
Rm.VirtWrapper.MscrMapping.PTA23.List : GPIO_23, CAN1_TX, FXIO_D2, I3C1_PUR, LPI2C0_SCLS, eTPU_A_CH_24, eTPU_B_CH_13, LCU0_OUT0
Rm.VirtWrapper.MscrMapping.PTA24.List : GPIO_24, FXIO_D3, eTPU_B_CH_8, LCU0_OUT8, ADC2_P1, ADC1_S10
Rm.VirtWrapper.MscrMapping.PTA25.List : GPIO_25, FXIO_D2, eMIOS_0_CH_8_X, eTPU_B_CH_9, LCU0_OUT9, EXTWAKE, WKPU_34, ADC0_S8, ADC2_P0
Rm.VirtWrapper.MscrMapping.PTA26.List : GPIO_26, LPSPI1_PCS0, LPSPI0_PCS0, FXIO_D1, EMAC_PPS0, eMIOS_0_CH_9_H, WKPU_35
Rm.VirtWrapper.MscrMapping.PTA28.List : GPIO_28, LPSPI1_SCK, eMIOS_0_CH_11_H, EMAC_MII_RMII_MDC
Rm.VirtWrapper.MscrMapping.PTA29.List : GPIO_29, EMAC_PPS2, LPUART2_TX, LPSPI1_SIN, LFAST_0_EXT_REF_O, EMAC_MII_RMII_MDIO
Rm.VirtWrapper.MscrMapping.PTA30.List : GPIO_30, LPSPI1_SOUT, LPSPI0_SOUT, eMIOS_0_CH_13_H, I3C0_PUR, I3C1_SDA_3, WKPU_37
Rm.VirtWrapper.MscrMapping.PTA31.List : GPIO_31, EMAC_PPS0, FXIO_D0, LPSPI0_PCS1, TRGMUX_OUT8, eMIOS_0_CH_14_H, eTPU_B_CH_28, I3C0_SDA_0, I3C1_SDA_2
Rm.VirtWrapper.MscrMapping.PTB0.List : GPIO_32, LPI2C0_SDAS, FXIO_D14, LPSPI0_PCS0, eMIOS_0_CH_3_G, LCU1_OUT5, HSE_TAMPER_LOOP_OUT0 , eTPU_B_CH_7, LCU1_OUT8, PWM_1_X_0, DSPI_MSC0_PCS_0, I3C1_SDA_1, WKPU_7, ADC4_S10
Rm.VirtWrapper.MscrMapping.PTB1.List : GPIO_33, LPI2C0_SCLS, LPUART0_TX, LPSPI0_SOUT, eMIOS_0_CH_7_G, CAN0_TX, LCU1_OUT4, eTPU_B_CH_9, LCU1_OUT9, PWM_1_X_1, DSPI_MSC0_SCK, I3C1_PUR, ADC4_S11
Rm.VirtWrapper.MscrMapping.PTB2.List : GPIO_34, ADC1_MA_0, eMIOS_0_CH_8_X, LPSPI2_SIN, LCU1_OUT3, FXIO_D18, WKPU_8
Rm.VirtWrapper.MscrMapping.PTB3.List : GPIO_35, eMIOS_0_CH_9_H, LPSPI2_SOUT, ADC0_MA_0, CAN4_TX, LCU1_OUT2, FXIO_D17, EMAC_MII_TXD3, LPUART1_TX
Rm.VirtWrapper.MscrMapping.PTB4.List : GPIO_36, EMAC_MII_RMII_TXD_1, eMIOS_0_CH_4_G, LPSPI0_SOUT, EMAC_MII_RMII_MDIO
Rm.VirtWrapper.MscrMapping.PTB5.List : GPIO_37, EMAC_MII_RMII_TXD_0, eMIOS_0_CH_5_G, LPSPI0_PCS1, LPSPI0_PCS0, CLKOUT_RUN, EMAC_MII_RMII_MDC
Rm.VirtWrapper.MscrMapping.PTB8.List : GPIO_40, WKPU_25, ADC6_P1, ADC4_P5, SDADC2_AN_3
Rm.VirtWrapper.MscrMapping.PTB9.List : GPIO_41, WKPU_17, ADC4_P7, ADC6_P3, SDADC2_AN_0
Rm.VirtWrapper.MscrMapping.PTB10.List : GPIO_42, LPSPI4_SCK, LPUART0_DTR_B, LCU0_OUT9, FXIO_D27, LPUART1_TX, EVTO_1, ADC0_X_2, CMP1_IN1
Rm.VirtWrapper.MscrMapping.PTB11.List : GPIO_43, LPSPI4_SIN, LCU0_OUT8, FXIO_D26, eTPU_A_CH_0, eMIOS_0_CH_9_H, ADC0_X_3, WKPU_16, CMP1_IN0, ADC0_S14
Rm.VirtWrapper.MscrMapping.PTB12.List : GPIO_44, LPSPI3_PCS3, eMIOS_0_CH_0_X, LCU0_OUT2, FXIO_D25, eTPU_B_CH_2, LCU0_OUT8, PWM_0_X_0, eTPU_A_CH_0, WKPU_12, ADC1_X_1, ADC0_S18
Rm.VirtWrapper.MscrMapping.PTB13.List : GPIO_45, LPSPI3_PCS2, eMIOS_0_CH_1_G, FXIO_D8, LCU0_OUT3, FXIO_D24, LPUART0_TX, eTPU_B_CH_4, LCU0_OUT9, PWM_0_X_1, LCU0_OUT1, eTPU_A_CH_1, WKPU_11, ADC0_S19, ADC1_S19, ADC2_S19
Rm.VirtWrapper.MscrMapping.PTB14.List : GPIO_46, eMIOS_0_CH_2_G, LPSPI1_SCK, LCU0_OUT7, FXIO_D23, eTPU_A_CH_9, LCU0_OUT11, PWM_0_X_3, LCU0_OUT3, eTPU_A_CH_3, DSPI_MSC0_PCS_0, ADC0_S21, ADC1_S21, ADC2_S21
Rm.VirtWrapper.MscrMapping.PTB15.List : GPIO_47, eMIOS_0_CH_3_G, LPSPI1_SIN, FXIO_D22, LPUART3_TX, eTPU_B_CH_13, LCU0_OUT2, eTPU_A_CH_4, WKPU_33, ADC0_S20, ADC1_S22
Rm.VirtWrapper.MscrMapping.PTB16.List : GPIO_48, eMIOS_0_CH_4_G, LPSPI1_SOUT, FXIO_D21, LPUART0_TX, eTPU_B_CH_14, eTPU_B_CH_1, LCU0_OUT5, eTPU_A_CH_10, WKPU_13, ADC2_S22, ADC0_X_1
Rm.VirtWrapper.MscrMapping.PTB17.List : GPIO_49, eMIOS_0_CH_5_G, LPSPI1_PCS3, LPSPI3_PCS0, FXIO_D20, eTPU_B_CH_16, eTPU_A_CH_5, eTPU_A_CH_7, WKPU_14, ADC2_S23, ADC1_X_3
Rm.VirtWrapper.MscrMapping.PTB18.List : GPIO_50, FXIO_D1, LPSPI1_PCS1, TRGMUX_OUT9, LPSPI5_PCS2, eMIOS_0_CH_15_H, eTPU_B_CH_29, I3C0_SDA_3, I3C1_PUR
Rm.VirtWrapper.MscrMapping.PTB19.List : GPIO_51, EMAC_PPS0, FXIO_D2, EMAC_MII_RMII_TX_EN, TRGMUX_OUT10, eMIOS_0_CH_15_H, I3C1_SCL, WKPU_38
Rm.VirtWrapper.MscrMapping.PTB20.List : GPIO_52, FXIO_D3, TRGMUX_OUT11, LPSPI5_PCS3, eTPU_A_CH_24, eTPU_B_CH_13
Rm.VirtWrapper.MscrMapping.PTB21.List : GPIO_53, FXIO_D4, TRGMUX_OUT12, eMIOS_0_CH_17_Y, eTPU_A_CH_25, eTPU_B_CH_14, WKPU_39
Rm.VirtWrapper.MscrMapping.PTB22.List : GPIO_54, CAN1_TX, LPSPI3_PCS1, LPUART1_TX, FXIO_D15, TRGMUX_OUT13
Rm.VirtWrapper.MscrMapping.PTB23.List : GPIO_55, ADC1_MA_0, FXIO_D4, TRGMUX_OUT14, eMIOS_0_CH_19_Y, eTPU_A_CH_30, eTPU_B_CH_20, WKPU_40
Rm.VirtWrapper.MscrMapping.PTB24.List : GPIO_56, ADC1_MA_1, FXIO_D5, LPSPI2_PCS2
Rm.VirtWrapper.MscrMapping.PTB25.List : GPIO_57, FXIO_D6, LPSPI2_PCS0, eTPU_A_CH_31, eTPU_B_CH_21
Rm.VirtWrapper.MscrMapping.PTB26.List : GPIO_58, FXIO_D7, LPSPI2_PCS3, WKPU_41
Rm.VirtWrapper.MscrMapping.PTB27.List : GPIO_59, FXIO_D8, LPSPI2_SOUT, LPUART1_TX, eMIOS_0_CH_23_X
Rm.VirtWrapper.MscrMapping.PTB28.List : GPIO_60, ADC1_MA_2, EMAC_MII_TXD2, FXIO_D9, LPSPI2_SIN, LCU1_OUT11, EMAC_PPS3, EMAC_MII_TXD3, WKPU_42
Rm.VirtWrapper.MscrMapping.PTB29.List : GPIO_61, EMAC_MII_RMII_TXD_0, FXIO_D10, LPSPI2_SCK, LCU1_OUT10, EMAC_MII_RMII_TXD_1, EMAC_MII_TXD2, LPUART2_TX, WKPU_2
Rm.VirtWrapper.MscrMapping.PTC0.List : GPIO_64, CAN3_TX, eMIOS_0_CH_0_X, QuadSPI_IOFA4, EMAC_MII_RMII_RXD_0, eMIOS_0_CH_14_H, EMAC_MII_RMII_TX_CLK, eTPU_B_CH_26, eTPU_A_CH_18, TRACE_ETM_D0
Rm.VirtWrapper.MscrMapping.PTC1.List : GPIO_65, eMIOS_0_CH_1_G, QuadSPI_DQSFA, FXIO_D5, EMAC_MII_RMII_RXD_1, eMIOS_0_CH_15_H, TRACE_ETM_CLKOUT, WKPU_5
Rm.VirtWrapper.MscrMapping.PTC2.List : GPIO_66, EMAC_MII_RMII_TXD_1, eMIOS_0_CH_2_G, LPSPI3_PCS2, LPSPI0_PCS2, EMAC_MII_RMII_TXD_0, TRACE_ETM_CLKOUT, QuadSPI_IOFA3, CMP0_IN2
Rm.VirtWrapper.MscrMapping.PTC3.List : GPIO_67, eMIOS_0_CH_3_G, CAN0_TX, LPUART0_TX, I3C0_PUR, QuadSPI_PCSFA, CMP0_IN4
Rm.VirtWrapper.MscrMapping.PTC4.List : GPIO_68, eMIOS_0_CH_8_X, FXIO_D5, CMP1_IN3
Rm.VirtWrapper.MscrMapping.PTC5.List : GPIO_69, eMIOS_0_CH_16_X, FXIO_D4
Rm.VirtWrapper.MscrMapping.PTC6.List : GPIO_70, WKPU_3, ADC3_P6, ADC5_P4, SDADC1_AN_2
Rm.VirtWrapper.MscrMapping.PTC7.List : GPIO_71, WKPU_2, ADC3_P7, ADC5_P5, SDADC1_AN_3
Rm.VirtWrapper.MscrMapping.PTC8.List : GPIO_72, LPI2C0_SCL, CAN1_TX, LCU1_OUT7, LPSPI0_SCK, FXIO_D12, eTPU_A_CH_22, LCU1_OUT4, PWM_1_B_2, ADC0_MA_1, eMIOS_0_CH_9_H, I3C1_SCL, ADC5_S9
Rm.VirtWrapper.MscrMapping.PTC9.List : GPIO_73, LPI2C0_SDA, LPUART1_TX, LPUART0_RTS, LCU1_OUT6, LPSPI0_SIN, FXIO_D13, eTPU_A_CH_13, PWM_1_A_3, eMIOS_0_CH_8_X, I3C1_SDA_0, WKPU_10, ADC6_S8
Rm.VirtWrapper.MscrMapping.PTC10.List : GPIO_74, eMIOS_0_CH_6_G, CAN5_TX, LPSPI2_PCS1, LPSPI4_PCS0, LCU1_OUT11, LPUART3_TX, eTPU_A_CH_23, PWM_1_X_3, FXIO_D18, eTPU_B_CH_5, I3C0_SDA_2, ADC5_S10
Rm.VirtWrapper.MscrMapping.PTC11.List : GPIO_75, LPUART0_DTR_B, FXIO_D15, LPSPI4_SOUT, FXIO_D19, LCU1_OUT10, eTPU_B_CH_19, eTPU_B_CH_6, WKPU_18, ADC5_S11
Rm.VirtWrapper.MscrMapping.PTC12.List : GPIO_76, ADC1_MA_2, eMIOS_0_CH_22_X, LPSPI2_PCS1, FXIO_D19, LCU1_OUT9
Rm.VirtWrapper.MscrMapping.PTC13.List : GPIO_77, eMIOS_0_CH_23_X, ADC1_MA_1, FXIO_D16, LCU1_OUT8, LPUART2_TX, LPSPI2_PCS2
Rm.VirtWrapper.MscrMapping.PTC14.List : GPIO_78, eMIOS_0_CH_10_H, LPSPI2_PCS0, ADC0_MA_1, LCU1_OUT1, FXIO_D16, WKPU_4
Rm.VirtWrapper.MscrMapping.PTC15.List : GPIO_79, CAN2_TX, eMIOS_0_CH_11_H, LPSPI2_SCK, ADC0_MA_2, LPUART2_TX, LCU1_OUT0, LPI2C1_SCL, FXIO_D18
Rm.VirtWrapper.MscrMapping.PTC16.List : GPIO_80, LPSPI3_SIN, LPI2C1_SDAS, I3C0_SCL, FXIO_D15, LPI2C1_SDA, eMIOS_0_CH_9_H, WKPU_3
Rm.VirtWrapper.MscrMapping.PTC17.List : GPIO_81, LPSPI3_SCK, I3C0_PUR, CAN2_TX, LPI2C1_SCLS, EMAC_MII_RMII_RX_DV_RGMII_RXCTL, FXIO_D14, FXIO_D2, QuadSPI_IOFA7, eTPU_A_CH_29, eTPU_B_CH_19, TRACE_ETM_D3
Rm.VirtWrapper.MscrMapping.PTC18.List : GPIO_82, EMAC_MII_RMII_TXD_0, FXIO_D6, FXIO_D12, EMAC_MII_RMII_TXD_1, LCU1_OUT7, EMAC_MII_TXD2, LPSPI2_PCS3, WKPU_36
Rm.VirtWrapper.MscrMapping.PTC19.List : GPIO_83, FXIO_D13, LPSPI2_PCS1, LCU1_OUT6, EMAC_MII_RMII_TXD_0, LPUART3_TX
Rm.VirtWrapper.MscrMapping.PTC20.List : GPIO_84, FXIO_D14, ADC1_MA_2, LCU1_OUT5, EMAC_PPS0, CMP0_RRT, eTPU_B_CH_30, eTPU_A_CH_22, WKPU_43
Rm.VirtWrapper.MscrMapping.PTC21.List : GPIO_85, EMAC_PPS1, FXIO_D15, ADC1_MA_1, LCU1_OUT4, CAN0_TX, eTPU_B_CH_31, eTPU_A_CH_23, EVTO_1
Rm.VirtWrapper.MscrMapping.PTC23.List : GPIO_87, FXIO_D16, LCU1_OUT0, ADC1_MA_2, eTPU_A_CH_15, eMIOS_0_CH_12_H, LPSPI4_PCS2, EVTO_0, I3C1_SDA_3, WKPU_44
Rm.VirtWrapper.MscrMapping.PTC24.List : GPIO_88, FXIO_D17, LCU1_OUT1, TRGMUX_OUT15, CAN1_TX, eTPU_B_CH_21, eTPU_A_CH_12, LPSPI4_PCS3, I3C1_SDA_2, WKPU_46, ADC6_S11
Rm.VirtWrapper.MscrMapping.PTC25.List : GPIO_89, FXIO_D18, LPSPI4_PCS1, LCU1_OUT2, eTPU_B_CH_20, eTPU_B_CH_8, ADC0_MA_2, I3C0_SDA_3, WKPU_45, ADC6_S10
Rm.VirtWrapper.MscrMapping.PTC26.List : GPIO_90, FXIO_D19, LCU1_OUT9, LPSPI4_SIN, eTPU_B_CH_18, ADC1_MA_1, eMIOS_0_CH_5_G, WKPU_48
Rm.VirtWrapper.MscrMapping.PTC27.List : GPIO_91, CAN5_TX, FXIO_D20, ADC1_MA_0, LCU1_OUT3, LPSPI4_SCK, eTPU_A_CH_14, LCU1_OUT10, PWM_1_X_2, DSPI_MSC0_SOUT, I3C0_SDA_1
Rm.VirtWrapper.MscrMapping.PTC28.List : GPIO_92, CAN3_TX, FXIO_D21, FXIO_D2, LPI2C1_SCL, LCU1_OUT8, I3C0_SCL, eTPU_B_CH_5, LCU1_OUT7, PWM_1_B_3, DSPI_MSC0_PCS_1, ADC6_S9
Rm.VirtWrapper.MscrMapping.PTC29.List : GPIO_93, FXIO_D22, LPI2C1_SDA, I3C0_SDA_0, FXIO_D3, eTPU_A_CH_21, LCU1_OUT5, PWM_1_A_2, eMIOS_0_CH_10_H, WKPU_47, ADC5_S8
Rm.VirtWrapper.MscrMapping.PTC30.List : GPIO_94, CAN4_TX, FXIO_D0, I3C0_PUR, FXIO_D23, eTPU_A_CH_19, LCU1_OUT3, PWM_1_A_1, CMP1_OUT
Rm.VirtWrapper.MscrMapping.PTC31.List : GPIO_95, FXIO_D1, LPUART1_DTR_B, FXIO_D24, eTPU_A_CH_17, LCU1_OUT1, PWM_1_A_0, eMIOS_0_CH_14_H, WKPU_49, ADC3_S10
Rm.VirtWrapper.MscrMapping.PTD0.List : GPIO_96, eMIOS_0_CH_2_G, LPSPI3_SOUT, eMIOS_0_CH_16_X, FXIO_D0, TRGMUX_OUT1, eTPU_B_CH_17, eTPU_A_CH_7, LCU1_OUT11, WKPU_6, ADC2_S8, ADC0_P1
Rm.VirtWrapper.MscrMapping.PTD1.List : GPIO_97, eMIOS_0_CH_3_G, LPSPI3_SCK, eMIOS_0_CH_17_Y, FXIO_D1, TRGMUX_OUT2, LPUART1_TX, LPUART0_RTS, eTPU_B_CH_12, eTPU_A_CH_2, LCU1_OUT10, ADC1_S13, ADC0_P0
Rm.VirtWrapper.MscrMapping.PTD2.List : GPIO_98, LCU0_OUT1, LPSPI1_SOUT, FXIO_D4, FXIO_D6, LPUART3_TX, LPSPI5_SOUT, eTPU_A_CH_10, LCU0_OUT5, PWM_0_A_2, WKPU_9, ADC1_S16, ADC2_S15
Rm.VirtWrapper.MscrMapping.PTD3.List : GPIO_99, LPSPI1_PCS0, FXIO_D5, FXIO_D7, LCU0_OUT0, eTPU_A_CH_11, LCU0_OUT4, PWM_0_B_2, NMI_b, WKPU_1, ADC1_S17, ADC2_S16
Rm.VirtWrapper.MscrMapping.PTD4.List : GPIO_100, LPSPI1_PCS1, LCU0_OUT6, LPSPI5_PCS0, eTPU_A_CH_6, PWM_0_A_3, eMIOS_0_CH_23_X, WKPU_22, ADC0_S17, ADC2_S17
Rm.VirtWrapper.MscrMapping.PTD5.List : GPIO_101, EMAC_MII_TXD2, eMIOS_0_CH_19_Y, eMIOS_0_CH_2_G, I3C0_SDA_0, EMAC_MII_TXD3, FXIO_D15, LPSPI0_PCS1, eTPU_A_CH_27, eTPU_B_CH_16, TRGMUX_OUT15
Rm.VirtWrapper.MscrMapping.PTD6.List : GPIO_102, EMAC_MII_TXD3, FXIO_D3, EMAC_MII_RMII_TX_CLK, EMAC_MII_TXD2, FXIO_D13, LPSPI0_PCS0, eTPU_A_CH_26, eTPU_B_CH_15, CMP0_IN7
Rm.VirtWrapper.MscrMapping.PTD7.List : GPIO_103, EMAC_MII_RMII_TXD_0, LPUART2_TX, LPSPI3_PCS3, LPSPI0_PCS3, EMAC_MII_RMII_TXD_1, TRACE_ETM_D0, QuadSPI_IOFA1, CMP0_IN6
Rm.VirtWrapper.MscrMapping.PTD8.List : GPIO_104, LPSPI3_SOUT, LPI2C1_SDA, EMAC_MII_RXD3, I3C0_SDA_0, FXIO_D1, eMIOS_0_CH_12_H, FXIO_D11, QuadSPI_IOFA6, eTPU_A_CH_28, eTPU_B_CH_18, TRACE_ETM_D2
Rm.VirtWrapper.MscrMapping.PTD9.List : GPIO_105, EMAC_MII_RXD2, LPI2C1_SCL, FXIO_D0, I3C0_SCL, eMIOS_0_CH_13_H, FXIO_D10, QuadSPI_IOFA5, LPUART2_TX, eTPU_B_CH_27, eTPU_A_CH_19, TRACE_ETM_D1
Rm.VirtWrapper.MscrMapping.PTD10.List : GPIO_106, EMAC_MII_TXD3, eMIOS_0_CH_16_X, TRACE_ETM_D3, LPSPI0_SIN, CLKOUT_RUN, QuadSPI_SCKFA, eTPU_B_CH_25, eTPU_A_CH_17
Rm.VirtWrapper.MscrMapping.PTD11.List : GPIO_107, EMAC_MII_TXD2, eMIOS_0_CH_17_Y, EMAC_MII_RMII_TX_EN, TRACE_ETM_D2, EMAC_MII_RMII_TX_CLK, LPSPI0_SCK, QuadSPI_IOFA0, eTPU_B_CH_24, eTPU_A_CH_14
Rm.VirtWrapper.MscrMapping.PTD12.List : GPIO_108, EMAC_MII_RMII_TX_CLK, eMIOS_0_CH_18_Y, LPUART2_RTS, TRACE_ETM_D1, EMAC_MII_RMII_TX_EN, LPSPI0_SOUT, QuadSPI_IOFA2
Rm.VirtWrapper.MscrMapping.PTD13.List : GPIO_109, LPSPI5_SIN, eMIOS_0_CH_20_Y, FXIO_D7, LPI2C0_SDA, EMAC_PPS1, I3C0_SDA_2, I3C1_SDA_0, WKPU_24
Rm.VirtWrapper.MscrMapping.PTD14.List : GPIO_110, LPSPI5_SCK, eMIOS_0_CH_21_Y, LPUART1_TX, LPI2C0_SCL, EMAC_PPS0, CMP0_RRT, CLKOUT_RUN, CAN4_TX, I3C0_SDA_1, I3C1_SDA_1
Rm.VirtWrapper.MscrMapping.PTD15.List : GPIO_111, FXIO_D6, eMIOS_0_CH_0_X, LPSPI0_SCK, EMAC_PPS2, FXIO_D10, I3C0_SCL, CMP0_IN1
Rm.VirtWrapper.MscrMapping.PTD16.List : GPIO_112, eMIOS_0_CH_1_G, EMAC_MII_RMII_MDIO, LPSPI0_SIN, LPUART2_RTS, LPUART0_TX, CMP0_IN5
Rm.VirtWrapper.MscrMapping.PTD17.List : GPIO_113, LPSPI5_PCS0, eMIOS_0_CH_18_Y, EMAC_MII_RMII_MDC, LPSPI3_PCS0, FXIO_D9, EMAC_PPS2
Rm.VirtWrapper.MscrMapping.PTD18.List : GPIO_114, CAN2_TX, FXIO_D2, eMIOS_0_CH_15_H, eTPU_B_CH_25, eTPU_A_CH_17, LCU1_OUT1, DSPI_MSC0_SCK
Rm.VirtWrapper.MscrMapping.PTD19.List : GPIO_115, FXIO_D3, eTPU_B_CH_27, eTPU_A_CH_19, LCU1_OUT3, eMIOS_0_CH_0_X, DSPI_MSC0_PCS_0
Rm.VirtWrapper.MscrMapping.PTD20.List : GPIO_116, FXIO_D25, LPSPI1_PCS2, LPSPI3_SIN, eTPU_B_CH_15, eTPU_B_CH_3, LCU0_OUT4, eTPU_A_CH_11, LPSPI0_PCS6, eMIOS_0_CH_17_Y, ADC0_S22, WKPU_54, ADC1_X_2
Rm.VirtWrapper.MscrMapping.PTD21.List : GPIO_117, FXIO_D26, LCU0_OUT4, eTPU_A_CH_7, LCU0_OUT10, PWM_0_X_2, LCU0_OUT0, eTPU_A_CH_2, LPSPI0_PCS7, DSPI_MSC0_PCS_1, ADC1_S20, ADC2_S20
Rm.VirtWrapper.MscrMapping.PTD22.List : GPIO_118, FXIO_D27, LCU0_OUT5, eTPU_B_CH_0, PWM_0_B_3, LCU0_OUT7, eMIOS_0_CH_19_Y, ADC2_S18, ADC1_S18
Rm.VirtWrapper.MscrMapping.PTD23.List : GPIO_119, FXIO_D28, HSE_TAMPER_LOOP_OUT0 , LCU0_OUT10, eTPU_A_CH_4, LCU0_OUT2, PWM_0_B_1, LPSPI0_PCS4, WKPU_50, ADC0_S16, ADC2_S14
Rm.VirtWrapper.MscrMapping.PTD24.List : GPIO_120, FXIO_D29, LCU0_OUT11, eTPU_A_CH_1, LCU0_OUT1, PWM_0_A_0, LPSPI0_PCS5, ADC1_S14, ADC1_X_0
Rm.VirtWrapper.MscrMapping.PTD25.List : GPIO_121, eMIOS_0_CH_1_G, eTPU_A_CH_15, eTPU_B_CH_10
Rm.VirtWrapper.MscrMapping.PTD26.List : GPIO_122, ADC5_P3, ADC6_P2, SDADC2_AN_1
Rm.VirtWrapper.MscrMapping.PTD27.List : GPIO_123, WKPU_51, ADC4_P6, ADC5_P2, SDADC2_AN_2
Rm.VirtWrapper.MscrMapping.PTD28.List : GPIO_124, ADC5_P1, ADC6_P7, SDADC3_AN_0
Rm.VirtWrapper.MscrMapping.PTD29.List : GPIO_125, WKPU_52, ADC5_P7, ADC6_P5, SDADC3_AN_2
Rm.VirtWrapper.MscrMapping.PTD30.List : GPIO_126, LCU0_OUT8, LPSPI5_PCS3, CAN1_TX, eTPU_A_CH_16
Rm.VirtWrapper.MscrMapping.PTD31.List : GPIO_127, FXIO_D6, LCU0_OUT9, eTPU_A_CH_8, WKPU_53
Rm.VirtWrapper.MscrMapping.PTE0.List : GPIO_128, LPSPI0_SIN, FXIO_D3, eTPU_A_CH_1, eTPU_B_CH_4, LCU0_OUT11, CMP0_OUT, WKPU_26, ADC3_P0, ADC1_P4
Rm.VirtWrapper.MscrMapping.PTE1.List : GPIO_129, LPSPI0_SCK, FXIO_D2, LPUART3_TX, LPUART1_DTR_B, eTPU_A_CH_2, eTPU_B_CH_2, CMP1_OUT, ADC1_P6, ADC2_P7
Rm.VirtWrapper.MscrMapping.PTE2.List : GPIO_130, WKPU_27, ADC3_P2, SDADC0_AN_0, ADC2_S12
Rm.VirtWrapper.MscrMapping.PTE4.List : GPIO_132, LPSPI0_PCS0, LPSPI1_PCS1, eMIOS_0_CH_18_Y, FXIO_D6, LCU0_OUT7, eTPU_B_CH_6, eTPU_A_CH_12, ADC1_S9, ADC2_P2
Rm.VirtWrapper.MscrMapping.PTE5.List : GPIO_133, eMIOS_0_CH_19_Y, FXIO_D7, TRGMUX_OUT0, LCU0_OUT6, LPSPI1_PCS3, eTPU_B_CH_5, eTPU_A_CH_11, WKPU_32, ADC1_S8, ADC2_P3
Rm.VirtWrapper.MscrMapping.PTE6.List : GPIO_134, WKPU_29, ADC3_P3, ADC4_P0, SDADC0_AN_1
Rm.VirtWrapper.MscrMapping.PTE7.List : GPIO_135, eMIOS_0_CH_7_G, LPSPI3_SCK, FXIO_D11, eTPU_A_CH_16, eMIOS_0_CH_11_H, ADC0_MA_0
Rm.VirtWrapper.MscrMapping.PTE8.List : GPIO_136, LPSPI3_PCS1, eMIOS_0_CH_6_G, LPSPI5_PCS1, FXIO_D12, EMAC_MII_RMII_MDC, FXIO_D8, CMP0_IN3
Rm.VirtWrapper.MscrMapping.PTE9.List : GPIO_137, LPSPI5_SOUT, eMIOS_0_CH_7_G, CAN3_TX, EMAC_PPS3, EMAC_MII_RMII_TX_EN, FXIO_D11, CMP0_IN0
Rm.VirtWrapper.MscrMapping.PTE10.List : GPIO_138, LPSPI3_SIN, LPSPI2_PCS1, eMIOS_0_CH_20_Y, CLKOUT_STANDBY, FXIO_D4, TRGMUX_OUT4, LCU0_OUT5, eTPU_B_CH_23, eTPU_A_CH_10, ADC1_S11, ADC0_P5, WKPU_25
Rm.VirtWrapper.MscrMapping.PTE11.List : GPIO_139, LPSPI2_PCS0, eMIOS_0_CH_1_G, eMIOS_0_CH_21_Y, FXIO_D5, TRGMUX_OUT5, LPUART0_TX, LCU0_OUT4, LPSPI1_PCS4, eTPU_B_CH_22, eTPU_A_CH_9, WKPU_28, ADC0_S9, ADC1_P5
Rm.VirtWrapper.MscrMapping.PTE12.List : GPIO_140, CAN5_TX, LPUART2_TX, EMAC_PPS3, FXIO_D8, FXIO_D7
Rm.VirtWrapper.MscrMapping.PTE14.List : GPIO_142, eMIOS_0_CH_19_Y, FXIO_D7, EMAC_PPS1, LPUART1_TX, WKPU_30
Rm.VirtWrapper.MscrMapping.PTE15.List : GPIO_143, FCCU_ERR0, LPSPI2_SCK, eMIOS_0_CH_22_X, CMP1_RRT, FXIO_D2, TRGMUX_OUT6, eTPU_B_CH_10, eTPU_A_CH_0, LCU1_OUT8, ADC2_S9, ADC0_P3
Rm.VirtWrapper.MscrMapping.PTE16.List : GPIO_144, FCCU_ERR1, LPUART3_TX, LPSPI2_SIN, eMIOS_0_CH_23_X, LPUART1_RTS, FXIO_D3, TRGMUX_OUT7, LCU0_OUT3, eTPU_B_CH_8, eTPU_A_CH_6, WKPU_19, ADC2_S10, ADC0_P4
Rm.VirtWrapper.MscrMapping.PTE17.List : GPIO_145, ADC5_P0, ADC4_P3, SDADC1_AN_1
Rm.VirtWrapper.MscrMapping.PTE18.List : GPIO_146, WKPU_55, ADC3_P5, SDADC0_AN_3, ADC1_S12
Rm.VirtWrapper.MscrMapping.PTE19.List : GPIO_147, eMIOS_0_CH_22_X, eTPU_A_CH_9
Rm.VirtWrapper.MscrMapping.PTE20.List : GPIO_148, eMIOS_0_CH_2_G, eTPU_B_CH_3
Rm.VirtWrapper.MscrMapping.PTE21.List : GPIO_149, LPSPI4_SIN, eTPU_B_CH_6, EXTWAKE, WKPU_56
Rm.VirtWrapper.MscrMapping.PTE23.List : GPIO_151, LPSPI4_PCS0, eMIOS_0_CH_4_G, WKPU_57, ADC1_P7, ADC0_S12
Rm.VirtWrapper.MscrMapping.PTE26.List : GPIO_154, LPSPI1_PCS5, LPSPI2_PCS3, eTPU_A_CH_0, eTPU_B_CH_3, LCU0_OUT10, ADC1_P0, ADC0_P6
Rm.VirtWrapper.MscrMapping.PTE27.List : GPIO_155, eTPU_B_CH_28, eTPU_A_CH_20, eMIOS_0_CH_4_G
Rm.VirtWrapper.MscrMapping.PTE28.List : GPIO_156, CAN3_TX, eTPU_B_CH_29, eTPU_A_CH_21, I3C1_SDA_0, LPI2C0_SDAS
Rm.VirtWrapper.MscrMapping.PTE29.List : GPIO_157, eMIOS_0_CH_5_G, eTPU_B_CH_7
Rm.VirtWrapper.MscrMapping.PTE30.List : GPIO_158, CAN4_TX, CMP1_OUT, I3C1_SCL, eTPU_B_CH_10
Rm.VirtWrapper.MscrMapping.PTE31.List : GPIO_159, CMP1_RRT, eMIOS_0_CH_6_G, eTPU_A_CH_31, eTPU_B_CH_11
Rm.VirtWrapper.MscrMapping.PTF0.List : GPIO_160, LPSPI2_SCK, LPUART1_TX, eMIOS_0_CH_7_G, eTPU_A_CH_30, eTPU_B_CH_12
Rm.VirtWrapper.MscrMapping.PTF1.List : GPIO_161, LPSPI2_SIN, eMIOS_0_CH_16_X, eTPU_A_CH_29, eTPU_B_CH_17, WKPU_20
Rm.VirtWrapper.MscrMapping.PTF2.List : GPIO_162, LPSPI2_SOUT, LPUART2_TX, eMIOS_0_CH_23_X, eTPU_B_CH_11
Rm.VirtWrapper.MscrMapping.PTF3.List : GPIO_163, LPSPI2_PCS0, eMIOS_0_CH_0_X, eTPU_A_CH_28, WKPU_51
Rm.VirtWrapper.MscrMapping.PTF4.List : GPIO_164, CAN5_TX, FXIO_D0, eMIOS_0_CH_1_G, eTPU_B_CH_12
Rm.VirtWrapper.MscrMapping.PTF5.List : GPIO_165, eMIOS_0_CH_2_G, eTPU_A_CH_27
Rm.VirtWrapper.MscrMapping.PTF6.List : GPIO_166, LPI2C1_SDA, ADC3_S11, ADC0_S13
Rm.VirtWrapper.MscrMapping.PTF7.List : GPIO_167, LPI2C1_SCL, FXIO_D1, eTPU_B_CH_17
Rm.VirtWrapper.MscrMapping.PTF8.List : GPIO_168, LPI2C1_SDA, FXIO_D2, CAN2_TX, eMIOS_0_CH_4_G, eTPU_B_CH_22
Rm.VirtWrapper.MscrMapping.PTF9.List : GPIO_169, ADC0_MA_0, eMIOS_0_CH_5_G, eTPU_B_CH_23
Rm.VirtWrapper.MscrMapping.PTF10.List : GPIO_170, ADC0_MA_1, eMIOS_0_CH_18_Y, eTPU_B_CH_24
Rm.VirtWrapper.MscrMapping.PTF11.List : GPIO_171, ADC0_MA_2, eMIOS_0_CH_19_Y, eTPU_B_CH_25
Rm.VirtWrapper.MscrMapping.PTF12.List : GPIO_172, ADC0_MA_0, LPSPI3_SIN, LPUART2_TX, eMIOS_0_CH_20_Y, eTPU_B_CH_26
Rm.VirtWrapper.MscrMapping.PTF13.List : GPIO_173, ADC0_MA_1, LPSPI3_SCK, eMIOS_0_CH_21_Y, eTPU_B_CH_27, WKPU_29
Rm.VirtWrapper.MscrMapping.PTF14.List : GPIO_174, CAN1_TX, CMP0_OUT, FCCU_ERR0, FXIO_D3, CAN0_TX, eTPU_A_CH_28, eTPU_B_CH_18, LCU0_OUT4, eMIOS_0_CH_17_Y, DSPI_MSC0_PCS_0
Rm.VirtWrapper.MscrMapping.PTF15.List : GPIO_175, CMP0_RRT, LPSPI3_SOUT, FCCU_ERR1, eTPU_A_CH_30, eTPU_B_CH_1, eTPU_B_CH_20, LCU0_OUT6, eMIOS_0_CH_22_X, DSPI_MSC0_PCS_1
Rm.VirtWrapper.MscrMapping.PTF16.List : GPIO_176, ADC1_MA_0, LPSPI3_PCS0, eTPU_A_CH_31, eTPU_B_CH_2, eTPU_B_CH_21, LCU0_OUT7, DSPI_MSC0_PCS_0
Rm.VirtWrapper.MscrMapping.PTF17.List : GPIO_177, ADC1_MA_1, eTPU_B_CH_22
Rm.VirtWrapper.MscrMapping.PTF18.List : GPIO_178, ADC1_MA_2, LPSPI3_PCS1, LPUART3_TX, eTPU_B_CH_26, eTPU_A_CH_18, LCU1_OUT2, DSPI_MSC0_PCS_1
Rm.VirtWrapper.MscrMapping.PTF19.List : GPIO_179, ADC0_MA_2, LPSPI3_PCS2, HSE_TAMPER_LOOP_OUT0 , eMIOS_0_CH_5_G, eTPU_B_CH_23, WKPU_31
Rm.VirtWrapper.MscrMapping.PTF20.List : GPIO_180, LPI2C0_SCL, LPSPI3_PCS3, CAN0_TX, FXIO_D4, LPUART0_TX, eTPU_A_CH_29, eTPU_B_CH_0, eTPU_B_CH_19, LCU0_OUT5, eMIOS_0_CH_13_H
Rm.VirtWrapper.MscrMapping.PTF21.List : GPIO_181, LPI2C0_SDA, LPSPI1_PCS0, FXIO_D5, eTPU_B_CH_24, eTPU_A_CH_14, LCU1_OUT0, eMIOS_0_CH_14_H, DSPI_MSC0_SOUT, WKPU_17
Rm.VirtWrapper.MscrMapping.PTF23.List : GPIO_183, LPSPI3_PCS3, LPUART1_TX, CMP0_OUT, eTPU_B_CH_7, eTPU_A_CH_13, DSPI_MSC0_PCS_0
Rm.VirtWrapper.MscrMapping.PTF24.List : GPIO_184, eMIOS_0_CH_8_X, WKPU_54
Rm.VirtWrapper.MscrMapping.PTF25.List : GPIO_185, CAN2_TX, LPSPI2_PCS2, LPSPI4_PCS0, FXIO_D6, DSPI_MSC0_PCS_0, eMIOS_0_CH_9_H, EVTO_0, eTPU_B_CH_0
Rm.VirtWrapper.MscrMapping.PTF26.List : GPIO_186, LPSPI2_PCS3, LPSPI4_PCS1, eMIOS_0_CH_10_H, eTPU_B_CH_2, WKPU_57
Rm.VirtWrapper.MscrMapping.PTF27.List : GPIO_187, LPSPI4_PCS2, DSPI_MSC0_PCS_0, LPUART3_TX, eMIOS_0_CH_11_H, eTPU_B_CH_30
Rm.VirtWrapper.MscrMapping.PTF28.List : GPIO_188, FXIO_D7, LPSPI0_PCS0, LPSPI4_PCS3, TRACE_ETM_D5
Rm.VirtWrapper.MscrMapping.PTF29.List : GPIO_189, CAN3_TX, ADC1_MA_0, LPSPI3_PCS1, FXIO_D8, eMIOS_0_CH_13_H, I3C1_SDA_3, LPI2C1_SCL, eTPU_B_CH_29, eTPU_A_CH_0, eTPU_A_CH_21, LCU1_OUT5
Rm.VirtWrapper.MscrMapping.PTF30.List : GPIO_190, ADC1_MA_1, eMIOS_0_CH_14_H, eTPU_B_CH_31, WKPU_58
Rm.VirtWrapper.MscrMapping.PTF31.List : GPIO_191, ADC1_MA_2, FXIO_D9, TRACE_ETM_D3, eMIOS_0_CH_15_H, EMAC_MII_RMII_TX_EN
Rm.VirtWrapper.MscrMapping.PTG0.List : GPIO_192, eMIOS_0_CH_6_G, eTPU_A_CH_8
Rm.VirtWrapper.MscrMapping.PTG1.List : GPIO_193, eMIOS_0_CH_17_Y, eTPU_A_CH_13
Rm.VirtWrapper.MscrMapping.PTG2.List : GPIO_194, eTPU_B_CH_30, eTPU_A_CH_1, eTPU_A_CH_22, LCU1_OUT6
Rm.VirtWrapper.MscrMapping.PTG3.List : GPIO_195, eMIOS_0_CH_19_Y, EVTO_0, eTPU_B_CH_31, eTPU_A_CH_2, eTPU_A_CH_23, LCU1_OUT7
Rm.VirtWrapper.MscrMapping.PTG4.List : GPIO_196, eTPU_A_CH_26, eTPU_B_CH_15, LCU0_OUT2, eMIOS_0_CH_20_Y
Rm.VirtWrapper.MscrMapping.PTG5.List : GPIO_197, eTPU_A_CH_27, eTPU_B_CH_16, LCU0_OUT3, eMIOS_0_CH_21_Y
Rm.VirtWrapper.MscrMapping.PTG6.List : GPIO_198, FXIO_D10, TRACE_ETM_CLKOUT
Rm.VirtWrapper.MscrMapping.PTG7.List : GPIO_199, FXIO_D11, TRACE_ETM_D0, eMIOS_0_CH_23_X
Rm.VirtWrapper.MscrMapping.PTG8.List : GPIO_200, CAN4_TX, FXIO_D12, I3C1_SDA_1, LPI2C0_SCL, eTPU_A_CH_25, eTPU_B_CH_14, LCU0_OUT1, eMIOS_0_CH_22_X
Rm.VirtWrapper.MscrMapping.PTG9.List : GPIO_201, eMIOS_0_CH_23_X, eTPU_A_CH_24, WKPU_55
Rm.VirtWrapper.MscrMapping.PTG10.List : GPIO_202, eMIOS_0_CH_7_G, eTPU_A_CH_15
Rm.VirtWrapper.MscrMapping.PTG11.List : GPIO_203, eMIOS_0_CH_16_X, eTPU_A_CH_16
Rm.VirtWrapper.MscrMapping.PTG12.List : GPIO_204, LPSPI4_PCS3, eMIOS_0_CH_18_Y, eTPU_A_CH_26, EVTO_1
Rm.VirtWrapper.MscrMapping.PTG13.List : GPIO_205, CAN5_TX, FXIO_D13, I3C1_SDA_2, LPI2C0_SDA, eTPU_B_CH_28, eTPU_A_CH_20, LCU1_OUT4, eMIOS_0_CH_19_Y
Rm.VirtWrapper.MscrMapping.PTG14.List : GPIO_206, eTPU_A_CH_25, WKPU_52
Rm.VirtWrapper.MscrMapping.PTG15.List : GPIO_207, FXIO_D14, TRACE_ETM_D1
Rm.VirtWrapper.MscrMapping.PTG16.List : GPIO_208, FXIO_D15, TRACE_ETM_D2
Rm.VirtWrapper.MscrMapping.PTG17.List : GPIO_209, FXIO_D16, TRACE_ETM_D4
Rm.VirtWrapper.MscrMapping.PTG18.List : GPIO_210, FXIO_D17, TRACE_ETM_D6
Rm.VirtWrapper.MscrMapping.PTG19.List : GPIO_211, FXIO_D18, TRACE_ETM_D7
Rm.VirtWrapper.MscrMapping.PTG20.List : GPIO_212, FXIO_D19, TRACE_ETM_D8, CAN0_TX
Rm.VirtWrapper.MscrMapping.PTG21.List : GPIO_213, FXIO_D20, TRACE_ETM_D9
Rm.VirtWrapper.MscrMapping.PTG22.List : GPIO_214, FXIO_D21, TRACE_ETM_D10
Rm.VirtWrapper.MscrMapping.PTG23.List : GPIO_215, FXIO_D22, TRACE_ETM_D11
Rm.VirtWrapper.MscrMapping.PTG24.List : GPIO_216, FXIO_D23, TRACE_ETM_D12
Rm.VirtWrapper.MscrMapping.PTG25.List : GPIO_217, FXIO_D24, TRACE_ETM_D13, WKPU_45
Rm.VirtWrapper.MscrMapping.PTG26.List : GPIO_218, FXIO_D25, TRACE_ETM_D14, CAN1_TX
Rm.VirtWrapper.MscrMapping.PTG27.List : GPIO_219, FXIO_D26, TRACE_ETM_D15
Rm.VirtWrapper.MscrMapping.PTH7.List : GPIO_231, FXIO_D23, TRACE_ETM_D10, WKPU_8
Rm.VirtWrapper.MscrMapping.PTH8.List : GPIO_232, FXIO_D24, TRACE_ETM_D11, LPUART2_TX
Rm.VirtWrapper.MscrMapping.PTH9.List : GPIO_233, FXIO_D25, TRACE_ETM_D12, WKPU_27
Rm.VirtWrapper.MscrMapping.PTH10.List : GPIO_234, FXIO_D26, TRACE_ETM_D13, LPUART3_TX
Rm.VirtWrapper.MscrMapping.PTH11.List : GPIO_235, FXIO_D27, TRACE_ETM_D14, WKPU_18
Rm.VirtWrapper.MscrMapping.PTH12.List : GPIO_236, FXIO_D28, TRACE_ETM_D15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR16.List : EIRQ_0,EIRQ_0,EIRQ_0,EIRQ_0,EIRQ_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR16_PAD.List : PTA0,PTA18,PTC0,PTE0,PTF0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR65.List : eMIOS_0_CH_17_Y,eMIOS_0_CH_17_Y,eMIOS_0_CH_17_Y,eMIOS_0_CH_17_Y,eMIOS_0_CH_17_Y,eMIOS_0_CH_17_Y,eMIOS_0_CH_17_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR65_PAD.List : PTA0,PTB21,PTD1,PTD11,PTD20,PTF14,PTG1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR154.List : FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2,FXIO_D2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR154_PAD.List : PTA0,PTA23,PTA25,PTB19,PTC17,PTC28,PTD18,PTE1,PTE15,PTF8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR228.List : LPSPI0_PCS7,LPSPI0_PCS7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR228_PAD.List : PTA0,PTD21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR257.List : LPSPI4_PCS2,LPSPI4_PCS2,LPSPI4_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR257_PAD.List : PTA0,PTC23,PTF27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR360.List : LPUART0_CTS,LPUART0_CTS,LPUART0_CTS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR360_PAD.List : PTA0,PTC8,PTD0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR18.List : EIRQ_2,EIRQ_2,EIRQ_2,EIRQ_2,EIRQ_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR18_PAD.List : PTA2,PTA20,PTC2,PTE2,PTF2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR67.List : eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y,eMIOS_0_CH_19_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR67_PAD.List : PTA2,PTB23,PTD5,PTD22,PTE5,PTE14,PTF11,PTG3,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR148.List : FCCU_ERR_IN0,FCCU_ERR_IN0,FCCU_ERR_IN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR148_PAD.List : PTA2,PTE15,PTF14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR156.List : FXIO_D4,FXIO_D4,FXIO_D4,FXIO_D4,FXIO_D4,FXIO_D4,FXIO_D4,FXIO_D4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR156_PAD.List : PTA2,PTB21,PTB23,PTC5,PTD2,PTE10,PTE18,PTF20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR187.List : LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX,LPUART0_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR187_PAD.List : PTA2,PTA28,PTB0,PTB12,PTB17,PTC2,PTD15,PTE7,PTE10,PTF21,PTH7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR239.List : LPSPI1_SIN,LPSPI1_SIN,LPSPI1_SIN,LPSPI1_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR239_PAD.List : PTA2,PTA20,PTA29,PTB15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR267.List : LPSPI5_SIN,LPSPI5_SIN,LPSPI5_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR267_PAD.List : PTA2,PTD13,PTD28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR413.List : PWM_0_B_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR413_PAD.List : PTA2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR446.List : eTPU_A_CH_2,eTPU_A_CH_2,eTPU_A_CH_2,eTPU_A_CH_2,eTPU_A_CH_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR446_PAD.List : PTA2,PTD1,PTD21,PTE1,PTG3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR19.List : EIRQ_3,EIRQ_3,EIRQ_3,EIRQ_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR19_PAD.List : PTA3,PTA21,PTC3,PTF3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR149.List : FCCU_ERR_IN1,FCCU_ERR_IN1,FCCU_ERR_IN1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR149_PAD.List : PTA3,PTE16,PTF15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR157.List : FXIO_D5,FXIO_D5,FXIO_D5,FXIO_D5,FXIO_D5,FXIO_D5,FXIO_D5,FXIO_D5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR157_PAD.List : PTA3,PTB24,PTC1,PTC4,PTD3,PTE11,PTE17,PTF21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR238.List : LPSPI1_SCK,LPSPI1_SCK,LPSPI1_SCK,LPSPI1_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR238_PAD.List : PTA3,PTA19,PTA28,PTB14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR266.List : LPSPI5_SCK,LPSPI5_SCK,LPSPI5_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR266_PAD.List : PTA3,PTD14,PTD26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR363.List : LPUART0_TX,LPUART0_TX,LPUART0_TX,LPUART0_TX,LPUART0_TX,LPUART0_TX,LPUART0_TX,LPUART0_TX,LPUART0_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR363_PAD.List : PTA3,PTA17,PTB1,PTB13,PTB16,PTC3,PTD16,PTE11,PTF20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR411.List : PWM_0_A_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR411_PAD.List : PTA3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR445.List : eTPU_A_CH_3,eTPU_A_CH_3,eTPU_A_CH_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR445_PAD.List : PTA3,PTA18,PTB14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR20.List : EIRQ_4,EIRQ_4,EIRQ_4,EIRQ_4,EIRQ_4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR20_PAD.List : PTA4,PTA16,PTC4,PTE4,PTF4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR158.List : FXIO_D6,FXIO_D6,FXIO_D6,FXIO_D6,FXIO_D6,FXIO_D6,FXIO_D6,FXIO_D6,FXIO_D6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR158_PAD.List : PTA4,PTA8,PTB25,PTC18,PTD2,PTD15,PTD31,PTE4,PTF25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR186.List : JTAG_TMS_SWD_DIO
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR186_PAD.List : PTA4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR21.List : EIRQ_5,EIRQ_5,EIRQ_5,EIRQ_5,EIRQ_5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR21_PAD.List : PTA5,PTA25,PTC5,PTE5,PTF5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR0.List : CAN0_RX,CAN0_RX,CAN0_RX,CAN0_RX,CAN0_RX,CAN0_RX,CAN0_RX,CAN0_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR0_PAD.List : PTA6,PTA28,PTB0,PTC2,PTC23,PTD29,PTF21,PTG21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR22.List : EIRQ_6,EIRQ_6,EIRQ_6,EIRQ_6,EIRQ_6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR22_PAD.List : PTA6,PTA28,PTC6,PTE6,PTF6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR61.List : eMIOS_0_CH_13_H,eMIOS_0_CH_13_H,eMIOS_0_CH_13_H,eMIOS_0_CH_13_H,eMIOS_0_CH_13_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR61_PAD.List : PTA6,PTA30,PTD9,PTF20,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR171.List : FXIO_D19,FXIO_D19,FXIO_D19,FXIO_D19,FXIO_D19,FXIO_D19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR171_PAD.List : PTA6,PTA17,PTC11,PTC12,PTC26,PTG20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR190.List : LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX,LPUART3_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR190_PAD.List : PTA6,PTB14,PTC11,PTC20,PTD3,PTE0,PTE15,PTF19,PTF28,PTH11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR233.List : LPSPI1_PCS1,LPSPI1_PCS1,LPSPI1_PCS1,LPSPI1_PCS1,LPSPI1_PCS1,LPSPI1_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR233_PAD.List : PTA6,PTA22,PTB18,PTC6,PTD4,PTE4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR249.List : LPSPI3_PCS1,LPSPI3_PCS1,LPSPI3_PCS1,LPSPI3_PCS1,LPSPI3_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR249_PAD.List : PTA6,PTB22,PTE8,PTF18,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR361.List : LPUART1_CTS,LPUART1_CTS,LPUART1_CTS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR361_PAD.List : PTA6,PTE2,PTE15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR375.List : LPUART0_RIN_B,LPUART0_RIN_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR375_PAD.List : PTA6,PTB13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR427.List : PWM_1_B_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR427_PAD.List : PTA6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR467.List : eTPU_A_CH_18,eTPU_A_CH_18,eTPU_A_CH_18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR467_PAD.List : PTA6,PTC0,PTF18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR23.List : EIRQ_7,EIRQ_7,EIRQ_7,EIRQ_7,EIRQ_7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR23_PAD.List : PTA7,PTA30,PTC7,PTE8,PTF7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR59.List : eMIOS_0_CH_11_H,eMIOS_0_CH_11_H,eMIOS_0_CH_11_H,eMIOS_0_CH_11_H,eMIOS_0_CH_11_H,eMIOS_0_CH_11_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR59_PAD.List : PTA7,PTA16,PTA28,PTC15,PTE7,PTF27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR161.List : FXIO_D9,FXIO_D9,FXIO_D9,FXIO_D9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR161_PAD.List : PTA7,PTB28,PTD17,PTF31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR222.List : LPSPI0_PCS1,LPSPI0_PCS1,LPSPI0_PCS1,LPSPI0_PCS1,LPSPI0_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR222_PAD.List : PTA7,PTA31,PTB5,PTC6,PTD5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR366.List : LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX,LPUART3_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR366_PAD.List : PTA7,PTB15,PTC10,PTC19,PTD2,PTE1,PTE16,PTF18,PTF27,PTH10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR374.List : LPUART0_DCD_B,LPUART0_DCD_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR374_PAD.List : PTA7,PTB12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR426.List : PWM_1_B_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR426_PAD.List : PTA7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR466.List : eTPU_A_CH_20,eTPU_A_CH_20,eTPU_A_CH_20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR466_PAD.List : PTA7,PTE27,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR32.List : EIRQ_16,EIRQ_16,EIRQ_16,EIRQ_16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR32_PAD.List : PTA8,PTC8,PTC20,PTF8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR189.List : LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX,LPUART2_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR189_PAD.List : PTA8,PTA15,PTA30,PTC12,PTC16,PTC18,PTD6,PTD8,PTD17,PTF3,PTF13,PTH9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR247.List : LPSPI2_SOUT,LPSPI2_SOUT,LPSPI2_SOUT,LPSPI2_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR247_PAD.List : PTA8,PTB3,PTB27,PTF2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR435.List : eTPU_B_TCRCLK,eTPU_B_TCRCLK,eTPU_B_TCRCLK,eTPU_B_TCRCLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR435_PAD.List : PTA8,PTD22,PTF20,PTF25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR459.List : eTPU_B_CH_0,eTPU_B_CH_0,eTPU_B_CH_0,eTPU_B_CH_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR459_PAD.List : PTA8,PTD22,PTF20,PTF25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR479.List : eTPU_A_CH_5,eTPU_A_CH_5,eTPU_A_CH_5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR479_PAD.List : PTA8,PTA20,PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR33.List : EIRQ_17,EIRQ_17,EIRQ_17,EIRQ_17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR33_PAD.List : PTA9,PTC9,PTC21,PTF9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR159.List : FXIO_D7,FXIO_D7,FXIO_D7,FXIO_D7,FXIO_D7,FXIO_D7,FXIO_D7,FXIO_D7,FXIO_D7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR159_PAD.List : PTA9,PTB26,PTD3,PTD13,PTD26,PTE5,PTE12,PTE14,PTF28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR234.List : LPSPI1_PCS2,LPSPI1_PCS2,LPSPI1_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR234_PAD.List : PTA9,PTA16,PTD20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR241.List : LPSPI2_PCS0,LPSPI2_PCS0,LPSPI2_PCS0,LPSPI2_PCS0,LPSPI2_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR241_PAD.List : PTA9,PTB25,PTC14,PTE11,PTF3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR248.List : LPSPI3_PCS0,LPSPI3_PCS0,LPSPI3_PCS0,LPSPI3_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR248_PAD.List : PTA9,PTB17,PTD17,PTF16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR365.List : LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX,LPUART2_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR365_PAD.List : PTA9,PTA29,PTB29,PTC13,PTC15,PTD7,PTD9,PTE12,PTF2,PTF12,PTH8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR440.List : PGOOD,PGOOD,PGOOD
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR440_PAD.List : PTA9,PTA20,PTA26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR480.List : eTPU_B_CH_1,eTPU_B_CH_1,eTPU_B_CH_1,eTPU_B_CH_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR480_PAD.List : PTA9,PTA18,PTB16,PTF15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR481.List : eTPU_A_CH_12,eTPU_A_CH_12,eTPU_A_CH_12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR481_PAD.List : PTA9,PTC24,PTE4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR34.List : EIRQ_18,EIRQ_18,EIRQ_18,EIRQ_18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR34_PAD.List : PTA10,PTC10,PTC23,PTF10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR60.List : eMIOS_0_CH_12_H,eMIOS_0_CH_12_H,eMIOS_0_CH_12_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR60_PAD.List : PTA10,PTC23,PTD8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR152.List : FXIO_D0,FXIO_D0,FXIO_D0,FXIO_D0,FXIO_D0,FXIO_D0,FXIO_D0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR152_PAD.List : PTA10,PTA21,PTA31,PTC30,PTD0,PTD9,PTF4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR38.List : EIRQ_22,EIRQ_22,EIRQ_22,EIRQ_22
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR38_PAD.List : PTA14,PTC14,PTC27,PTF14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR166.List : FXIO_D14,FXIO_D14,FXIO_D14,FXIO_D14,FXIO_D14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR166_PAD.List : PTA14,PTB0,PTC17,PTC20,PTG15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR235.List : LPSPI1_PCS3,LPSPI1_PCS3,LPSPI1_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR235_PAD.List : PTA14,PTB17,PTE5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR263.List : LPSPI5_PCS1,LPSPI5_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR263_PAD.List : PTA14,PTE8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR442.List : eTPU_A_CH_6,eTPU_A_CH_6,eTPU_A_CH_6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR442_PAD.List : PTA14,PTD4,PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR462.List : eTPU_B_CH_9,eTPU_B_CH_9,eTPU_B_CH_9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR462_PAD.List : PTA14,PTA25,PTB1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR39.List : EIRQ_23,EIRQ_23,EIRQ_23,EIRQ_23,EIRQ_23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR39_PAD.List : PTA15,PTC15,PTC29,PTF15,PTH7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR58.List : eMIOS_0_CH_10_H,eMIOS_0_CH_10_H,eMIOS_0_CH_10_H,eMIOS_0_CH_10_H,eMIOS_0_CH_10_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR58_PAD.List : PTA15,PTA17,PTC14,PTC29,PTF26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR183.List : FXIO_D31,FXIO_D31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR183_PAD.List : PTA15,PTD27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR224.List : LPSPI0_PCS3,LPSPI0_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR224_PAD.List : PTA15,PTD7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR244.List : LPSPI2_PCS3,LPSPI2_PCS3,LPSPI2_PCS3,LPSPI2_PCS3,LPSPI2_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR244_PAD.List : PTA15,PTB26,PTC18,PTE26,PTF26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR262.List : LPSPI5_PCS0,LPSPI5_PCS0,LPSPI5_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR262_PAD.List : PTA15,PTD4,PTD17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR182.List : FXIO_D30,FXIO_D30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR182_PAD.List : PTA16,PTD26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR225.List : LPSPI0_PCS4,LPSPI0_PCS4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR225_PAD.List : PTA16,PTD23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR258.List : LPSPI4_PCS3,LPSPI4_PCS3,LPSPI4_PCS3,LPSPI4_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR258_PAD.List : PTA16,PTC24,PTF28,PTG12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR378.List : LPUART1_DSR_B,LPUART1_DSR_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR378_PAD.List : PTA16,PTC30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR54.List : eMIOS_0_CH_6_G,eMIOS_0_CH_6_G,eMIOS_0_CH_6_G,eMIOS_0_CH_6_G,eMIOS_0_CH_6_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR54_PAD.List : PTA17,PTC10,PTE8,PTE31,PTG0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR254.List : LPSPI3_SOUT,LPSPI3_SOUT,LPSPI3_SOUT,LPSPI3_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR254_PAD.List : PTA17,PTD0,PTD8,PTF15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR450.List : eTPU_A_CH_8,eTPU_A_CH_8,eTPU_A_CH_8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR450_PAD.List : PTA17,PTD31,PTG0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR240.List : LPSPI1_SOUT,LPSPI1_SOUT,LPSPI1_SOUT,LPSPI1_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR240_PAD.List : PTA18,PTA30,PTB16,PTD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR364.List : LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX,LPUART1_TX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR364_PAD.List : PTA18,PTB3,PTB10,PTB22,PTB27,PTC9,PTD1,PTD14,PTE14,PTF0,PTF23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR388.List : EVTI_0,EVTI_0,EVTI_0,EVTI_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR388_PAD.List : PTA18,PTF23,PTF24,PTG2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR17.List : EIRQ_1,EIRQ_1,EIRQ_1,EIRQ_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR17_PAD.List : PTA19,PTC1,PTE1,PTF1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR188.List : LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX,LPUART1_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR188_PAD.List : PTA19,PTB2,PTB9,PTB23,PTB28,PTC6,PTC8,PTD0,PTD13,PTF1,PTF24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR448.List : eTPU_A_CH_4,eTPU_A_CH_4,eTPU_A_CH_4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR448_PAD.List : PTA19,PTB15,PTD23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR455.List : eTPU_B_CH_4,eTPU_B_CH_4,eTPU_B_CH_4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR455_PAD.List : PTA20,PTB13,PTE0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR511.List : eTPU_B_CH_11,eTPU_B_CH_11,eTPU_B_CH_11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR511_PAD.List : PTA21,PTE31,PTF2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR52.List : eMIOS_0_CH_4_G,eMIOS_0_CH_4_G,eMIOS_0_CH_4_G,eMIOS_0_CH_4_G,eMIOS_0_CH_4_G,eMIOS_0_CH_4_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR52_PAD.List : PTA21,PTB4,PTB16,PTE23,PTE27,PTF8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR232.List : LPSPI1_PCS0,LPSPI1_PCS0,LPSPI1_PCS0,LPSPI1_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR232_PAD.List : PTA21,PTA26,PTD3,PTF21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR243.List : LPSPI2_PCS2,LPSPI2_PCS2,LPSPI2_PCS2,LPSPI2_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR243_PAD.List : PTA21,PTB24,PTC13,PTF25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR449.List : eTPU_A_CH_1,eTPU_A_CH_1,eTPU_A_CH_1,eTPU_A_CH_1,eTPU_A_CH_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR449_PAD.List : PTA21,PTB13,PTD24,PTE0,PTG2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR1.List : CAN1_RX,CAN1_RX,CAN1_RX,CAN1_RX,CAN1_RX,CAN1_RX,CAN1_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR1_PAD.List : PTA22,PTB23,PTC9,PTC25,PTD31,PTF15,PTG27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR153.List : FXIO_D1,FXIO_D1,FXIO_D1,FXIO_D1,FXIO_D1,FXIO_D1,FXIO_D1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR153_PAD.List : PTA22,PTA26,PTB18,PTC31,PTD1,PTD8,PTF7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR436.List : SWG_EXT_REF_CLK,SWG_EXT_REF_CLK,SWG_EXT_REF_CLK,SWG_EXT_REF_CLK,SWG_EXT_REF_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR436_PAD.List : PTA22,PTB10,PTE9,PTE23,PTF0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR504.List : eTPU_A_CH_24,eTPU_A_CH_24,eTPU_A_CH_24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR504_PAD.List : PTA23,PTB20,PTG9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR213.List : LPI2C0_SCLS,LPI2C0_SCLS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR213_PAD.List : PTA23,PTB1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR453.List : eTPU_B_CH_13,eTPU_B_CH_13,eTPU_B_CH_13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR453_PAD.List : PTA23,PTB15,PTB20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR155.List : FXIO_D3,FXIO_D3,FXIO_D3,FXIO_D3,FXIO_D3,FXIO_D3,FXIO_D3,FXIO_D3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR155_PAD.List : PTA24,PTB20,PTC29,PTD6,PTD19,PTE0,PTE16,PTF14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR482.List : eTPU_B_CH_8,eTPU_B_CH_8,eTPU_B_CH_8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR482_PAD.List : PTA24,PTC25,PTE16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR56.List : eMIOS_0_CH_8_X,eMIOS_0_CH_8_X,eMIOS_0_CH_8_X,eMIOS_0_CH_8_X,eMIOS_0_CH_8_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR56_PAD.List : PTA25,PTB2,PTC4,PTC9,PTF24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR57.List : eMIOS_0_CH_9_H,eMIOS_0_CH_9_H,eMIOS_0_CH_9_H,eMIOS_0_CH_9_H,eMIOS_0_CH_9_H,eMIOS_0_CH_9_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR57_PAD.List : PTA26,PTB3,PTB11,PTC8,PTC16,PTF25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR144.List : EMAC_PPS0,EMAC_PPS0,EMAC_PPS0,EMAC_PPS0,EMAC_PPS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR144_PAD.List : PTA26,PTA31,PTB19,PTC20,PTD14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR221.List : LPSPI0_PCS0,LPSPI0_PCS0,LPSPI0_PCS0,LPSPI0_PCS0,LPSPI0_PCS0,LPSPI0_PCS0,LPSPI0_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR221_PAD.List : PTA26,PTB0,PTB5,PTC7,PTD6,PTE4,PTF28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR146.List : EMAC_PPS2,EMAC_PPS2,EMAC_PPS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR146_PAD.List : PTA29,PTD15,PTD17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR291.List : EMAC_MII_RMII_MDIO,EMAC_MII_RMII_MDIO,EMAC_MII_RMII_MDIO
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR291_PAD.List : PTA29,PTB4,PTD16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR441.List : LFAST_0_EXT_REF_I
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR441_PAD.List : PTA29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR231.List : LPSPI0_SOUT,LPSPI0_SOUT,LPSPI0_SOUT,LPSPI0_SOUT,LPSPI0_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR231_PAD.List : PTA30,PTB1,PTB4,PTD12,PTE2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR394.List : I3C1_SDA_3,I3C1_SDA_3,I3C1_SDA_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR394_PAD.List : PTA30,PTC23,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR62.List : eMIOS_0_CH_14_H,eMIOS_0_CH_14_H,eMIOS_0_CH_14_H,eMIOS_0_CH_14_H,eMIOS_0_CH_14_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR62_PAD.List : PTA31,PTC0,PTC31,PTF21,PTF30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR372.List : I3C0_SDA_0,I3C0_SDA_0,I3C0_SDA_0,I3C0_SDA_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR372_PAD.List : PTA31,PTC29,PTD5,PTD8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR384.List : eTPU_B_CH_28,eTPU_B_CH_28,eTPU_B_CH_28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR384_PAD.List : PTA31,PTE27,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR393.List : I3C1_SDA_2,I3C1_SDA_2,I3C1_SDA_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR393_PAD.List : PTA31,PTC24,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR24.List : EIRQ_8,EIRQ_8,EIRQ_8,EIRQ_8,EIRQ_8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR24_PAD.List : PTB0,PTB21,PTD0,PTE9,PTG0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR51.List : eMIOS_0_CH_3_G,eMIOS_0_CH_3_G,eMIOS_0_CH_3_G,eMIOS_0_CH_3_G,eMIOS_0_CH_3_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR51_PAD.List : PTB0,PTB15,PTC3,PTD1,PTE2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR215.List : LPI2C0_SDAS,LPI2C0_SDAS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR215_PAD.List : PTB0,PTE28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR392.List : I3C1_SDA_1,I3C1_SDA_1,I3C1_SDA_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR392_PAD.List : PTB0,PTD14,PTG8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR463.List : eTPU_B_CH_7,eTPU_B_CH_7,eTPU_B_CH_7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR463_PAD.List : PTB0,PTE29,PTF23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR486.List : PWM_1_X_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR486_PAD.List : PTB0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR25.List : EIRQ_9,EIRQ_9,EIRQ_9,EIRQ_9,EIRQ_9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR25_PAD.List : PTB1,PTB22,PTD1,PTE10,PTG1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR55.List : eMIOS_0_CH_7_G,eMIOS_0_CH_7_G,eMIOS_0_CH_7_G,eMIOS_0_CH_7_G,eMIOS_0_CH_7_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR55_PAD.List : PTB1,PTE7,PTE9,PTF0,PTG10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR343.List : HSE_TAMPER_EXTIN0,HSE_TAMPER_EXTIN0,HSE_TAMPER_EXTIN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR343_PAD.List : PTB1,PTD24,PTF11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR485.List : PWM_1_X_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR485_PAD.List : PTB1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR4.List : CAN4_RX,CAN4_RX,CAN4_RX,CAN4_RX,CAN4_RX,CAN4_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR4_PAD.List : PTB2,PTB29,PTC31,PTE14,PTE31,PTG9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR26.List : EIRQ_10,EIRQ_10,EIRQ_10,EIRQ_10,EIRQ_10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR26_PAD.List : PTB2,PTB23,PTD2,PTE11,PTG2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR170.List : FXIO_D18,FXIO_D18,FXIO_D18,FXIO_D18,FXIO_D18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR170_PAD.List : PTB2,PTC10,PTC15,PTC25,PTG19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR246.List : LPSPI2_SIN,LPSPI2_SIN,LPSPI2_SIN,LPSPI2_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR246_PAD.List : PTB2,PTB28,PTE16,PTF1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR347.List : TRGMUX_IN3,TRGMUX_IN3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR347_PAD.List : PTB2,PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR437.List : QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA,QuadSPI_INTA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR437_PAD.List : PTB2,PTB20,PTB26,PTB27,PTC13,PTC20,PTC23,PTD14,PTE12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR438.List : LPUART_MSC0_RX,LPUART_MSC0_RX,LPUART_MSC0_RX,LPUART_MSC0_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR438_PAD.List : PTB2,PTB13,PTC9,PTF26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR27.List : EIRQ_11,EIRQ_11,EIRQ_11,EIRQ_11,EIRQ_11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR27_PAD.List : PTB3,PTB24,PTD3,PTE12,PTG3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR169.List : FXIO_D17,FXIO_D17,FXIO_D17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR169_PAD.List : PTB3,PTC24,PTG18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR296.List : EMAC_MII_RMII_TX_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RMII_TX_CLK,EMAC_MII_RMII_TX_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR296_PAD.List : PTB3,PTC0,PTC19,PTD6,PTD11,PTD12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR346.List : TRGMUX_IN2,TRGMUX_IN2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR346_PAD.List : PTB3,PTD20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR28.List : EIRQ_12,EIRQ_12,EIRQ_12,EIRQ_12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR28_PAD.List : PTB4,PTB25,PTD4,PTG4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR345.List : TRGMUX_IN1,TRGMUX_IN1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR345_PAD.List : PTB4,PTB16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR29.List : EIRQ_13,EIRQ_13,EIRQ_13,EIRQ_13,EIRQ_13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR29_PAD.List : PTB5,PTB26,PTD5,PTE14,PTG5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR53.List : eMIOS_0_CH_5_G,eMIOS_0_CH_5_G,eMIOS_0_CH_5_G,eMIOS_0_CH_5_G,eMIOS_0_CH_5_G,eMIOS_0_CH_5_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR53_PAD.List : PTB5,PTB17,PTC26,PTE29,PTF9,PTF19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR344.List : TRGMUX_IN0,TRGMUX_IN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR344_PAD.List : PTB5,PTB15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR30.List : EIRQ_14,EIRQ_14,EIRQ_14,EIRQ_14,EIRQ_14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR30_PAD.List : PTB8,PTB28,PTD6,PTE15,PTG6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR63.List : eMIOS_0_CH_15_H,eMIOS_0_CH_15_H,eMIOS_0_CH_15_H,eMIOS_0_CH_15_H,eMIOS_0_CH_15_H,eMIOS_0_CH_15_H
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR63_PAD.List : PTB8,PTB18,PTB19,PTC1,PTD18,PTF31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR181.List : FXIO_D29,FXIO_D29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR181_PAD.List : PTB8,PTD24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR226.List : LPSPI0_PCS5,LPSPI0_PCS5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR226_PAD.List : PTB8,PTD24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR255.List : LPSPI4_PCS0,LPSPI4_PCS0,LPSPI4_PCS0,LPSPI4_PCS0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR255_PAD.List : PTB8,PTC10,PTE23,PTF25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR377.List : LPUART1_DCD_B,LPUART1_DCD_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR377_PAD.List : PTB8,PTC29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR31.List : EIRQ_15,EIRQ_15,EIRQ_15,EIRQ_15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR31_PAD.List : PTB9,PTD7,PTE16,PTG7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR180.List : FXIO_D28,FXIO_D28,FXIO_D28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR180_PAD.List : PTB9,PTD23,PTH12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR261.List : LPSPI4_SOUT,LPSPI4_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR261_PAD.List : PTB9,PTC11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR376.List : LPUART1_RIN_B,LPUART1_RIN_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR376_PAD.List : PTB9,PTC28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR40.List : EIRQ_24,EIRQ_24,EIRQ_24,EIRQ_24,EIRQ_24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR40_PAD.List : PTB10,PTD8,PTD17,PTG8,PTH8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR179.List : FXIO_D27,FXIO_D27,FXIO_D27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR179_PAD.List : PTB10,PTD22,PTH11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR259.List : LPSPI4_SCK,LPSPI4_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR259_PAD.List : PTB10,PTC27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR41.List : EIRQ_25,EIRQ_25,EIRQ_25,EIRQ_25,EIRQ_25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR41_PAD.List : PTB11,PTD9,PTD20,PTG9,PTH9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR178.List : FXIO_D26,FXIO_D26,FXIO_D26,FXIO_D26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR178_PAD.List : PTB11,PTD21,PTG27,PTH10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR211.List : LPI2C0_HREQ,LPI2C0_HREQ,LPI2C0_HREQ,LPI2C0_HREQ
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR211_PAD.List : PTB11,PTC7,PTC27,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR260.List : LPSPI4_SIN,LPSPI4_SIN,LPSPI4_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR260_PAD.List : PTB11,PTC26,PTE21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR373.List : LPUART0_DSR_B,LPUART0_DSR_B
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR373_PAD.List : PTB11,PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR434.List : eTPU_A_TCRCLK,eTPU_A_TCRCLK,eTPU_A_TCRCLK,eTPU_A_TCRCLK,eTPU_A_TCRCLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR434_PAD.List : PTB11,PTB12,PTE15,PTE26,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR447.List : eTPU_A_CH_0,eTPU_A_CH_0,eTPU_A_CH_0,eTPU_A_CH_0,eTPU_A_CH_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR447_PAD.List : PTB11,PTB12,PTE15,PTE26,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR489.List : PWM_0_X_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR489_PAD.List : PTB12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR42.List : EIRQ_26,EIRQ_26,EIRQ_26,EIRQ_26,EIRQ_26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR42_PAD.List : PTB12,PTD10,PTD21,PTG10,PTH10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR48.List : eMIOS_0_CH_0_X,eMIOS_0_CH_0_X,eMIOS_0_CH_0_X,eMIOS_0_CH_0_X,eMIOS_0_CH_0_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR48_PAD.List : PTB12,PTC0,PTD15,PTD19,PTF3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR177.List : FXIO_D25,FXIO_D25,FXIO_D25,FXIO_D25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR177_PAD.List : PTB12,PTD20,PTG26,PTH9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR251.List : LPSPI3_PCS3,LPSPI3_PCS3,LPSPI3_PCS3,LPSPI3_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR251_PAD.List : PTB12,PTD7,PTF20,PTF23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR456.List : eTPU_B_CH_2,eTPU_B_CH_2,eTPU_B_CH_2,eTPU_B_CH_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR456_PAD.List : PTB12,PTE1,PTF16,PTF26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR488.List : PWM_0_X_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR488_PAD.List : PTB13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR43.List : EIRQ_27,EIRQ_27,EIRQ_27,EIRQ_27,EIRQ_27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR43_PAD.List : PTB13,PTD11,PTD22,PTG11,PTH11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR49.List : eMIOS_0_CH_1_G,eMIOS_0_CH_1_G,eMIOS_0_CH_1_G,eMIOS_0_CH_1_G,eMIOS_0_CH_1_G,eMIOS_0_CH_1_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR49_PAD.List : PTB13,PTC1,PTD16,PTD25,PTE11,PTF4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR160.List : FXIO_D8,FXIO_D8,FXIO_D8,FXIO_D8,FXIO_D8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR160_PAD.List : PTB13,PTB27,PTE8,PTE12,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR176.List : FXIO_D24,FXIO_D24,FXIO_D24,FXIO_D24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR176_PAD.List : PTB13,PTC31,PTG25,PTH8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR250.List : LPSPI3_PCS2,LPSPI3_PCS2,LPSPI3_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR250_PAD.List : PTB13,PTC2,PTF19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR44.List : EIRQ_28,EIRQ_28,EIRQ_28,EIRQ_28,EIRQ_28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR44_PAD.List : PTB14,PTD12,PTD23,PTG12,PTH12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR50.List : eMIOS_0_CH_2_G,eMIOS_0_CH_2_G,eMIOS_0_CH_2_G,eMIOS_0_CH_2_G,eMIOS_0_CH_2_G,eMIOS_0_CH_2_G
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR50_PAD.List : PTB14,PTC2,PTD0,PTD5,PTE20,PTF5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR175.List : FXIO_D23,FXIO_D23,FXIO_D23,FXIO_D23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR175_PAD.List : PTB14,PTC30,PTG24,PTH7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR454.List : eTPU_A_CH_9,eTPU_A_CH_9,eTPU_A_CH_9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR454_PAD.List : PTB14,PTE11,PTE19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR487.List : PWM_0_X_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR487_PAD.List : PTB14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR494.List : PWM_0_FAULT_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR494_PAD.List : PTB15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR45.List : EIRQ_29,EIRQ_29,EIRQ_29,EIRQ_29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR45_PAD.List : PTB15,PTD13,PTD24,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR174.List : FXIO_D22,FXIO_D22,FXIO_D22
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR174_PAD.List : PTB15,PTC29,PTG23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR493.List : PWM_0_FAULT_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR493_PAD.List : PTB16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR46.List : EIRQ_30,EIRQ_30,EIRQ_30,EIRQ_30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR46_PAD.List : PTB16,PTD14,PTD27,PTG14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR173.List : FXIO_D21,FXIO_D21,FXIO_D21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR173_PAD.List : PTB16,PTC28,PTG22
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR444.List : eTPU_A_CH_10,eTPU_A_CH_10,eTPU_A_CH_10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR444_PAD.List : PTB16,PTD2,PTE10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR452.List : eTPU_B_CH_14,eTPU_B_CH_14,eTPU_B_CH_14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR452_PAD.List : PTB16,PTB21,PTG8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR492.List : PWM_0_FAULT_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR492_PAD.List : PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR47.List : EIRQ_31,EIRQ_31,EIRQ_31,EIRQ_31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR47_PAD.List : PTB17,PTD15,PTD28,PTG15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR172.List : FXIO_D20,FXIO_D20,FXIO_D20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR172_PAD.List : PTB17,PTC27,PTG21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR417.List : PWM_0_EXT_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR417_PAD.List : PTB17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR451.List : eTPU_B_CH_16,eTPU_B_CH_16,eTPU_B_CH_16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR451_PAD.List : PTB17,PTD5,PTG5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR458.List : eTPU_A_CH_7,eTPU_A_CH_7,eTPU_A_CH_7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR458_PAD.List : PTB17,PTD0,PTD21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR264.List : LPSPI5_PCS2,LPSPI5_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR264_PAD.List : PTB18,PTD29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR292.List : EMAC_MII_RMII_RX_DV_RGMII_RXCTL,EMAC_MII_RMII_RX_DV_RGMII_RXCTL,EMAC_MII_RMII_RX_DV_RGMII_RXCTL,EMAC_MII_RMII_RX_DV_RGMII_RXCTL,EMAC_MII_RMII_RX_DV_RGMII_RXCTL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR292_PAD.List : PTB18,PTC13,PTC15,PTC17,PTD14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR385.List : eTPU_B_CH_29,eTPU_B_CH_29,eTPU_B_CH_29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR385_PAD.List : PTB18,PTE28,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR406.List : I3C0_SDA_3,I3C0_SDA_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR406_PAD.List : PTB18,PTC25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR297.List : EMAC_MII_RMII_TX_EN,EMAC_MII_RMII_TX_EN,EMAC_MII_RMII_TX_EN,EMAC_MII_RMII_TX_EN,EMAC_MII_RMII_TX_EN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR297_PAD.List : PTB19,PTD11,PTD12,PTE9,PTF31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR390.List : I3C1_SCL,I3C1_SCL,I3C1_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR390_PAD.List : PTB19,PTC8,PTE30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR265.List : LPSPI5_PCS3,LPSPI5_PCS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR265_PAD.List : PTB20,PTD30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR505.List : eTPU_A_CH_25,eTPU_A_CH_25,eTPU_A_CH_25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR505_PAD.List : PTB21,PTG8,PTG14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR167.List : FXIO_D15,FXIO_D15,FXIO_D15,FXIO_D15,FXIO_D15,FXIO_D15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR167_PAD.List : PTB22,PTC11,PTC16,PTC21,PTD5,PTG16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR290.List : EMAC_MII_CRS,EMAC_MII_CRS,EMAC_MII_CRS,EMAC_MII_CRS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR290_PAD.List : PTB22,PTB27,PTC12,PTC15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR506.List : eTPU_A_CH_30,eTPU_A_CH_30,eTPU_A_CH_30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR506_PAD.List : PTB23,PTF0,PTF15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR289.List : EMAC_MII_COL,EMAC_MII_COL,EMAC_MII_COL,EMAC_MII_COL,EMAC_MII_COL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR289_PAD.List : PTB23,PTB25,PTB27,PTC13,PTC14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR294.List : EMAC_MII_RMII_RXD_0,EMAC_MII_RMII_RXD_0,EMAC_MII_RMII_RXD_0,EMAC_MII_RMII_RXD_0,EMAC_MII_RMII_RXD_0,EMAC_MII_RMII_RXD_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR294_PAD.List : PTB23,PTC0,PTC1,PTC14,PTC15,PTD9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR295.List : EMAC_MII_RMII_RXD_1,EMAC_MII_RMII_RXD_1,EMAC_MII_RMII_RXD_1,EMAC_MII_RMII_RXD_1,EMAC_MII_RMII_RXD_1,EMAC_MII_RMII_RXD_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR295_PAD.List : PTB23,PTB24,PTC0,PTC1,PTC15,PTD8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR301.List : EMAC_MII_RXD2,EMAC_MII_RXD2,EMAC_MII_RXD2,EMAC_MII_RXD2,EMAC_MII_RXD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR301_PAD.List : PTB23,PTB24,PTC14,PTC15,PTD9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR471.List : eTPU_B_CH_20,eTPU_B_CH_20,eTPU_B_CH_20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR471_PAD.List : PTB23,PTC25,PTF15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR302.List : EMAC_MII_RXD3,EMAC_MII_RXD3,EMAC_MII_RXD3,EMAC_MII_RXD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR302_PAD.List : PTB24,PTC14,PTC15,PTD8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR507.List : eTPU_A_CH_31,eTPU_A_CH_31,eTPU_A_CH_31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR507_PAD.List : PTB25,PTE31,PTF16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR293.List : EMAC_MII_RMII_RX_ER,EMAC_MII_RMII_RX_ER,EMAC_MII_RMII_RX_ER,EMAC_MII_RMII_RX_ER
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR293_PAD.List : PTB25,PTC12,PTC14,PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR470.List : eTPU_B_CH_21,eTPU_B_CH_21,eTPU_B_CH_21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR470_PAD.List : PTB25,PTC24,PTF16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR300.List : EMAC_MII_RX_CLK,EMAC_MII_RX_CLK,EMAC_MII_RX_CLK,EMAC_MII_RX_CLK,EMAC_MII_RX_CLK,EMAC_MII_RX_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR300_PAD.List : PTB26,PTC0,PTC1,PTC16,PTD5,PTD10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR71.List : eMIOS_0_CH_23_X,eMIOS_0_CH_23_X,eMIOS_0_CH_23_X,eMIOS_0_CH_23_X,eMIOS_0_CH_23_X,eMIOS_0_CH_23_X,eMIOS_0_CH_23_X,eMIOS_0_CH_23_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR71_PAD.List : PTB27,PTC13,PTD4,PTD26,PTE16,PTF2,PTG7,PTG9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR147.List : EMAC_PPS3,EMAC_PPS3,EMAC_PPS3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR147_PAD.List : PTB28,PTE9,PTE12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR162.List : FXIO_D10,FXIO_D10,FXIO_D10,FXIO_D10,FXIO_D10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR162_PAD.List : PTB29,PTC7,PTD9,PTD15,PTG6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR245.List : LPSPI2_SCK,LPSPI2_SCK,LPSPI2_SCK,LPSPI2_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR245_PAD.List : PTB29,PTC15,PTE15,PTF0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR382.List : eTPU_B_CH_26,eTPU_B_CH_26,eTPU_B_CH_26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR382_PAD.List : PTC0,PTF12,PTF18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR419.List : QuadSPI_IOFA4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR419_PAD.List : PTC0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR3.List : CAN3_RX,CAN3_RX,CAN3_RX,CAN3_RX,CAN3_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR3_PAD.List : PTC1,PTC29,PTD15,PTE29,PTF30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR423.List : QuadSPI_DQSFA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR423_PAD.List : PTC1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR223.List : LPSPI0_PCS2,LPSPI0_PCS2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR223_PAD.List : PTC2,PTE6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR298.List : EMAC_MII_RMII_TXD_0,EMAC_MII_RMII_TXD_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR298_PAD.List : PTC2,PTD7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR299.List : EMAC_MII_RMII_TXD_1,EMAC_MII_RMII_TXD_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR299_PAD.List : PTC2,PTD7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR308.List : QuadSPI_IOFA3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR308_PAD.List : PTC2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR184.List : JTAG_TCK_SWD_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR184_PAD.List : PTC4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR64.List : eMIOS_0_CH_16_X,eMIOS_0_CH_16_X,eMIOS_0_CH_16_X,eMIOS_0_CH_16_X,eMIOS_0_CH_16_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR64_PAD.List : PTC5,PTD0,PTD10,PTF1,PTG11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR185.List : JTAG_TDI
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR185_PAD.List : PTC5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR216.List : LPI2C1_HREQ,LPI2C1_HREQ
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR216_PAD.List : PTC5,PTD12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR2.List : CAN2_RX,CAN2_RX,CAN2_RX,CAN2_RX,CAN2_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR2_PAD.List : PTC6,PTC14,PTC16,PTD19,PTF26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR163.List : FXIO_D11,FXIO_D11,FXIO_D11,FXIO_D11,FXIO_D11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR163_PAD.List : PTC6,PTD8,PTE7,PTE9,PTG7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR217.List : LPI2C1_SCL,LPI2C1_SCL,LPI2C1_SCL,LPI2C1_SCL,LPI2C1_SCL,LPI2C1_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR217_PAD.List : PTC7,PTC15,PTC28,PTD9,PTF7,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR164.List : FXIO_D12,FXIO_D12,FXIO_D12,FXIO_D12,FXIO_D12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR164_PAD.List : PTC8,PTC18,PTE6,PTE8,PTG8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR212.List : LPI2C0_SCL,LPI2C0_SCL,LPI2C0_SCL,LPI2C0_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR212_PAD.List : PTC8,PTD14,PTF20,PTG8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR229.List : LPSPI0_SCK,LPSPI0_SCK,LPSPI0_SCK,LPSPI0_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR229_PAD.List : PTC8,PTD11,PTD15,PTE1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR425.List : PWM_1_B_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR425_PAD.List : PTC8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR465.List : eTPU_A_CH_22,eTPU_A_CH_22,eTPU_A_CH_22
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR465_PAD.List : PTC8,PTC20,PTG2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR165.List : FXIO_D13,FXIO_D13,FXIO_D13,FXIO_D13,FXIO_D13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR165_PAD.List : PTC9,PTC19,PTD6,PTE2,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR214.List : LPI2C0_SDA,LPI2C0_SDA,LPI2C0_SDA,LPI2C0_SDA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR214_PAD.List : PTC9,PTD13,PTF21,PTG13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR230.List : LPSPI0_SIN,LPSPI0_SIN,LPSPI0_SIN,LPSPI0_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR230_PAD.List : PTC9,PTD10,PTD16,PTE0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR391.List : I3C1_SDA_0,I3C1_SDA_0,I3C1_SDA_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR391_PAD.List : PTC9,PTD13,PTE28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR424.List : PWM_1_A_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR424_PAD.List : PTC9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR464.List : eTPU_A_CH_13,eTPU_A_CH_13,eTPU_A_CH_13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR464_PAD.List : PTC9,PTF23,PTG1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR242.List : LPSPI2_PCS1,LPSPI2_PCS1,LPSPI2_PCS1,LPSPI2_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR242_PAD.List : PTC10,PTC12,PTC19,PTE10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR403.List : DSPI_MSC0_SIN,DSPI_MSC0_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR403_PAD.List : PTC10,PTF20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR405.List : I3C0_SDA_2,I3C0_SDA_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR405_PAD.List : PTC10,PTD13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR461.List : eTPU_A_CH_23,eTPU_A_CH_23,eTPU_A_CH_23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR461_PAD.List : PTC10,PTC21,PTG3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR474.List : eTPU_B_CH_5,eTPU_B_CH_5,eTPU_B_CH_5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR474_PAD.List : PTC10,PTC28,PTE5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR484.List : PWM_1_X_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR484_PAD.List : PTC10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR496.List : PWM_1_FAULT_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR496_PAD.List : PTC11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR5.List : CAN5_RX,CAN5_RX,CAN5_RX,CAN5_RX,CAN5_RX
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR5_PAD.List : PTC11,PTC26,PTD17,PTF5,PTG14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR35.List : EIRQ_19,EIRQ_19,EIRQ_19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR35_PAD.List : PTC11,PTC24,PTF11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR349.List : TRGMUX_IN5,TRGMUX_IN5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR349_PAD.List : PTC11,PTD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR460.List : eTPU_B_CH_19,eTPU_B_CH_19,eTPU_B_CH_19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR460_PAD.List : PTC11,PTC17,PTF20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR478.List : eTPU_B_CH_6,eTPU_B_CH_6,eTPU_B_CH_6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR478_PAD.List : PTC11,PTE4,PTE21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR36.List : EIRQ_20,EIRQ_20,EIRQ_20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR36_PAD.List : PTC12,PTC25,PTF12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR70.List : eMIOS_0_CH_22_X,eMIOS_0_CH_22_X,eMIOS_0_CH_22_X,eMIOS_0_CH_22_X,eMIOS_0_CH_22_X
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR70_PAD.List : PTC12,PTE15,PTE19,PTF15,PTG8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR37.List : EIRQ_21,EIRQ_21,EIRQ_21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR37_PAD.List : PTC13,PTC26,PTF13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR168.List : FXIO_D16,FXIO_D16,FXIO_D16,FXIO_D16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR168_PAD.List : PTC13,PTC14,PTC23,PTG17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR219.List : LPI2C1_SDA,LPI2C1_SDA,LPI2C1_SDA,LPI2C1_SDA,LPI2C1_SDA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR219_PAD.List : PTC16,PTC29,PTD8,PTF6,PTF8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR220.List : LPI2C1_SDAS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR220_PAD.List : PTC16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR253.List : LPSPI3_SIN,LPSPI3_SIN,LPSPI3_SIN,LPSPI3_SIN
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR253_PAD.List : PTC16,PTD20,PTE10,PTF12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR371.List : I3C0_SCL,I3C0_SCL,I3C0_SCL,I3C0_SCL
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR371_PAD.List : PTC16,PTC28,PTD9,PTD15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR503.List : eTPU_A_CH_29,eTPU_A_CH_29,eTPU_A_CH_29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR503_PAD.List : PTC17,PTF1,PTF20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR218.List : LPI2C1_SCLS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR218_PAD.List : PTC17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR252.List : LPSPI3_SCK,LPSPI3_SCK,LPSPI3_SCK,LPSPI3_SCK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR252_PAD.List : PTC17,PTD1,PTE7,PTF13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR422.List : QuadSPI_IOFA7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR422_PAD.List : PTC17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR386.List : eTPU_B_CH_30,eTPU_B_CH_30,eTPU_B_CH_30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR386_PAD.List : PTC20,PTF27,PTG2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR389.List : EVTI_1,EVTI_1,EVTI_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR389_PAD.List : PTC20,PTD25,PTF6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR145.List : EMAC_PPS1,EMAC_PPS1,EMAC_PPS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR145_PAD.List : PTC21,PTD13,PTE14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR387.List : eTPU_B_CH_31,eTPU_B_CH_31,eTPU_B_CH_31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR387_PAD.List : PTC21,PTF30,PTG3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR469.List : eTPU_A_CH_15,eTPU_A_CH_15,eTPU_A_CH_15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR469_PAD.List : PTC23,PTD25,PTG10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR497.List : PWM_1_FAULT_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR497_PAD.List : PTC24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR351.List : TRGMUX_IN7,TRGMUX_IN7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR351_PAD.List : PTC24,PTD5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR432.List : PWM_1_EXT_CLK
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR432_PAD.List : PTC24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR498.List : PWM_1_FAULT_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR498_PAD.List : PTC25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR256.List : LPSPI4_PCS1,LPSPI4_PCS1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR256_PAD.List : PTC25,PTF26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR350.List : TRGMUX_IN6,TRGMUX_IN6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR350_PAD.List : PTC25,PTF31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR433.List : PWM_1_EXT_FORCE
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR433_PAD.List : PTC25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR499.List : PWM_1_FAULT_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR499_PAD.List : PTC26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR348.List : TRGMUX_IN4,TRGMUX_IN4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR348_PAD.List : PTC26,PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR472.List : eTPU_B_CH_18,eTPU_B_CH_18,eTPU_B_CH_18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR472_PAD.List : PTC26,PTD8,PTF14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR490.List : PWM_1_X_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR490_PAD.List : PTC27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR404.List : I3C0_SDA_1,I3C0_SDA_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR404_PAD.List : PTC27,PTD14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR473.List : eTPU_A_CH_14,eTPU_A_CH_14,eTPU_A_CH_14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR473_PAD.List : PTC27,PTD11,PTF21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR428.List : PWM_1_B_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR428_PAD.List : PTC28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR429.List : PWM_1_A_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR429_PAD.List : PTC29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR475.List : eTPU_A_CH_21,eTPU_A_CH_21,eTPU_A_CH_21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR475_PAD.List : PTC29,PTE28,PTF29
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR430.List : PWM_1_A_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR430_PAD.List : PTC30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR476.List : eTPU_A_CH_19,eTPU_A_CH_19,eTPU_A_CH_19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR476_PAD.List : PTC30,PTD9,PTD19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR431.List : PWM_1_A_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR431_PAD.List : PTC31
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR477.List : eTPU_A_CH_17,eTPU_A_CH_17,eTPU_A_CH_17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR477_PAD.List : PTC31,PTD10,PTD18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR510.List : eTPU_B_CH_17,eTPU_B_CH_17,eTPU_B_CH_17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR510_PAD.List : PTD0,PTF1,PTF7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR509.List : eTPU_B_CH_12,eTPU_B_CH_12,eTPU_B_CH_12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR509_PAD.List : PTD1,PTF0,PTF4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR268.List : LPSPI5_SOUT,LPSPI5_SOUT,LPSPI5_SOUT
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR268_PAD.List : PTD2,PTD27,PTE9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR410.List : PWM_0_A_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR410_PAD.List : PTD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR409.List : PWM_0_B_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR409_PAD.List : PTD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR443.List : eTPU_A_CH_11,eTPU_A_CH_11,eTPU_A_CH_11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR443_PAD.List : PTD3,PTD20,PTE5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR408.List : PWM_0_A_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR408_PAD.List : PTD4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR501.List : eTPU_A_CH_27,eTPU_A_CH_27,eTPU_A_CH_27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR501_PAD.List : PTD5,PTF5,PTG5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR303.List : EMAC_MII_TXD2,EMAC_MII_TXD2,EMAC_MII_TXD2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR303_PAD.List : PTD5,PTD6,PTD11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR304.List : EMAC_MII_TXD3,EMAC_MII_TXD3,EMAC_MII_TXD3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR304_PAD.List : PTD5,PTD6,PTD10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR500.List : eTPU_A_CH_26,eTPU_A_CH_26,eTPU_A_CH_26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR500_PAD.List : PTD6,PTG4,PTG12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR457.List : eTPU_B_CH_15,eTPU_B_CH_15,eTPU_B_CH_15
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR457_PAD.List : PTD6,PTD20,PTG4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR306.List : QuadSPI_IOFA1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR306_PAD.List : PTD7
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR502.List : eTPU_A_CH_28,eTPU_A_CH_28,eTPU_A_CH_28
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR502_PAD.List : PTD8,PTF3,PTF14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR421.List : QuadSPI_IOFA6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR421_PAD.List : PTD8
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR383.List : eTPU_B_CH_27,eTPU_B_CH_27,eTPU_B_CH_27
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR383_PAD.List : PTD9,PTD19,PTF13
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR420.List : QuadSPI_IOFA5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR420_PAD.List : PTD9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR309.List : QuadSPI_SCKFA
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR309_PAD.List : PTD10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR381.List : eTPU_B_CH_25,eTPU_B_CH_25,eTPU_B_CH_25
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR381_PAD.List : PTD10,PTD18,PTF11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR305.List : QuadSPI_IOFA0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR305_PAD.List : PTD11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR362.List : LPUART2_CTS,LPUART2_CTS,LPUART2_CTS
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR362_PAD.List : PTD11,PTD15,PTE9
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR380.List : eTPU_B_CH_24,eTPU_B_CH_24,eTPU_B_CH_24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR380_PAD.List : PTD11,PTF10,PTF21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR66.List : eMIOS_0_CH_18_Y,eMIOS_0_CH_18_Y,eMIOS_0_CH_18_Y,eMIOS_0_CH_18_Y,eMIOS_0_CH_18_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR66_PAD.List : PTD12,PTD17,PTE4,PTF10,PTG12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR307.List : QuadSPI_IOFA2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR307_PAD.List : PTD12
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR68.List : eMIOS_0_CH_20_Y,eMIOS_0_CH_20_Y,eMIOS_0_CH_20_Y,eMIOS_0_CH_20_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR68_PAD.List : PTD13,PTE10,PTF12,PTG4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR69.List : eMIOS_0_CH_21_Y,eMIOS_0_CH_21_Y,eMIOS_0_CH_21_Y,eMIOS_0_CH_21_Y
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR69_PAD.List : PTD14,PTE11,PTF13,PTG5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR402.List : EXT_CLKIN3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR402_PAD.List : PTD18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR401.List : EXT_DATA3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR401_PAD.List : PTD19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR495.List : PWM_0_FAULT_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR495_PAD.List : PTD20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR227.List : LPSPI0_PCS6
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR227_PAD.List : PTD20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR418.List : PWM_0_EXT_FORCE
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR418_PAD.List : PTD20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR483.List : eTPU_B_CH_3,eTPU_B_CH_3,eTPU_B_CH_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR483_PAD.List : PTD20,PTE20,PTE26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR491.List : PWM_0_X_2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR491_PAD.List : PTD21
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR414.List : PWM_0_B_3
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR414_PAD.List : PTD22
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR415.List : PWM_0_B_1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR415_PAD.List : PTD23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR416.List : PWM_0_A_0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR416_PAD.List : PTD24
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR508.List : eTPU_B_CH_10,eTPU_B_CH_10,eTPU_B_CH_10
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR508_PAD.List : PTD25,PTE15,PTE30
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR468.List : eTPU_A_CH_16,eTPU_A_CH_16,eTPU_A_CH_16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR468_PAD.List : PTD30,PTE7,PTG11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR379.List : eTPU_B_CH_23,eTPU_B_CH_23,eTPU_B_CH_23
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR379_PAD.List : PTE10,PTF9,PTF19
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR236.List : LPSPI1_PCS4
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR236_PAD.List : PTE11
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR407.List : eTPU_B_CH_22,eTPU_B_CH_22,eTPU_B_CH_22
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR407_PAD.List : PTE11,PTF8,PTF17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR237.List : LPSPI1_PCS5
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR237_PAD.List : PTE26
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR396.List : EXT_CLKIN0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR396_PAD.List : PTF14
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR395.List : EXT_DATA0
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR395_PAD.List : PTF16
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR397.List : EXT_DATA1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR397_PAD.List : PTF17
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR399.List : EXT_DATA2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR399_PAD.List : PTF18
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR398.List : EXT_CLKIN1
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR398_PAD.List : PTF20
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR400.List : EXT_CLKIN2
Rm.VirtWrapper.ImcrMapping.SIUL2_0_IMCR400_PAD.List : PTF21

Rm.VirtWrapper.Mscr.List:0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132, 133, 134, 135, 136, 137, 138, 139, 140, 142, 143, 144, 145, 146, 147, 148, 149, 151, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 231, 232, 233, 234, 235, 236
Rm.VirtWrapper.MscrInstances.List:SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0
Rm.VirtWrapper.MscrNames.List:PTA0, PTA1, PTA2, PTA3, PTA4, PTA5, PTA6, PTA7, PTA8, PTA9, PTA10, PTA14, PTA15, PTA16, PTA17, PTA18, PTA19, PTA20, PTA21, PTA22, PTA23, PTA24, PTA25, PTA26, PTA28, PTA29, PTA30, PTA31, PTB0, PTB1, PTB2, PTB3, PTB4, PTB5, PTB8, PTB9, PTB10, PTB11, PTB12, PTB13, PTB14, PTB15, PTB16, PTB17, PTB18, PTB19, PTB20, PTB21, PTB22, PTB23, PTB24, PTB25, PTB26, PTB27, PTB28, PTB29, PTC0, PTC1, PTC2, PTC3, PTC4, PTC5, PTC6, PTC7, PTC8, PTC9, PTC10, PTC11, PTC12, PTC13, PTC14, PTC15, PTC16, PTC17, PTC18, PTC19, PTC20, PTC21, PTC23, PTC24, PTC25, PTC26, PTC27, PTC28, PTC29, PTC30, PTC31, PTD0, PTD1, PTD2, PTD3, PTD4, PTD5, PTD6, PTD7, PTD8, PTD9, PTD10, PTD11, PTD12, PTD13, PTD14, PTD15, PTD16, PTD17, PTD18, PTD19, PTD20, PTD21, PTD22, PTD23, PTD24, PTD25, PTD26, PTD27, PTD28, PTD29, PTD30, PTD31, PTE0, PTE1, PTE2, PTE4, PTE5, PTE6, PTE7, PTE8, PTE9, PTE10, PTE11, PTE12, PTE14, PTE15, PTE16, PTE17, PTE18, PTE19, PTE20, PTE21, PTE23, PTE26, PTE27, PTE28, PTE29, PTE30, PTE31, PTF0, PTF1, PTF2, PTF3, PTF4, PTF5, PTF6, PTF7, PTF8, PTF9, PTF10, PTF11, PTF12, PTF13, PTF14, PTF15, PTF16, PTF17, PTF18, PTF19, PTF20, PTF21, PTF23, PTF24, PTF25, PTF26, PTF27, PTF28, PTF29, PTF30, PTF31, PTG0, PTG1, PTG2, PTG3, PTG4, PTG5, PTG6, PTG7, PTG8, PTG9, PTG10, PTG11, PTG12, PTG13, PTG14, PTG15, PTG16, PTG17, PTG18, PTG19, PTG20, PTG21, PTG22, PTG23, PTG24, PTG25, PTG26, PTG27, PTH7, PTH8, PTH9, PTH10, PTH11, PTH12

Rm.VirtWrapper.Imcr.List:0, 1, 2, 3, 4, 5, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 144, 145, 146, 147, 148, 149, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 343, 344, 345, 346, 347, 348, 349, 350, 351, 360, 361, 362, 363, 364, 365, 366, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
Rm.VirtWrapper.ImcrInstances.List: SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0, SIUL2_0
Rm.VirtWrapper.ImcrNames.List:SIUL2_0_IMCR0, SIUL2_0_IMCR1, SIUL2_0_IMCR2, SIUL2_0_IMCR3, SIUL2_0_IMCR4, SIUL2_0_IMCR5, SIUL2_0_IMCR16, SIUL2_0_IMCR17, SIUL2_0_IMCR18, SIUL2_0_IMCR19, SIUL2_0_IMCR20, SIUL2_0_IMCR21, SIUL2_0_IMCR22, SIUL2_0_IMCR23, SIUL2_0_IMCR24, SIUL2_0_IMCR25, SIUL2_0_IMCR26, SIUL2_0_IMCR27, SIUL2_0_IMCR28, SIUL2_0_IMCR29, SIUL2_0_IMCR30, SIUL2_0_IMCR31, SIUL2_0_IMCR32, SIUL2_0_IMCR33, SIUL2_0_IMCR34, SIUL2_0_IMCR35, SIUL2_0_IMCR36, SIUL2_0_IMCR37, SIUL2_0_IMCR38, SIUL2_0_IMCR39, SIUL2_0_IMCR40, SIUL2_0_IMCR41, SIUL2_0_IMCR42, SIUL2_0_IMCR43, SIUL2_0_IMCR44, SIUL2_0_IMCR45, SIUL2_0_IMCR46, SIUL2_0_IMCR47, SIUL2_0_IMCR48, SIUL2_0_IMCR49, SIUL2_0_IMCR50, SIUL2_0_IMCR51, SIUL2_0_IMCR52, SIUL2_0_IMCR53, SIUL2_0_IMCR54, SIUL2_0_IMCR55, SIUL2_0_IMCR56, SIUL2_0_IMCR57, SIUL2_0_IMCR58, SIUL2_0_IMCR59, SIUL2_0_IMCR60, SIUL2_0_IMCR61, SIUL2_0_IMCR62, SIUL2_0_IMCR63, SIUL2_0_IMCR64, SIUL2_0_IMCR65, SIUL2_0_IMCR66, SIUL2_0_IMCR67, SIUL2_0_IMCR68, SIUL2_0_IMCR69, SIUL2_0_IMCR70, SIUL2_0_IMCR71, SIUL2_0_IMCR144, SIUL2_0_IMCR145, SIUL2_0_IMCR146, SIUL2_0_IMCR147, SIUL2_0_IMCR148, SIUL2_0_IMCR149, SIUL2_0_IMCR152, SIUL2_0_IMCR153, SIUL2_0_IMCR154, SIUL2_0_IMCR155, SIUL2_0_IMCR156, SIUL2_0_IMCR157, SIUL2_0_IMCR158, SIUL2_0_IMCR159, SIUL2_0_IMCR160, SIUL2_0_IMCR161, SIUL2_0_IMCR162, SIUL2_0_IMCR163, SIUL2_0_IMCR164, SIUL2_0_IMCR165, SIUL2_0_IMCR166, SIUL2_0_IMCR167, SIUL2_0_IMCR168, SIUL2_0_IMCR169, SIUL2_0_IMCR170, SIUL2_0_IMCR171, SIUL2_0_IMCR172, SIUL2_0_IMCR173, SIUL2_0_IMCR174, SIUL2_0_IMCR175, SIUL2_0_IMCR176, SIUL2_0_IMCR177, SIUL2_0_IMCR178, SIUL2_0_IMCR179, SIUL2_0_IMCR180, SIUL2_0_IMCR181, SIUL2_0_IMCR182, SIUL2_0_IMCR183, SIUL2_0_IMCR184, SIUL2_0_IMCR185, SIUL2_0_IMCR186, SIUL2_0_IMCR187, SIUL2_0_IMCR188, SIUL2_0_IMCR189, SIUL2_0_IMCR190, SIUL2_0_IMCR211, SIUL2_0_IMCR212, SIUL2_0_IMCR213, SIUL2_0_IMCR214, SIUL2_0_IMCR215, SIUL2_0_IMCR216, SIUL2_0_IMCR217, SIUL2_0_IMCR218, SIUL2_0_IMCR219, SIUL2_0_IMCR220, SIUL2_0_IMCR221, SIUL2_0_IMCR222, SIUL2_0_IMCR223, SIUL2_0_IMCR224, SIUL2_0_IMCR225, SIUL2_0_IMCR226, SIUL2_0_IMCR227, SIUL2_0_IMCR228, SIUL2_0_IMCR229, SIUL2_0_IMCR230, SIUL2_0_IMCR231, SIUL2_0_IMCR232, SIUL2_0_IMCR233, SIUL2_0_IMCR234, SIUL2_0_IMCR235, SIUL2_0_IMCR236, SIUL2_0_IMCR237, SIUL2_0_IMCR238, SIUL2_0_IMCR239, SIUL2_0_IMCR240, SIUL2_0_IMCR241, SIUL2_0_IMCR242, SIUL2_0_IMCR243, SIUL2_0_IMCR244, SIUL2_0_IMCR245, SIUL2_0_IMCR246, SIUL2_0_IMCR247, SIUL2_0_IMCR248, SIUL2_0_IMCR249, SIUL2_0_IMCR250, SIUL2_0_IMCR251, SIUL2_0_IMCR252, SIUL2_0_IMCR253, SIUL2_0_IMCR254, SIUL2_0_IMCR255, SIUL2_0_IMCR256, SIUL2_0_IMCR257, SIUL2_0_IMCR258, SIUL2_0_IMCR259, SIUL2_0_IMCR260, SIUL2_0_IMCR261, SIUL2_0_IMCR262, SIUL2_0_IMCR263, SIUL2_0_IMCR264, SIUL2_0_IMCR265, SIUL2_0_IMCR266, SIUL2_0_IMCR267, SIUL2_0_IMCR268, SIUL2_0_IMCR289, SIUL2_0_IMCR290, SIUL2_0_IMCR291, SIUL2_0_IMCR292, SIUL2_0_IMCR293, SIUL2_0_IMCR294, SIUL2_0_IMCR295, SIUL2_0_IMCR296, SIUL2_0_IMCR297, SIUL2_0_IMCR298, SIUL2_0_IMCR299, SIUL2_0_IMCR300, SIUL2_0_IMCR301, SIUL2_0_IMCR302, SIUL2_0_IMCR303, SIUL2_0_IMCR304, SIUL2_0_IMCR305, SIUL2_0_IMCR306, SIUL2_0_IMCR307, SIUL2_0_IMCR308, SIUL2_0_IMCR309, SIUL2_0_IMCR343, SIUL2_0_IMCR344, SIUL2_0_IMCR345, SIUL2_0_IMCR346, SIUL2_0_IMCR347, SIUL2_0_IMCR348, SIUL2_0_IMCR349, SIUL2_0_IMCR350, SIUL2_0_IMCR351, SIUL2_0_IMCR360, SIUL2_0_IMCR361, SIUL2_0_IMCR362, SIUL2_0_IMCR363, SIUL2_0_IMCR364, SIUL2_0_IMCR365, SIUL2_0_IMCR366, SIUL2_0_IMCR371, SIUL2_0_IMCR372, SIUL2_0_IMCR373, SIUL2_0_IMCR374, SIUL2_0_IMCR375, SIUL2_0_IMCR376, SIUL2_0_IMCR377, SIUL2_0_IMCR378, SIUL2_0_IMCR379, SIUL2_0_IMCR380, SIUL2_0_IMCR381, SIUL2_0_IMCR382, SIUL2_0_IMCR383, SIUL2_0_IMCR384, SIUL2_0_IMCR385, SIUL2_0_IMCR386, SIUL2_0_IMCR387, SIUL2_0_IMCR388, SIUL2_0_IMCR389, SIUL2_0_IMCR390, SIUL2_0_IMCR391, SIUL2_0_IMCR392, SIUL2_0_IMCR393, SIUL2_0_IMCR394, SIUL2_0_IMCR395, SIUL2_0_IMCR396, SIUL2_0_IMCR397, SIUL2_0_IMCR398, SIUL2_0_IMCR399, SIUL2_0_IMCR400, SIUL2_0_IMCR401, SIUL2_0_IMCR402, SIUL2_0_IMCR403, SIUL2_0_IMCR404, SIUL2_0_IMCR405, SIUL2_0_IMCR406, SIUL2_0_IMCR407, SIUL2_0_IMCR408, SIUL2_0_IMCR409, SIUL2_0_IMCR410, SIUL2_0_IMCR411, SIUL2_0_IMCR413, SIUL2_0_IMCR414, SIUL2_0_IMCR415, SIUL2_0_IMCR416, SIUL2_0_IMCR417, SIUL2_0_IMCR418, SIUL2_0_IMCR419, SIUL2_0_IMCR420, SIUL2_0_IMCR421, SIUL2_0_IMCR422, SIUL2_0_IMCR423, SIUL2_0_IMCR424, SIUL2_0_IMCR425, SIUL2_0_IMCR426, SIUL2_0_IMCR427, SIUL2_0_IMCR428, SIUL2_0_IMCR429, SIUL2_0_IMCR430, SIUL2_0_IMCR431, SIUL2_0_IMCR432, SIUL2_0_IMCR433, SIUL2_0_IMCR434, SIUL2_0_IMCR435, SIUL2_0_IMCR436, SIUL2_0_IMCR437, SIUL2_0_IMCR438, SIUL2_0_IMCR440, SIUL2_0_IMCR441, SIUL2_0_IMCR442, SIUL2_0_IMCR443, SIUL2_0_IMCR444, SIUL2_0_IMCR445, SIUL2_0_IMCR446, SIUL2_0_IMCR447, SIUL2_0_IMCR448, SIUL2_0_IMCR449, SIUL2_0_IMCR450, SIUL2_0_IMCR451, SIUL2_0_IMCR452, SIUL2_0_IMCR453, SIUL2_0_IMCR454, SIUL2_0_IMCR455, SIUL2_0_IMCR456, SIUL2_0_IMCR457, SIUL2_0_IMCR458, SIUL2_0_IMCR459, SIUL2_0_IMCR460, SIUL2_0_IMCR461, SIUL2_0_IMCR462, SIUL2_0_IMCR463, SIUL2_0_IMCR464, SIUL2_0_IMCR465, SIUL2_0_IMCR466, SIUL2_0_IMCR467, SIUL2_0_IMCR468, SIUL2_0_IMCR469, SIUL2_0_IMCR470, SIUL2_0_IMCR471, SIUL2_0_IMCR472, SIUL2_0_IMCR473, SIUL2_0_IMCR474, SIUL2_0_IMCR475, SIUL2_0_IMCR476, SIUL2_0_IMCR477, SIUL2_0_IMCR478, SIUL2_0_IMCR479, SIUL2_0_IMCR480, SIUL2_0_IMCR481, SIUL2_0_IMCR482, SIUL2_0_IMCR483, SIUL2_0_IMCR484, SIUL2_0_IMCR485, SIUL2_0_IMCR486, SIUL2_0_IMCR487, SIUL2_0_IMCR488, SIUL2_0_IMCR489, SIUL2_0_IMCR490, SIUL2_0_IMCR491, SIUL2_0_IMCR492, SIUL2_0_IMCR493, SIUL2_0_IMCR494, SIUL2_0_IMCR495, SIUL2_0_IMCR496, SIUL2_0_IMCR497, SIUL2_0_IMCR498, SIUL2_0_IMCR499, SIUL2_0_IMCR500, SIUL2_0_IMCR501, SIUL2_0_IMCR502, SIUL2_0_IMCR503, SIUL2_0_IMCR504, SIUL2_0_IMCR505, SIUL2_0_IMCR506, SIUL2_0_IMCR507, SIUL2_0_IMCR508, SIUL2_0_IMCR509, SIUL2_0_IMCR510, SIUL2_0_IMCR511

Rm.VirtWrapper.Others.List: 0, 15
Rm.VirtWrapper.OthersInstances.List: SIUL2_0, SIUL2_0
Rm.VirtWrapper.OthersNames.List: Siul2_0_IntCtrl, Siul2_0_RegGCR
Rm.VirtWrapper.OthersRegType.List: VIRT_WRAPPER_REG_TYPE_C, VIRT_WRAPPER_REG_TYPE_D

Rm.VirtWrapper.OthersMapping.Siul2_0_IntCtrl.List:InterruptRegisters
Rm.VirtWrapper.OthersMapping.Siul2_0_RegGCR.List:GcrRegisters

Rm.MSCM.targetCores.List      : M7_0_CORE, M7_1_CORE, M7_2_CORE, M7_3_CORE
Rm.MSCM.targetCoresArray.List : True, True, True, False
Rm.MSCM.coreMask              : 7
Rm.MSCM.irqs.Name.List        : MSCM_CPU_TO_CPU_INT0, MSCM_CPU_TO_CPU_INT1, MSCM_CPU_TO_CPU_INT2, MSCM_CPU_TO_CPU_INT3, MSCM_DMA_TCD_0_0, MSCM_DMA_TCD_2_0, MSCM_DMA_TCD_4_0, MSCM_DMA_TCD_6_0, MSCM_DMA_TCD_8_0, MSCM_DMA_TCD_10_0, MSCM_DMA_TCD_12_0, MSCM_DMA_TCD_14_0, MSCM_DMA_TCD_16_0, MSCM_DMA_TCD_18_0, MSCM_DMA_TCD_20_0, MSCM_DMA_TCD_22_0, MSCM_DMA_TCD_24_0, MSCM_DMA_TCD_26_0, MSCM_DMA_TCD_28_0, MSCM_DMA_TCD_30_0, MSCM_DMA_TCD_0_1, MSCM_DMA_TCD_2_1, MSCM_DMA_TCD_4_1, MSCM_DMA_TCD_6_1, MSCM_DMA_TCD_8_1, MSCM_DMA_TCD_10_1, MSCM_DMA_TCD_12_1, MSCM_DMA_TCD_14_1, MSCM_DMA_TCD_16_1, MSCM_DMA_TCD_18_1, MSCM_DMA_TCD_20_1, MSCM_DMA_TCD_22_1, MSCM_DMA_TCD_24_1, MSCM_DMA_TCD_26_1, MSCM_DMA_TCD_28_1, MSCM_DMA_TCD_30_1, MSCM_ERROR_REPORTING_MODULE_0, MSCM_ERROR_REPORTING_MODULE_1, MSCM_MCM, MSCM_SYSTEM_TIMER_MODULE_0, MSCM_SYSTEM_TIMER_MODULE_1, MSCM_SYSTEM_TIMER_MODULE_2, MSCM_WATCHDOG_0, MSCM_WATCHDOG_1, MSCM_WATCHDOG_2, MSCM_CTI_INTERRUPT_0, MSCM_CTI_INTERRUPT_1, MSCM_CTI_INTERRUPT_2, MSCM_FLASH_0, MSCM_FLASH_1, MSCM_FLASH_2, MSCM_RESET_GENERATION_MODULE, MSCM_PMC, MSCM_SIUL_IRQ0, MSCM_SIUL_IRQ1, MSCM_SIUL_IRQ2, MSCM_SIUL_IRQ3, MSCM_ETPU_0, MSCM_ETPU_1, MSCM_ETPU_2, MSCM_ETPU_3, MSCM_EMIOS_0_0, MSCM_EMIOS_0_1, MSCM_EMIOS_0_2, MSCM_EMIOS_0_3, MSCM_EMIOS_0_4, MSCM_EMIOS_0_5, MSCM_ZIPWIRE_0, MSCM_ZIPWIRE_1, MSCM_ZIPWIRE_2, MSCM_ZIPWIRE_3, MSCM_ZIPWIRE_4, MSCM_ZIPWIRE_5, MSCM_ZIPWIRE_6, MSCM_ZIPWIRE_7, MSCM_ZIPWIRE_8, MSCM_ZIPWIRE_9, MSCM_ZIPWIRE_10, MSCM_ZIPWIRE_11, MSCM_ETPU_4, MSCM_ETPU_5, MSCM_ETPU_6, MSCM_ETPU_7, MSCM_WAKEUP_UNIT, MSCM_CMU0, MSCM_CMU1, MSCM_CMU2, MSCM_BODY_CROSS_TRIGGERING_UNIT_0, MSCM_BODY_CROSS_TRIGGERING_UNIT_1, MSCM_ETPU_8, MSCM_ETPU_9, MSCM_ETPU_10, MSCM_LOGIC_CONTROL_UNIT_0, MSCM_LOGIC_CONTROL_UNIT_1, MSCM_ETPU_11, MSCM_ETPU_12, MSCM_PIT_0, MSCM_PIT_1, MSCM_PIT_2, MSCM_ETPU_13, MSCM_ETPU_14, MSCM_ETPU_15, MSCM_ETPU_16, MSCM_ETPU_17, MSCM_ETPU_18, MSCM_EMAC_0, MSCM_EMAC_1, MSCM_EMAC_2, MSCM_EMAC_3, MSCM_FLEXCAN0_0, MSCM_FLEXCAN0_1, MSCM_FLEXCAN0_2, MSCM_FLEXCAN0_3, MSCM_FLEXCAN1_0, MSCM_FLEXCAN1_1, MSCM_FLEXCAN1_2, MSCM_FLEXCAN2_0, MSCM_FLEXCAN2_1, MSCM_FLEXCAN2_2, MSCM_FLEXCAN3_0, MSCM_FLEXCAN3_1, MSCM_FLEXCAN4_0, MSCM_FLEXCAN4_1, MSCM_FLEXCAN5_0, MSCM_FLEXCAN5_1, MSCM_ETPU_19, MSCM_ETPU_20, MSCM_ETPU_21, MSCM_ETPU_22, MSCM_FLEXCAN1_3, MSCM_FLEXCAN2_3, MSCM_FLEXCAN3_2, MSCM_FLEXCAN4_2, MSCM_FLEXCAN5_2, MSCM_ETPU_23, MSCM_ETPU_24, MSCM_ETPU_25, MSCM_SWG_0, MSCM_ETPU_26, MSCM_FLEXIBLE_IO, MSCM_ETPU_27, MSCM_LPUART_0, MSCM_LPUART_1, MSCM_LPUART_2, MSCM_LPUART_3, MSCM_LPUART_4, MSCM_LPUART_5, MSCM_ETPU_28, MSCM_ETPU_29, MSCM_ETPU_30, MSCM_ETPU_31, MSCM_ETPU_32, MSCM_ETPU_33, MSCM_ETPU_34, MSCM_ETPU_35, MSCM_ETPU_36, MSCM_ETPU_37, MSCM_ETPU_38, MSCM_ETPU_39, MSCM_ETPU_40, MSCM_I3C_0, MSCM_LPI2C_0, MSCM_LPI2C_1, MSCM_I3C_1, MSCM_DSPI, MSCM_LPSPI_0, MSCM_LPSPI_1, MSCM_LPSPI_2, MSCM_LPSPI_3, MSCM_LPSPI_4, MSCM_LPSPI_5, MSCM_ETPU_41, MSCM_ETPU_42, MSCM_QSPI, MSCM_ETPU_43, MSCM_ETPU_44, MSCM_EFLEXPWM0_0, MSCM_EFLEXPWM1_0, MSCM_JDC_JTAG, MSCM_SD_ADCS, MSCM_ADC_0, MSCM_ADC_1, MSCM_ADC_2, MSCM_LOW_POWER_COMPARATOR_0, MSCM_LOW_POWER_COMPARATOR_1, MSCM_ADC_3, MSCM_ADC_4, MSCM_ADC_5, MSCM_ADC_6, MSCM_FAULT_COLLECTION_CONTROL_UNIT_0, MSCM_FAULT_COLLECTION_CONTROL_UNIT_1, MSCM_SELF_TEST_CONTROL_UNIT, MSCM_HSE_EXCEPTION_0, MSCM_HSE_EXCEPTION_1, MSCM_HSE_EXCEPTION_2, MSCM_HSE_EXCEPTION_3, MSCM_HSE_EXCEPTION_4, MSCM_HSE_EXCEPTION_5, MSCM_ETPU_45, MSCM_ETPU_46, MSCM_ETPU_47, MSCM_ETPU_48, MSCM_MU_A_EXCEPTION_0, MSCM_MU_A_EXCEPTION_1, MSCM_MU_A_EXCEPTION_2, MSCM_MU_B_EXCEPTION_0, MSCM_MU_B_EXCEPTION_1, MSCM_MU_B_EXCEPTION_2, MSCM_SOC_RESET_SOURCES_BYPASS, MSCM_EFLEXPWM1_1, MSCM_EXTENDED_RESOURCE_DOMAIN_CONTROLLER, MSCM_COOLFLUX_0, MSCM_COOLFLUX_1, MSCM_COOLFLUX_2, MSCM_COOLFLUX_3, MSCM_COOLFLUX_4, MSCM_ETPU_49, MSCM_ETPU_50, MSCM_ETPU_51, MSCM_SWG_1, MSCM_ETPU_52, MSCM_EFLEXPWM0_1, MSCM_EFLEXPWM0_2, MSCM_EFLEXPWM0_3, MSCM_EFLEXPWM0_4, MSCM_EFLEXPWM1_2, MSCM_EFLEXPWM1_3
Rm.MSCM.irqs.Number.List	: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 212, 214, 216, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
Rm.MSCM.spiNumber.List		: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 212, 214, 216, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239

Rm.Dma_Mux.Instance.List: DMA_MUX_INSTANCE_0, DMA_MUX_INSTANCE_1, DMA_MUX_INSTANCE_2, DMA_MUX_INSTANCE_3
Rm.Dma_Mux.basePtr.List: IP_DMAMUX_0, IP_DMAMUX_1, IP_DMAMUX_2, IP_DMAMUX_3
Rm.Dma_Mux.DmaHwInstance.List: DMA_INSTANCE_0, DMA_INSTANCE_1
Rm.Dma_Mux.ChannelOffset:3

Rm.Dma_Mux.DMA_INSTANCE_0.Channel.List:DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_4,DMA_CHANNEL_5,DMA_CHANNEL_6,DMA_CHANNEL_7,DMA_CHANNEL_8,DMA_CHANNEL_9,DMA_CHANNEL_10,DMA_CHANNEL_11,DMA_CHANNEL_12,DMA_CHANNEL_13,DMA_CHANNEL_14,DMA_CHANNEL_15,DMA_CHANNEL_16,DMA_CHANNEL_17,DMA_CHANNEL_18,DMA_CHANNEL_19,DMA_CHANNEL_20,DMA_CHANNEL_21,DMA_CHANNEL_22,DMA_CHANNEL_23,DMA_CHANNEL_24,DMA_CHANNEL_25,DMA_CHANNEL_26,DMA_CHANNEL_27,DMA_CHANNEL_28,DMA_CHANNEL_29,DMA_CHANNEL_30,DMA_CHANNEL_31
Rm.Dma_Mux.DMA_INSTANCE_1.Channel.List:DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_4,DMA_CHANNEL_5,DMA_CHANNEL_6,DMA_CHANNEL_7,DMA_CHANNEL_8,DMA_CHANNEL_9,DMA_CHANNEL_10,DMA_CHANNEL_11,DMA_CHANNEL_12,DMA_CHANNEL_13,DMA_CHANNEL_14,DMA_CHANNEL_15,DMA_CHANNEL_16,DMA_CHANNEL_17,DMA_CHANNEL_18,DMA_CHANNEL_19,DMA_CHANNEL_20,DMA_CHANNEL_21,DMA_CHANNEL_22,DMA_CHANNEL_23,DMA_CHANNEL_24,DMA_CHANNEL_25,DMA_CHANNEL_26,DMA_CHANNEL_27,DMA_CHANNEL_28,DMA_CHANNEL_29,DMA_CHANNEL_30,DMA_CHANNEL_31

Rm.Dma_Mux.DMA_INSTANCE_0.SupportTrigger.List: DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_16,DMA_CHANNEL_17,DMA_CHANNEL_18,DMA_CHANNEL_19
Rm.Dma_Mux.DMA_INSTANCE_1.SupportTrigger.List: DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_16,DMA_CHANNEL_17,DMA_CHANNEL_18,DMA_CHANNEL_19

Rm.Dma_Mux.DMA_MUX_0.Source.List:DMA_MUX_0_REQ_DISABLED, DMA_MUX_0_SIUL_0, DMA_MUX_0_SIUL_1, DMA_MUX_0_SIUL_2, DMA_MUX_0_SIUL_3, DMA_MUX_0_SIUL_4, DMA_MUX_0_SIUL_5, DMA_MUX_0_SIUL_6, DMA_MUX_0_SIUL_7, DMA_MUX_0_I3C1_RX, DMA_MUX_0_I3C1_TX, DMA_MUX_0_FLEXCAN0_REQUEST, DMA_MUX_0_FLEXCAN1_REQUEST, DMA_MUX_0_FLEXCAN2_REQUEST, DMA_MUX_0_FLEXCAN3_REQUEST, DMA_MUX_0_FLEXIO_SHIFTER0, DMA_MUX_0_FLEXIO_TIMER0, DMA_MUX_0_FLEXIO_SHIFTER1, DMA_MUX_0_FLEXIO_TIMER1, DMA_MUX_0_FLEXIO_SHIFTER2, DMA_MUX_0_FLEXIO_TIMER2, DMA_MUX_0_FLEXIO_SHIFTER3, DMA_MUX_0_FLEXIO_TIMER3, DMA_MUX_0_LPUART0_TRANSMIT, DMA_MUX_0_LPUART0_RECEIVE, DMA_MUX_0_LPUART1_TRANSMIT, DMA_MUX_0_LPUART1_RECEIVE, DMA_MUX_0_LPI2C0_RX, DMA_MUX_0_LPI2C0_RX_SLAVE, DMA_MUX_0_LPI2C0_TX, DMA_MUX_0_LPI2C0_TX_SLAVE, DMA_MUX_0_LPSPI0_TX, DMA_MUX_0_LPSPI0_RX, DMA_MUX_0_LPSPI1_TX, DMA_MUX_0_LPSPI1_RX, DMA_MUX_0_LPSPI2_TX, DMA_MUX_0_LPSPI2_RX, DMA_MUX_0_LPSPI3_TX, DMA_MUX_0_LPSPI3_RX, DMA_MUX_0_I3C0_RX, DMA_MUX_0_I3C0_TX, DMA_MUX_0_QSPI_RX_BUFFER_DRAIN, DMA_MUX_0_QSPI_TX_BUFFER_FILL, DMA_MUX_0_LPCMP0_COUT_REQUEST, DMA_MUX_0_REQ_ALWAYS_ON_0, DMA_MUX_0_REQ_ALWAYS_ON_1
Rm.Dma_Mux.DMA_MUX_1.Source.List:DMA_MUX_1_REQ_DISABLED, DMA_MUX_1_SIUL_8, DMA_MUX_1_SIUL_9, DMA_MUX_1_SIUL_10, DMA_MUX_1_SIUL_11, DMA_MUX_1_SIUL_12, DMA_MUX_1_SIUL_13, DMA_MUX_1_SIUL_14, DMA_MUX_1_SIUL_15, DMA_MUX_1_MSC_DSPI_TX_FIFO_FULL, DMA_MUX_1_MSC_DSPI_RX_FIFO_DRAIN, DMA_MUX_1_MSC_DSPI_CMD_FIFO_FULL, DMA_MUX_1_MSC_DSPI_DSI_DATA_MATCH, DMA_MUX_1_ENET_IEEE_1588_PTP_TIMER_CH0, DMA_MUX_1_ENET_IEEE_1588_PTP_TIMER_CH1, DMA_MUX_1_ENET_IEEE_1588_PTP_TIMER_CH2, DMA_MUX_1_ENET_IEEE_1588_PTP_TIMER_CH3, DMA_MUX_1_FLEXCAN4_REQUEST, DMA_MUX_1_FLEXCAN5_REQUEST, DMA_MUX_1_FLEXIO_FLEXIO_SHIFTER4, DMA_MUX_1_FLEXIO_FLEXIO_TIMER4, DMA_MUX_1_FLEXIO_FLEXIO_SHIFTER5, DMA_MUX_1_FLEXIO_FLEXIO_TIMER5, DMA_MUX_1_FLEXIO_FLEXIO_SHIFTER6, DMA_MUX_1_FLEXIO_FLEXIO_TIMER6, DMA_MUX_1_FLEXIO_FLEXIO_SHIFTER7, DMA_MUX_1_FLEXIO_FLEXIO_TIMER7, DMA_MUX_1_LPUART2_TRANSMIT, DMA_MUX_1_LPUART2_RECEIVE, DMA_MUX_1_LPUART3_TRANSMIT, DMA_MUX_1_LPUART3_RECEIVE, DMA_MUX_1_LPUART_MSC_RECEIVE, DMA_MUX_1_LPI2C1_RX, DMA_MUX_1_LPI2C1_RX_SLAVE, DMA_MUX_1_LPI2C1_TX, DMA_MUX_1_LPI2C1_TX_SLAVE, DMA_MUX_1_LPSPI4_TX, DMA_MUX_1_LPSPI4_RX, DMA_MUX_1_LPSPI5_TX, DMA_MUX_1_LPSPI5_RX, DMA_MUX_1_LPCMP1_COUT_REQUEST, DMA_MUX_1_REQ_ALWAYS_ON_0, DMA_MUX_1_REQ_ALWAYS_ON_1
Rm.Dma_Mux.DMA_MUX_2.Source.List:DMA_MUX_2_REQ_DISABLED, DMA_MUX_2_BCTU0_FIFO0_REQUEST, DMA_MUX_2_BCTU0_FIFO1_REQUEST, DMA_MUX_2_BCTU0_FIFO2_REQUEST, DMA_MUX_2_BCTU0_0, DMA_MUX_2_BCTU0_1, DMA_MUX_2_BCTU0_2, DMA_MUX_2_LCU0_REQ_0, DMA_MUX_2_LCU0_REQ_1, DMA_MUX_2_LCU0_REQ_2, DMA_MUX_2_EMIOS0_0, DMA_MUX_2_EMIOS0_1, DMA_MUX_2_EMIOS0_9, DMA_MUX_2_EMIOS0_10, DMA_MUX_2_ETPU_ENGINE_1_0, DMA_MUX_2_ETPU_ENGINE_1_1, DMA_MUX_2_ETPU_ENGINE_1_2, DMA_MUX_2_ETPU_ENGINE_1_3, DMA_MUX_2_ETPU_ENGINE_1_4, DMA_MUX_2_ETPU_ENGINE_1_5, DMA_MUX_2_ETPU_ENGINE_1_6, DMA_MUX_2_ETPU_ENGINE_1_7, DMA_MUX_2_ETPU_ENGINE_2_8, DMA_MUX_2_ETPU_ENGINE_2_9, DMA_MUX_2_ETPU_ENGINE_2_10, DMA_MUX_2_ETPU_ENGINE_2_11, DMA_MUX_2_ETPU_ENGINE_2_12, DMA_MUX_2_ETPU_ENGINE_2_15, DMA_MUX_2_ETPU_ENGINE_1_16, DMA_MUX_2_ETPU_ENGINE_1_17, DMA_MUX_2_ETPU_ENGINE_1_18, DMA_MUX_2_ETPU_ENGINE_1_19, DMA_MUX_2_ETPU_ENGINE_1_20, DMA_MUX_2_ETPU_ENGINE_1_21, DMA_MUX_2_ETPU_ENGINE_1_22, DMA_MUX_2_ETPU_ENGINE_1_23, DMA_MUX_2_ETPU_ENGINE_2_24, DMA_MUX_2_ETPU_ENGINE_2_25, DMA_MUX_2_EFLEXPWM_0_FLEXPWM_VAL0, DMA_MUX_2_EFLEXPWM_0_FLEXPWM_CAP0, DMA_MUX_2_EFLEXPWM_1_FLEXPWM_VAL1, DMA_MUX_2_EFLEXPWM_1_FLEXPWM_CAP1, DMA_MUX_2_EFLEXPWM_0_FLEXPWM_VAL2, DMA_MUX_2_EFLEXPWM_0_FLEXPWM_CAP2, DMA_MUX_2_EFLEXPWM_1_FLEXPWM_VAL3, DMA_MUX_2_EFLEXPWM_1_FLEXPWM_CAP3, DMA_MUX_2_SIPI1_REQ_CHANNEL0, DMA_MUX_2_SIPI1_REQ_CHANNEL1, DMA_MUX_2_SIPI1_REQ_CHANNEL2, DMA_MUX_2_SIPI1_REQ_CHANNEL3, DMA_MUX_2_DAC_0_REQ_0, DMA_MUX_2_SA_IP_ADC_C40ESF3_ADC_SD_0_EOC, DMA_MUX_2_SA_IP_ADC_C40ESF3_ADC_SD_1_EOC, DMA_MUX_2_COOLFLUX_DMA_TRIGGER_OUT_0, DMA_MUX_2_COOLFLUX_DMA_TRIGGER_OUT_1, DMA_MUX_2_COOLFLUX_DMA_TRIGGER_OUT_4, DMA_MUX_2_ADC0_ADC0_REQUEST, DMA_MUX_2_ADC1_ADC1_REQUEST, DMA_MUX_2_ADC2_ADC2_REQUEST, DMA_MUX_2_REQ_ALWAYS_ON_0, DMA_MUX_2_REQ_ALWAYS_ON_1
Rm.Dma_Mux.DMA_MUX_3.Source.List:DMA_MUX_3_REQ_DISABLED, DMA_MUX_3_BCTU1_FIFO0_REQUEST, DMA_MUX_3_BCTU1_FIFO1_REQUEST, DMA_MUX_3_BCTU1_FIFO2_REQUEST, DMA_MUX_3_BCTU1_0, DMA_MUX_3_BCTU1_1, DMA_MUX_3_BCTU1_2, DMA_MUX_3_BCTU1_3, DMA_MUX_3_LCU1_REQ_0, DMA_MUX_3_LCU1_REQ_1, DMA_MUX_3_LCU1_REQ_2, DMA_MUX_3_EMIOS0_16, DMA_MUX_3_EMIOS0_17, DMA_MUX_3_EMIOS0_18, DMA_MUX_3_EMIOS0_19, DMA_MUX_3_ETPU_ENGINE_2_0, DMA_MUX_3_ETPU_ENGINE_2_1, DMA_MUX_3_ETPU_ENGINE_2_2, DMA_MUX_3_ETPU_ENGINE_2_3, DMA_MUX_3_ETPU_ENGINE_2_4, DMA_MUX_3_ETPU_ENGINE_2_5, DMA_MUX_3_ETPU_ENGINE_2_6, DMA_MUX_3_ETPU_ENGINE_2_7, DMA_MUX_3_ETPU_ENGINE_1_8, DMA_MUX_3_ETPU_ENGINE_1_9, DMA_MUX_3_ETPU_ENGINE_1_10, DMA_MUX_3_ETPU_ENGINE_1_11, DMA_MUX_3_ETPU_ENGINE_1_12, DMA_MUX_3_ETPU_ENGINE_1_15, DMA_MUX_3_ETPU_ENGINE_2_16, DMA_MUX_3_ETPU_ENGINE_2_17, DMA_MUX_3_ETPU_ENGINE_2_18, DMA_MUX_3_ETPU_ENGINE_2_19, DMA_MUX_3_ETPU_ENGINE_2_20, DMA_MUX_3_ETPU_ENGINE_2_21, DMA_MUX_3_ETPU_ENGINE_2_22, DMA_MUX_3_ETPU_ENGINE_2_23, DMA_MUX_3_ETPU_ENGINE_1_24, DMA_MUX_3_ETPU_ENGINE_1_25, DMA_MUX_3_EFLEXPWM_1_FLEXPWM_VAL0, DMA_MUX_3_EFLEXPWM_1_FLEXPWM_CAP0, DMA_MUX_3_EFLEXPWM_0_FLEXPWM_VAL1, DMA_MUX_3_EFLEXPWM_0_FLEXPWM_CAP1, DMA_MUX_3_EFLEXPWM_1_FLEXPWM_VAL2, DMA_MUX_3_EFLEXPWM_1_FLEXPWM_CAP2, DMA_MUX_3_EFLEXPWM_0_FLEXPWM_VAL3, DMA_MUX_3_EFLEXPWM_0_FLEXPWM_CAP3, DMA_MUX_3_SA_IP_ADC_C40ESF3_REQUEST, DMA_MUX_3_SA_IP_ADC_C40ESF3_ADC_SD_2_EOC, DMA_MUX_3_SA_IP_ADC_C40ESF3_ADC_SD_3_EOC, DMA_MUX_3_COOLFLUX_DMA_TRIGGER_OUT_2, DMA_MUX_3_COOLFLUX_DMA_TRIGGER_OUT_3, DMA_MUX_3_COOLFLUX_DMA_TRIGGER_OUT_5, DMA_MUX_3_SA_IP_ADC_C40ESF3_ADC3_REQUEST, DMA_MUX_3_SA_IP_ADC_C40ESF3_ADC4_REQUEST, DMA_MUX_3_SA_IP_ADC_C40ESF3_ADC5_REQUEST, DMA_MUX_3_SA_IP_ADC_C40ESF3_ADC6_REQUEST, DMA_MUX_3_REQ_ALWAYS_ON_0, DMA_MUX_3_REQ_ALWAYS_ON_1

Rm.Dma_Mux.DMA_MUX_0.SourceNumber.List: 0, 1, 2, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 32, 33, 33, 34, 34, 35, 35, 36, 36, 37, 38, 39, 40, 41, 41, 42, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 61, 62, 63
Rm.Dma_Mux.DMA_MUX_1.SourceNumber.List: 0, 1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 27, 27, 27, 27, 30, 31, 34, 34, 35, 35, 36, 36, 37, 37, 38, 39, 40, 41, 49, 50, 50, 51, 51, 52, 53, 54, 55, 60, 62, 63
Rm.Dma_Mux.DMA_MUX_2.SourceNumber.List: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
Rm.Dma_Mux.DMA_MUX_3.SourceNumber.List: 0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 51, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63

Rm.Dma_Mux.DMA_MUX_0.DmaInstance:DMA_INSTANCE_0
Rm.Dma_Mux.DMA_MUX_1.DmaInstance:DMA_INSTANCE_0
Rm.Dma_Mux.DMA_MUX_2.DmaInstance:DMA_INSTANCE_1
Rm.Dma_Mux.DMA_MUX_3.DmaInstance:DMA_INSTANCE_1

Rm.Dma_Mux.DMA_MUX_0.DmaChannel.List:DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_4,DMA_CHANNEL_5,DMA_CHANNEL_6,DMA_CHANNEL_7,DMA_CHANNEL_8,DMA_CHANNEL_9,DMA_CHANNEL_10,DMA_CHANNEL_11,DMA_CHANNEL_12,DMA_CHANNEL_13,DMA_CHANNEL_14,DMA_CHANNEL_15
Rm.Dma_Mux.DMA_MUX_1.DmaChannel.List:DMA_CHANNEL_16,DMA_CHANNEL_17,DMA_CHANNEL_18,DMA_CHANNEL_19,DMA_CHANNEL_20,DMA_CHANNEL_21,DMA_CHANNEL_22,DMA_CHANNEL_23,DMA_CHANNEL_24,DMA_CHANNEL_25,DMA_CHANNEL_26,DMA_CHANNEL_27,DMA_CHANNEL_28,DMA_CHANNEL_29,DMA_CHANNEL_30,DMA_CHANNEL_31
Rm.Dma_Mux.DMA_MUX_2.DmaChannel.List:DMA_CHANNEL_0,DMA_CHANNEL_1,DMA_CHANNEL_2,DMA_CHANNEL_3,DMA_CHANNEL_4,DMA_CHANNEL_5,DMA_CHANNEL_6,DMA_CHANNEL_7,DMA_CHANNEL_8,DMA_CHANNEL_9,DMA_CHANNEL_10,DMA_CHANNEL_11,DMA_CHANNEL_12,DMA_CHANNEL_13,DMA_CHANNEL_14,DMA_CHANNEL_15
Rm.Dma_Mux.DMA_MUX_3.DmaChannel.List:DMA_CHANNEL_16,DMA_CHANNEL_17,DMA_CHANNEL_18,DMA_CHANNEL_19,DMA_CHANNEL_20,DMA_CHANNEL_21,DMA_CHANNEL_22,DMA_CHANNEL_23,DMA_CHANNEL_24,DMA_CHANNEL_25,DMA_CHANNEL_26,DMA_CHANNEL_27,DMA_CHANNEL_28,DMA_CHANNEL_29,DMA_CHANNEL_30,DMA_CHANNEL_31

Rm.Pflash.IpvSupport: true
Rm.Pflash.MAP.List: PFLASH_M0AP, PFLASH_M1AP, PFLASH_M2AP, PFLASH_M4AP, PFLASH_M5AP, PFLASH_M6AP, PFLASH_M7AP
Rm.Pflash.Master.List: Pflash_0_CM7_0, Pflash_0_CM7_1, Pflash_0_eDMA, Pflash_0_GMAC_0, Pflash_0_ZIPWIRE, Pflash_0_EDMA1, Pflash_0_CM7_2
Rm.Pflash.AccessRight.List: PFLASH_READ_NOT_ALLOWED, PFLASH_READ_ALLOWED

######################## Rm_s32k396_289bga Rm module: END  ###############################
######################  s32k396_mapbga289 Sent module  ##########################
#
#   
#   
################################################################################
Sent.SentConfigSet.SentControllerConfig:1
Sent.SentConfigSet.SupvAvailable:STD_ON
Sent.SentConfigSet.SentHwUnderRegProtList:SENT_FLEXIO_0
Sent.SentConfigSet.SentControllerConfig.SentChannelConfig:8
Sent.SentConfigSet.SentControllerConfig.SentHwController:FLEXIO_0
Sent.SentConfigSet.SentControllerConfig.SentHwChannel:CHANNEL_0,CHANNEL_1,CHANNEL_2,CHANNEL_3,CHANNEL_4,CHANNEL_5,CHANNEL_6,CHANNEL_7
Sent.SentConfigSet.SentControllerConfig.SentPinID:PIN_0,PIN_1,PIN_2,PIN_3,PIN_4,PIN_5,PIN_6,PIN_7,PIN_8,PIN_9,PIN_10,PIN_11,PIN_12,PIN_13,PIN_14,PIN_15,PIN_16,PIN_17,PIN_18,PIN_19,PIN_20,PIN_21,PIN_22,PIN_23,PIN_24,PIN_25,PIN_26,PIN_27,PIN_28,PIN_29,PIN_30,PIN_31
Sent.SentHeaderNameFLEXIO:S32K39_FLEXIO
Sent.SentMulticoreSupport:TRUE
######################  s32k396_mapbga289 Sent module: END  ##########################################  Uart_s32k396_mapbga289 Uart module  ##############################
#
# Uart.UartGlobalConfig.UartChannel : Total Number of LPUART channels and FLEXIO channels
# Uart.UartGlobalConfig.UartLpuartChannel : Total Number of LPUART channels
# Uart.UartGlobalConfig.UartFlexioChannel : Total Number of FLEXIO channels
# Uart.UartGlobalConfig.UartChannel.LpuartHWChannelList : List of LPUART channels
# Uart.UartGlobalConfig.UartChannel.FlexioHWChannelList : List of FLEXIO channels
#
#
################################################################################

Uart.UartGlobalConfig.UartChannel: 13
Uart.UartGlobalConfig.UartLpuartChannel:5
Uart.UartGlobalConfig.UartFlexioChannel:8
Uart.UartGlobalConfig.UartMultiCoreSupport:TRUE
Uart.UartGlobalConfig.UartChannel.LpuartHWChannelList:LPUART_0,LPUART_1,LPUART_2,LPUART_3,LPUART_MSC
Uart.UartGlobalConfig.UartChannel.FlexioHWChannelList:FLEXIO_0,FLEXIO_1,FLEXIO_2,FLEXIO_3,FLEXIO_4,FLEXIO_5,FLEXIO_6,FLEXIO_7

######################  Uart_s32k396_mapbga289 Uart module: END  ####################################################################################################
#################    CRC MODULE - Crc_s32k396_mapbga289 ####################
############################################################################

# Hardware support
Crc.Hardware.UserModeSupport                : true
Crc.Hardware.NumOfCoreSupport               : 3
Crc.Hardware.Instances.List                 : CRC_HW_INSTANCE_0
Crc.Hardware.Channels.List                  : CRC_HW_CHANNEL_0
Crc.Hardware.Dma.ChannelDefault             : DMA_LOGIC_CH_0

Crc.Hardware.IsAvailable                    : true
Crc.Hardware.Protocol.IsAvailable           : false
Crc.Hardware.Width.IsAvailable              : true
Crc.Hardware.Polynom.IsAvailable            : true
Crc.Hardware.InitialSeedValue.IsAvailable   : true
Crc.Hardware.Write.BitSwap.IsAvailable      : true
Crc.Hardware.Write.ByteSwap.IsAvailable     : true
Crc.Hardware.Read.BitSwap.IsAvailable       : true
Crc.Hardware.Read.ByteSwap.IsAvailable      : true
Crc.Hardware.InverseBit.IsAvailable         : true

Crc.Hardware.Support64HardwareCalculation   : false
Crc.Hardware.WriteBitSwapInverted           : false

# ---------------------------------------------------------------------------------------
# Autosar support
Crc.AutosarType.List                        : NON_AUTOSAR, AUTOSAR_CRC_8, AUTOSAR_CRC_8H2F, AUTOSAR_CRC_16, AUTOSAR_CRC_16ARC, AUTOSAR_CRC_32, AUTOSAR_CRC_32P4, AUTOSAR_CRC_64
# Calculation support
Crc.CalculationType.List                    : CRC_IP_TABLE_CALCULATION, CRC_IP_HARDWARE_CALCULATION, CRC_IP_RUNTIME_CALCULATION

# ---------------------------------------------------------------------------------------
# AUTOSAR Calculation Types support
Crc.Autosar.Crc8Mode.List                   : CRC_8_TABLE, CRC_8_HARDWARE, CRC_8_RUNTIME
Crc.Autosar.Crc8H2FMode.List                : CRC_8H2F_TABLE, CRC_8H2F_HARDWARE, CRC_8H2F_RUNTIME
Crc.Autosar.Crc16Mode.List                  : CRC_16_TABLE, CRC_16_HARDWARE, CRC_16_RUNTIME
Crc.Autosar.Crc16ARCMode.List               : CRC_16ARC_TABLE, CRC_16ARC_HARDWARE, CRC_16ARC_RUNTIME
Crc.Autosar.Crc32Mode.List                  : CRC_32_TABLE, CRC_32_HARDWARE, CRC_32_RUNTIME
Crc.Autosar.Crc32P4Mode.List                : CRC_32P4_TABLE, CRC_32P4_HARDWARE, CRC_32P4_RUNTIME
Crc.Autosar.Crc64Mode.List                  : CRC_64_TABLE, CRC_64_HARDWARE, CRC_64_RUNTIME

# ---------------------------------------------------------------------------------------
# Protocols Types support
Crc.Protocols.AllTypes.List                 : CRC_PROTOCOL_8BIT_SAE_J1850, CRC_PROTOCOL_8BIT_H2F, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA, CRC_PROTOCOL_8BIT_CUSTOM, CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_64BIT_CUSTOM
Crc.Protocols.AutosarSupport.List           : CRC_PROTOCOL_8BIT_SAE_J1850, CRC_PROTOCOL_8BIT_H2F, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA
Crc.Protocols.HardwareSupport.List          : CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4
Crc.Protocols.SwapBitByte.List              : CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA
Crc.Protocols.CustomConfig.List             : CRC_PROTOCOL_8BIT_CUSTOM, CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_64BIT_CUSTOM

##################  CRC MODULE: END  ##################
######################## Crypto_s32k396_mapbga289  Crypto module ####################################
#
# Crypto.MuInstances.List                          : List of MU instances on the current platform subderivative.
# Crypto.TcmSupport                                : Support for TCM (only for Cortex M7 cores)
#   Crypto.ItcmAddrStart                           : ITCM Start Address
#   Crypto.ItcmAddrEnd                             : ITCM End Address
#   Crypto.ItcmAddrOffset.List                     : List of address offsets for ITCM Backdoor depending on core
#   Crypto.DtcmAddrStart                           : DTCM Start Address
#   Crypto.DtcmAddrEnd                             : DTCM End Address
#   Crypto.DtcmAddrOffset.List                     : List of address offsets for DTCM Backdoor depending on core
# Crypto.HseKeyMask.List                           : List of mask values defining HSE key permission flags.
# Crypto.HseFwTypes.List                           : List of HSE Firmware Types the Crypto driver can run on.
# Crypto.SupportedPrimitives.<HSE FW TYPE>.List    : List of primitives supported by the Crypto driver.
# Crypto.Multicore                                 : Support for multicore.
# Crypto.HseSptShe.<HSE FW TYPE>                   : Support for SHE specification.
# Crypto.HseSptMP.<HSE FW TYPE>                    : Support for Miyaguchi-Preneel compression function (SHE spec support).
# Crypto.HseSptAes.<HSE FW TYPE>                   : Support for AES. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptAesKeys.<HSE FW TYPE>             : Support for AES keys in HSE key catalogs.
#   Crypto.HseSptAesCbc.<HSE FW TYPE>              : Support for AES CBC cipher mode.
#   Crypto.HseSptAesCfb.<HSE FW TYPE>              : Support for AES CFB cipher mode.
#   Crypto.HseSptAesCtr.<HSE FW TYPE>              : Support for AES CTR cipher mode.
#   Crypto.HseSptAesEcb.<HSE FW TYPE>              : Support for AES ECB cipher mode.
#   Crypto.HseSptAesOfb.<HSE FW TYPE>              : Support for AES OFB cipher mode.
# Crypto.HseSptXtsAes.<HSE FW TYPE>                : Support for XTS AES.
# Crypto.HseSptTdes.<HSE FW TYPE>                  : Support for TDES_(128, 192)_(ECB, CBC, CFB, OFB) as defined  in NIST SP 800-67 rev1.
# Crypto.HseSptAead.<HSE FW TYPE>                  : Support for AEAD AES GCM.
#   Crypto.HseSptAeadCcm.<HSE FW TYPE>             : Support for AEAD CCM Authenticated cipher mode.
#   Crypto.HseSptAeadGcm.<HSE FW TYPE>             : Support for AEAD GCM Authenticated cipher mode.
# Crypto.HseSptChacha.<HSE FW TYPE>                : Support for CHACHA symmetric cipher.
# Crypto.HseSptMac.<HSE FW TYPE>                   : Support for MAC. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptCmac.<HSE FW TYPE>                : Support for AES CMAC as defined in NIST SP 800-38B.
#   Crypto.HseSptFastCmac.<HSE FW TYPE>            : Support for AES fast CMAC (optimized).
#   Crypto.HseSptHmac.<HSE FW TYPE>                : Support for HMAC_SHA1 and HMAC_SHA2_(224, 256, 384, 512) as defined in FIPS PUB 198-1 and SP 800-107.
#   Crypto.HseSptGmac.<HSE FW TYPE>                : Support for AES GMAC as defined  in NIST SP 800-38D.
#   Crypto.HseSptXCbcmac.<HSE FW TYPE>             : Support for AES XCBC_MAC_96 as defined  in RFC-3566.
# Crypto.HseSptHash.<HSE FW TYPE>                  : Support for HASH. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptMd5.<HSE FW TYPE>                 : Support for MD5 as defined  in IETF RFC-1321.
#   Crypto.HseSptSha1.<HSE FW TYPE>                : Support for SHA-1 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_224.<HSE FW TYPE>            : Support for SHA2_224 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_256.<HSE FW TYPE>            : Support for SHA2_256 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_384.<HSE FW TYPE>            : Support for SHA2_384 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_512.<HSE FW TYPE>            : Support for SHA2_512 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_512_224.<HSE FW TYPE>        : Support for SHA2_512_224 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha2_512_256.<HSE FW TYPE>        : Support for SHA2_512_256 as defined in FIPS PUB 180-4.
#   Crypto.HseSptSha3.<HSE FW TYPE>                : Support for SHA3_(224, 256, 384, 512) as defined  in FIPS PUB 202.
#   Crypto.HseSptShake.<HSE FW TYPE>               : Support for SHAKE hash.
#   Crypto.HseSptRipemd.<HSE FW TYPE>              : Support for RIPEMD hash.
#   Crypto.HseSptBlake.<HSE FW TYPE>               : Support for BLAKE hash.
#   Crypto.HseSptSiphash.<HSE FW TYPE>             : Support for SIPHASH hash.
# Crypto.HseSptRsa.<HSE FW TYPE>                   : Support for RSA. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptRsaesNoPadding.<HSE FW TYPE>      : RSA modular exponentiation operations( RSAEP and RSADP).
#   Crypto.HseSptRsaesOaep.<HSE FW TYPE>           : Support for RSAES_OAEP as defined by RFC-8017.
#   Crypto.HseSptRsaesPkcs1V15.<HSE FW TYPE>       : Support for RSAES_PKCS1_V15 as defined  by PKCS#1 v2.2.
#   Crypto.HseSptRsassaPss.<HSE FW TYPE>           : Support for RSASSA_PSS as defined  by FIPS 186-4.
#   Crypto.HseSptRsassaPkcs1V15.<HSE FW TYPE>      : Support for RSA key-pair generation.
# Crypto.HseSptEcc.<HSE FW TYPE>                   : Support for ECC. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptEddsa.<HSE FW TYPE>               : Twisted Edwards EDDSA (e.g. ED25519) support.
#   Crypto.HseSptEcdsa.<HSE FW TYPE>               : Support for ECDSA.
#   Crypto.HseNumOfUserEccCurves.<HSE FW TYPE>     : The number of ECC curves the user can load into the HSE.
#   Crypto.HseSptEcSecSecp256R1.<HSE FW TYPE>      : Support Ecc SECP p256r1.
#   Crypto.HseSptEcSecSecp384R1.<HSE FW TYPE>      : Support Ecc SECP p384r1.
#   Crypto.HseSptEcSecSecp521R1.<HSE FW TYPE>      : Support Ecc SECP p521r1.
#   Crypto.HseSptEcBrainpoolP256R1.<HSE FW TYPE>   : Support Ecc BrainPool p256r1.
#   Crypto.HseSptEcBrainpoolP320R1.<HSE FW TYPE>   : Support Ecc BrainPool p320r1.
#   Crypto.HseSptEcBrainpoolP384R1.<HSE FW TYPE>   : Support Ecc BrainPool p384r1.
#   Crypto.HseSptEcBrainpoolP512R1.<HSE FW TYPE>   : Support Ecc BrainPool p521r1.
#   Crypto.HseSptEc25519Ed25519.<HSE FW TYPE>      : Twisted Edwards ED25519 curve support (used with EDDSA).
#   Crypto.HseSptEc25519Curve25519.<HSE FW TYPE>   : Montgomery X25519 curve support (used with MONTDH).
#   Crypto.HseSptEc448Ed448.<HSE FW TYPE>          : Twisted Edwards ED448 curve support (used with EDDSA).
#   Crypto.HseSptEc448Curve448.<HSE FW TYPE>       : Montgomery X448 curve support (used with MONTDH).
#   Crypto.HseSptEcies.<HSE FW TYPE>               : Support for ECIES asymmetric cipher.
# Crypto.HseSptKeyImport.<HSE FW TYPE>             : Support for Import Key service. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptSheKeyImport.<HSE FW TYPE>        : Support for importing SHE keys
#   Crypto.HseSptSymKeyImport.<HSE FW TYPE>        : Support for importing symmetric keys
#   Crypto.HseSptRsaKeyImport.<HSE FW TYPE>        : Support for importing RSA keys
#   Crypto.HseSptEccKeyImport.<HSE FW TYPE>        : Support for importing ECC keys
#   Crypto.HseSptEncAuthKeyImport.<HSE FW TYPE>    : Support for importing keys encrypted and/or authenticated
# Crypto.HseSptKeyExport.<HSE FW TYPE>             : Support for Export Key service. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptSheKeyExport.<HSE FW TYPE>        : Support for exporting SHE keys
#   Crypto.HseSptSymKeyExport.<HSE FW TYPE>        : Support for exporting symmetric keys
#   Crypto.HseSptRsaKeyExport.<HSE FW TYPE>        : Support for exporting RSA keys
#   Crypto.HseSptEccKeyExport.<HSE FW TYPE>        : Support for exporting ECC keys
#   Crypto.HseSptEncAuthKeyExport.<HSE FW TYPE>    : Support for exporting keys encrypted and/or authenticated
# Crypto.HseSptFormatKeyCatalogs.<HSE FW TYPE>     : Support Format Key Catalogs service.
# Crypto.HseSptGetKeyInfo.<HSE FW TYPE>            : Support Get Key Info service.
# Crypto.HseSptKeyGenerate.<HSE FW TYPE>           : Support for key generation. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptSymRndKeyGen.<HSE FW TYPE>        : Support for symmetric random key generation.
#   Crypto.HseSptRsaKeyPairGen.<HSE FW TYPE>       : Support for RSA key-pair generation.
#   Crypto.HseSptEccKeyPairGen.<HSE FW TYPE>       : Support for ECC key-pair generation.
#   Crypto.HseSptClassicDHKeyPairGen.<HSE FW TYPE> : Support for Classic DH key-pair generation.
# Crypto.HseSptKeyDerive.<HSE FW TYPE>             : Support for key derivation. Set to STD_ON if at least one of the child attributes below is set to STD_ON.
#   Crypto.HseSptKDFAnsX963.<HSE FW TYPE>          : Support for KDF as defined  by ANS X9.63.
#   Crypto.HseSptPBKDF2.<HSE FW TYPE>              : Support for PBKDF2 as defined as defined  by PKCS#5 v2.1 and RFC-8018.
#   Crypto.HseSptKdfTls12Prf.<HSE FW TYPE>         : KDF Support for TLS 1.2 as defined  by RFC-5246.
# Crypto.HseSptComputeDH.<HSE FW TYPE>             : Diffie-Hellman (DH) Compute Key (shared secret).
# Crypto.SptCertificates.<HSE FW TYPE>             : Support in Crypto driver for working with certificates
# Crypto.HseAesBlockModeMask.<HSE FW TYPE>         : Support for Cipher modes flags for AES keys.
# Crypto.HseEccKeyFormat.<HSE FW TYPE>             : Support for HSE ECC key format.
# Crypto.HseEccCompressedFormat.<HSE FW TYPE>      : Support for HSE ECC compressed key format.
# Crypto.HseMaxNumOfKeyGroups.<HSE FW TYPE>        : The maximum number of key groups that can be defined in both NVM and RAM key catalog.
# Crypto.HseMaxNvmStoreSize.<HSE FW TYPE>          : NVM key store size (in bytes).
# Crypto.HseMaxRamStoreSize.<HSE FW TYPE>          : RAM key store size (in bytes).
# Crypto.HseMaxRamKeys.<HSE FW TYPE>               : Maximum number of keys in RAM keystore.
# Crypto.HseMaxNvmSymKeys.<HSE FW TYPE>            : Maximum number of symmetric keys in NVM store.
# Crypto.HseMaxNvmAsymKeys.<HSE FW TYPE>           : Maximum number of asymmetric keys in NVM store.
# Crypto.HseTdesKeyBitsLen.<HSE FW TYPE>           : TDES key bit length.
# Crypto.HseMaxSharedSecretBitsLen.<HSE FW TYPE>   : Max shared secret bit length.
# Crypto.HseMaxHmacKeyBitsLen.<HSE FW TYPE>        : Max HMAC key bit length.
# Crypto.HseMinEccKeyBitsLen.<HSE FW TYPE>         : Min ECC key bit length.
# Crypto.HseMaxEccKeyBitsLen.<HSE FW TYPE>         : Max ECC key bit length.
# Crypto.HseMinRsaKeyBitsLen.<HSE FW TYPE>         : Min RSA key bit length.
# Crypto.HseMaxRsaKeyBitsLen.<HSE FW TYPE>         : Max RSA key bit length.
# Crypto.HseMaxRsaPubExpSize.<HSE FW TYPE>         : Max RSA public exponent size (in bytes).
# Crypto.HseMinClassicDhBitsLen.<HSE FW TYPE>      : Min Classic DH key bit length.
# Crypto.HseMaxClassicDhBitsLen.<HSE FW TYPE>      : Max Classic DH key bit length.
###############################################################################################

Crypto.MuInstances.List                     : MU_0,MU_1
Crypto.TcmSupport                           : STD_ON
    Crypto.ItcmAddrStart                    : 0x00000000
    Crypto.ItcmAddrEnd                      : 0x0000FFFF
    Crypto.ItcmAddrOffset.List              : 0x11000000,0x11400000,0x11800000,0x00
    Crypto.DtcmAddrStart                    : 0x20000000
    Crypto.DtcmAddrEnd                      : 0x2001FFFF
    Crypto.DtcmAddrOffset.List              : 0x01000000,0x01400000,0x01800000,0x00
Crypto.HseKeyMask.List                        : USAGE_ENCRYPT,USAGE_DECRYPT,USAGE_SIGN,USAGE_VERIFY,USAGE_EXCHANGE,USAGE_DERIVE,USAGE_KEY_PROVISION,USAGE_AUTHORIZATION,ACCESS_WRITE_PROT,ACCESS_DEBUG_PROT,ACCESS_EXPORTABLE,USAGE_XTS_TWEAK,USAGE_OTFAD_DECRYPT
Crypto.HseFwTypes.List                        : STANDARD
Crypto.SupportedPrimitives.STANDARD.List      : HASH_SHA1_NOT_SET_NOT_SET,HASH_SHA2_224_NOT_SET_NOT_SET,HASH_SHA2_256_NOT_SET_NOT_SET,HASH_SHA2_384_NOT_SET_NOT_SET,HASH_SHA2_512_NOT_SET_NOT_SET,HASH_SHA2_512_224_NOT_SET_NOT_SET,HASH_SHA2_512_256_NOT_SET_NOT_SET,MAC_GENERATE_AES_CMAC_NOT_SET,MAC_GENERATE_AES_CUSTOM_FAST_CMAC_NOT_SET,MAC_GENERATE_AES_GMAC_NOT_SET,MAC_GENERATE_SHA1_HMAC_NOT_SET,MAC_GENERATE_SHA2_224_HMAC_NOT_SET,MAC_GENERATE_SHA2_256_HMAC_NOT_SET,MAC_GENERATE_SHA2_384_HMAC_NOT_SET,MAC_GENERATE_SHA2_512_HMAC_NOT_SET,MAC_GENERATE_SHA2_512_224_HMAC_NOT_SET,MAC_GENERATE_SHA2_512_256_HMAC_NOT_SET,MAC_GENERATE_AES_CBC_NOT_SET,MAC_VERIFY_AES_CMAC_NOT_SET,MAC_VERIFY_AES_CUSTOM_FAST_CMAC_NOT_SET,MAC_VERIFY_AES_GMAC_NOT_SET,MAC_VERIFY_SHA1_HMAC_NOT_SET,MAC_VERIFY_SHA2_224_HMAC_NOT_SET,MAC_VERIFY_SHA2_256_HMAC_NOT_SET,MAC_VERIFY_SHA2_384_HMAC_NOT_SET,MAC_VERIFY_SHA2_512_HMAC_NOT_SET,MAC_VERIFY_SHA2_512_224_HMAC_NOT_SET,MAC_VERIFY_SHA2_512_256_HMAC_NOT_SET,MAC_VERIFY_AES_CBC_NOT_SET,ENCRYPT_AES_CBC_NOT_SET,ENCRYPT_AES_CFB_NOT_SET,ENCRYPT_AES_CTR_NOT_SET,ENCRYPT_AES_ECB_NOT_SET,ENCRYPT_AES_OFB_NOT_SET,ENCRYPT_RSA_RSAES_OAEP_SHA1,ENCRYPT_RSA_RSAES_OAEP_SHA2_224,ENCRYPT_RSA_RSAES_OAEP_SHA2_256,ENCRYPT_RSA_RSAES_OAEP_SHA2_384,ENCRYPT_RSA_RSAES_OAEP_SHA2_512,ENCRYPT_RSA_RSAES_OAEP_SHA2_512_224,ENCRYPT_RSA_RSAES_OAEP_SHA2_512_256,ENCRYPT_RSA_RSAES_PKCS1_v1_5_NOT_SET,DECRYPT_AES_CBC_NOT_SET,DECRYPT_AES_CFB_NOT_SET,DECRYPT_AES_CTR_NOT_SET,DECRYPT_AES_ECB_NOT_SET,DECRYPT_AES_OFB_NOT_SET,DECRYPT_RSA_RSAES_OAEP_SHA1,DECRYPT_RSA_RSAES_OAEP_SHA2_224,DECRYPT_RSA_RSAES_OAEP_SHA2_256,DECRYPT_RSA_RSAES_OAEP_SHA2_384,DECRYPT_RSA_RSAES_OAEP_SHA2_512,DECRYPT_RSA_RSAES_OAEP_SHA2_512_224,DECRYPT_RSA_RSAES_OAEP_SHA2_512_256,DECRYPT_RSA_RSAES_PKCS1_v1_5_NOT_SET,AEAD_ENCRYPT_AES_GCM_NOT_SET,AEAD_DECRYPT_AES_GCM_NOT_SET,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA1,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_224,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_256,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_384,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_512,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_512_224,SIGNATURE_GENERATE_ECCNIST_NOT_SET_SHA2_512_256,SIGNATURE_GENERATE_ED25519_NOT_SET_NOT_SET,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA1,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_224,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_256,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_384,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_512,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_512_224,SIGNATURE_GENERATE_RSA_RSASSA_PKCS1_v1_5_SHA2_512_256,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA1,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_224,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_256,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_384,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_512,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_512_224,SIGNATURE_GENERATE_RSA_RSASSA_PSS_SHA2_512_256,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA1,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_224,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_256,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_384,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_512,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_512_224,SIGNATURE_VERIFY_ECCNIST_NOT_SET_SHA2_512_256,SIGNATURE_VERIFY_ED25519_NOT_SET_NOT_SET,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA1,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_224,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_256,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_384,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_512,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_512_224,SIGNATURE_VERIFY_RSA_RSASSA_PKCS1_v1_5_SHA2_512_256,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA1,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_224,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_256,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_384,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_512,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_512_224,SIGNATURE_VERIFY_RSA_RSASSA_PSS_SHA2_512_256,RANDOM_RNG_CTRDRBG_NOT_SET,RANDOM_RNG_CUSTOM_DRBG_PR_NOT_SET,RANDOM_RNG_CUSTOM_DRBG_RS_NOT_SET
Crypto.Multicore                              : STD_OFF
Crypto.HseSptShe.STANDARD                     : STD_ON
Crypto.HseSptMP.STANDARD                      : STD_ON
Crypto.HseSptAes.STANDARD                     : STD_ON
    Crypto.HseSptAesKeys.STANDARD             : STD_ON
    Crypto.HseSptAesCbc.STANDARD              : STD_ON
    Crypto.HseSptAesCfb.STANDARD              : STD_ON
    Crypto.HseSptAesCtr.STANDARD              : STD_ON
    Crypto.HseSptAesEcb.STANDARD              : STD_ON
    Crypto.HseSptAesOfb.STANDARD              : STD_ON
Crypto.HseSptXtsAes.STANDARD                  : STD_OFF
Crypto.HseSptTdes.STANDARD                    : STD_OFF
Crypto.HseSptAead.STANDARD                    : STD_ON
    Crypto.HseSptAeadCcm.STANDARD             : STD_ON
    Crypto.HseSptAeadGcm.STANDARD             : STD_ON
Crypto.HseSptChacha.STANDARD                  : STD_OFF
Crypto.HseSptMac.STANDARD                     : STD_ON
    Crypto.HseSptCmac.STANDARD                : STD_ON
    Crypto.HseSptFastCmac.STANDARD            : STD_ON
    Crypto.HseSptHmac.STANDARD                : STD_ON
    Crypto.HseSptGmac.STANDARD                : STD_ON
    Crypto.HseSptXCbcmac.STANDARD             : STD_OFF
Crypto.HseSptHash.STANDARD                    : STD_ON
    Crypto.HseSptMd5.STANDARD                 : STD_OFF
    Crypto.HseSptSha1.STANDARD                : STD_ON
    Crypto.HseSptSha2_224.STANDARD            : STD_ON
    Crypto.HseSptSha2_256.STANDARD            : STD_ON
    Crypto.HseSptSha2_384.STANDARD            : STD_ON
    Crypto.HseSptSha2_512.STANDARD            : STD_ON
    Crypto.HseSptSha2_512_224.STANDARD        : STD_ON
    Crypto.HseSptSha2_512_256.STANDARD        : STD_ON
    Crypto.HseSptSha3.STANDARD                : STD_OFF
    Crypto.HseSptShake.STANDARD               : STD_OFF
    Crypto.HseSptRipemd.STANDARD              : STD_OFF
    Crypto.HseSptBlake.STANDARD               : STD_OFF
    Crypto.HseSptSiphash.STANDARD             : STD_OFF
Crypto.HseSptRsa.STANDARD                     : STD_ON
    Crypto.HseSptRsaesNoPadding.STANDARD      : STD_ON
    Crypto.HseSptRsaesOaep.STANDARD           : STD_ON
    Crypto.HseSptRsaesPkcs1V15.STANDARD       : STD_ON
    Crypto.HseSptRsassaPss.STANDARD           : STD_ON
    Crypto.HseSptRsassaPkcs1V15.STANDARD      : STD_ON
Crypto.HseSptEcc.STANDARD                     : STD_ON
    Crypto.HseSptEddsa.STANDARD               : STD_ON
    Crypto.HseSptEcdsa.STANDARD               : STD_ON
    Crypto.HseNumOfUserEccCurves.STANDARD     : 1
    Crypto.HseSptEcSecSecp256R1.STANDARD      : STD_ON
    Crypto.HseSptEcSecSecp384R1.STANDARD      : STD_ON
    Crypto.HseSptEcSecSecp521R1.STANDARD      : STD_ON
    Crypto.HseSptEcBrainpoolP256R1.STANDARD   : STD_ON
    Crypto.HseSptEcBrainpoolP320R1.STANDARD   : STD_ON
    Crypto.HseSptEcBrainpoolP384R1.STANDARD   : STD_ON
    Crypto.HseSptEcBrainpoolP512R1.STANDARD   : STD_ON
    Crypto.HseSptEc25519Ed25519.STANDARD      : STD_ON
    Crypto.HseSptEc25519Curve25519.STANDARD   : STD_ON
    Crypto.HseSptEc448Ed448.STANDARD          : STD_OFF
    Crypto.HseSptEc448Curve448.STANDARD       : STD_OFF
    Crypto.HseSptEcies.STANDARD               : STD_OFF
Crypto.HseSptKeyImport.STANDARD               : STD_ON
    Crypto.HseSptSheKeyImport.STANDARD        : STD_ON
    Crypto.HseSptSymKeyImport.STANDARD        : STD_ON
    Crypto.HseSptRsaKeyImport.STANDARD        : STD_ON
    Crypto.HseSptEccKeyImport.STANDARD        : STD_ON
    Crypto.HseSptEncAuthKeyImport.STANDARD    : STD_ON
Crypto.HseSptKeyExport.STANDARD               : STD_ON
    Crypto.HseSptSheKeyExport.STANDARD        : STD_ON
    Crypto.HseSptSymKeyExport.STANDARD        : STD_ON
    Crypto.HseSptRsaKeyExport.STANDARD        : STD_ON
    Crypto.HseSptEccKeyExport.STANDARD        : STD_ON
    Crypto.HseSptEncAuthKeyExport.STANDARD    : STD_ON
Crypto.HseSptFormatKeyCatalogs.STANDARD       : STD_ON
Crypto.HseSptGetKeyInfo.STANDARD              : STD_ON
Crypto.HseSptKeyDerive.STANDARD               : STD_ON
    Crypto.HseSptKDFAnsX963.STANDARD          : STD_ON
    Crypto.HseSptPBKDF2.STANDARD              : STD_ON
    Crypto.HseSptKdfTls12Prf.STANDARD         : STD_ON
Crypto.HseSptComputeDH.STANDARD               : STD_ON
Crypto.HseSptKeyGenerate.STANDARD             : STD_ON
    Crypto.HseSptSymRndKeyGen.STANDARD        : STD_ON
    Crypto.HseSptRsaKeyPairGen.STANDARD       : STD_ON
    Crypto.HseSptEccKeyPairGen.STANDARD       : STD_ON
    Crypto.HseSptClassicDHKeyPairGen.STANDARD : STD_OFF
Crypto.SptCertificates.STANDARD               : STD_OFF
Crypto.HseAesBlockModeMask.STANDARD           : STD_ON
Crypto.HseEccKeyFormat.STANDARD               : STD_ON
Crypto.HseEccCompressedFormat.STANDARD        : STD_ON
Crypto.HseMaxNumOfKeyGroups.STANDARD          : 32
Crypto.HseMaxNvmStoreSize.STANDARD            : 7768
Crypto.HseMaxRamStoreSize.STANDARD            : 6144
Crypto.HseMaxRamKeys.STANDARD                 : 10000
Crypto.HseMaxNvmSymKeys.STANDARD              : 10000
Crypto.HseMaxNvmAsymKeys.STANDARD             : 10000
Crypto.HseTdesKeyBitsLen.STANDARD             : 64,128,192
Crypto.HseMaxSharedSecretBitsLen.STANDARD     : 4096
Crypto.HseMaxHmacKeyBitsLen.STANDARD          : 1024
Crypto.HseMinEccKeyBitsLen.STANDARD           : 192
Crypto.HseMaxEccKeyBitsLen.STANDARD           : 521
Crypto.HseMinRsaKeyBitsLen.STANDARD           : 1024
Crypto.HseMaxRsaKeyBitsLen.STANDARD           : 4096
Crypto.HseMaxRsaPubExpSize.STANDARD           : 8
Crypto.HseMinClassicDhBitsLen.STANDARD        : 1024
Crypto.HseMaxClassicDhBitsLen.STANDARD        : 4096

######################## Crypto_s32k396_mapbga289  Crypto module: END  ###############################
#####################  s32k396_mapbga289 I2s module  ##############################
#
# I2s.Sai.NumberOfInstances : Number of Sai instances
# I2s.Sai.Instance0.NumberOfChannels: Number of channels for Sai Instance 0
# I2s.Sai.Instance1.NumberOfChannels: Number of channels for Sai Instance 1
# I2s.Support.Multicore: Support Multicore
# I2s.BitClkSwapSupport: Support Bit Clock Swap feature
# I2s.SaiMasterClkSrc: Master clock source
# I2s.Flexio.Resource.Max: The number of shifter/timer channel
# I2s.Flexio.NumberOfInstances : Number of flexio instances
################################################################################

I2s.Sai.NumberOfInstances: 0
I2s.Sai.Instance0.NumberOfChannels: 0
I2s.Sai.Instance1.NumberOfChannels: 0
I2s.Support.Multicore: 1
I2s.BitClkSwapSupport: false
I2s.SaiMasterClkSrc:UNSUPPORTED
I2s.Flexio.Resource.Max: 8
I2s.Flexio.NumberOfInstances: 1
######################  s32k396_mapbga289 I2s module: END  ########################
######################  Dpga_s32k396_mapbga289  Dpga module  ##########################
# 
# Dpga.DpgaHeaderName                   : Name of header file, NA means Not Available
#
################################################################################

Dpga.DpgaHeaderName        : NA


######################  Dpga_s32k396_mapbga289  Dpga module: END  ##############################################################################################################
########################    ZIPWIRE MODULE - s32k396_289bga #############################
#########################################################################################

# Hardware support
Zipwire.Hardware.LFAST.LCR                      : true

Zipwire.Hardware.UserModeSupport                : true
Zipwire.Hardware.Instances.List                 : ZIPWIRE_LOGIC_INSTANCE_0
Zipwire.Hardware.Channel.List                   : ZIPWIRE_LOGIC_CHANNEL_0, ZIPWIRE_LOGIC_CHANNEL_1, ZIPWIRE_LOGIC_CHANNEL_2, ZIPWIRE_LOGIC_CHANNEL_3
Zipwire.Hardware.StreamChannel                  : ZIPWIRE_LOGIC_CHANNEL_2
Zipwire.Hardware.Dma.DataChannelDefault         : DMA_LOGIC_CH_0
Zipwire.Hardware.Dma.AddressChannelDefault      : DMA_LOGIC_CH_1

Zipwire.Hardware.SeparatedIrqLines              : true
Zipwire.Hardware.OredIrqLines                   : true

##############################    ZIPWIRE MODULE: END     ################################
#####################  GDU driver  ##########################
# Gdu is not supported on this derivative.
#############################################################
Gdu.Divider.List:
Gdu.Voltage.List:
Gdu.Coil.List:
Gdu.DutyCycle.List:
Gdu.Desaturation.Filter.List:
Gdu.Desaturation.Level.List:
Gdu.Charge.Pump.Discharge.List:
Gdu.Iref.Trimming.List:
######################  GDU driver END  #####################
######################  Ae_s32k396_mapbga289  Ae module  ##########################
# 
# Ae.intCountList                   : Number of events faults supported in AE block
# Ae.intList                        : List of events faults supported in AE block
# Ae.intReasonList                  : Position of event or fault resided in AE block
# Ae.HVIInstanceList                : Number of HVI instances
#
################################################################################

Ae.intCountList        :
Ae.intList             :
Ae.intReasonList       :
Ae.HVIInstanceList     :

######################  Ae_s32k396_mapbga289  Ae module: END  ###########################################  CanTrcv_s32k396_mapbga289  CanTrcv module  ##########################
# CanTrcv.WakeUpPatternSupport: Wake Up Pattern support or not.
# CanTrcv.SelectiveWakeSupport: Selective Wake Up support or not (PN wakeup).
# CanTrcv.MultiCoreSuport: Multicore support or not.
# CanTrcv.PORFlagSupport: Power On Reset wakeup support or not.
# CanTrcv.SYSERRFlagSupport: System errors wakeup support or not.
# CanTrcv.MaxBaudrate: Max baudrate supported by the Transceiver.
# CanTrcv.ControlsPowerSupplySupport: Control Power supply of external device or not.
# CanTrcv.AccessType:Access type of the Transceiver(DIO or SPI)
################################################################################
CanTrcv.NumberTrcvSupport:1
CanTrcv.WakeUpPatternSupport:STD_ON
CanTrcv.SelectiveWakeSupport:STD_OFF
CanTrcv.MultiCoreSuport:STD_OFF
CanTrcv.PORFlagSupport:STD_OFF
CanTrcv.SYSERRFlagSupport:STD_OFF
CanTrcv.MaxBaudrate:5000
CanTrcv.ControlsPowerSupplySupport:STD_OFF
CanTrcv.AccessType:SPI
######################  CanTrcv_s32k396_mapbga289  CanTrcv module: END  #####################
#####################  LinTrcv_s32k311_lqfp48 Lin module  ########################
#
# LinTrcv.LinTrcvChannel : Total Number of LINTRCV Channels
# LinTrcv.LinTrcvChannel.LinTrcvAePhyChannels.List : List of LINTRCV channels
# LinTrcv.LinTrcvMulticoreSupport: Multicore support
#
################################################################################

LinTrcv.LinTrcvChannel:
LinTrcv.LinTrcvChannel.LinTrcvAePhyChannels.List:
LinTrcv.LinTrcvMulticoreSupport:

######################  LinTrcv_s32k311_lqfp48 Lin module: END  ########################
###################### s32k396_map289bga Mem_InFls module ###########################

Mem.InFls.Header          : S32K39
Mem.InFls.HwUnit          : C40
Mem.InFls.WriteSize       : 128

# Maximum index of each type of sector, used to check constraints
# 6M   Program flash (Sector Size : 8k) => number of sectors = 6M/8k   = 768 sector.
# 128k Data flash    (Sector Size : 8k) => number of sectors = 128k/8k = 16 sectors.
Mem.InFls.NumberOfSectorCode : 768
Mem.InFls.NumberOfSectorData : 16

# List of available Flash physical sectors
# There are 4 block: Block 0: 2M ; Block 1: 2M ; Block 2: 2M ; Block 3 (Data Flash): 128K
# 1 sector UTest: 8k
Mem.InFls.Sector.Physical.List: 2000_FLS_DATA_ARRAY_0_BLOCK_3_S000,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S001,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S002,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S003,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S004,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S005,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S006,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S007,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S008,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S009,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S010,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S011,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S012,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S013,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S014,\
                                2000_FLS_DATA_ARRAY_0_BLOCK_3_S015,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S000,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S001,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S002,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S003,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S004,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S005,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S006,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S007,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S008,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S009,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S010,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S011,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S012,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S013,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S014,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S015,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S016,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S017,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S018,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S019,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S020,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S021,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S022,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S023,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S024,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S025,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S026,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S027,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S028,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S029,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S030,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S031,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S032,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S033,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S034,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S035,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S036,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S037,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S038,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S039,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S040,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S041,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S042,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S043,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S044,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S045,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S046,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S047,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S048,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S049,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S050,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S051,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S052,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S053,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S054,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S055,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S056,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S057,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S058,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S059,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S060,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S061,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S062,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S063,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S064,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S065,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S066,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S067,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S068,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S069,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S070,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S071,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S072,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S073,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S074,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S075,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S076,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S077,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S078,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S079,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S080,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S081,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S082,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S083,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S084,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S085,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S086,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S087,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S088,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S089,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S090,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S091,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S092,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S093,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S094,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S095,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S096,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S097,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S098,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S099,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S100,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S101,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S102,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S103,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S104,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S105,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S106,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S107,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S108,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S109,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S110,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S111,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S112,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S113,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S114,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S115,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S116,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S117,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S118,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S119,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S120,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S121,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S122,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S123,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S124,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S125,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S126,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S127,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S128,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S129,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S130,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S131,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S132,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S133,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S134,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S135,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S136,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S137,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S138,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S139,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S140,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S141,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S142,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S143,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S144,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S145,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S146,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S147,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S148,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S149,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S150,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S151,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S152,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S153,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S154,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S155,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S156,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S157,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S158,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S159,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S160,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S161,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S162,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S163,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S164,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S165,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S166,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S167,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S168,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S169,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S170,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S171,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S172,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S173,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S174,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S175,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S176,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S177,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S178,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S179,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S180,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S181,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S182,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S183,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S184,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S185,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S186,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S187,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S188,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S189,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S190,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S191,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S192,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S193,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S194,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S195,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S196,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S197,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S198,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S199,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S200,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S201,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S202,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S203,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S204,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S205,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S206,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S207,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S208,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S209,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S210,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S211,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S212,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S213,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S214,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S215,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S216,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S217,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S218,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S219,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S220,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S221,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S222,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S223,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S224,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S225,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S226,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S227,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S228,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S229,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S230,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S231,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S232,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S233,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S234,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S235,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S236,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S237,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S238,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S239,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S240,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S241,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S242,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S243,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S244,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S245,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S246,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S247,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S248,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S249,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S250,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S251,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S252,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S253,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S254,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_0_S255,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S256,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S257,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S258,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S259,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S260,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S261,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S262,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S263,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S264,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S265,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S266,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S267,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S268,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S269,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S270,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S271,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S272,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S273,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S274,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S275,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S276,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S277,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S278,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S279,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S280,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S281,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S282,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S283,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S284,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S285,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S286,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S287,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S288,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S289,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S290,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S291,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S292,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S293,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S294,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S295,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S296,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S297,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S298,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S299,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S300,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S301,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S302,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S303,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S304,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S305,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S306,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S307,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S308,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S309,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S310,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S311,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S312,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S313,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S314,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S315,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S316,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S317,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S318,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S319,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S320,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S321,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S322,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S323,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S324,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S325,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S326,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S327,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S328,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S329,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S330,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S331,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S332,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S333,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S334,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S335,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S336,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S337,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S338,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S339,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S340,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S341,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S342,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S343,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S344,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S345,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S346,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S347,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S348,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S349,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S350,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S351,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S352,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S353,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S354,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S355,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S356,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S357,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S358,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S359,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S360,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S361,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S362,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S363,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S364,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S365,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S366,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S367,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S368,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S369,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S370,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S371,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S372,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S373,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S374,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S375,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S376,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S377,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S378,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S379,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S380,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S381,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S382,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S383,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S384,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S385,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S386,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S387,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S388,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S389,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S390,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S391,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S392,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S393,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S394,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S395,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S396,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S397,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S398,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S399,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S400,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S401,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S402,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S403,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S404,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S405,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S406,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S407,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S408,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S409,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S410,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S411,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S412,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S413,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S414,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S415,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S416,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S417,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S418,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S419,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S420,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S421,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S422,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S423,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S424,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S425,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S426,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S427,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S428,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S429,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S430,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S431,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S432,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S433,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S434,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S435,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S436,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S437,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S438,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S439,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S440,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S441,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S442,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S443,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S444,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S445,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S446,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S447,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S448,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S449,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S450,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S451,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S452,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S453,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S454,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S455,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S456,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S457,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S458,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S459,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S460,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S461,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S462,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S463,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S464,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S465,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S466,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S467,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S468,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S469,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S470,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S471,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S472,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S473,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S474,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S475,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S476,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S477,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S478,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S479,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S480,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S481,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S482,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S483,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S484,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S485,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S486,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S487,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S488,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S489,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S490,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S491,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S492,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S493,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S494,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S495,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S496,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S497,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S498,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S499,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S500,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S501,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S502,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S503,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S504,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S505,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S506,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S507,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S508,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S509,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S510,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_1_S511,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S512,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S513,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S514,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S515,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S516,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S517,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S518,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S519,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S520,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S521,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S522,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S523,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S524,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S525,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S526,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S527,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S528,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S529,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S530,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S531,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S532,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S533,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S534,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S535,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S536,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S537,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S538,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S539,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S540,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S541,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S542,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S543,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S544,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S545,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S546,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S547,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S548,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S549,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S550,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S551,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S552,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S553,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S554,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S555,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S556,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S557,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S558,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S559,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S560,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S561,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S562,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S563,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S564,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S565,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S566,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S567,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S568,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S569,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S570,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S571,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S572,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S573,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S574,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S575,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S576,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S577,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S578,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S579,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S580,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S581,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S582,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S583,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S584,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S585,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S586,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S587,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S588,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S589,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S590,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S591,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S592,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S593,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S594,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S595,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S596,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S597,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S598,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S599,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S600,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S601,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S602,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S603,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S604,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S605,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S606,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S607,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S608,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S609,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S610,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S611,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S612,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S613,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S614,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S615,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S616,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S617,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S618,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S619,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S620,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S621,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S622,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S623,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S624,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S625,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S626,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S627,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S628,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S629,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S630,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S631,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S632,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S633,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S634,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S635,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S636,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S637,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S638,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S639,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S640,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S641,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S642,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S643,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S644,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S645,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S646,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S647,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S648,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S649,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S650,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S651,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S652,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S653,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S654,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S655,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S656,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S657,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S658,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S659,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S660,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S661,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S662,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S663,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S664,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S665,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S666,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S667,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S668,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S669,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S670,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S671,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S672,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S673,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S674,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S675,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S676,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S677,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S678,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S679,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S680,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S681,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S682,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S683,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S684,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S685,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S686,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S687,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S688,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S689,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S690,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S691,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S692,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S693,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S694,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S695,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S696,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S697,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S698,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S699,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S700,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S701,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S702,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S703,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S704,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S705,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S706,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S707,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S708,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S709,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S710,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S711,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S712,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S713,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S714,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S715,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S716,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S717,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S718,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S719,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S720,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S721,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S722,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S723,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S724,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S725,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S726,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S727,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S728,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S729,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S730,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S731,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S732,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S733,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S734,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S735,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S736,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S737,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S738,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S739,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S740,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S741,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S742,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S743,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S744,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S745,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S746,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S747,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S748,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S749,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S750,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S751,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S752,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S753,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S754,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S755,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S756,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S757,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S758,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S759,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S760,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S761,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S762,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S763,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S764,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S765,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S766,\
                                2000_FLS_CODE_ARRAY_0_BLOCK_2_S767,\
                                2000_FLS_UTEST_ARRAY_0_S000

# int_sram_fls_rsv from linker file
Mem.InFls.LoadAcErase.Default : 0x2042DF00
Mem.InFls.LoadAcWrite.Default : 0x2042DF00

Mem.InFls.DataFlashExists  : true
Mem.InFls.ECCSyndrome      : 0x00008200
Mem.InFls.ECCSyndromeCache : 0x00008200

# Mem.InFls.UserModeSupport : Parameter to determine platform support run FLS driver in User Mode or not
#       - true  : Support running FLS driver in User Mode
#       - false : Not support running FLS driver in User Mode
#
Mem.InFls.UserModeSupport : true

# This parameter to check the availability of the register protection in user mode (FLS_FLASH_REG_PROT_AVAILABLE)
Mem.InFls.C55fmcOrC40asfRegisterProtectionAvailable : true
Mem.InFls.SupportSynchronizeCacheFeature            : true
Mem.InFls.SupportMultiCoreFeature                   : true
Mem.InFls.SupportInterrupts                         : false

# Returns all the sector information which are configured (sectorStartAddressPtr, AddrSpaceBloSelValue ...).
Mem.InFls.C40asfPhysicalSectorAvailable : true

# Internal flash memory characteristics
Mem.InFls.PFlashBaseAddr : 0x00400000
Mem.InFls.DFlashBaseAddr : 0x10000000


# Program Flash total size is 6M (Block0 + Block1 + Block2)
Mem.InFls.PFlashSize : 0x600000

# Data Flash total size is 128Kb (Block3)
Mem.InFls.DFlashSize : 0x20000

# Program Sector Size is 8KB
Mem.InFls.PFlashSectorSize : 0x2000

# Data Sector Size is 8KB
Mem.InFls.DFlashSectorSize : 0x2000

# Code block size (flash read partition size) is 2M
Mem.InFls.BlockSize : 0x200000

# Number Of Sector Per Block = BlockSize/SectorSize = 2M/8k = 256 (Sector)
Mem.InFls.NumOfSectorPerBlock : 256

# SuperSectorPerBlock
#   - Super Sector Size is always 64 KB
#   - For 256 KB blocks, this register is not applicable.
#   - For 512 KB blocks, the first half of the block (256KB) is protected with super sector granularity.
#   - For 1 MB blocks, the first 768 KB is protected with super sector granularity.
#   - For 2 MB blocks, the first 1792 KB is protected with super sector granularity.
#   => BlockSize = 2M => SuperSectorPerBlock = 1792k/64k = 28 (Sector)
Mem.InFls.NumOfSuperSectorPerBlock : 28


# Code & Data & UTest addresses:
Mem.InFls.Code.Block0.Base  : 0x00400000
Mem.InFls.Code.Block0.End   : 0x005FFFFF

Mem.InFls.Code.Block1.Base  : 0x00600000
Mem.InFls.Code.Block1.End   : 0x007FFFFF

Mem.InFls.Code.Block2.Base  : 0x00800000
Mem.InFls.Code.Block2.End   : 0x009FFFFF

Mem.InFls.Data.Block0.Base  : 0x10000000
Mem.InFls.Data.Block0.End   : 0x1001FFFF

Mem.InFls.UTest.Block0.Base : 0x1B000000
Mem.InFls.UTest.Block0.End  : 0x1B001FFF

# Address region number for the main array space
Mem.InFls.Region0.Addr  : FLS_CODE_BLOCK_0_BASE_ADDR
Mem.InFls.Region1.Addr  : FLS_CODE_BLOCK_1_BASE_ADDR
Mem.InFls.Region2.Addr  : FLS_CODE_BLOCK_2_BASE_ADDR
Mem.InFls.Region3.Addr  : FLS_DATA_BLOCK_BASE_ADDR
Mem.InFls.Region4.Addr  : FLS_INVALID_ADDR
Mem.InFls.Region5.Addr  : FLS_INVALID_ADDR

Mem.InFls.SupportBlock4PipeSelect : STD_ON

###################### s32k396_map289bga Mem_InFls module: END  ######################
###################### s32k396_mapbga289 MemAcc module ###########################

# The available hardware resources provided by all Mem drivers
MemAcc.Mem.Hw.Resource.List:        MEMACC_MEM_HW_QSPI_0,\
                                    MEMACC_MEM_HW_INTERNAL

###################### s32k396_mapbga289 MemAcc module: END  ######################
###################### s32k396_mapbga289 Mem_43_Eep module  ##########################
#Mem_43_Eep.External.HwUnit.List: List of hardware unit
#Mem_43_Eep.UsdhcCfg.ackTimeout: List of ack timeout values
#Mem_43_Eep.Sd.PageSize: List of page size selections
#
###############################################################################################
Mem_43_Eep.UsdhcSupport: false

Mem_43_Eep.External.HwUnit.List:MEM_43_EEP_USDHC_0

Mem_43_Eep.Usdhc.Header: S32K358_USDHC.h

Mem_43_Eep.UsdhcCfg.ackTimeout:0,\
                        1,\
                        2,\
                        3,\
                        4,\
                        5,\
                        6,\
                        7,\
                        8,\
                        9,\
                        10,\
                        11,\
                        12,\
                        13,\
                        14,\
                        15

Mem_43_Eep.Sd.PageSize: 4

# Hardware supports HS200, HS400 modes with tuning feature
Mem_43_Eep.HighSpeedTuning.Available: STD_OFF

###################### s32k396_mapbga289 Mem_43_Eep module: END  ########################################### s32k396_mapbga289 Mem_ExFls module ###########################

#
# Mem.ExMem.ExFls.Sector.Physical.List    :list of available Flash physical sectors
#
################################################################################

Mem.ExFls.Sector.Physical.List: 1000_FLS_EXT_SECTOR

#Maximum index of each type of sector, used to check constraints
Mem.ExFls.NumberOfSectorData: 0
Mem.ExFls.NumberOfSectorCode: 0

# Internal Flash does not exist
Mem.ExFls.FlsAcErase.Default: 0x00000000
Mem.ExFls.FlsAcWrite.Default: 0x00000000

Mem.ExFls.DataFlashExists: false
Mem.ExFls.ECCSyndrome: 0
Mem.ExFls.ECCSyndromeCache: 0

#Mem.ExFls.UserModeSupport : Paramater to determine platform support run FLS driver in User Mode or not
#       - true : Support running FLS driver in User Mode
#       - false: Not support running FLS driver in User Mode
#
Mem.ExFls.UserModeSupport: true
Mem.ExFls.SupportSynchronizeCacheFeature: false
Mem.ExFls.SupportMultiCoreFeature: true
Mem.ExFls.FlsUseInterrupts: false

Mem.ExFls.External.Qspi.Header: S32K39_QUADSPI.h

Mem.ExFls.External.Qspi.Available: STD_ON

Mem.ExFls.External.HwUnit.List: QSPI_IP_INSTANCE_0

#List of QSPI hardware instances that support side B
Mem.ExFls.External.HwUnitSupportSideB.List:

# AHB master ID max.
Mem.ExFls.External.Qspi.Ahb.MasterID.Size: 15

# Maximum size of AHB Buffer in bytes of QSPI
Mem.ExFls.External.Qspi.Ahb.Buffer.Size: 1024

# Minimum entries of 4 bytes fill needed to allow Tx operation to start.
Mem.ExFls.External.Qspi.Tx.Buffer.Fill: 1

# Maximum size of TX Buffer in bytes of QSPI
Mem.ExFls.External.Qspi.Tx.Buffer.Size: 1024

# Maximum size of RX Buffer in bytes of QSPI
Mem.ExFls.External.Qspi.Rx.Buffer.Size: 128

# Number of LUT registers that make up a LUT sequence
Mem.ExFls.External.Qspi.LutSequence.Size: 5

# Listed in QuadSPI chapter, each one has a QSPI_BUFxCR register associated. Used to store read data when using AHB read mode.
Mem.ExFls.External.HwUnit.Ahb.Buffers: AHB_BUFFER_0,AHB_BUFFER_1,AHB_BUFFER_2,AHB_BUFFER_3

#The instruction type used to identify the command used by the QSPI IP when sending the command to the memory.
Mem.ExFls.External.LUT.Instruction.List: QSPI_IP_LUT_INSTR_CMD,\
                                          QSPI_IP_LUT_INSTR_ADDR,\
                                          QSPI_IP_LUT_INSTR_DUMMY,\
                                          QSPI_IP_LUT_INSTR_MODE,\
                                          QSPI_IP_LUT_INSTR_MODE2,\
                                          QSPI_IP_LUT_INSTR_MODE4,\
                                          QSPI_IP_LUT_INSTR_READ,\
                                          QSPI_IP_LUT_INSTR_WRITE,\
                                          QSPI_IP_LUT_INSTR_JMP_ON_CS,\
                                          QSPI_IP_LUT_INSTR_ADDR_DDR,\
                                          QSPI_IP_LUT_INSTR_MODE_DDR,\
                                          QSPI_IP_LUT_INSTR_MODE2_DDR,\
                                          QSPI_IP_LUT_INSTR_MODE4_DDR,\
                                          QSPI_IP_LUT_INSTR_READ_DDR,\
                                          QSPI_IP_LUT_INSTR_WRITE_DDR,\
                                          QSPI_IP_LUT_INSTR_DATA_LEARN,\
                                          QSPI_IP_LUT_INSTR_CMD_DDR,\
                                          QSPI_IP_LUT_INSTR_CADDR,\
                                          QSPI_IP_LUT_INSTR_CADDR_DDR,\
										  QSPI_IP_LUT_INSTR_JMP_TO_SEQ, \
                                          QSPI_IP_LUT_INSTR_STOP

# Number of pads/pins used for the current command.
Mem.ExFls.External.LUT.Pad.List:   QSPI_IP_LUT_PADS_1, \
                                    QSPI_IP_LUT_PADS_2, \
                                    QSPI_IP_LUT_PADS_4, \
                                    QSPI_IP_LUT_PADS_8

#
Mem.ExFls.HwUnit.Channel.List:      FLS_CH_QSPI

# The hardware unit read mode: single data rate or double data rate
Mem.ExFls.HwUnit.ReadMode.List:   QSPI_IP_DATA_RATE_SDR,\
                                   QSPI_IP_DATA_RATE_DDR

# If default value is true then it's fixed
Mem.ExFls.HwUnit.DqsMode.Default:   false

# DQS clocks for sampling read data at Flash A QuadSPI port
Mem.ExFls.HwUnit.Sampling.ModeA.List: QSPI_IP_READ_MODE_LOOPBACK, \
                                       QSPI_IP_READ_MODE_EXTERNAL_DQS

# Choose the mode of DLL feature for flash A
Mem.ExFls.HwUnit.Dll.ModeA.List: QSPI_IP_DLL_BYPASSED, \
                                  QSPI_IP_DLL_MANUAL_UPDATE, \
                                  QSPI_IP_DLL_AUTO_UPDATE

Mem.ExFls.Qspi.Channel.List: FLS_CH_EXTERN_QSPI_0_A1,\
                              FLS_CH_EXTERN_QSPI_0_A2,\
                              NOT_QSPI_CHANNEL

# Supports hyperflash
Mem.ExFls.Qspi.Hyperflash.Available: 1

# Supports secure flash protection feature
Mem.ExFls.Qspi.Has.Sfp: 1

# Minimum delay, in CPU cycles, between Tx FIFO reset and Tx FIFO push
Mem.ExFls.Qspi.TxDelay: 0

# Minimum delay, in CPU cycles, after changing the value of the software reset bits
Mem.ExFls.Qspi.SwResetDelay: 21

###################### s32k396_mapbga289 Mem_ExFls module: END  ######################
######################  Ocotp_s32k396_mapbga289  Ocotp module  ##########################
#
# Ocotp.FuseMap    :eFuse map
#
################################################################################

Ocotp.NumberSupportedEFuses:
Ocotp.FuseMap:
Ocotp.Header:

######################  Ocotp_s32k396_mapbga289  Ocotp module: END  #####################