Warning (10268): Verilog HDL information at play_gif2.sv(208): always construct contains both blocking and non-blocking assignments File: D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv Line: 208
Info (10281): Verilog HDL Declaration information at sdram_reader.sv(100): object "retry" differs only in case from object "RETRY" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv Line: 100
Info (10281): Verilog HDL Declaration information at sdram_reader.sv(31): object "read_img_start" differs only in case from object "READ_IMG_START" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv Line: 31
Info (10281): Verilog HDL Declaration information at sdram_reader.sv(37): object "read_done" differs only in case from object "READ_DONE" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv Line: 37
Info (10281): Verilog HDL Declaration information at simple_mlp.sv(29): object "out" differs only in case from object "OUT" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv Line: 29
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 49
Warning (10273): Verilog HDL warning at system_sdram_controller_test_component.v(236): extended using "x" or "z" File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller_test_component.v Line: 236
Warning (10273): Verilog HDL warning at system_sdram_controller_test_component.v(237): extended using "x" or "z" File: D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller_test_component.v Line: 237
