# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../trabajocoche.srcs/sources_1/new/carretera.vhd" \
"../../../../trabajocoche.srcs/sources_1/new/mult_road.vhd" \
"../../../../trabajocoche.srcs/sources_1/new/road_d.vhd" \
"../../../../trabajocoche.srcs/sources_1/new/top_r.vhd" \
"../../../../trabajocoche.srcs/sim_1/new/tb_top_r.vhd" \

# Do not sort compile order
nosort
