Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 30 23:11:56 2025
| Host         : BZA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCPU_TOP_control_sets_placed.rpt
| Design       : SCPU_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           24 |
| No           | No                    | Yes                    |             149 |           44 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              67 |           43 |
| Yes          | No                    | Yes                    |            1306 |          576 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------+------------------+------------------+----------------+--------------+
|  Clk_CPU_BUFG       |                         | U_RF/rstn        |                1 |              1 |         1.00 |
|  u_seg7x16/seg7_clk |                         | U_RF/rstn        |                1 |              3 |         3.00 |
|  Clk_5_reg_n_0_BUFG | p_2_in__0               |                  |                1 |              3 |         3.00 |
|  Clk_5_reg_n_0_BUFG |                         | U_RF/rstn        |                2 |              4 |         2.00 |
|  Clk_5_reg_n_0_BUFG |                         |                  |                4 |              5 |         1.25 |
|  Clk_5_reg_n_0_BUFG | sw_i_IBUF[11]           | U_RF/rstn        |                2 |              5 |         2.50 |
|  Clk_CPU_BUFG       | sw_i_IBUF[0]            | U_RF/rstn        |                2 |              6 |         3.00 |
|  Clk_CPU_BUFG       | WD_tmp_reg[31]_i_2_n_0  | U_RF/rstn        |                3 |              6 |         2.00 |
|  Clk_5_reg_n_0_BUFG | sw_i_IBUF[13]           | U_RF/rstn        |                2 |              9 |         4.50 |
|  Clk_5_reg_n_0_BUFG | alu_disp_data           |                  |               18 |             32 |         1.78 |
|  Clk_5_reg_n_0_BUFG | reg_data                |                  |               24 |             32 |         1.33 |
| ~sw_i_IBUF_BUFG[1]  |                         |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      |                         | U_RF/rstn        |               40 |            141 |         3.53 |
|  Clk_CPU_BUFG       | U_DM/EXTOp[0]           | U_RF/rstn        |              238 |            256 |         1.08 |
|  Clk_CPU_BUFG       | U_RF/rf[31][31]_i_1_n_0 | U_RF/rstn        |              329 |           1024 |         3.11 |
+---------------------+-------------------------+------------------+------------------+----------------+--------------+


