// Seed: 2555808565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout uwire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_15 = 1;
  logic id_16;
  logic \id_17 ;
endmodule
module module_1 #(
    parameter id_4 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  output reg id_1;
  wire [(  1  ) : (  id_4  ==  id_4  )] id_5;
  always @(*) begin : LABEL_0
    #1 id_1 = id_4;
  end
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  ;
  rtran (1, id_3);
endmodule
