#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 17 18:51:21 2025
# Process ID: 23696
# Current directory: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1
# Command line: vivado.exe -log miniRV_SoC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniRV_SoC.tcl
# Log file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/miniRV_SoC.vds
# Journal file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source miniRV_SoC.tcl -notrace
Command: synth_design -top miniRV_SoC -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.578 ; gain = 103.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miniRV_SoC' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-23696-kuudere/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-23696-kuudere/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'NPC' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (3#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v:2]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (4#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/controller.v:5]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/controller.v:5]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (6#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v:5]
INFO: [Synth 8-6157] synthesizing module 'RF' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v:5]
WARNING: [Synth 8-350] instance 'RF_0' of module 'RF' requires 14 connections, but only 13 given [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:165]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (8#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-226] default block is never used [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (10#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (11#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6157] synthesizing module 'data_hazard_detection' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_hazard_detection' (12#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v:2]
INFO: [Synth 8-6157] synthesizing module 'control_hazard_detection' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v:2]
INFO: [Synth 8-6155] done synthesizing module 'control_hazard_detection' (13#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v:2]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (14#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'IROM' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-23696-kuudere/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (15#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-23696-kuudere/realtime/IROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Bridge' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Bridge' (16#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-23696-kuudere/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (17#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/.Xil/Vivado-23696-kuudere/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Digital_LED' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LED.v:5]
INFO: [Synth 8-226] default block is never used [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LED.v:89]
WARNING: [Synth 8-5788] Register DN_data_reg in module Digital_LED is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LED.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Digital_LED' (18#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LED.v:5]
INFO: [Synth 8-6157] synthesizing module 'LED' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LED' (19#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v:1]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Switch.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (20#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Switch.v:5]
INFO: [Synth 8-6157] synthesizing module 'Button' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Button.v:5]
	Parameter DEBOUNCE_CYCLES bound to: 1000000 - type: integer 
	Parameter COUNTER_WIDTH bound to: 20 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WAIT bound to: 2'b01 
	Parameter S_CHECK bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Button' (21#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Button.v:5]
INFO: [Synth 8-6157] synthesizing module 'Timer' [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Timer.v:5]
WARNING: [Synth 8-5788] Register rdata_reg in module Timer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Timer.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (22#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Timer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'miniRV_SoC' (23#1) [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:5]
WARNING: [Synth 8-3331] design Button has unconnected port addr[31]
WARNING: [Synth 8-3331] design Button has unconnected port addr[30]
WARNING: [Synth 8-3331] design Button has unconnected port addr[29]
WARNING: [Synth 8-3331] design Button has unconnected port addr[28]
WARNING: [Synth 8-3331] design Button has unconnected port addr[27]
WARNING: [Synth 8-3331] design Button has unconnected port addr[26]
WARNING: [Synth 8-3331] design Button has unconnected port addr[25]
WARNING: [Synth 8-3331] design Button has unconnected port addr[24]
WARNING: [Synth 8-3331] design Button has unconnected port addr[23]
WARNING: [Synth 8-3331] design Button has unconnected port addr[22]
WARNING: [Synth 8-3331] design Button has unconnected port addr[21]
WARNING: [Synth 8-3331] design Button has unconnected port addr[20]
WARNING: [Synth 8-3331] design Button has unconnected port addr[19]
WARNING: [Synth 8-3331] design Button has unconnected port addr[18]
WARNING: [Synth 8-3331] design Button has unconnected port addr[17]
WARNING: [Synth 8-3331] design Button has unconnected port addr[16]
WARNING: [Synth 8-3331] design Button has unconnected port addr[15]
WARNING: [Synth 8-3331] design Button has unconnected port addr[14]
WARNING: [Synth 8-3331] design Button has unconnected port addr[13]
WARNING: [Synth 8-3331] design Button has unconnected port addr[12]
WARNING: [Synth 8-3331] design Button has unconnected port addr[11]
WARNING: [Synth 8-3331] design Button has unconnected port addr[10]
WARNING: [Synth 8-3331] design Button has unconnected port addr[9]
WARNING: [Synth 8-3331] design Button has unconnected port addr[8]
WARNING: [Synth 8-3331] design Button has unconnected port addr[7]
WARNING: [Synth 8-3331] design Button has unconnected port addr[6]
WARNING: [Synth 8-3331] design Button has unconnected port addr[5]
WARNING: [Synth 8-3331] design Button has unconnected port addr[4]
WARNING: [Synth 8-3331] design Button has unconnected port addr[3]
WARNING: [Synth 8-3331] design Button has unconnected port addr[2]
WARNING: [Synth 8-3331] design Button has unconnected port addr[1]
WARNING: [Synth 8-3331] design Button has unconnected port addr[0]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[31]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[30]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[29]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[28]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[27]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[26]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[25]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[24]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[23]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[22]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[21]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[20]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[19]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[18]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[17]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[16]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[15]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[14]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[13]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[12]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[11]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[10]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[9]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[8]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[7]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[6]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[5]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[4]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[3]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[2]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[1]
WARNING: [Synth 8-3331] design Switch has unconnected port addr[0]
WARNING: [Synth 8-3331] design LED has unconnected port addr[31]
WARNING: [Synth 8-3331] design LED has unconnected port addr[30]
WARNING: [Synth 8-3331] design LED has unconnected port addr[29]
WARNING: [Synth 8-3331] design LED has unconnected port addr[28]
WARNING: [Synth 8-3331] design LED has unconnected port addr[27]
WARNING: [Synth 8-3331] design LED has unconnected port addr[26]
WARNING: [Synth 8-3331] design LED has unconnected port addr[25]
WARNING: [Synth 8-3331] design LED has unconnected port addr[24]
WARNING: [Synth 8-3331] design LED has unconnected port addr[23]
WARNING: [Synth 8-3331] design LED has unconnected port addr[22]
WARNING: [Synth 8-3331] design LED has unconnected port addr[21]
WARNING: [Synth 8-3331] design LED has unconnected port addr[20]
WARNING: [Synth 8-3331] design LED has unconnected port addr[19]
WARNING: [Synth 8-3331] design LED has unconnected port addr[18]
WARNING: [Synth 8-3331] design LED has unconnected port addr[17]
WARNING: [Synth 8-3331] design LED has unconnected port addr[16]
WARNING: [Synth 8-3331] design LED has unconnected port addr[15]
WARNING: [Synth 8-3331] design LED has unconnected port addr[14]
WARNING: [Synth 8-3331] design LED has unconnected port addr[13]
WARNING: [Synth 8-3331] design LED has unconnected port addr[12]
WARNING: [Synth 8-3331] design LED has unconnected port addr[11]
WARNING: [Synth 8-3331] design LED has unconnected port addr[10]
WARNING: [Synth 8-3331] design LED has unconnected port addr[9]
WARNING: [Synth 8-3331] design LED has unconnected port addr[8]
WARNING: [Synth 8-3331] design LED has unconnected port addr[7]
WARNING: [Synth 8-3331] design LED has unconnected port addr[6]
WARNING: [Synth 8-3331] design LED has unconnected port addr[5]
WARNING: [Synth 8-3331] design LED has unconnected port addr[4]
WARNING: [Synth 8-3331] design LED has unconnected port addr[3]
WARNING: [Synth 8-3331] design LED has unconnected port addr[2]
WARNING: [Synth 8-3331] design LED has unconnected port addr[1]
WARNING: [Synth 8-3331] design LED has unconnected port addr[0]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[31]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[30]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[29]
WARNING: [Synth 8-3331] design LED has unconnected port wdata[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 479.719 ; gain = 159.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RF_0:rst to constant 0 [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:165]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 479.719 ; gain = 159.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 479.719 ; gain = 159.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Finished Parsing XDC File [e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Parsing XDC File [e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Finished Parsing XDC File [e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Parsing XDC File [e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Finished Parsing XDC File [e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Parsing XDC File [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_clock.xdc]
Finished Parsing XDC File [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_clock.xdc]
Parsing XDC File [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_SoC.xdc]
Finished Parsing XDC File [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/constrs_1/new/miniRV_SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniRV_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniRV_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 847.293 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 847.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 847.293 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 847.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 847.293 ; gain = 526.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 847.293 ; gain = 526.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Mem_IROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mem_DRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Clkgen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 847.293 ; gain = 526.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst_jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_wsel1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alub_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_re0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rf_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-5545] ROM "access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[4]' in module 'Button'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[3]' in module 'Button'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[2]' in module 'Button'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[1]' in module 'Button'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[0]' in module 'Button'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                  S_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[0]' using encoding 'sequential' in module 'Button'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                  S_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[1]' using encoding 'sequential' in module 'Button'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                  S_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[2]' using encoding 'sequential' in module 'Button'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                  S_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[3]' using encoding 'sequential' in module 'Button'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                  S_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[4]' using encoding 'sequential' in module 'Button'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 847.293 ; gain = 526.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 55    
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 77    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_hazard_detection 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
Module control_hazard_detection 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Bridge 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Digital_LED 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Switch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 25    
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "b_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_typ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Bridge/access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Timer_0/rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[5]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[6]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[7]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[8]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[9]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[10]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[11]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[12]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[13]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[14]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[15]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[16]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[17]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[18]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[19]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[20]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[21]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[22]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[23]' (FDC) to 'Switch_0/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[24]' (FDC) to 'Switch_0/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[24]' (FDC) to 'Switch_0/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[25]' (FDC) to 'Switch_0/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[25]' (FDC) to 'Switch_0/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[26]' (FDC) to 'Switch_0/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[26]' (FDC) to 'Switch_0/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[27]' (FDC) to 'Switch_0/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[27]' (FDC) to 'Switch_0/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[28]' (FDC) to 'Switch_0/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[28]' (FDC) to 'Switch_0/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[29]' (FDC) to 'Switch_0/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[29]' (FDC) to 'Switch_0/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[30]' (FDC) to 'Switch_0/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'Button_0/rdata_reg[30]' (FDC) to 'Switch_0/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'Switch_0/rdata_reg[31]' (FDC) to 'Button_0/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Button_0/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'Core_cpu/U_ID_EX/EX_rf_wsel_reg[2]' (FDC) to 'Core_cpu/U_ID_EX/EX_alub_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'Core_cpu/U_ID_EX/EX_alub_sel_reg[1]' (FDC) to 'Core_cpu/U_ID_EX/EX_alub_sel_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Core_cpu/U_ID_EX/\EX_alub_sel_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Digital_LED_0/cnt_inc_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 847.293 ; gain = 526.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clkgen/clk_out1' to pin 'Clkgen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 847.293 ; gain = 526.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 850.973 ; gain = 530.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Core_cpu/RF_0/rf_reg[0][23] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |IROM          |         1|
|3     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DRAM   |     1|
|2     |IROM   |     1|
|3     |cpuclk |     1|
|4     |BUFG   |     2|
|5     |CARRY4 |    83|
|6     |LUT1   |     1|
|7     |LUT2   |   283|
|8     |LUT3   |   225|
|9     |LUT4   |   183|
|10    |LUT5   |   322|
|11    |LUT6   |  1437|
|12    |MUXF7  |   256|
|13    |FDCE   |   844|
|14    |FDPE   |    12|
|15    |FDRE   |  1088|
|16    |LDC    |     4|
|17    |IBUF   |    31|
|18    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |  4877|
|2     |  Button_0      |Button      |   280|
|3     |  Core_cpu      |myCPU       |  4056|
|4     |    PC_0        |PC          |    75|
|5     |    RF_0        |RF          |  1961|
|6     |    SEX_0       |SEXT        |     2|
|7     |    U_EX_MEM    |EX_MEM      |   410|
|8     |    U_ID_EX     |ID_EX       |  1175|
|9     |    U_IF_ID     |IF_ID       |   232|
|10    |    U_MEM_WB    |MEM_WB      |   201|
|11    |  Digital_LED_0 |Digital_LED |   139|
|12    |  LED_0         |LED         |    24|
|13    |  Switch_0      |Switch      |    24|
|14    |  Timer_0       |Timer       |   214|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 928.012 ; gain = 239.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 928.012 ; gain = 607.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 928.012 ; gain = 619.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/miniRV_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miniRV_SoC_utilization_synth.rpt -pb miniRV_SoC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 18:52:24 2025...
