# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../240525_prj_clock_sv_verification.srcs/sources_1/new/clock.v" \

sv xil_defaultlib  \
"../../../../240525_prj_clock_sv_verification.srcs/sim_1/imports/new/interface.sv" \
"../../../../240525_prj_clock_sv_verification.srcs/sim_1/imports/new/tb_fifo.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
