* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:12:22

* File Generated:     Dec 31 2020 12:30:51

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1036
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1044
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	683
        CARRY Only       	:	3
        LUT with CARRY   	:	52
    LogicCells                  :	1047/1248
    PLBs                        :	138/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1044
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1047/1248
    PLBs                        :	149/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 44.97 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.4 sec.

