#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 09 07:56:21 2016
# Process ID: 7240
# Current directory: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3120 C:\Users\Tim\Google Drive\EECS_645\Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart\Final_Project_MIPS_Single_Cycle_Elvart\07_MIPS_Single_Cycle\vivado_project\vivado_project.xpr
# Log file: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado.log
# Journal file: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 38 [C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_single_cycle_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 07:57:58 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 819.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 3 out of bound 0 to 2
Time: 125 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 820.875 ; gain = 1.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 07:59:41 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 3 out of bound 0 to 2
Time: 125 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 3 out of bound 0 to 2
Time: 125 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:86
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 3 out of bound 0 to 2
Time: 125 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:86
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 3 out of bound 0 to 2
Time: 125 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 08:13:47 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 4 out of bound 0 to 3
Time: 135 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 4 out of bound 0 to 3
Time: 135 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:87
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 4 out of bound 0 to 3
Time: 135 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:87
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 08:26:03 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 5 out of bound 0 to 4
Time: 145 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 5 out of bound 0 to 4
Time: 145 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:88
add_files -norecurse {{C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 908.180 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 09:03:54 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 6 out of bound 0 to 5
Time: 155 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 6 out of bound 0 to 5
Time: 155 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:96
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 09:10:39 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
ERROR: Index 27 out of bound 0 to 26
Time: 1865 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:124
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 09:14:15 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 09:36:39 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run 100 ms
ERROR: Index 46 out of bound 0 to 45
Time: 856725 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:177
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
ERROR: Index 46 out of bound 0 to 45
Time: 856725 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:177
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 09:40:48 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 7 out of bound 0 to 6
Time: 165 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:177
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
ERROR: Index 7 out of bound 0 to 6
Time: 165 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:177
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.020 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 10:11:41 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 10:20:14 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 6 out of bound 0 to 5
Time: 155 ns  Iteration: 2  Process: /mips_single_cycle_tb/uut/instructionMemory/process1
  File: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd

HDL Line: C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:170
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 7 elements ; expected 6 [C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_single_cycle_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 10:22:17 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/lui_shift_left_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lui_shift_left_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f234ae6bf1c490b9a949a77f49b2d8c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture struct of entity xil_defaultlib.ALU_controller [alu_controller_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.DM [dm_default]
Compiling architecture struct of entity xil_defaultlib.First_Shift_Left_2 [first_shift_left_2_default]
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture struct of entity xil_defaultlib.Main_Control_Unit [main_control_unit_default]
Compiling architecture struct of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture struct of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture struct of entity xil_defaultlib.Second_Shift_Left_2 [second_shift_left_2_default]
Compiling architecture struct of entity xil_defaultlib.adder_first [adder_first_default]
Compiling architecture struct of entity xil_defaultlib.adder_second [adder_second_default]
Compiling architecture struct of entity xil_defaultlib.mux_first [mux_first_default]
Compiling architecture struct of entity xil_defaultlib.mux_second [mux_second_default]
Compiling architecture struct of entity xil_defaultlib.lui_shift_left_16 [lui_shift_left_16_default]
Compiling architecture struct of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tim/Google -notrace
couldn't read file "C:/Users/Tim/Google": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 10:28:13 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tim/Google Drive/EECS_645/Final_Project_MIPS_Single_Cycle_Extra_Credit_Elvart/Final_Project_MIPS_Single_Cycle_Elvart/07_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 10:31:02 2016...
