==============================================================
File generated on Thu Apr 25 10:35:40 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:00:38 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:01:22 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:03:38 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:05:34 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:10:19 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:12:55 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:19:32 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:22:10 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:39:50 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:42:10 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:44:13 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 11:46:57 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 12:36:56 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.914 ; gain = 21.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.914 ; gain = 21.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:239).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:294).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:277).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.977 ; gain = 69.387
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.234 ; gain = 103.645
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:319).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:316).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:321).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:315).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:318).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:269) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:235) in function 'video_crop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'int32_to_uint8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'gamma_to_linear' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_video_processor/hls_video_processor.cpp:261) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:278) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:288) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_zero' (hls_video_processor/hls_video_processor.cpp:297) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:318) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:319) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:315) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:316) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:321) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:318) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:319) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:316) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:321) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 7 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'video_crop'
	 'gamma_to_linear'
	 'video_scale'
	 'int32_to_uint8'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 249.770 ; gain = 166.180
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 324.660 ; gain = 241.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.961 seconds; current allocated memory: 266.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 266.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 267.046 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 267.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 267.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 267.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 267.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 268.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
WARNING: [SCHED 204-68] The II Violation in module 'video_scale': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (hls_video_processor/hls_video_processor.cpp:280) of variable 'tmp_1', hls_video_processor/hls_video_processor.cpp:280 on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 and 'load' operation ('sums_val_0_load', hls_video_processor/hls_video_processor.cpp:280) on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257.
WARNING: [SCHED 204-68] The II Violation in module 'video_scale': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (hls_video_processor/hls_video_processor.cpp:299) of constant 0 on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 and 'load' operation ('sums_val_0_load', hls_video_processor/hls_video_processor.cpp:280) on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('tmp_15_2') to 'store' operation of variable 'tmp_15_2' on array 'sums.val[2]' (combination delay: 5.806 ns) to honor II or Latency constraint in region 'loop_width'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 6.6ns, clock uncertainty: 0.825ns, effective delay budget: 5.775ns).
WARNING: [SCHED 204-21] The critical path in module 'video_scale' consists of the following:
	'load' operation ('sums_val_0_load', hls_video_processor/hls_video_processor.cpp:280) on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 [66]  (3.25 ns)
	'add' operation ('tmp_1', hls_video_processor/hls_video_processor.cpp:280) [67]  (2.55 ns)
	'store' operation (hls_video_processor/hls_video_processor.cpp:280) of variable 'tmp_1', hls_video_processor/hls_video_processor.cpp:280 on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 [68]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 268.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 268.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 268.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 268.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 269.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 269.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 269.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 269.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 270.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 271.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_crop'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 271.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gamma_to_linear_lut_srgb_decode' to 'gamma_to_linear_lbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'gamma_to_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 271.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 272.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int32_to_uint8'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 272.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 273.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_video_crop_U0' to 'start_for_video_cfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_gamma_to_linear_U0' to 'start_for_gamma_tg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_int32_to_uint8_U0' to 'start_for_int32_tibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 274.762 MB.
INFO: [RTMG 210-279] Implementing memory 'gamma_to_linear_lbkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c12_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c13_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_cfYi_U(start_for_video_cfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gamma_tg8j_U(start_for_gamma_tg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_shbi_U(start_for_video_shbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_int32_tibs_U(start_for_int32_tibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 339.215 ; gain = 255.625
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 29.088 seconds; peak allocated memory: 274.762 MB.
==============================================================
File generated on Thu Apr 25 12:45:59 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 12:48:11 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 105.035 ; gain = 18.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 105.035 ; gain = 18.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:239).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:296).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:278).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.934 ; gain = 66.223
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 187.211 ; gain = 100.500
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:326).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:323).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:328).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:322).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:325).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:270) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:235) in function 'video_crop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'int32_to_uint8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'gamma_to_linear' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_video_processor/hls_video_processor.cpp:262) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:280) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:290) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_zero' (hls_video_processor/hls_video_processor.cpp:299) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_store' (hls_video_processor/hls_video_processor.cpp:304) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:325) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:326) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:322) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:323) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:328) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:325) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:322) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:323) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 7 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'video_crop'
	 'gamma_to_linear'
	 'video_scale'
	 'int32_to_uint8'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 248.879 ; gain = 162.168
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 324.922 ; gain = 238.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.301 seconds; current allocated memory: 266.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 266.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 267.112 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 267.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 267.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 267.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 268.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 268.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
WARNING: [SCHED 204-68] The II Violation in module 'video_scale': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (hls_video_processor/hls_video_processor.cpp:306) of variable 'tmp_1', hls_video_processor/hls_video_processor.cpp:282 on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 and 'load' operation ('sums_val_0_load', hls_video_processor/hls_video_processor.cpp:279) on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('tmp_15_2') to 'store' operation of variable 'tmp_15_2' on array 'sums.val[2]' (combination delay: 5.806 ns) to honor II or Latency constraint in region 'loop_width'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 6.6ns, clock uncertainty: 0.825ns, effective delay budget: 5.775ns).
WARNING: [SCHED 204-21] The critical path in module 'video_scale' consists of the following:
	'load' operation ('sums_val_0_load', hls_video_processor/hls_video_processor.cpp:279) on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 [67]  (3.25 ns)
	'add' operation ('tmp_1', hls_video_processor/hls_video_processor.cpp:282) [72]  (2.55 ns)
	'store' operation (hls_video_processor/hls_video_processor.cpp:306) of variable 'tmp_1', hls_video_processor/hls_video_processor.cpp:282 on array 'sums.val[0]', hls_video_processor/hls_video_processor.cpp:257 [79]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 268.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 268.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 268.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 269.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 269.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 269.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 269.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 270.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 270.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 271.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_crop'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 271.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gamma_to_linear_lut_srgb_decode' to 'gamma_to_linear_lbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'gamma_to_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 271.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 272.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int32_to_uint8'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 272.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 273.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_video_crop_U0' to 'start_for_video_cfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_gamma_to_linear_U0' to 'start_for_gamma_tg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_int32_to_uint8_U0' to 'start_for_int32_tibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 274.782 MB.
INFO: [RTMG 210-279] Implementing memory 'gamma_to_linear_lbkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c12_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c13_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_cfYi_U(start_for_video_cfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gamma_tg8j_U(start_for_gamma_tg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_shbi_U(start_for_video_shbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_int32_tibs_U(start_for_int32_tibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 339.043 ; gain = 252.332
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 26.199 seconds; peak allocated memory: 274.782 MB.
==============================================================
File generated on Thu Apr 25 13:15:54 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 13:17:38 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 105.129 ; gain = 18.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 105.129 ; gain = 18.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:241).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:314).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:296).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 152.656 ; gain = 66.504
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 186.430 ; gain = 100.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:273) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:236) in function 'video_crop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'int32_to_uint8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'gamma_to_linear' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_video_processor/hls_video_processor.cpp:264) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:297) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:308) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_zero' (hls_video_processor/hls_video_processor.cpp:317) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_store' (hls_video_processor/hls_video_processor.cpp:323) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:259) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 7 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'video_crop'
	 'gamma_to_linear'
	 'video_scale'
	 'int32_to_uint8'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:273:54) to (hls_video_processor/hls_video_processor.cpp:304:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 248.492 ; gain = 162.340
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:259).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 324.582 ; gain = 238.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.763 seconds; current allocated memory: 267.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 267.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 267.319 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 267.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 267.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 268.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 268.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 268.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 268.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 269.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 269.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 269.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 269.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 269.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 269.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 270.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 270.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 271.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_crop'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 271.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gamma_to_linear_lut_srgb_decode' to 'gamma_to_linear_lbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'gamma_to_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 272.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 273.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int32_to_uint8'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 273.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 274.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_video_crop_U0' to 'start_for_video_cfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_gamma_to_linear_U0' to 'start_for_gamma_tg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_int32_to_uint8_U0' to 'start_for_int32_tibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 275.346 MB.
INFO: [RTMG 210-279] Implementing memory 'gamma_to_linear_lbkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c12_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c13_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_cfYi_U(start_for_video_cfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gamma_tg8j_U(start_for_gamma_tg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_shbi_U(start_for_video_shbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_int32_tibs_U(start_for_int32_tibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 339.227 ; gain = 253.074
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 26.912 seconds; peak allocated memory: 275.346 MB.
==============================================================
File generated on Thu Apr 25 13:22:36 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.859 ; gain = 18.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.859 ; gain = 18.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:241).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:314).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:296).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 152.926 ; gain = 66.586
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 187.242 ; gain = 100.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:273) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:236) in function 'video_crop' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'int32_to_uint8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'gamma_to_linear' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_video_processor/hls_video_processor.cpp:264) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:297) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:308) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_zero' (hls_video_processor/hls_video_processor.cpp:317) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_store' (hls_video_processor/hls_video_processor.cpp:323) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_crop' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'int32_to_uint8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'gamma_to_linear' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:259) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 7 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'video_crop'
	 'gamma_to_linear'
	 'video_scale'
	 'int32_to_uint8'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:273:54) to (hls_video_processor/hls_video_processor.cpp:304:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 249.559 ; gain = 163.219
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:259).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 325.023 ; gain = 238.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.823 seconds; current allocated memory: 267.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 267.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 267.316 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 267.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 267.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 268.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 268.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 268.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 268.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 269.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 269.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 269.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 269.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 269.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 269.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 270.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 270.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 271.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_crop'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 271.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gamma_to_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gamma_to_linear_lut_srgb_decode' to 'gamma_to_linear_lbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'gamma_to_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 272.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 273.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int32_to_uint8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int32_to_uint8'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 273.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 274.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_video_crop_U0' to 'start_for_video_cfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_gamma_to_linear_U0' to 'start_for_gamma_tg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_int32_to_uint8_U0' to 'start_for_int32_tibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 275.342 MB.
INFO: [RTMG 210-279] Implementing memory 'gamma_to_linear_lbkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c12_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c13_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_cfYi_U(start_for_video_cfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gamma_tg8j_U(start_for_gamma_tg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_shbi_U(start_for_video_shbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_int32_tibs_U(start_for_int32_tibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 340.273 ; gain = 253.934
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 26.842 seconds; peak allocated memory: 275.342 MB.
==============================================================
File generated on Thu Apr 25 13:27:45 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.859 ; gain = 18.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.859 ; gain = 18.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:241).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:355).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:314).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:296).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:364).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 153.469 ; gain = 67.379
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 187.457 ; gain = 101.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:273) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:236) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_video_processor/hls_video_processor.cpp:264) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:297) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:308) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_zero' (hls_video_processor/hls_video_processor.cpp:317) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_store' (hls_video_processor/hls_video_processor.cpp:323) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:259) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.2' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:345) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:346) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:343) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:348) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:234) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 8 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc46'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc4850'
	 'video_scale'
	 'Loop_loop_height_proc4951'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:273:54) to (hls_video_processor/hls_video_processor.cpp:304:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 249.426 ; gain = 163.336
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc4951' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc4850' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:234:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:259).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 334.445 ; gain = 248.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc46' to 'Block_proc46'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.355 seconds; current allocated memory: 276.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 276.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 276.605 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 276.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 276.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 277.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 277.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 277.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 277.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 277.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 278.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 278.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 278.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 278.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 278.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 279.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 279.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 279.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 280.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc46'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 280.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 281.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 281.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 282.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 282.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 283.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc46_U0' to 'start_for_Block_pfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_log8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_loibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 284.611 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c19_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c19_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pfYi_U(start_for_Block_pfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_log8j_U(start_for_Loop_log8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_shbi_U(start_for_video_shbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loibs_U(start_for_Loop_loibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 349.691 ; gain = 263.602
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 27.7 seconds; peak allocated memory: 284.611 MB.
==============================================================
File generated on Thu Apr 25 13:58:48 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Apr 25 14:05:25 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 14:06:38 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 14:09:30 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.879 ; gain = 18.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.879 ; gain = 18.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:241).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:346).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:311).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:349).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:293).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:355).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 153.652 ; gain = 66.895
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 187.715 ; gain = 100.957
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:337).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:334).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:336).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:339).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:333).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:270) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:236) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:294) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:305) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:336) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:337) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:333) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:334) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:339) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:259) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.2' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:336) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:337) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:333) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:334) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:339) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:234) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 8 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc46'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc4850'
	 'video_scale'
	 'Loop_loop_height_proc4951'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:270:54) to (hls_video_processor/hls_video_processor.cpp:301:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 249.871 ; gain = 163.113
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc4951' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc4850' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:234:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:259).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:259).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 334.621 ; gain = 247.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc46' to 'Block_proc46'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.56 seconds; current allocated memory: 276.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 276.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 276.418 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 276.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 276.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 276.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 276.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 277.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 277.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 277.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 277.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 278.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 278.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 278.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 278.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 278.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 278.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 279.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 279.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 280.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc46'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 280.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 280.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 281.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 282.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 282.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 283.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc46_U0' to 'start_for_Block_pfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_log8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_loibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 284.424 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c19_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c19_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pfYi_U(start_for_Block_pfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_log8j_U(start_for_Loop_log8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_shbi_U(start_for_video_shbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loibs_U(start_for_Loop_loibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 349.484 ; gain = 262.727
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 27.98 seconds; peak allocated memory: 284.424 MB.
==============================================================
File generated on Thu Apr 25 17:35:26 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:36:59 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:38:07 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:46:03 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:49:06 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:51:50 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:53:50 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 105.141 ; gain = 19.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 105.141 ; gain = 19.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:362).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'brightness_adjust' (hls_video_processor/hls_video_processor.cpp:282).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:408).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:344).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'brightness_adjust' (hls_video_processor/hls_video_processor.cpp:276).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'brightness_adjust' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:414).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:417).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 153.133 ; gain = 67.055
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 188.668 ; gain = 102.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:395).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:392).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:394).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_brightnessed.data_stream.V' (hls_video_processor/hls_video_processor.cpp:396).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:398).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:391).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:314) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:237) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:269) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:345) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:356) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:278) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.8' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:394) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:395) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:391) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:392) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_brightnessed.data_stream.V' (hls_video_processor/hls_video_processor.cpp:396) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:398) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:294) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.3' (hls_video_processor/hls_video_processor.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.4' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.2' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:394) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:395) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:391) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:392) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_brightnessed.data_stream.V' (hls_video_processor/hls_video_processor.cpp:396) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:398) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:235) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:268) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 9 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc49'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc5154'
	 'video_scale'
	 'Loop_loop_height_proc5255'
	 'Loop_loop_height_proc5356'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:314:54) to (hls_video_processor/hls_video_processor.cpp:352:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 250.129 ; gain = 164.051
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5356' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5255' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:266:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5154' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.3' (hls_video_processor/hls_video_processor.cpp:235:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:296).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:296).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:296).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 345.141 ; gain = 259.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc49' to 'Block_proc49'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.3' to 'Loop_loop_height_pro_3'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.737 seconds; current allocated memory: 286.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 286.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 286.999 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 287.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 287.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 287.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 287.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 287.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 287.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 288.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 288.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 288.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 32, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 289.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 289.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 289.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 289.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 289.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 289.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 290.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 290.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 290.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 291.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc49'.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 291.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_3'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 292.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_2_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 292.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 293.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_perceptual_brigh' to 'Loop_loop_height_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_video_processor_mul_32s_9ns_32_3_1' to 'hls_video_processg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_video_processg8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 293.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 294.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 295.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/brightness_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc49_U0' to 'start_for_Block_phbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_2_U0' to 'start_for_Loop_loibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_lokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_lolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXImb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 296.293 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_video_processg8j_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c26_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c26_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_brightnessed_dat_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_brightnessed_dat_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_brightnessed_dat_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_phbi_U(start_for_Block_phbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loibs_U(start_for_Loop_loibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_sjbC_U(start_for_video_sjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lokbM_U(start_for_Loop_lokbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lolbW_U(start_for_Loop_lolbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXImb6_U(start_for_Mat2AXImb6)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 362.785 ; gain = 276.707
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 61.278 seconds; peak allocated memory: 296.293 MB.
==============================================================
File generated on Thu Apr 25 17:57:56 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Apr 25 22:33:48 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:41:49 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 105.102 ; gain = 18.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 105.102 ; gain = 18.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:375).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:295).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:422).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:357).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:287).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:431).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 153.281 ; gain = 66.977
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 187.785 ; gain = 101.480
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:327) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:237) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:280) in function 'brightness_color_adjust' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:358) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:369) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.2' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:235) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 9 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc55'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc5759'
	 'video_scale'
	 'brightness_color_adjust'
	 'Loop_loop_height_proc5860'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:327:54) to (hls_video_processor/hls_video_processor.cpp:365:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hls_video_processor/hls_video_processor.cpp:279:36) in function 'brightness_color_adjust'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 250.738 ; gain = 164.434
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'brightness_color_adjust' to 'brightness_color_adj' (hls_video_processor/hls_video_processor.cpp:270:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5860' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5759' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:235:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:309).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 345.027 ; gain = 258.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc55' to 'Block_proc55'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.959 seconds; current allocated memory: 286.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 287.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 287.224 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 287.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 287.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 287.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 287.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 287.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 288.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 288.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 288.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 288.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 32, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 289.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 289.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 289.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 289.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 290.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 290.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 290.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 291.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 292.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc55'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 292.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 292.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 292.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 293.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_1' to 'brightness_color_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh' to 'brightness_color_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_2' to 'brightness_color_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_video_processor_mul_32s_9ns_32_3_1' to 'hls_video_processibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_video_processibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'brightness_color_adj'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 294.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 294.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 295.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/brightness_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/color_correct_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc55_U0' to 'start_for_Block_pjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_lokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_brightness_color_adj_U0' to 'start_for_brightnmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_loncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 296.652 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_video_processibs_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'brightness_color_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_hbi_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pjbC_U(start_for_Block_pjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lokbM_U(start_for_Loop_lokbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_slbW_U(start_for_video_slbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_brightnmb6_U(start_for_brightnmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loncg_U(start_for_Loop_loncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 363.219 ; gain = 276.914
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 31.102 seconds; peak allocated memory: 296.652 MB.
==============================================================
File generated on Thu Apr 25 22:43:52 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.801 ; gain = 18.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.801 ; gain = 18.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:375).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:295).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:422).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:357).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:287).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:431).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 153.586 ; gain = 67.727
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 187.676 ; gain = 101.816
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:327) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:237) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:280) in function 'brightness_color_adjust' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:358) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:369) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.2' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:235) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 9 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc55'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc5759'
	 'video_scale'
	 'brightness_color_adjust'
	 'Loop_loop_height_proc5860'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:327:54) to (hls_video_processor/hls_video_processor.cpp:365:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hls_video_processor/hls_video_processor.cpp:279:36) in function 'brightness_color_adjust'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 250.168 ; gain = 164.309
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'brightness_color_adjust' to 'brightness_color_adj' (hls_video_processor/hls_video_processor.cpp:270:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5860' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5759' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:235:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:309).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 345.559 ; gain = 259.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc55' to 'Block_proc55'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.57 seconds; current allocated memory: 286.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 287.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 287.224 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 287.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 287.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 287.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 287.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 287.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 288.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 288.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 288.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 288.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 289.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 289.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 289.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 289.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 289.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 290.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 290.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 290.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 291.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 291.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc55'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 292.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 292.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 292.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 293.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_1' to 'brightness_color_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh' to 'brightness_color_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_2' to 'brightness_color_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_video_processor_mul_32s_9ns_32_3_1' to 'hls_video_processibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_video_processibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'brightness_color_adj'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 294.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 294.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 295.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/brightness_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/color_correct_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc55_U0' to 'start_for_Block_pjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_lokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_brightness_color_adj_U0' to 'start_for_brightnmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_loncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 296.771 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_video_processibs_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'brightness_color_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_hbi_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pjbC_U(start_for_Block_pjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lokbM_U(start_for_Loop_lokbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_slbW_U(start_for_video_slbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_brightnmb6_U(start_for_brightnmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loncg_U(start_for_Loop_loncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 363.492 ; gain = 277.633
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 29.456 seconds; peak allocated memory: 296.771 MB.
==============================================================
File generated on Thu Apr 25 22:46:10 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_video_processor/hls_video_processor.cpp' ... 
WARNING: [HLS 200-40] In file included from hls_video_processor/hls_video_processor.cpp:1:
In file included from hls_video_processor/hls_video_processor.cpp:48:
hls_video_processor/hls_video_processor.h:66:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_t;
                                                                                                       ^~~~~~~~
hls_video_processor/hls_video_processor.h:70:104: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
typedef hls::Scalar<(((((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((4) & ((1 << 11) - 1)) + (((3)-1) << 11))) & ((1 << 11) - 1))>::name> big_pixel_t;
                                                                                                       ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.969 ; gain = 19.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.969 ; gain = 19.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::init' into 'hls::Mat<1080, 1920, 4100>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'video_crop' (hls_video_processor/hls_video_processor.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:148).
INFO: [XFORM 203-603] Inlining function 'video_crop' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::write' into 'hls::Mat<1080, 1920, 4100>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:375).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:295).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator<<' into 'gamma_to_linear' (hls_video_processor/hls_video_processor.cpp:156).
INFO: [XFORM 203-603] Inlining function 'gamma_to_linear' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:422).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::read' into 'hls::Mat<1080, 1920, 4100>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'video_scale' (hls_video_processor/hls_video_processor.cpp:357).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'brightness_color_adjust' (hls_video_processor/hls_video_processor.cpp:287).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4100>::operator>>' into 'int32_to_uint8' (hls_video_processor/hls_video_processor.cpp:179).
INFO: [XFORM 203-603] Inlining function 'int32_to_uint8' into 'hls_video_processor' (hls_video_processor/hls_video_processor.cpp:431).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 153.719 ; gain = 67.758
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 187.699 ; gain = 101.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:327) in function 'video_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:237) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:143) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:174) in function 'hls_video_processor' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (hls_video_processor/hls_video_processor.cpp:280) in function 'brightness_color_adjust' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_sum' (hls_video_processor/hls_video_processor.cpp:358) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels_divide' (hls_video_processor/hls_video_processor.cpp:369) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'video_scale' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:150) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (hls_video_processor/hls_video_processor.cpp:181) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_video_processor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'brightness_color_adjust' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) .
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums.val' (hls_video_processor/hls_video_processor.cpp:309) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_sum.val' (hls_video_processor/hls_video_processor.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.val' (hls_video_processor/hls_video_processor.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.2' (hls_video_processor/hls_video_processor.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.1' (hls_video_processor/hls_video_processor.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (hls_video_processor/hls_video_processor.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (hls_video_processor/hls_video_processor.cpp:265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_nogamma.data_stream.V' (hls_video_processor/hls_video_processor.cpp:408) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.data_stream.V' (hls_video_processor/hls_video_processor.cpp:409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_input.data_stream.V' (hls_video_processor/hls_video_processor.cpp:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_crop.data_stream.V' (hls_video_processor/hls_video_processor.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_adjusted.data_stream.V' (hls_video_processor/hls_video_processor.cpp:410) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (hls_video_processor/hls_video_processor.cpp:412) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1920 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1080 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:235) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:142) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (hls_video_processor/hls_video_processor.cpp:173) to a process function for dataflow in function 'hls_video_processor'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_video_processor', detected/extracted 9 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'Block__proc55'
	 'Loop_loop_height_proc'
	 'Loop_loop_height_proc5759'
	 'video_scale'
	 'brightness_color_adjust'
	 'Loop_loop_height_proc5860'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_video_processor/hls_video_processor.cpp:327:54) to (hls_video_processor/hls_video_processor.cpp:365:8) in function 'video_scale'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hls_video_processor/hls_video_processor.cpp:279:36) in function 'brightness_color_adjust'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 250.930 ; gain = 164.969
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'brightness_color_adjust' to 'brightness_color_adj' (hls_video_processor/hls_video_processor.cpp:270:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5860' to 'Loop_loop_height_pro' (hls_video_processor/hls_video_processor.cpp:173:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc5759' to 'Loop_loop_height_pro.1' (hls_video_processor/hls_video_processor.cpp:142:48)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc' to 'Loop_loop_height_pro.2' (hls_video_processor/hls_video_processor.cpp:235:47)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[0]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[1]' (hls_video_processor/hls_video_processor.cpp:309).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'sums.val[2]' (hls_video_processor/hls_video_processor.cpp:309).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 344.891 ; gain = 258.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_video_processor' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc55' to 'Block_proc55'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.2' to 'Loop_loop_height_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.379 seconds; current allocated memory: 286.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 287.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 287.224 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 287.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 287.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 287.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 287.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 287.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 288.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 288.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 288.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 288.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 32, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 289.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 289.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 289.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 289.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 290.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 290.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 290.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 291.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 292.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc55'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 292.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 292.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_lut_srgb_decode' to 'Loop_loop_height_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 292.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_0' to 'video_scale_sums_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_1' to 'video_scale_sums_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'video_scale_sums_val_2' to 'video_scale_sums_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 293.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'brightness_color_adj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_1' to 'brightness_color_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh' to 'brightness_color_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'brightness_color_adj_lut_perceptual_brigh_2' to 'brightness_color_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_video_processor_mul_32s_9ns_32_3_1' to 'hls_video_processibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_video_processibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'brightness_color_adj'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 294.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 294.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 295.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_video_processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/brightness_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_video_processor/color_correct_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_video_processor' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc55_U0' to 'start_for_Block_pjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_lokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_video_scale_U0' to 'start_for_video_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_brightness_color_adj_U0' to 'start_for_brightnmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_loncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_video_processor'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 296.699 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_loop_height_bkb_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'video_scale_sums_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_video_processibs_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'brightness_color_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'brightness_color_hbi_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_rows_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_data_strea_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_input_cols_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'extLd_loc_channel_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_crop_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_nogamma_data_str_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_scaled_data_stre_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_adjusted_data_st_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pjbC_U(start_for_Block_pjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lokbM_U(start_for_Loop_lokbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_video_slbW_U(start_for_video_slbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_brightnmb6_U(start_for_brightnmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_loncg_U(start_for_Loop_loncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 363.195 ; gain = 277.234
INFO: [SYSC 207-301] Generating SystemC RTL for hls_video_processor.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_video_processor.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_video_processor.
INFO: [HLS 200-112] Total elapsed time: 29.368 seconds; peak allocated memory: 296.699 MB.
==============================================================
File generated on Fri Apr 26 00:24:07 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
