/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.42
Hash     : f05589a
Date     : Oct 17 2023
Type     : Production
Log Time   : Thu Oct 19 22:53:26 2023 GMT

Creating Project
Executing create_design
INFO: Created design: Video_stream_Scaler_raptor_project_default_1GE100-ES1. Project type: rtl
create_design ran successfully
Executing target_device
INFO: Target device: 1GE100-ES1
INFO: Device version: v1.6.184
target_device ran successfully
Executing add_design_file
INFO: Adding VERILOG_2001 /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v 
add_design_file ran successfully
Executing add_design_file
INFO: Adding VERILOG_2001 /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v 
add_design_file ran successfully
Executing set_top_module
set_top_module ran successfully
Executing add_constraint_file
INFO: Adding constraint file /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Video_stream_Scaler_raptor_project_default_1GE100-ES1/constraints.sdc
add_constraint_file ran successfully
Setting Project Options
Starting Analysis
Executing analyze
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: Video_stream_Scaler_raptor_project_default_1GE100-ES1
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/yosys -s /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Video_stream_Scaler_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/Video_stream_Scaler_raptor_project_default_1GE100-ES1_analyzer.cmd
Command: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/yosys -s /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Video_stream_Scaler_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/Video_stream_Scaler_raptor_project_default_1GE100-ES1_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Video_stream_Scaler_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/Video_stream_Scaler_raptor_project_default_1GE100-ES1_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\IO_BUF'.
Generating RTLIL representation for module `\IO_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_GPIO'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\soc_fpga_intf'.
Generating RTLIL representation for module `\FIFO18K'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v' to AST representation.
Generating RTLIL representation for module `\streamScaler'.
Generating RTLIL representation for module `\ramFifo'.
/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Generating RTLIL representation for module `\ramDualPort'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v' to AST representation.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top streamScaler_sr_top' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     \streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Generating RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Reprocessing module ramFifo because instantiated module ramDualPort has become available.
Generating RTLIL representation for module `\ramFifo'.
/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\streamScaler'.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler'.

4.5. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Found cached RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.6. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Generating RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Reprocessing module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo because instantiated module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort has become available.
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.8. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.

4.9. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

4.10. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removing unused module `\ramFifo'.
Removing unused module `\ramDualPort'.
Removing unused module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Removing unused module `\streamScaler'.
Removed 4 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\\ramDualPort"
 Process module "$paramod$35d7ee669ab3f736185a188d54797f87db819916\\streamScaler"
 Process module "$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\\ramFifo"
Dumping file port_info.json ...

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 4b5e3e689d, CPU: user 0.10s system 0.01s, MEM: 12.91 MB peak
Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)
Time spent: 51% 6x read_verilog (0 sec), 45% 1x hierarchy (0 sec), ...
INFO: ANL: Design Video_stream_Scaler_raptor_project_default_1GE100-ES1 is analyzed
INFO: ANL: Top Modules: streamScaler_sr_top

analyze ran successfully
Starting Synthesis
Executing synthesize
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: Video_stream_Scaler_raptor_project_default_1GE100-ES1
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/yosys -s Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys -l Video_stream_Scaler_raptor_project_default_1GE100-ES1_synth.log
Command: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/yosys -s Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys -l Video_stream_Scaler_raptor_project_default_1GE100-ES1_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys' --

1. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\IO_BUF'.
Generating RTLIL representation for module `\IO_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_GPIO'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\soc_fpga_intf'.
Generating RTLIL representation for module `\FIFO18K'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v' to AST representation.
Generating RTLIL representation for module `\streamScaler'.
Generating RTLIL representation for module `\ramFifo'.
/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Generating RTLIL representation for module `\ramDualPort'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v' to AST representation.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     \streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Generating RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Reprocessing module ramFifo because instantiated module ramDualPort has become available.
Generating RTLIL representation for module `\ramFifo'.
/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\streamScaler'.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler'.

4.5. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Found cached RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.6. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Generating RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Reprocessing module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo because instantiated module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort has become available.
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.8. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.

4.9. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

4.10. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removing unused module `\ramFifo'.
Removing unused module `\ramDualPort'.
Removing unused module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Removing unused module `\streamScaler'.
Removed 4 unused modules.

5. Executing synth_rs pass: v0.4.196

5.1. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v:11.1-30.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DFFNRE' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v:37.1-56.10.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\ADDER_CARRY'.
Successfully finished Verilog frontend.

5.3. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

5.4. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v' to AST representation.
Replacing existing blackbox module `\RS_DSP' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:12.1-90.10.
Generating RTLIL representation for module `\RS_DSP'.
Replacing existing blackbox module `\RS_DSP_MULT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:93.1-125.10.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:128.1-166.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULT_REGOUT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:169.1-207.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN_REGOUT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:210.1-248.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:251.1-304.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:308.1-362.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGOUT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:366.1-418.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN_REGOUT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:422.1-477.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:480.1-527.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:530.1-582.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGOUT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:586.1-638.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN_REGOUT' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v:642.1-695.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

5.5. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v:7.1-12.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v:15.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v:23.1-28.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v:31.1-36.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v:39.1-44.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v:47.1-52.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

5.6. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

5.7. Executing HIERARCHY pass (managing design hierarchy).

5.7.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

5.7.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removed 0 unused modules.

5.8. Executing PROC pass (convert processes to netlists).

5.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$566 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$566 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Removed 1 dead cases from process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$563 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$563 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Removed 1 dead cases from process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$560 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$560 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Removed 1 dead cases from process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$557 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$557 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 6 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:686$512 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:630$509 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:612$508 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 4 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:443$417 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:396$408 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:293$385 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:252$362 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 5 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:151$336 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:747$468 in module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:733$460 in module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.
Removed a total of 4 dead cases.

5.8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 28 assignments to connections.

5.8.4. Executing PROC_INIT pass (extract init attributes).

5.8.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:686$512'.
Found async reset \rst in `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:630$509'.
Found async reset \rst in `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:612$508'.
Found async reset \rst in `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
Found async reset \rst in `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:293$385'.
Found async reset \rst in `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:252$362'.

5.8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~40 debug messages>

5.8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$566'.
     1/1: $1$mem2reg_rd$\ramDataOutB$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:683$507_DATA[7:0]$568
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$563'.
     1/1: $1$mem2reg_rd$\ramDataOutB$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:682$506_DATA[7:0]$565
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$560'.
     1/1: $1$mem2reg_rd$\ramDataOutA$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:681$505_DATA[7:0]$562
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$557'.
     1/1: $1$mem2reg_rd$\ramDataOutA$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:680$504_DATA[7:0]$559
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:686$512'.
     1/1: $0\fillCount[2:0]
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:630$509'.
     1/1: $0\writeSelect[3:0]
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:612$508'.
     1/1: $0\readSelect[3:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
     1/9: $0\dOut[7:0]
     2/9: $0\product11[16:0]
     3/9: $0\product10[16:0]
     4/9: $0\product01[16:0]
     5/9: $0\product00[16:0]
     6/9: $0\readData11Reg[7:0]
     7/9: $0\readData10Reg[7:0]
     8/9: $0\readData01Reg[7:0]
     9/9: $0\readData00Reg[7:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:443$417'.
     1/8: $0\forceRead[0:0]
     2/8: $0\enableNextDin[0:0]
     3/8: $0\writeColCount[10:0]
     4/8: $0\writeState[1:0]
     5/8: $0\discardCountReg[7:0]
     6/8: $0\discardInput[0:0]
     7/8: $0\writeRowCount[10:0]
     8/8: $0\readyForRead[0:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:396$408'.
     1/4: $0\getNextPlusOne[0:0]
     2/4: $0\writeOutputLine[10:0]
     3/4: $0\writeNextPlusOne[10:0]
     4/4: $0\writeNextValidLine[10:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:293$385'.
     1/5: $0\coeff11[8:0]
     2/5: $0\coeff10[8:0]
     3/5: $0\coeff01[8:0]
     4/5: $0\coeff00[8:0]
     5/5: $0\xBlend[8:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:252$362'.
     1/4: $0\dOutValid[0:0]
     2/4: $0\dOutValid_3[0:0]
     3/4: $0\dOutValid_2[0:0]
     4/4: $0\dOutValid_1[0:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:151$336'.
     1/10: $0\yScaleAmountNext[24:0]
     2/10: $0\readState[0:0]
     3/10: $0\dOutValidInt[0:0]
     4/10: $0\lineSwitchOutputDisable[0:0]
     5/10: $0\yScaleAmount[24:0]
     6/10: $0\xScaleAmount[24:0]
     7/10: $0\outputColumn[10:0]
     8/10: $0\outputLine[10:0]
     9/10: $0\advanceRead2[0:0]
    10/10: $0\advanceRead1[0:0]
Creating decoders for process `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:747$468'.
     1/4: $0\qB[7:0]
     2/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:751$459_EN[7:0]$472
     3/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:751$459_DATA[7:0]$473
     4/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:751$459_ADDR[10:0]$474
Creating decoders for process `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:733$460'.
     1/4: $0\qA[7:0]
     2/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:737$458_EN[7:0]$464
     3/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:737$458_DATA[7:0]$465
     4/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:737$458_ADDR[10:0]$466

5.8.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[1]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[2]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[1]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[2]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[4]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[8]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[4]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[8]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutB$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:683$507_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$566'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutB$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:682$506_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$563'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutA$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:681$505_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$560'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutA$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:680$504_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:0$557'.

5.8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\streamScaler_sr_top.\dIn_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$963' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputDiscardCnt_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$964' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$965' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$966' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$967' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$968' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\xScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$969' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\yScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$970' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\leftOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$971' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\topFracOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$972' with positive edge clock.
Creating register for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\fillCount' using process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:686$512'.
  created $adff cell `$procdff$973' with positive edge clock and positive level reset.
Creating register for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\writeSelect' using process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:630$509'.
  created $adff cell `$procdff$974' with positive edge clock and positive level reset.
Creating register for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\readSelect' using process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:612$508'.
  created $adff cell `$procdff$975' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\dOut' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$976' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData00Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$977' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData01Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$978' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData10Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$979' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData11Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$980' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product00' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$981' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product01' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$982' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product10' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$983' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product11' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:335$448'.
  created $adff cell `$procdff$984' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readyForRead' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/./Src/scaler.v:443$417'.
ERROR: Multiple edge sensitive events found for this signal!
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: Video_stream_Scaler_raptor_project_default_1GE100-ES1
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/yosys -s Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys -l Video_stream_Scaler_raptor_project_default_1GE100-ES1_synth.log
Command: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/yosys -s Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys -l Video_stream_Scaler_raptor_project_default_1GE100-ES1_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys' --

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Video_stream_Scaler_raptor_project_default_1GE100-ES1/run_1/synth_1_1/synthesis/slpp_all/surelog.log.

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:49:1: No timescale set for "streamScaler".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:576:1: No timescale set for "ramFifo".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:719:1: No timescale set for "ramDualPort".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:48:1: No timescale set for "streamScaler_sr_top".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:8:1: No timescale set for "CLK_BUF".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:20:1: No timescale set for "IO_BUF".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:35:1: No timescale set for "IO_BUF_DS".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:50:1: No timescale set for "I_BUF".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:68:1: No timescale set for "I_BUF_DS".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:87:1: No timescale set for "I_DDR".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:108:1: No timescale set for "O_BUF".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:128:1: No timescale set for "O_BUFT_DS".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:148:1: No timescale set for "O_BUFT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:165:1: No timescale set for "O_DDR".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:186:1: No timescale set for "O_SERDES".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:218:1: No timescale set for "I_SERDES".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:262:1: No timescale set for "DFFRE".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:279:1: No timescale set for "DFFNRE".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:295:1: No timescale set for "latch".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:308:1: No timescale set for "latchn".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:321:1: No timescale set for "latchr".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:335:1: No timescale set for "latchnr".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:348:1: No timescale set for "RS_DSP".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:379:1: No timescale set for "RS_DSP_MULT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:397:1: No timescale set for "RS_DSP_MULT_REGIN".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:418:1: No timescale set for "RS_DSP_MULT_REGOUT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:441:1: No timescale set for "RS_DSP_MULT_REGIN_REGOUT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:465:1: No timescale set for "RS_DSP_MULTADD".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:497:1: No timescale set for "RS_DSP_MULTADD_REGIN".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:528:1: No timescale set for "RS_DSP_MULTADD_REGOUT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:559:1: No timescale set for "RS_DSP_MULTADD_REGIN_REGOUT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:589:1: No timescale set for "RS_DSP_MULTACC".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:615:1: No timescale set for "RS_DSP_MULTACC_REGIN".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:644:1: No timescale set for "RS_DSP_MULTACC_REGOUT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:671:1: No timescale set for "RS_DSP_MULTACC_REGIN_REGOUT".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:700:1: No timescale set for "RS_TDP36K".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:777:1: No timescale set for "BRAM2x18_TDP".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:832:1: No timescale set for "BRAM2x18_SDP".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:871:1: No timescale set for "_$_mem_v2_asymmetric".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:923:1: No timescale set for "$lut".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:935:1: No timescale set for "SOC_FPGA_INTF_AHB_S".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:957:1: No timescale set for "SOC_FPGA_INTF_AXI_M0".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1002:1: No timescale set for "SOC_FPGA_INTF_AXI_M1".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1047:1: No timescale set for "SOC_FPGA_INTF_AXI_M0_M1".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1130:1: No timescale set for "SOC_FPGA_INTF_DMA".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1144:1: No timescale set for "SOC_FPGA_INTF_GPIO".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1159:1: No timescale set for "SOC_FPGA_INTF_IRQ".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1173:1: No timescale set for "SOC_FPGA_INTF_JTAG".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1189:1: No timescale set for "soc_fpga_intf".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1339:1: No timescale set for "FIFO18K".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1376:1: No timescale set for "FIFO36K".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1414:1: No timescale set for "LUT1".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1424:1: No timescale set for "LUT2".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1434:1: No timescale set for "LUT3".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1444:1: No timescale set for "LUT4".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1454:1: No timescale set for "LUT5".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1464:1: No timescale set for "LUT6".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1481:1: No timescale set for "CARRY_CHAIN".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1494:1: No timescale set for "DSP38".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1535:1: No timescale set for "LATCH".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1548:1: No timescale set for "LATCHN".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1562:1: No timescale set for "LATCHR".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1576:1: No timescale set for "LATCHS".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1591:1: No timescale set for "LATCHNR".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1606:1: No timescale set for "LATCHNS".

[INF:CP0300] Compilation...

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:923:1: Compile module "work@$lut".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:832:1: Compile module "work@BRAM2x18_SDP".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:777:1: Compile module "work@BRAM2x18_TDP".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1481:1: Compile module "work@CARRY_CHAIN".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:8:1: Compile module "work@CLK_BUF".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:279:1: Compile module "work@DFFNRE".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:262:1: Compile module "work@DFFRE".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1494:1: Compile module "work@DSP38".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1339:1: Compile module "work@FIFO18K".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1376:1: Compile module "work@FIFO36K".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:20:1: Compile module "work@IO_BUF".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:35:1: Compile module "work@IO_BUF_DS".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:50:1: Compile module "work@I_BUF".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:68:1: Compile module "work@I_BUF_DS".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:87:1: Compile module "work@I_DDR".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:218:1: Compile module "work@I_SERDES".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1535:1: Compile module "work@LATCH".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1548:1: Compile module "work@LATCHN".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1591:1: Compile module "work@LATCHNR".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1606:1: Compile module "work@LATCHNS".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1562:1: Compile module "work@LATCHR".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1576:1: Compile module "work@LATCHS".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1414:1: Compile module "work@LUT1".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1424:1: Compile module "work@LUT2".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1434:1: Compile module "work@LUT3".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1444:1: Compile module "work@LUT4".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1454:1: Compile module "work@LUT5".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1464:1: Compile module "work@LUT6".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:108:1: Compile module "work@O_BUF".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:148:1: Compile module "work@O_BUFT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:128:1: Compile module "work@O_BUFT_DS".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:165:1: Compile module "work@O_DDR".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:186:1: Compile module "work@O_SERDES".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:348:1: Compile module "work@RS_DSP".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:379:1: Compile module "work@RS_DSP_MULT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:589:1: Compile module "work@RS_DSP_MULTACC".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:615:1: Compile module "work@RS_DSP_MULTACC_REGIN".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:671:1: Compile module "work@RS_DSP_MULTACC_REGIN_REGOUT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:644:1: Compile module "work@RS_DSP_MULTACC_REGOUT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:465:1: Compile module "work@RS_DSP_MULTADD".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:497:1: Compile module "work@RS_DSP_MULTADD_REGIN".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:559:1: Compile module "work@RS_DSP_MULTADD_REGIN_REGOUT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:528:1: Compile module "work@RS_DSP_MULTADD_REGOUT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:397:1: Compile module "work@RS_DSP_MULT_REGIN".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:441:1: Compile module "work@RS_DSP_MULT_REGIN_REGOUT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:418:1: Compile module "work@RS_DSP_MULT_REGOUT".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:700:1: Compile module "work@RS_TDP36K".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:935:1: Compile module "work@SOC_FPGA_INTF_AHB_S".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:957:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1047:1: Compile module "work@SOC_FPGA_INTF_AXI_M0_M1".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1002:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1130:1: Compile module "work@SOC_FPGA_INTF_DMA".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1144:1: Compile module "work@SOC_FPGA_INTF_GPIO".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1159:1: Compile module "work@SOC_FPGA_INTF_IRQ".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1173:1: Compile module "work@SOC_FPGA_INTF_JTAG".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:871:1: Compile module "work@_$_mem_v2_asymmetric".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:295:1: Compile module "work@latch".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:308:1: Compile module "work@latchn".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:335:1: Compile module "work@latchnr".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:321:1: Compile module "work@latchr".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:719:1: Compile module "work@ramDualPort".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:576:1: Compile module "work@ramFifo".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1189:1: Compile module "work@soc_fpga_intf".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:49:1: Compile module "work@streamScaler".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:48:1: Compile module "work@streamScaler_sr_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:924:22: Implicit port type (wire) for "Y".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:833:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:778:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1536:20: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1549:21: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1592:25: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1607:25: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1563:24: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1577:24: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:353:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:383:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:593:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:619:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:675:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:648:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:469:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:501:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:563:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:532:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:401:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:445:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:422:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:996:30: Implicit port type (wire) for "M0_ARESETN_I".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1123:30: Implicit port type (wire) for "M0_ARESETN_I",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1041:30: Implicit port type (wire) for "M1_ARESETN_I".

[NTE:CP0309] /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:872:61: Implicit port type (wire) for "RD_DATA".

[INF:EL0526] Design Elaboration...

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:49:1: Compile module "work@streamScaler".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:334:3: Compile generate block "work@streamScaler_sr_top.U0.blend_mult_generate[0]".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:576:1: Compile module "work@ramFifo".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[0]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[1]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[2]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[3]".

[NTE:EL0503] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:48:1: Top level module "work@streamScaler_sr_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 65
[   NOTE] : 31
Warning: Removing unelaborated module: \streamScaler from the design.
Warning: Removing unelaborated module: \ramDualPort from the design.
Warning: Removing unelaborated module: \latchr from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGOUT from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \latchn from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \ramFifo from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \IO_BUF from the design.
Warning: Removing unelaborated module: \FIFO18K from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \soc_fpga_intf from the design.
Warning: Removing unelaborated module: \CARRY_CHAIN from the design.
Warning: Removing unelaborated module: \$lut from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_GPIO from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN from the design.
Warning: Removing unelaborated module: \IO_BUF_DS from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGOUT from the design.
Warning: Removing unelaborated module: \latchnr from the design.
Warning: Removing unelaborated module: \RS_TDP36K from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGOUT from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0_M1 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Warning: Removing unelaborated module: \latch from the design.
Generating RTLIL representation for module `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler'.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Generating RTLIL representation for module `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo'.
Generating RTLIL representation for module `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

2.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[3].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[3].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[2].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[2].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[1].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[1].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[0].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[0].ram_inst_i.dataB from 32 bits to 8 bits.

3. Executing synth_rs pass: v0.4.196

3.1. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\ADDER_CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.7. Executing HIERARCHY pass (managing design hierarchy).

3.7.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

3.7.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.

3.8. Executing PROC pass (convert processes to netlists).

3.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199 in module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191 in module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Marked 6 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 4 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:443$63 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:396$54 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:293$31 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:252$27 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 5 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:151$1 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Removed a total of 0 dead cases.

3.8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 16 assignments to connections.

3.8.4. Executing PROC_INIT pass (extract init attributes).

3.8.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126'.
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125'.
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:293$31'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:252$27'.

3.8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~36 debug messages>

3.8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
     1/4: $0\qB[7:0]
     2/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_EN[7:0]$205
     3/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_DATA[7:0]$204
     4/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_ADDR[10:0]$203
Creating decoders for process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
     1/4: $0\qA[7:0]
     2/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_EN[7:0]$197
     3/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_DATA[7:0]$196
     4/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_ADDR[10:0]$195
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126'.
     1/1: $0\fillCount[2:0]
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125'.
     1/1: $0\writeSelect[3:0]
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124'.
     1/1: $0\readSelect[3:0]
Creating decoders for process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
     1/9: $0\dOut[7:0]
     2/9: $0\product11[16:0]
     3/9: $0\product10[16:0]
     4/9: $0\product01[16:0]
     5/9: $0\product00[16:0]
     6/9: $0\readData11Reg[7:0]
     7/9: $0\readData10Reg[7:0]
     8/9: $0\readData01Reg[7:0]
     9/9: $0\readData00Reg[7:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:443$63'.
     1/8: $0\forceRead[0:0]
     2/8: $0\enableNextDin[0:0]
     3/8: $0\writeColCount[10:0]
     4/8: $0\writeState[1:0]
     5/8: $0\discardCountReg[7:0]
     6/8: $0\discardInput[0:0]
     7/8: $0\writeRowCount[10:0]
     8/8: $0\readyForRead[0:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:396$54'.
     1/4: $0\getNextPlusOne[0:0]
     2/4: $0\writeOutputLine[10:0]
     3/4: $0\writeNextPlusOne[10:0]
     4/4: $0\writeNextValidLine[10:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:293$31'.
     1/5: $0\coeff11[8:0]
     2/5: $0\coeff10[8:0]
     3/5: $0\coeff01[8:0]
     4/5: $0\coeff00[8:0]
     5/5: $0\xBlend[8:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:252$27'.
     1/4: $0\dOutValid[0:0]
     2/4: $0\dOutValid_3[0:0]
     3/4: $0\dOutValid_2[0:0]
     4/4: $0\dOutValid_1[0:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:151$1'.
     1/10: $0\yScaleAmountNext[24:0]
     2/10: $0\readState[0:0]
     3/10: $0\dOutValidInt[0:0]
     4/10: $0\lineSwitchOutputDisable[0:0]
     5/10: $0\yScaleAmount[24:0]
     6/10: $0\xScaleAmount[24:0]
     7/10: $0\outputColumn[10:0]
     8/10: $0\outputLine[10:0]
     9/10: $0\advanceRead1[0:0]
    10/10: $0\advanceRead2[0:0]

3.8.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.\qB' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_ADDR' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_DATA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_EN' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.\qA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_ADDR' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_DATA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_EN' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\fillCount' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126'.
  created $adff cell `$procdff$540' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\writeSelect' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125'.
  created $adff cell `$procdff$541' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\readSelect' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124'.
  created $adff cell `$procdff$542' with positive edge clock and positive level reset.
Creating register for signal `\streamScaler_sr_top.\dIn_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputDiscardCnt_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\xScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\yScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\leftOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\topFracOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOut' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$553' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData10Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$554' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData01Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$555' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData00Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$556' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData11Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$557' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product00' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$558' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product01' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$559' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product10' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$560' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product11' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$561' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readyForRead' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:443$63'.
ERROR: Multiple edge sensitive events found for this signal!

Error occurred executing synthesize : 
Parsing raptor.log
Parsing analysis.rpt
Parsing synthesis.rpt
Could not locate packing.rpt
Could not locate placement.rpt
Could not locate routing.rpt
Could not locate timing_analysis.rpt
Parsing raptor_perf.log

=====================
Raptor Summary Report
=====================

Raptor encountered error in raptor.log and completed on 23-10-19 15:53
  ERROR: Multiple edge sensitive events found for this signal!
  Design    : Video_stream_Scaler
  Project   : Video_stream_Scaler_raptor_project_default_1GE100-ES1
  Top-level : streamScaler_sr_top
  Device    : 1GE100-ES1
  Run Type: _raptor_project_default_1GE100-ES1
  Runtime not available

===============
Resources
===============
I/O  :	  0 out of 360 			  0%
  Inputs    :	  0 			  0%
  Outputs   :	  0 			  0%

CLB  :
  LUTs
  CARRY     :	    0

  Registers :	    0 out of 69696	  0%
    FF        :	       0 		  0%
    LATCH     :	       0 		  0%

BRAM :	  0 out of 154			  0%

DSP  :	  0 out of 154			  0%

Comparison to prior Raptor run
---------------------------------
Resource : Old --> New ---- Change %
---------------------------------
	Unchanged:
		clb : 0 --> 0 ---- 0%
		bram : 0 --> 0 ---- 0%
	Fewer:
		lut : 59438 --> 0 ---- 59438%
		ff : 65921 --> 0 ---- 65921%
		dsp : 11 --> 0 ---- 11%
		carry1 : 75 --> 0 ---- 75%

===============
Clocks
===============
Clocks : 0

===============
Timing
===============
WNS Setup : N/A ns
TNS Setup : N/A ns
WNS Hold  : N/A ns
TNS Hold  : N/A ns

===============
Nets
===============
Nets           : N/A
Average Fanout : N/A
Maximum Fanout : N/A

===============
Hierarchy
===============
Design used 2 Verilog files

streamScaler_sr_top
     \streamScaler
         \ramFifo
             \ramDualPort

===============
Version and memory stats
===============
Raptor version 2023.10 N/A N/A
Raptor peak memory was 0.1 GB
Project used 1 MB of disk space

===============
Individual step stats
===============
analysis does not have runtime information
  Consumed 58 MB memory
  Using Default Options
  Completed with 1 Warnings and 0 Errors
synthesis does not have runtime information
  Consumed 145 MB memory
  Using Default Options
  Using Default Synthesis Optimization
  Completed with 72 Warnings and 0 Errors
packing did not run

placement did not run

routing did not run

timing_analysis did not run


===============
Machine Stats
===============
Machine              : ussw01.rapidsiliconus.local
OS                   : CentOS Linux release 7.9.2009 (Core)
Processor            : AMD EPYC 7452 32-Core Processor
Number of Processors : 16
Physical Memory      : 263 GB

Creating a zip file for the Jira
