
Stm32f446re-accelerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009870  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08009a40  08009a40  00019a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ba0  08009ba0  00020488  2**0
                  CONTENTS
  4 .ARM          00000008  08009ba0  08009ba0  00019ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ba8  08009ba8  00020488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ba8  08009ba8  00019ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009bac  08009bac  00019bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000488  20000000  08009bb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000074fc  20000488  0800a038  00020488  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007984  0800a038  00027984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020488  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b93a  00000000  00000000  000204b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003484  00000000  00000000  0003bdf2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001410  00000000  00000000  0003f278  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001288  00000000  00000000  00040688  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000249ae  00000000  00000000  00041910  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011213  00000000  00000000  000662be  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d423d  00000000  00000000  000774d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014b70e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055f0  00000000  00000000  0014b78c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000488 	.word	0x20000488
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009a28 	.word	0x08009a28

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000048c 	.word	0x2000048c
 800020c:	08009a28 	.word	0x08009a28

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <Rf96_LoRaClearIrq>:
  temp=temp-157;
  return temp;
}
// Очистка всех флагов
void Rf96_LoRaClearIrq(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegIrqFlags,0xFF);
 80005b4:	21ff      	movs	r1, #255	; 0xff
 80005b6:	2012      	movs	r0, #18
 80005b8:	f001 fd96 	bl	80020e8 <SPIWrite>
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <Rf96_Standby>:

// Вход в standby мод
void Rf96_Standby(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x09);                              		//Standby//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x01);                              	 //Standby//High Frequency Mode
 80005c4:	2101      	movs	r1, #1
 80005c6:	2001      	movs	r0, #1
 80005c8:	f001 fd8e 	bl	80020e8 <SPIWrite>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <Rf96_Sleep>:

// Вход в sleep мод
void Rf96_Sleep(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x08);                              		//Sleep//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x00);                            		 //Sleep//High Frequency Mode
 80005d4:	2100      	movs	r1, #0
 80005d6:	2001      	movs	r0, #1
 80005d8:	f001 fd86 	bl	80020e8 <SPIWrite>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <Rf96_EntryLoRa>:

// Вход в Lora мод
void Rf96_EntryLoRa(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x88);//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x80);//High Frequency Mode
 80005e4:	2180      	movs	r1, #128	; 0x80
 80005e6:	2001      	movs	r0, #1
 80005e8:	f001 fd7e 	bl	80020e8 <SPIWrite>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <Rf96_FreqChoose>:
// Выбираем несущую частоту 0 - 434 Мгц  1 - 868 Мгц
void Rf96_FreqChoose(uint8_t freq_value)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
	BurstWrite(LR_RegFrMsb,Rf96_FreqTbl[freq_value],3);
 80005fa:	79fa      	ldrb	r2, [r7, #7]
 80005fc:	4613      	mov	r3, r2
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	4413      	add	r3, r2
 8000602:	4a05      	ldr	r2, [pc, #20]	; (8000618 <Rf96_FreqChoose+0x28>)
 8000604:	4413      	add	r3, r2
 8000606:	2203      	movs	r2, #3
 8000608:	4619      	mov	r1, r3
 800060a:	2006      	movs	r0, #6
 800060c:	f001 fd90 	bl	8002130 <BurstWrite>

}
 8000610:	bf00      	nop
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	08009ab4 	.word	0x08009ab4

0800061c <Rf96_OutPower>:
// Выбираем выходную мощность 0 -20 Дб, 1- 17 Дб, 2 - 14 Дб, 3 - 11 Дб
void Rf96_OutPower(uint8_t Power_value)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPaConfig,Rf96_PowerTbl[Power_value]);
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	4a06      	ldr	r2, [pc, #24]	; (8000644 <Rf96_OutPower+0x28>)
 800062a:	5cd3      	ldrb	r3, [r2, r3]
 800062c:	4619      	mov	r1, r3
 800062e:	2009      	movs	r0, #9
 8000630:	f001 fd5a 	bl	80020e8 <SPIWrite>
	SPIWrite(0x5A,0x87);  // Для ноги PA устанавливает Pmax до +20 Дб при 0x87  и оставляет по дефолту при 0x84 ???????
 8000634:	2187      	movs	r1, #135	; 0x87
 8000636:	205a      	movs	r0, #90	; 0x5a
 8000638:	f001 fd56 	bl	80020e8 <SPIWrite>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	08009ac0 	.word	0x08009ac0

08000648 <Rf96_OCP>:
// защита по току( максимальный ток усилителя) ( важно ее правильно настроить, поскольку выходная мощность зависит от тока)
// 0 -Без ограничения по току, 1 - 100 мА , 2 - 120 мА, 3 -200 мА
void Rf96_OCP(uint8_t OCP_value)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]

	SPIWrite(LR_RegOcp,Rf96_OCPTbl[OCP_value]);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <Rf96_OCP+0x20>)
 8000656:	5cd3      	ldrb	r3, [r2, r3]
 8000658:	4619      	mov	r1, r3
 800065a:	200b      	movs	r0, #11
 800065c:	f001 fd44 	bl	80020e8 <SPIWrite>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	08009ac4 	.word	0x08009ac4

0800066c <Rf96_LNA>:
// Выбираем LNA  0 - LNA выключен, 1 - Максимальное усиление
void Rf96_LNA(uint8_t LNA_value)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegLna,Rf96_LNATbl[LNA_value]);
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	4a04      	ldr	r2, [pc, #16]	; (800068c <Rf96_LNA+0x20>)
 800067a:	5cd3      	ldrb	r3, [r2, r3]
 800067c:	4619      	mov	r1, r3
 800067e:	200c      	movs	r0, #12
 8000680:	f001 fd32 	bl	80020e8 <SPIWrite>

}
 8000684:	bf00      	nop
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08009ac8 	.word	0x08009ac8

08000690 <Rf96_bandwide_CR_HeadreMod>:
// Устанавливает несколько параметров: полосу частоты ( signal bandwidth), Coding rate, Мод заголовка (HeaderMod):
// Полоса частоты: 0 - 7.8KHz,1- 10.4KHz,2- 15.6KHz, 3- 20.8KHz,4- 31.2KHz,5- 41.7KHz,6- 62.5KHz,7- 125KHz,8- 250KHz,9- 500KHz
// Coding rate: 1 - 4/5, 2 - 4/6, 3 - 4/7, 4 - 4/8
// Мод заголовка : 0 -  явный, 1 - неявный
void Rf96_bandwide_CR_HeadreMod(uint8_t bandwide_value, uint8_t CR_Value, uint8_t HeaderMod_value)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
 800069a:	460b      	mov	r3, r1
 800069c:	71bb      	strb	r3, [r7, #6]
 800069e:	4613      	mov	r3, r2
 80006a0:	717b      	strb	r3, [r7, #5]

	//SPIWrite(LR_RegModemConfig1,(0x00<<4+(CR_Value<<1)+HeaderMod_value));
	//SPIWrite(LR_RegModemConfig1,0x8C);
	SPIWrite(LR_RegModemConfig1,0x8E);
 80006a2:	218e      	movs	r1, #142	; 0x8e
 80006a4:	201d      	movs	r0, #29
 80006a6:	f001 fd1f 	bl	80020e8 <SPIWrite>
	//SPIWrite(LR_RegDetectOptimize,0xC5);
	//SPIWrite(LR_RegDetecionThreshold,0x0C);
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <Rf96_SF_LoadCRC_SymbTimeout>:
// Устанавливает несколько параметров:
// Spreading factor :  0-6,1-7,2-8,3-9,4-10,5-11,6-12
// payLoadCrcc: Выкл - 0, Вкл - 1
// Таймаут по RX:  Максимальноее значение 3FF, минимальное 0. Можно поставить любое в диапозон 0-3FF
void Rf96_SF_LoadCRC_SymbTimeout(uint8_t SF_value, uint8_t PayloadCrc_value, uint16_t SymbTimeout_value)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b082      	sub	sp, #8
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	4603      	mov	r3, r0
 80006ba:	71fb      	strb	r3, [r7, #7]
 80006bc:	460b      	mov	r3, r1
 80006be:	71bb      	strb	r3, [r7, #6]
 80006c0:	4613      	mov	r3, r2
 80006c2:	80bb      	strh	r3, [r7, #4]
	//SPIWrite(LR_RegModemConfig2,((Rf96_SpreadFactorTbl[SF_value]<<4)+(PayloadCrc_value<<2)+(SymbTimeout_value>>8)));
	SPIWrite(LR_RegModemConfig2,0x77);
 80006c4:	2177      	movs	r1, #119	; 0x77
 80006c6:	201e      	movs	r0, #30
 80006c8:	f001 fd0e 	bl	80020e8 <SPIWrite>
	SPIWrite(LR_RegSymbTimeoutLsb,(uint8_t)SymbTimeout_value);
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	201f      	movs	r0, #31
 80006d4:	f001 fd08 	bl	80020e8 <SPIWrite>
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <Rf96_Preamble>:
//Устанавливаем длину преамбулы в байтах: 4+PreambLen_value
void Rf96_Preamble(uint16_t PreambLen_value)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	80fb      	strh	r3, [r7, #6]
	SPIWrite(LR_RegPreambleMsb,PreambLen_value>>8);
 80006ea:	88fb      	ldrh	r3, [r7, #6]
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	2020      	movs	r0, #32
 80006f6:	f001 fcf7 	bl	80020e8 <SPIWrite>
	SPIWrite(LR_RegPreambleLsb,(uint8_t)PreambLen_value);
 80006fa:	88fb      	ldrh	r3, [r7, #6]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4619      	mov	r1, r3
 8000700:	2021      	movs	r0, #33	; 0x21
 8000702:	f001 fcf1 	bl	80020e8 <SPIWrite>
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <Rf96_PinOut_Di0_Di1>:
// Настройка вывода Di0 0 - прерывание по приему, 1 - прерывание по передаче, Di1 0- прерывание по таймауту
void Rf96_PinOut_Di0_Di1(uint8_t Di0_value, uint8_t Di1_value)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b082      	sub	sp, #8
 8000712:	af00      	add	r7, sp, #0
 8000714:	4603      	mov	r3, r0
 8000716:	460a      	mov	r2, r1
 8000718:	71fb      	strb	r3, [r7, #7]
 800071a:	4613      	mov	r3, r2
 800071c:	71bb      	strb	r3, [r7, #6]
	SPIWrite(REG_LR_DIOMAPPING1,(Di0_value<<6)+(Di1_value<<4));
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	019b      	lsls	r3, r3, #6
 8000722:	b2da      	uxtb	r2, r3
 8000724:	79bb      	ldrb	r3, [r7, #6]
 8000726:	011b      	lsls	r3, r3, #4
 8000728:	b2db      	uxtb	r3, r3
 800072a:	4413      	add	r3, r2
 800072c:	b2db      	uxtb	r3, r3
 800072e:	4619      	mov	r1, r3
 8000730:	2040      	movs	r0, #64	; 0x40
 8000732:	f001 fcd9 	bl	80020e8 <SPIWrite>
}
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <Rf96_irqMaskTX>:
//Снятие маски с прерывания по TX
void Rf96_irqMaskTX(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0xF7);
 8000742:	21f7      	movs	r1, #247	; 0xf7
 8000744:	2011      	movs	r0, #17
 8000746:	f001 fccf 	bl	80020e8 <SPIWrite>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}

0800074e <Rf96_PayloadLength>:
{
	SPIWrite(LR_RegIrqFlagsMask,0x3F);
}
//Установка числа передаваемых данных (в байтах)
void Rf96_PayloadLength(uint8_t LengthBytes_value)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
 8000754:	4603      	mov	r3, r0
 8000756:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPayloadLength,LengthBytes_value);
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	4619      	mov	r1, r3
 800075c:	2022      	movs	r0, #34	; 0x22
 800075e:	f001 fcc3 	bl	80020e8 <SPIWrite>
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <Rf96_TX_FifoAdr>:
//Установка Адресса  TX в буфере
void Rf96_TX_FifoAdr(uint8_t TX_adr_value)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoTxBaseAddr,TX_adr_value);
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	4619      	mov	r1, r3
 8000778:	200e      	movs	r0, #14
 800077a:	f001 fcb5 	bl	80020e8 <SPIWrite>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <Rf96_FIFO_point>:
{
	SPIWrite(LR_RegFifoRxBaseAddr,RX_adr_value);
}
// Устанавливает указатель в FIFO
void Rf96_FIFO_point(uint8_t adrPoint_value)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	4603      	mov	r3, r0
 800078e:	71fb      	strb	r3, [r7, #7]
	 SPIWrite(LR_RegFifoAddrPtr,adrPoint_value);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	4619      	mov	r1, r3
 8000794:	200d      	movs	r0, #13
 8000796:	f001 fca7 	bl	80020e8 <SPIWrite>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <Rf96_TX_mode>:
	//SPIWrite(LR_RegOpMode,0x8D);
	SPIWrite(LR_RegOpMode,0x85);                            		//High Frequency Mode
}
// Вход в режим передачи
void Rf96_TX_mode(void)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8B);
	SPIWrite(LR_RegOpMode,0x83);                            		 //High Frequency Mode
 80007a6:	2183      	movs	r1, #131	; 0x83
 80007a8:	2001      	movs	r0, #1
 80007aa:	f001 fc9d 	bl	80020e8 <SPIWrite>
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <Rf96_DataTX_to_FiFO>:

// Запись данных в FiFO
void Rf96_DataTX_to_FiFO(char* str, uint8_t LenghtStr)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
 80007ba:	460b      	mov	r3, r1
 80007bc:	70fb      	strb	r3, [r7, #3]
	BurstWrite(LR_RegFifo, (uint8_t *)str, LenghtStr);
 80007be:	78fb      	ldrb	r3, [r7, #3]
 80007c0:	461a      	mov	r2, r3
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	2000      	movs	r0, #0
 80007c6:	f001 fcb3 	bl	8002130 <BurstWrite>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <Rf96_Lora_init>:
	packet_size = SPIRead(LR_RegRxNbBytes);
	SPIBurstRead(LR_RegFifo, str, packet_size);
}
// Настройка Rf96
void Rf96_Lora_init(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	af00      	add	r7, sp, #0
	// Входим в Sleep mode
	Rf96_Sleep();
 80007d6:	f7ff fefb 	bl	80005d0 <Rf96_Sleep>
	// Входим в Lora мод
	Rf96_EntryLoRa();
 80007da:	f7ff ff01 	bl	80005e0 <Rf96_EntryLoRa>
	// выбираем несущую частоту
	Rf96_FreqChoose(1);
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff ff06 	bl	80005f0 <Rf96_FreqChoose>
	// Выбираем выходную мощность
	Rf96_OutPower(0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f7ff ff19 	bl	800061c <Rf96_OutPower>
	// Выбираем ограничение по току
	Rf96_OCP(0);
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff ff2c 	bl	8000648 <Rf96_OCP>
	// Выбираем LNA
	Rf96_LNA(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f7ff ff3b 	bl	800066c <Rf96_LNA>
	// Выбираем полосу частот, Coding rate, и мод заголовка
	Rf96_bandwide_CR_HeadreMod(7,4,0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2104      	movs	r1, #4
 80007fa:	2007      	movs	r0, #7
 80007fc:	f7ff ff48 	bl	8000690 <Rf96_bandwide_CR_HeadreMod>
	// Выбираем Spreading factor, включение-выключение loadCRC,Таймаут по RX
	Rf96_SF_LoadCRC_SymbTimeout(6,1,0x3FF);
 8000800:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000804:	2101      	movs	r1, #1
 8000806:	2006      	movs	r0, #6
 8000808:	f7ff ff53 	bl	80006b2 <Rf96_SF_LoadCRC_SymbTimeout>
	// Устанавливаем длину преамбулы
	Rf96_Preamble(8);
 800080c:	2008      	movs	r0, #8
 800080e:	f7ff ff67 	bl	80006e0 <Rf96_Preamble>
	// Заходим в StandBy
	Rf96_Standby();
 8000812:	f7ff fed5 	bl	80005c0 <Rf96_Standby>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}

0800081a <Rf96_Lora_TX_mode>:



// Инициализация TX
void Rf96_Lora_TX_mode(void)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	af00      	add	r7, sp, #0
	//RAK811antTx();
	  // Настройка вывода Di0 на прерывание по отправке
	Rf96_PinOut_Di0_Di1(1,0);
 800081e:	2100      	movs	r1, #0
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ff74 	bl	800070e <Rf96_PinOut_Di0_Di1>
      // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 8000826:	f7ff fec3 	bl	80005b0 <Rf96_LoRaClearIrq>
	  // Снимаем маску с прерывания по TX
	  Rf96_irqMaskTX();
 800082a:	f7ff ff88 	bl	800073e <Rf96_irqMaskTX>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(27);
 800082e:	201b      	movs	r0, #27
 8000830:	f7ff ff8d 	bl	800074e <Rf96_PayloadLength>
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 8000834:	2080      	movs	r0, #128	; 0x80
 8000836:	f7ff ff98 	bl	800076a <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 800083a:	2080      	movs	r0, #128	; 0x80
 800083c:	f7ff ffa3 	bl	8000786 <Rf96_FIFO_point>

}
 8000840:	bf00      	nop
 8000842:	bd80      	pop	{r7, pc}

08000844 <Rf96_LoRaTxPacket>:

}

// Отправка пакета данных
void Rf96_LoRaTxPacket(char* Str, uint8_t LenStr)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
    // Записываем данные в буфер
    Rf96_DataTX_to_FiFO(Str,LenStr);
 8000850:	78fb      	ldrb	r3, [r7, #3]
 8000852:	4619      	mov	r1, r3
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ffac 	bl	80007b2 <Rf96_DataTX_to_FiFO>
	// Вход в режим передачи
	Rf96_TX_mode();
 800085a:	f7ff ffa2 	bl	80007a2 <Rf96_TX_mode>
			break;
		}
	}
*/

}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <PacketToRadio>:
uint8_t accelSelect[3][5] = {{0x68, 0x04, 0x32, 0x04, 0x3a},{0x68, 0x04, 0x64, 0x04, 0x6c},{0x68, 0x04, 0x96, 0x04, 0x9e}};

uint32_t countT=0;

void PacketToRadio(void)
{
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0

	for(uint8_t j=0;j<3;j++)
 800086e:	2300      	movs	r3, #0
 8000870:	71fb      	strb	r3, [r7, #7]
 8000872:	e01c      	b.n	80008ae <PacketToRadio+0x46>
	{
		for(uint8_t i=0;i<9;i++)
 8000874:	2300      	movs	r3, #0
 8000876:	71bb      	strb	r3, [r7, #6]
 8000878:	e013      	b.n	80008a2 <PacketToRadio+0x3a>
		   RadioBuff[i+j*9]=packageCut[j][i];
 800087a:	79fa      	ldrb	r2, [r7, #7]
 800087c:	79b8      	ldrb	r0, [r7, #6]
 800087e:	79bc      	ldrb	r4, [r7, #6]
 8000880:	79f9      	ldrb	r1, [r7, #7]
 8000882:	460b      	mov	r3, r1
 8000884:	00db      	lsls	r3, r3, #3
 8000886:	440b      	add	r3, r1
 8000888:	18e1      	adds	r1, r4, r3
 800088a:	4c12      	ldr	r4, [pc, #72]	; (80008d4 <PacketToRadio+0x6c>)
 800088c:	4613      	mov	r3, r2
 800088e:	00db      	lsls	r3, r3, #3
 8000890:	4413      	add	r3, r2
 8000892:	4423      	add	r3, r4
 8000894:	4403      	add	r3, r0
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <PacketToRadio+0x70>)
 800089a:	545a      	strb	r2, [r3, r1]
		for(uint8_t i=0;i<9;i++)
 800089c:	79bb      	ldrb	r3, [r7, #6]
 800089e:	3301      	adds	r3, #1
 80008a0:	71bb      	strb	r3, [r7, #6]
 80008a2:	79bb      	ldrb	r3, [r7, #6]
 80008a4:	2b08      	cmp	r3, #8
 80008a6:	d9e8      	bls.n	800087a <PacketToRadio+0x12>
	for(uint8_t j=0;j<3;j++)
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	3301      	adds	r3, #1
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d9df      	bls.n	8000874 <PacketToRadio+0xc>
	}
	//RadioBuff[27]=Crc8(RadioBuff,27);
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 80008b4:	2080      	movs	r0, #128	; 0x80
 80008b6:	f7ff ff58 	bl	800076a <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 80008ba:	2080      	movs	r0, #128	; 0x80
 80008bc:	f7ff ff63 	bl	8000786 <Rf96_FIFO_point>

	  Rf96_LoRaClearIrq();
 80008c0:	f7ff fe76 	bl	80005b0 <Rf96_LoRaClearIrq>

	  Rf96_LoRaTxPacket((char*)RadioBuff,27);
 80008c4:	211b      	movs	r1, #27
 80008c6:	4804      	ldr	r0, [pc, #16]	; (80008d8 <PacketToRadio+0x70>)
 80008c8:	f7ff ffbc 	bl	8000844 <Rf96_LoRaTxPacket>

}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	200004d0 	.word	0x200004d0
 80008d8:	2000705c 	.word	0x2000705c

080008dc <transmit>:

void transmit(uint8_t* str, uint8_t* str2)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08c      	sub	sp, #48	; 0x30
 80008e0:	af08      	add	r7, sp, #32
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]

	for(uint8_t i=0;i<NumofPacket;i++)
 80008e6:	2300      	movs	r3, #0
 80008e8:	73fb      	strb	r3, [r7, #15]
 80008ea:	f000 bc50 	b.w	800118e <transmit+0x8b2>
	{


		        // первый акселерометр
			    // Ось Х
				xIntSumFirst = (str[1+8+i*36] & 0x0F) * 10 + (str[1+9+i*36] >> 4); // целочисленная сумма X
 80008ee:	7bfa      	ldrb	r2, [r7, #15]
 80008f0:	4613      	mov	r3, r2
 80008f2:	00db      	lsls	r3, r3, #3
 80008f4:	4413      	add	r3, r2
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	3309      	adds	r3, #9
 80008fa:	461a      	mov	r2, r3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4413      	add	r3, r2
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	f003 020f 	and.w	r2, r3, #15
 8000906:	4613      	mov	r3, r2
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4413      	add	r3, r2
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	4619      	mov	r1, r3
 8000910:	7bfa      	ldrb	r2, [r7, #15]
 8000912:	4613      	mov	r3, r2
 8000914:	00db      	lsls	r3, r3, #3
 8000916:	4413      	add	r3, r2
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	330a      	adds	r3, #10
 800091c:	461a      	mov	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4413      	add	r3, r2
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	091b      	lsrs	r3, r3, #4
 8000926:	b2db      	uxtb	r3, r3
 8000928:	440b      	add	r3, r1
 800092a:	4ab6      	ldr	r2, [pc, #728]	; (8000c04 <transmit+0x328>)
 800092c:	6013      	str	r3, [r2, #0]
				x5First = str[1+9+i*36] & 0x0F; //перевод правого бита 5го байта
 800092e:	7bfa      	ldrb	r2, [r7, #15]
 8000930:	4613      	mov	r3, r2
 8000932:	00db      	lsls	r3, r3, #3
 8000934:	4413      	add	r3, r2
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	330a      	adds	r3, #10
 800093a:	461a      	mov	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4413      	add	r3, r2
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	f003 030f 	and.w	r3, r3, #15
 8000946:	4ab0      	ldr	r2, [pc, #704]	; (8000c08 <transmit+0x32c>)
 8000948:	6013      	str	r3, [r2, #0]
				x60First = str[1+10+i*36] >> 4; //перевод левого бита 6го байта
 800094a:	7bfa      	ldrb	r2, [r7, #15]
 800094c:	4613      	mov	r3, r2
 800094e:	00db      	lsls	r3, r3, #3
 8000950:	4413      	add	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	330b      	adds	r3, #11
 8000956:	461a      	mov	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4413      	add	r3, r2
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	091b      	lsrs	r3, r3, #4
 8000960:	b2db      	uxtb	r3, r3
 8000962:	461a      	mov	r2, r3
 8000964:	4ba9      	ldr	r3, [pc, #676]	; (8000c0c <transmit+0x330>)
 8000966:	601a      	str	r2, [r3, #0]
				x65First = str[1+10+i*36] & 0x0F; //перевод правого бита 6го байта
 8000968:	7bfa      	ldrb	r2, [r7, #15]
 800096a:	4613      	mov	r3, r2
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	4413      	add	r3, r2
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	330b      	adds	r3, #11
 8000974:	461a      	mov	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	f003 030f 	and.w	r3, r3, #15
 8000980:	4aa3      	ldr	r2, [pc, #652]	; (8000c10 <transmit+0x334>)
 8000982:	6013      	str	r3, [r2, #0]
				sprintf(xvalFirst, "+%02d.%d%d;",xIntSumFirst, x5First, x60First);
 8000984:	4b9f      	ldr	r3, [pc, #636]	; (8000c04 <transmit+0x328>)
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	4b9f      	ldr	r3, [pc, #636]	; (8000c08 <transmit+0x32c>)
 800098a:	6819      	ldr	r1, [r3, #0]
 800098c:	4b9f      	ldr	r3, [pc, #636]	; (8000c0c <transmit+0x330>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	9300      	str	r3, [sp, #0]
 8000992:	460b      	mov	r3, r1
 8000994:	499f      	ldr	r1, [pc, #636]	; (8000c14 <transmit+0x338>)
 8000996:	48a0      	ldr	r0, [pc, #640]	; (8000c18 <transmit+0x33c>)
 8000998:	f008 fc40 	bl	800921c <siprintf>
				if((str[1+8+i*36] >> 4) == 0x01)
 800099c:	7bfa      	ldrb	r2, [r7, #15]
 800099e:	4613      	mov	r3, r2
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	4413      	add	r3, r2
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	3309      	adds	r3, #9
 80009a8:	461a      	mov	r2, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4413      	add	r3, r2
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	091b      	lsrs	r3, r3, #4
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d102      	bne.n	80009be <transmit+0xe2>
					xvalFirst[0] = '-';
 80009b8:	4b97      	ldr	r3, [pc, #604]	; (8000c18 <transmit+0x33c>)
 80009ba:	222d      	movs	r2, #45	; 0x2d
 80009bc:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumFirst = (str[1+11+i*36] & 0x0F) * 10 + (str[1+12+i*36] >> 4);	// целочисленная сумма Y
 80009be:	7bfa      	ldrb	r2, [r7, #15]
 80009c0:	4613      	mov	r3, r2
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	4413      	add	r3, r2
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	330c      	adds	r3, #12
 80009ca:	461a      	mov	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	f003 020f 	and.w	r2, r3, #15
 80009d6:	4613      	mov	r3, r2
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	4413      	add	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4619      	mov	r1, r3
 80009e0:	7bfa      	ldrb	r2, [r7, #15]
 80009e2:	4613      	mov	r3, r2
 80009e4:	00db      	lsls	r3, r3, #3
 80009e6:	4413      	add	r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	330d      	adds	r3, #13
 80009ec:	461a      	mov	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	091b      	lsrs	r3, r3, #4
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	440b      	add	r3, r1
 80009fa:	4a88      	ldr	r2, [pc, #544]	; (8000c1c <transmit+0x340>)
 80009fc:	6013      	str	r3, [r2, #0]
				y8First = str[1+12+i*36] & 0x0F; //перевод правого бита 8го байта
 80009fe:	7bfa      	ldrb	r2, [r7, #15]
 8000a00:	4613      	mov	r3, r2
 8000a02:	00db      	lsls	r3, r3, #3
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	330d      	adds	r3, #13
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4413      	add	r3, r2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	f003 030f 	and.w	r3, r3, #15
 8000a16:	4a82      	ldr	r2, [pc, #520]	; (8000c20 <transmit+0x344>)
 8000a18:	6013      	str	r3, [r2, #0]
				y90First = str[1+13+i*36] >> 4; //перевод левого бита 9го байта
 8000a1a:	7bfa      	ldrb	r2, [r7, #15]
 8000a1c:	4613      	mov	r3, r2
 8000a1e:	00db      	lsls	r3, r3, #3
 8000a20:	4413      	add	r3, r2
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	330e      	adds	r3, #14
 8000a26:	461a      	mov	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	091b      	lsrs	r3, r3, #4
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	461a      	mov	r2, r3
 8000a34:	4b7b      	ldr	r3, [pc, #492]	; (8000c24 <transmit+0x348>)
 8000a36:	601a      	str	r2, [r3, #0]
				y95First = str[1+13+i*36] & 0x0F; //перевод правого бита 9го байта
 8000a38:	7bfa      	ldrb	r2, [r7, #15]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	4413      	add	r3, r2
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	330e      	adds	r3, #14
 8000a44:	461a      	mov	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4413      	add	r3, r2
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	f003 030f 	and.w	r3, r3, #15
 8000a50:	4a75      	ldr	r2, [pc, #468]	; (8000c28 <transmit+0x34c>)
 8000a52:	6013      	str	r3, [r2, #0]
				sprintf(yvalFirst, "+%02d.%d%d;", yIntSumFirst, y8First, y90First);
 8000a54:	4b71      	ldr	r3, [pc, #452]	; (8000c1c <transmit+0x340>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b71      	ldr	r3, [pc, #452]	; (8000c20 <transmit+0x344>)
 8000a5a:	6819      	ldr	r1, [r3, #0]
 8000a5c:	4b71      	ldr	r3, [pc, #452]	; (8000c24 <transmit+0x348>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	9300      	str	r3, [sp, #0]
 8000a62:	460b      	mov	r3, r1
 8000a64:	496b      	ldr	r1, [pc, #428]	; (8000c14 <transmit+0x338>)
 8000a66:	4871      	ldr	r0, [pc, #452]	; (8000c2c <transmit+0x350>)
 8000a68:	f008 fbd8 	bl	800921c <siprintf>
				if((str[1+11+i*36] >> 4) == 0x01)
 8000a6c:	7bfa      	ldrb	r2, [r7, #15]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	330c      	adds	r3, #12
 8000a78:	461a      	mov	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	091b      	lsrs	r3, r3, #4
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d102      	bne.n	8000a8e <transmit+0x1b2>
					yvalFirst[0] = '-';
 8000a88:	4b68      	ldr	r3, [pc, #416]	; (8000c2c <transmit+0x350>)
 8000a8a:	222d      	movs	r2, #45	; 0x2d
 8000a8c:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumFirst = (str[1+14+i*36] & 0x0F) * 10 + (str[1+15+i*36] >> 4); //целочисленная сумма Z
 8000a8e:	7bfa      	ldrb	r2, [r7, #15]
 8000a90:	4613      	mov	r3, r2
 8000a92:	00db      	lsls	r3, r3, #3
 8000a94:	4413      	add	r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	330f      	adds	r3, #15
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	f003 020f 	and.w	r2, r3, #15
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	4413      	add	r3, r2
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	4619      	mov	r1, r3
 8000ab0:	7bfa      	ldrb	r2, [r7, #15]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	4413      	add	r3, r2
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	3310      	adds	r3, #16
 8000abc:	461a      	mov	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	091b      	lsrs	r3, r3, #4
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	440b      	add	r3, r1
 8000aca:	4a59      	ldr	r2, [pc, #356]	; (8000c30 <transmit+0x354>)
 8000acc:	6013      	str	r3, [r2, #0]
				z11First = str[1+15+i*36] & 0x0F; //перевод правого бита 11го байта
 8000ace:	7bfa      	ldrb	r2, [r7, #15]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	00db      	lsls	r3, r3, #3
 8000ad4:	4413      	add	r3, r2
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	3310      	adds	r3, #16
 8000ada:	461a      	mov	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4413      	add	r3, r2
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	f003 030f 	and.w	r3, r3, #15
 8000ae6:	4a53      	ldr	r2, [pc, #332]	; (8000c34 <transmit+0x358>)
 8000ae8:	6013      	str	r3, [r2, #0]
				z120First = str[1+16+i*36] >> 4; //перевод левого бита 12го байта
 8000aea:	7bfa      	ldrb	r2, [r7, #15]
 8000aec:	4613      	mov	r3, r2
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	4413      	add	r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	3311      	adds	r3, #17
 8000af6:	461a      	mov	r2, r3
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4413      	add	r3, r2
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	091b      	lsrs	r3, r3, #4
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	461a      	mov	r2, r3
 8000b04:	4b4c      	ldr	r3, [pc, #304]	; (8000c38 <transmit+0x35c>)
 8000b06:	601a      	str	r2, [r3, #0]
				z125First = str[1+16+i*36] & 0x0F; //перевод правого бита 12го байта
 8000b08:	7bfa      	ldrb	r2, [r7, #15]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	4413      	add	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	3311      	adds	r3, #17
 8000b14:	461a      	mov	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	f003 030f 	and.w	r3, r3, #15
 8000b20:	4a46      	ldr	r2, [pc, #280]	; (8000c3c <transmit+0x360>)
 8000b22:	6013      	str	r3, [r2, #0]
				sprintf(zvalFirst, "+%02d.%d%d;", zIntSumFirst, z11First, z120First);
 8000b24:	4b42      	ldr	r3, [pc, #264]	; (8000c30 <transmit+0x354>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <transmit+0x358>)
 8000b2a:	6819      	ldr	r1, [r3, #0]
 8000b2c:	4b42      	ldr	r3, [pc, #264]	; (8000c38 <transmit+0x35c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	460b      	mov	r3, r1
 8000b34:	4937      	ldr	r1, [pc, #220]	; (8000c14 <transmit+0x338>)
 8000b36:	4842      	ldr	r0, [pc, #264]	; (8000c40 <transmit+0x364>)
 8000b38:	f008 fb70 	bl	800921c <siprintf>
				if((str[1+14+i*36] >> 4) == 0x01)
 8000b3c:	7bfa      	ldrb	r2, [r7, #15]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	00db      	lsls	r3, r3, #3
 8000b42:	4413      	add	r3, r2
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	330f      	adds	r3, #15
 8000b48:	461a      	mov	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4413      	add	r3, r2
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	091b      	lsrs	r3, r3, #4
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d102      	bne.n	8000b5e <transmit+0x282>
					zvalFirst[0] = '-';
 8000b58:	4b39      	ldr	r3, [pc, #228]	; (8000c40 <transmit+0x364>)
 8000b5a:	222d      	movs	r2, #45	; 0x2d
 8000b5c:	701a      	strb	r2, [r3, #0]

				// второй акселерометр
				// Ось Х
				xIntSumSecond = (str[1+17+i*36] & 0x0F) * 10 + (str[1+18+i*36] >> 4); // целочисленная сумма X
 8000b5e:	7bfa      	ldrb	r2, [r7, #15]
 8000b60:	4613      	mov	r3, r2
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	4413      	add	r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	3312      	adds	r3, #18
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4413      	add	r3, r2
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	f003 020f 	and.w	r2, r3, #15
 8000b76:	4613      	mov	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	4413      	add	r3, r2
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	4619      	mov	r1, r3
 8000b80:	7bfa      	ldrb	r2, [r7, #15]
 8000b82:	4613      	mov	r3, r2
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	4413      	add	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	3313      	adds	r3, #19
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	091b      	lsrs	r3, r3, #4
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	440b      	add	r3, r1
 8000b9a:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <transmit+0x368>)
 8000b9c:	6013      	str	r3, [r2, #0]
				x5Second = str[1+18+i*36] & 0x0F; //перевод правого бита 5го байта
 8000b9e:	7bfa      	ldrb	r2, [r7, #15]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	4413      	add	r3, r2
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	3313      	adds	r3, #19
 8000baa:	461a      	mov	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4413      	add	r3, r2
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	f003 030f 	and.w	r3, r3, #15
 8000bb6:	4a24      	ldr	r2, [pc, #144]	; (8000c48 <transmit+0x36c>)
 8000bb8:	6013      	str	r3, [r2, #0]
				x60Second = str[1+19+i*36] >> 4; //перевод левого бита 6го байта
 8000bba:	7bfa      	ldrb	r2, [r7, #15]
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	4413      	add	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	3314      	adds	r3, #20
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	091b      	lsrs	r3, r3, #4
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <transmit+0x370>)
 8000bd6:	601a      	str	r2, [r3, #0]
				x65Second = str[1+19+i*36] & 0x0F; //перевод правого бита 6го байта
 8000bd8:	7bfa      	ldrb	r2, [r7, #15]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	4413      	add	r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	3314      	adds	r3, #20
 8000be4:	461a      	mov	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	f003 030f 	and.w	r3, r3, #15
 8000bf0:	4a17      	ldr	r2, [pc, #92]	; (8000c50 <transmit+0x374>)
 8000bf2:	6013      	str	r3, [r2, #0]
				sprintf(xvalSecond, "+%02d.%d%d;",xIntSumSecond, x5Second, x60Second);
 8000bf4:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <transmit+0x368>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <transmit+0x36c>)
 8000bfa:	6819      	ldr	r1, [r3, #0]
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <transmit+0x370>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	e028      	b.n	8000c54 <transmit+0x378>
 8000c02:	bf00      	nop
 8000c04:	20007290 	.word	0x20007290
 8000c08:	20006ff8 	.word	0x20006ff8
 8000c0c:	20007280 	.word	0x20007280
 8000c10:	20007004 	.word	0x20007004
 8000c14:	08009a40 	.word	0x08009a40
 8000c18:	200005d8 	.word	0x200005d8
 8000c1c:	20000d6c 	.word	0x20000d6c
 8000c20:	20000d70 	.word	0x20000d70
 8000c24:	20000998 	.word	0x20000998
 8000c28:	20000c5c 	.word	0x20000c5c
 8000c2c:	2000099c 	.word	0x2000099c
 8000c30:	2000704c 	.word	0x2000704c
 8000c34:	20000bac 	.word	0x20000bac
 8000c38:	20000ba8 	.word	0x20000ba8
 8000c3c:	20007000 	.word	0x20007000
 8000c40:	20007054 	.word	0x20007054
 8000c44:	20000d68 	.word	0x20000d68
 8000c48:	20007284 	.word	0x20007284
 8000c4c:	200009a4 	.word	0x200009a4
 8000c50:	20000d64 	.word	0x20000d64
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	460b      	mov	r3, r1
 8000c58:	49b9      	ldr	r1, [pc, #740]	; (8000f40 <transmit+0x664>)
 8000c5a:	48ba      	ldr	r0, [pc, #744]	; (8000f44 <transmit+0x668>)
 8000c5c:	f008 fade 	bl	800921c <siprintf>
				if((str[1+17+i*36] >> 4) == 0x01)
 8000c60:	7bfa      	ldrb	r2, [r7, #15]
 8000c62:	4613      	mov	r3, r2
 8000c64:	00db      	lsls	r3, r3, #3
 8000c66:	4413      	add	r3, r2
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	3312      	adds	r3, #18
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	091b      	lsrs	r3, r3, #4
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d102      	bne.n	8000c82 <transmit+0x3a6>
					xvalSecond[0] = '-';
 8000c7c:	4bb1      	ldr	r3, [pc, #708]	; (8000f44 <transmit+0x668>)
 8000c7e:	222d      	movs	r2, #45	; 0x2d
 8000c80:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumSecond = (str[1+20+i*36] & 0x0F) * 10 + (str[1+21+i*36] >> 4);	// целочисленная сумма Y
 8000c82:	7bfa      	ldrb	r2, [r7, #15]
 8000c84:	4613      	mov	r3, r2
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	4413      	add	r3, r2
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	3315      	adds	r3, #21
 8000c8e:	461a      	mov	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4413      	add	r3, r2
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	f003 020f 	and.w	r2, r3, #15
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	7bfa      	ldrb	r2, [r7, #15]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	00db      	lsls	r3, r3, #3
 8000caa:	4413      	add	r3, r2
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	3316      	adds	r3, #22
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	091b      	lsrs	r3, r3, #4
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	440b      	add	r3, r1
 8000cbe:	4aa2      	ldr	r2, [pc, #648]	; (8000f48 <transmit+0x66c>)
 8000cc0:	6013      	str	r3, [r2, #0]
				y8Second = str[1+21+i*36] & 0x0F; //перевод правого бита 8го байта
 8000cc2:	7bfa      	ldrb	r2, [r7, #15]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	00db      	lsls	r3, r3, #3
 8000cc8:	4413      	add	r3, r2
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	3316      	adds	r3, #22
 8000cce:	461a      	mov	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	4a9c      	ldr	r2, [pc, #624]	; (8000f4c <transmit+0x670>)
 8000cdc:	6013      	str	r3, [r2, #0]
				y90Second = str[1+22+i*36] >> 4; //перевод левого бита 9го байта
 8000cde:	7bfa      	ldrb	r2, [r7, #15]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	4413      	add	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	3317      	adds	r3, #23
 8000cea:	461a      	mov	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4413      	add	r3, r2
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	091b      	lsrs	r3, r3, #4
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b95      	ldr	r3, [pc, #596]	; (8000f50 <transmit+0x674>)
 8000cfa:	601a      	str	r2, [r3, #0]
				y95Second = str[1+22+i*36] & 0x0F; //перевод правого бита 9го байта
 8000cfc:	7bfa      	ldrb	r2, [r7, #15]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	00db      	lsls	r3, r3, #3
 8000d02:	4413      	add	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	3317      	adds	r3, #23
 8000d08:	461a      	mov	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	f003 030f 	and.w	r3, r3, #15
 8000d14:	4a8f      	ldr	r2, [pc, #572]	; (8000f54 <transmit+0x678>)
 8000d16:	6013      	str	r3, [r2, #0]
				sprintf(yvalSecond, "+%02d.%d%d;", yIntSumSecond, y8Second, y90Second);
 8000d18:	4b8b      	ldr	r3, [pc, #556]	; (8000f48 <transmit+0x66c>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b8b      	ldr	r3, [pc, #556]	; (8000f4c <transmit+0x670>)
 8000d1e:	6819      	ldr	r1, [r3, #0]
 8000d20:	4b8b      	ldr	r3, [pc, #556]	; (8000f50 <transmit+0x674>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	9300      	str	r3, [sp, #0]
 8000d26:	460b      	mov	r3, r1
 8000d28:	4985      	ldr	r1, [pc, #532]	; (8000f40 <transmit+0x664>)
 8000d2a:	488b      	ldr	r0, [pc, #556]	; (8000f58 <transmit+0x67c>)
 8000d2c:	f008 fa76 	bl	800921c <siprintf>
				if((str[1+20+i*36] >> 4) == 0x01)
 8000d30:	7bfa      	ldrb	r2, [r7, #15]
 8000d32:	4613      	mov	r3, r2
 8000d34:	00db      	lsls	r3, r3, #3
 8000d36:	4413      	add	r3, r2
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	3315      	adds	r3, #21
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	091b      	lsrs	r3, r3, #4
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d102      	bne.n	8000d52 <transmit+0x476>
					yvalSecond[0] = '-';
 8000d4c:	4b82      	ldr	r3, [pc, #520]	; (8000f58 <transmit+0x67c>)
 8000d4e:	222d      	movs	r2, #45	; 0x2d
 8000d50:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumSecond = (str[1+23+i*36] & 0x0F) * 10 + (str[1+24+i*36] >> 4); //целочисленная сумма Z
 8000d52:	7bfa      	ldrb	r2, [r7, #15]
 8000d54:	4613      	mov	r3, r2
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	4413      	add	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	3318      	adds	r3, #24
 8000d5e:	461a      	mov	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	f003 020f 	and.w	r2, r3, #15
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	4619      	mov	r1, r3
 8000d74:	7bfa      	ldrb	r2, [r7, #15]
 8000d76:	4613      	mov	r3, r2
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	4413      	add	r3, r2
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	3319      	adds	r3, #25
 8000d80:	461a      	mov	r2, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	091b      	lsrs	r3, r3, #4
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	440b      	add	r3, r1
 8000d8e:	4a73      	ldr	r2, [pc, #460]	; (8000f5c <transmit+0x680>)
 8000d90:	6013      	str	r3, [r2, #0]
				z11Second = str[1+24+i*36] & 0x0F; //перевод правого бита 11го байта
 8000d92:	7bfa      	ldrb	r2, [r7, #15]
 8000d94:	4613      	mov	r3, r2
 8000d96:	00db      	lsls	r3, r3, #3
 8000d98:	4413      	add	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	3319      	adds	r3, #25
 8000d9e:	461a      	mov	r2, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4413      	add	r3, r2
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	f003 030f 	and.w	r3, r3, #15
 8000daa:	4a6d      	ldr	r2, [pc, #436]	; (8000f60 <transmit+0x684>)
 8000dac:	6013      	str	r3, [r2, #0]
				z120Second = str[1+25+i*36] >> 4; //перевод левого бита 12го байта
 8000dae:	7bfa      	ldrb	r2, [r7, #15]
 8000db0:	4613      	mov	r3, r2
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4413      	add	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	331a      	adds	r3, #26
 8000dba:	461a      	mov	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	091b      	lsrs	r3, r3, #4
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4b66      	ldr	r3, [pc, #408]	; (8000f64 <transmit+0x688>)
 8000dca:	601a      	str	r2, [r3, #0]
				z125Second = str[1+25+i*36] & 0x0F; //перевод правого бита 12го байта
 8000dcc:	7bfa      	ldrb	r2, [r7, #15]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	4413      	add	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	331a      	adds	r3, #26
 8000dd8:	461a      	mov	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	f003 030f 	and.w	r3, r3, #15
 8000de4:	4a60      	ldr	r2, [pc, #384]	; (8000f68 <transmit+0x68c>)
 8000de6:	6013      	str	r3, [r2, #0]
				sprintf(zvalSecond, "+%02d.%d%d;", zIntSumSecond, z11Second, z120Second);
 8000de8:	4b5c      	ldr	r3, [pc, #368]	; (8000f5c <transmit+0x680>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b5c      	ldr	r3, [pc, #368]	; (8000f60 <transmit+0x684>)
 8000dee:	6819      	ldr	r1, [r3, #0]
 8000df0:	4b5c      	ldr	r3, [pc, #368]	; (8000f64 <transmit+0x688>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	460b      	mov	r3, r1
 8000df8:	4951      	ldr	r1, [pc, #324]	; (8000f40 <transmit+0x664>)
 8000dfa:	485c      	ldr	r0, [pc, #368]	; (8000f6c <transmit+0x690>)
 8000dfc:	f008 fa0e 	bl	800921c <siprintf>
				if((str[1+23+i*36] >> 4) == 0x01)
 8000e00:	7bfa      	ldrb	r2, [r7, #15]
 8000e02:	4613      	mov	r3, r2
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	4413      	add	r3, r2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	3318      	adds	r3, #24
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	091b      	lsrs	r3, r3, #4
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d102      	bne.n	8000e22 <transmit+0x546>
					zvalSecond[0] = '-';
 8000e1c:	4b53      	ldr	r3, [pc, #332]	; (8000f6c <transmit+0x690>)
 8000e1e:	222d      	movs	r2, #45	; 0x2d
 8000e20:	701a      	strb	r2, [r3, #0]

				// третий акселерометр
				// Ось Х
				xIntSumThird = (str[1+26+i*36] & 0x0F) * 10 + (str[1+27+i*36] >> 4); // целочисленная сумма X
 8000e22:	7bfa      	ldrb	r2, [r7, #15]
 8000e24:	4613      	mov	r3, r2
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	4413      	add	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	331b      	adds	r3, #27
 8000e2e:	461a      	mov	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4413      	add	r3, r2
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	f003 020f 	and.w	r2, r3, #15
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	7bfa      	ldrb	r2, [r7, #15]
 8000e46:	4613      	mov	r3, r2
 8000e48:	00db      	lsls	r3, r3, #3
 8000e4a:	4413      	add	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	331c      	adds	r3, #28
 8000e50:	461a      	mov	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	091b      	lsrs	r3, r3, #4
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	440b      	add	r3, r1
 8000e5e:	4a44      	ldr	r2, [pc, #272]	; (8000f70 <transmit+0x694>)
 8000e60:	6013      	str	r3, [r2, #0]
				x5Third = str[1+27+i*36] & 0x0F; //перевод правого бита 5го байта
 8000e62:	7bfa      	ldrb	r2, [r7, #15]
 8000e64:	4613      	mov	r3, r2
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	4413      	add	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	331c      	adds	r3, #28
 8000e6e:	461a      	mov	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4413      	add	r3, r2
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	4a3e      	ldr	r2, [pc, #248]	; (8000f74 <transmit+0x698>)
 8000e7c:	6013      	str	r3, [r2, #0]
				x60Third = str[1+28+i*36] >> 4; //перевод левого бита 6го байта
 8000e7e:	7bfa      	ldrb	r2, [r7, #15]
 8000e80:	4613      	mov	r3, r2
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	4413      	add	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	331d      	adds	r3, #29
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	091b      	lsrs	r3, r3, #4
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b37      	ldr	r3, [pc, #220]	; (8000f78 <transmit+0x69c>)
 8000e9a:	601a      	str	r2, [r3, #0]
				x65Third = str[1+28+i*36] & 0x0F; //перевод правого бита 6го байта
 8000e9c:	7bfa      	ldrb	r2, [r7, #15]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	4413      	add	r3, r2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	331d      	adds	r3, #29
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	f003 030f 	and.w	r3, r3, #15
 8000eb4:	4a31      	ldr	r2, [pc, #196]	; (8000f7c <transmit+0x6a0>)
 8000eb6:	6013      	str	r3, [r2, #0]
				sprintf(xvalThird, "+%02d.%d%d;",xIntSumThird, x5Third, x60Third);
 8000eb8:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <transmit+0x694>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b2d      	ldr	r3, [pc, #180]	; (8000f74 <transmit+0x698>)
 8000ebe:	6819      	ldr	r1, [r3, #0]
 8000ec0:	4b2d      	ldr	r3, [pc, #180]	; (8000f78 <transmit+0x69c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	491d      	ldr	r1, [pc, #116]	; (8000f40 <transmit+0x664>)
 8000eca:	482d      	ldr	r0, [pc, #180]	; (8000f80 <transmit+0x6a4>)
 8000ecc:	f008 f9a6 	bl	800921c <siprintf>
				if((str[1+26+i*36] >> 4) == 0x01)
 8000ed0:	7bfa      	ldrb	r2, [r7, #15]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	4413      	add	r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	331b      	adds	r3, #27
 8000edc:	461a      	mov	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	091b      	lsrs	r3, r3, #4
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d102      	bne.n	8000ef2 <transmit+0x616>
					xvalThird[0] = '-';
 8000eec:	4b24      	ldr	r3, [pc, #144]	; (8000f80 <transmit+0x6a4>)
 8000eee:	222d      	movs	r2, #45	; 0x2d
 8000ef0:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumThird = (str[1+29+i*36] & 0x0F) * 10 + (str[1+30+i*36] >> 4);	// целочисленная сумма Y
 8000ef2:	7bfa      	ldrb	r2, [r7, #15]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	4413      	add	r3, r2
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	331e      	adds	r3, #30
 8000efe:	461a      	mov	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	f003 020f 	and.w	r2, r3, #15
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	4619      	mov	r1, r3
 8000f14:	7bfa      	ldrb	r2, [r7, #15]
 8000f16:	4613      	mov	r3, r2
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	4413      	add	r3, r2
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	331f      	adds	r3, #31
 8000f20:	461a      	mov	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	091b      	lsrs	r3, r3, #4
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	440b      	add	r3, r1
 8000f2e:	4a15      	ldr	r2, [pc, #84]	; (8000f84 <transmit+0x6a8>)
 8000f30:	6013      	str	r3, [r2, #0]
				y8Third = str[1+30+i*36] & 0x0F; //перевод правого бита 8го байта
 8000f32:	7bfa      	ldrb	r2, [r7, #15]
 8000f34:	4613      	mov	r3, r2
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	4413      	add	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	e024      	b.n	8000f88 <transmit+0x6ac>
 8000f3e:	bf00      	nop
 8000f40:	08009a40 	.word	0x08009a40
 8000f44:	2000055c 	.word	0x2000055c
 8000f48:	20000c18 	.word	0x20000c18
 8000f4c:	20006ffc 	.word	0x20006ffc
 8000f50:	200071d4 	.word	0x200071d4
 8000f54:	20000554 	.word	0x20000554
 8000f58:	20006fe4 	.word	0x20006fe4
 8000f5c:	20000550 	.word	0x20000550
 8000f60:	20007508 	.word	0x20007508
 8000f64:	20000bb0 	.word	0x20000bb0
 8000f68:	20000564 	.word	0x20000564
 8000f6c:	20000bb4 	.word	0x20000bb4
 8000f70:	20007504 	.word	0x20007504
 8000f74:	20000d20 	.word	0x20000d20
 8000f78:	20000990 	.word	0x20000990
 8000f7c:	20006fec 	.word	0x20006fec
 8000f80:	200071d8 	.word	0x200071d8
 8000f84:	20007048 	.word	0x20007048
 8000f88:	331f      	adds	r3, #31
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4413      	add	r3, r2
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	4a82      	ldr	r2, [pc, #520]	; (80011a0 <transmit+0x8c4>)
 8000f98:	6013      	str	r3, [r2, #0]
				y90Third = str[1+31+i*36] >> 4; //перевод левого бита 9го байта
 8000f9a:	7bfa      	ldrb	r2, [r7, #15]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	3320      	adds	r3, #32
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	091b      	lsrs	r3, r3, #4
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b7b      	ldr	r3, [pc, #492]	; (80011a4 <transmit+0x8c8>)
 8000fb6:	601a      	str	r2, [r3, #0]
				y95Third = str[1+31+i*36] & 0x0F; //перевод правого бита 9го байта
 8000fb8:	7bfa      	ldrb	r2, [r7, #15]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	4413      	add	r3, r2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	3320      	adds	r3, #32
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	f003 030f 	and.w	r3, r3, #15
 8000fd0:	4a75      	ldr	r2, [pc, #468]	; (80011a8 <transmit+0x8cc>)
 8000fd2:	6013      	str	r3, [r2, #0]
				sprintf(yvalThird, "+%02d.%d%d;", yIntSumThird, y8Third, y90Third);
 8000fd4:	4b75      	ldr	r3, [pc, #468]	; (80011ac <transmit+0x8d0>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b71      	ldr	r3, [pc, #452]	; (80011a0 <transmit+0x8c4>)
 8000fda:	6819      	ldr	r1, [r3, #0]
 8000fdc:	4b71      	ldr	r3, [pc, #452]	; (80011a4 <transmit+0x8c8>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	4972      	ldr	r1, [pc, #456]	; (80011b0 <transmit+0x8d4>)
 8000fe6:	4873      	ldr	r0, [pc, #460]	; (80011b4 <transmit+0x8d8>)
 8000fe8:	f008 f918 	bl	800921c <siprintf>
				if((str[1+29+i*36] >> 4) == 0x01)
 8000fec:	7bfa      	ldrb	r2, [r7, #15]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	4413      	add	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	331e      	adds	r3, #30
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2b01      	cmp	r3, #1
 8001006:	d102      	bne.n	800100e <transmit+0x732>
					yvalThird[0] = '-';
 8001008:	4b6a      	ldr	r3, [pc, #424]	; (80011b4 <transmit+0x8d8>)
 800100a:	222d      	movs	r2, #45	; 0x2d
 800100c:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumThird = (str[1+32+i*36] & 0x0F) * 10 + (str[1+33+i*36] >> 4); //целочисленная сумма Z
 800100e:	7bfa      	ldrb	r2, [r7, #15]
 8001010:	4613      	mov	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	3321      	adds	r3, #33	; 0x21
 800101a:	461a      	mov	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4413      	add	r3, r2
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	f003 020f 	and.w	r2, r3, #15
 8001026:	4613      	mov	r3, r2
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	4413      	add	r3, r2
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	4619      	mov	r1, r3
 8001030:	7bfa      	ldrb	r2, [r7, #15]
 8001032:	4613      	mov	r3, r2
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4413      	add	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	3322      	adds	r3, #34	; 0x22
 800103c:	461a      	mov	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	091b      	lsrs	r3, r3, #4
 8001046:	b2db      	uxtb	r3, r3
 8001048:	440b      	add	r3, r1
 800104a:	4a5b      	ldr	r2, [pc, #364]	; (80011b8 <transmit+0x8dc>)
 800104c:	6013      	str	r3, [r2, #0]
				z11Third = str[1+33+i*36] & 0x0F; //перевод правого бита 11го байта
 800104e:	7bfa      	ldrb	r2, [r7, #15]
 8001050:	4613      	mov	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	4413      	add	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	3322      	adds	r3, #34	; 0x22
 800105a:	461a      	mov	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4413      	add	r3, r2
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	f003 030f 	and.w	r3, r3, #15
 8001066:	4a55      	ldr	r2, [pc, #340]	; (80011bc <transmit+0x8e0>)
 8001068:	6013      	str	r3, [r2, #0]
				z120Third = str[1+34+i*36] >> 4; //перевод левого бита 12го байта
 800106a:	7bfa      	ldrb	r2, [r7, #15]
 800106c:	4613      	mov	r3, r2
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	4413      	add	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	3323      	adds	r3, #35	; 0x23
 8001076:	461a      	mov	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	091b      	lsrs	r3, r3, #4
 8001080:	b2db      	uxtb	r3, r3
 8001082:	461a      	mov	r2, r3
 8001084:	4b4e      	ldr	r3, [pc, #312]	; (80011c0 <transmit+0x8e4>)
 8001086:	601a      	str	r2, [r3, #0]
				z125Third = str[1+34+i*36] & 0x0F; //перевод правого бита 12го байта
 8001088:	7bfa      	ldrb	r2, [r7, #15]
 800108a:	4613      	mov	r3, r2
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	4413      	add	r3, r2
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	3323      	adds	r3, #35	; 0x23
 8001094:	461a      	mov	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	f003 030f 	and.w	r3, r3, #15
 80010a0:	4a48      	ldr	r2, [pc, #288]	; (80011c4 <transmit+0x8e8>)
 80010a2:	6013      	str	r3, [r2, #0]
				sprintf(zvalThird, "+%02d.%d%d;", zIntSumThird, z11Third, z120Third);
 80010a4:	4b44      	ldr	r3, [pc, #272]	; (80011b8 <transmit+0x8dc>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4b44      	ldr	r3, [pc, #272]	; (80011bc <transmit+0x8e0>)
 80010aa:	6819      	ldr	r1, [r3, #0]
 80010ac:	4b44      	ldr	r3, [pc, #272]	; (80011c0 <transmit+0x8e4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	460b      	mov	r3, r1
 80010b4:	493e      	ldr	r1, [pc, #248]	; (80011b0 <transmit+0x8d4>)
 80010b6:	4844      	ldr	r0, [pc, #272]	; (80011c8 <transmit+0x8ec>)
 80010b8:	f008 f8b0 	bl	800921c <siprintf>
				if((str[1+32+i*36] >> 4) == 0x01)
 80010bc:	7bfa      	ldrb	r2, [r7, #15]
 80010be:	4613      	mov	r3, r2
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	4413      	add	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	3321      	adds	r3, #33	; 0x21
 80010c8:	461a      	mov	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	091b      	lsrs	r3, r3, #4
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d102      	bne.n	80010de <transmit+0x802>
					zvalThird[0] = '-';
 80010d8:	4b3b      	ldr	r3, [pc, #236]	; (80011c8 <transmit+0x8ec>)
 80010da:	222d      	movs	r2, #45	; 0x2d
 80010dc:	701a      	strb	r2, [r3, #0]


				for(uint8_t j=0;j<8;j++)
 80010de:	2300      	movs	r3, #0
 80010e0:	73bb      	strb	r3, [r7, #14]
 80010e2:	e019      	b.n	8001118 <transmit+0x83c>
				{

					str2[j+i*73]=str[j+i*36];
 80010e4:	7bb9      	ldrb	r1, [r7, #14]
 80010e6:	7bfa      	ldrb	r2, [r7, #15]
 80010e8:	4613      	mov	r3, r2
 80010ea:	00db      	lsls	r3, r3, #3
 80010ec:	4413      	add	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	440b      	add	r3, r1
 80010f2:	461a      	mov	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1899      	adds	r1, r3, r2
 80010f8:	7bb8      	ldrb	r0, [r7, #14]
 80010fa:	7bfa      	ldrb	r2, [r7, #15]
 80010fc:	4613      	mov	r3, r2
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	4413      	add	r3, r2
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	4413      	add	r3, r2
 8001106:	4403      	add	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	4413      	add	r3, r2
 800110e:	780a      	ldrb	r2, [r1, #0]
 8001110:	701a      	strb	r2, [r3, #0]
				for(uint8_t j=0;j<8;j++)
 8001112:	7bbb      	ldrb	r3, [r7, #14]
 8001114:	3301      	adds	r3, #1
 8001116:	73bb      	strb	r3, [r7, #14]
 8001118:	7bbb      	ldrb	r3, [r7, #14]
 800111a:	2b07      	cmp	r3, #7
 800111c:	d9e2      	bls.n	80010e4 <transmit+0x808>
				}
				for(uint8_t j=0;j<8;j++)
 800111e:	2300      	movs	r3, #0
 8001120:	737b      	strb	r3, [r7, #13]
 8001122:	e011      	b.n	8001148 <transmit+0x86c>
				{

					str2[j+8+i*73]=';';
 8001124:	7b7b      	ldrb	r3, [r7, #13]
 8001126:	f103 0108 	add.w	r1, r3, #8
 800112a:	7bfa      	ldrb	r2, [r7, #15]
 800112c:	4613      	mov	r3, r2
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4413      	add	r3, r2
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	4413      	add	r3, r2
 8001136:	440b      	add	r3, r1
 8001138:	461a      	mov	r2, r3
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	4413      	add	r3, r2
 800113e:	223b      	movs	r2, #59	; 0x3b
 8001140:	701a      	strb	r2, [r3, #0]
				for(uint8_t j=0;j<8;j++)
 8001142:	7b7b      	ldrb	r3, [r7, #13]
 8001144:	3301      	adds	r3, #1
 8001146:	737b      	strb	r3, [r7, #13]
 8001148:	7b7b      	ldrb	r3, [r7, #13]
 800114a:	2b07      	cmp	r3, #7
 800114c:	d9ea      	bls.n	8001124 <transmit+0x848>
				}


				sprintf(&str2[1+8+i*73], "%s%s%s%s%s%s%s%s%s\n", xvalFirst, yvalFirst, zvalFirst, xvalSecond, yvalSecond, zvalSecond, xvalThird, yvalThird, zvalThird);
 800114e:	7bfa      	ldrb	r2, [r7, #15]
 8001150:	4613      	mov	r3, r2
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	4413      	add	r3, r2
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	4413      	add	r3, r2
 800115a:	3309      	adds	r3, #9
 800115c:	461a      	mov	r2, r3
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	1898      	adds	r0, r3, r2
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <transmit+0x8ec>)
 8001164:	9306      	str	r3, [sp, #24]
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <transmit+0x8d8>)
 8001168:	9305      	str	r3, [sp, #20]
 800116a:	4b18      	ldr	r3, [pc, #96]	; (80011cc <transmit+0x8f0>)
 800116c:	9304      	str	r3, [sp, #16]
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <transmit+0x8f4>)
 8001170:	9303      	str	r3, [sp, #12]
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <transmit+0x8f8>)
 8001174:	9302      	str	r3, [sp, #8]
 8001176:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <transmit+0x8fc>)
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <transmit+0x900>)
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <transmit+0x904>)
 8001180:	4a18      	ldr	r2, [pc, #96]	; (80011e4 <transmit+0x908>)
 8001182:	4919      	ldr	r1, [pc, #100]	; (80011e8 <transmit+0x90c>)
 8001184:	f008 f84a 	bl	800921c <siprintf>
	for(uint8_t i=0;i<NumofPacket;i++)
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	3301      	adds	r3, #1
 800118c:	73fb      	strb	r3, [r7, #15]
 800118e:	7bfb      	ldrb	r3, [r7, #15]
 8001190:	2b06      	cmp	r3, #6
 8001192:	f67f abac 	bls.w	80008ee <transmit+0x12>

	}

}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000c14 	.word	0x20000c14
 80011a4:	20000570 	.word	0x20000570
 80011a8:	2000098c 	.word	0x2000098c
 80011ac:	20007048 	.word	0x20007048
 80011b0:	08009a40 	.word	0x08009a40
 80011b4:	20000568 	.word	0x20000568
 80011b8:	20007288 	.word	0x20007288
 80011bc:	20000574 	.word	0x20000574
 80011c0:	2000707c 	.word	0x2000707c
 80011c4:	20000994 	.word	0x20000994
 80011c8:	20006ff0 	.word	0x20006ff0
 80011cc:	200071d8 	.word	0x200071d8
 80011d0:	20000bb4 	.word	0x20000bb4
 80011d4:	20006fe4 	.word	0x20006fe4
 80011d8:	2000055c 	.word	0x2000055c
 80011dc:	20007054 	.word	0x20007054
 80011e0:	2000099c 	.word	0x2000099c
 80011e4:	200005d8 	.word	0x200005d8
 80011e8:	08009a4c 	.word	0x08009a4c

080011ec <uint32_TO_charmass>:
mass - массив, в которй число будет переведено
startMass - начальный элемент массива
len - длина переводимого числа
*/
void uint32_TO_charmass(uint32_t Number, uint8_t *mass, uint16_t startMass, uint16_t len)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	4611      	mov	r1, r2
 80011f8:	461a      	mov	r2, r3
 80011fa:	460b      	mov	r3, r1
 80011fc:	80fb      	strh	r3, [r7, #6]
 80011fe:	4613      	mov	r3, r2
 8001200:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < len; i++)
 8001202:	2300      	movs	r3, #0
 8001204:	82fb      	strh	r3, [r7, #22]
 8001206:	e01f      	b.n	8001248 <uint32_TO_charmass+0x5c>
	{
		mass[len - 1 - i + startMass] = Number % 10 + 48;
 8001208:	68f9      	ldr	r1, [r7, #12]
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <uint32_TO_charmass+0x70>)
 800120c:	fba3 2301 	umull	r2, r3, r3, r1
 8001210:	08da      	lsrs	r2, r3, #3
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	1aca      	subs	r2, r1, r3
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	88bb      	ldrh	r3, [r7, #4]
 8001220:	1e59      	subs	r1, r3, #1
 8001222:	8afb      	ldrh	r3, [r7, #22]
 8001224:	1ac9      	subs	r1, r1, r3
 8001226:	88fb      	ldrh	r3, [r7, #6]
 8001228:	440b      	add	r3, r1
 800122a:	4619      	mov	r1, r3
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	440b      	add	r3, r1
 8001230:	3230      	adds	r2, #48	; 0x30
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	701a      	strb	r2, [r3, #0]
		Number = Number / 10;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4a08      	ldr	r2, [pc, #32]	; (800125c <uint32_TO_charmass+0x70>)
 800123a:	fba2 2303 	umull	r2, r3, r2, r3
 800123e:	08db      	lsrs	r3, r3, #3
 8001240:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < len; i++)
 8001242:	8afb      	ldrh	r3, [r7, #22]
 8001244:	3301      	adds	r3, #1
 8001246:	82fb      	strh	r3, [r7, #22]
 8001248:	8afa      	ldrh	r2, [r7, #22]
 800124a:	88bb      	ldrh	r3, [r7, #4]
 800124c:	429a      	cmp	r2, r3
 800124e:	d3db      	bcc.n	8001208 <uint32_TO_charmass+0x1c>

	}
}
 8001250:	bf00      	nop
 8001252:	371c      	adds	r7, #28
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	cccccccd 	.word	0xcccccccd

08001260 <SyncAccel>:


// Функция синхронизации
void SyncAccel(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	  // Синхронизация
	  if(readFlag==1)
 8001264:	4b20      	ldr	r3, [pc, #128]	; (80012e8 <SyncAccel+0x88>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d110      	bne.n	800128e <SyncAccel+0x2e>
	  {
		UsartCount=0;
 800126c:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <SyncAccel+0x8c>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
	  	readFlag=0;
 8001272:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <SyncAccel+0x88>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 8001278:	2001      	movs	r0, #1
 800127a:	f002 f967 	bl	800354c <HAL_Delay>
	  	HAL_UART_Abort(&huart3);
 800127e:	481c      	ldr	r0, [pc, #112]	; (80012f0 <SyncAccel+0x90>)
 8001280:	f004 fe78 	bl	8005f74 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 8001284:	220e      	movs	r2, #14
 8001286:	491b      	ldr	r1, [pc, #108]	; (80012f4 <SyncAccel+0x94>)
 8001288:	4819      	ldr	r0, [pc, #100]	; (80012f0 <SyncAccel+0x90>)
 800128a:	f004 fdf3 	bl	8005e74 <HAL_UART_Receive_DMA>
	  }
	  if(readFlag2==1)
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <SyncAccel+0x98>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d110      	bne.n	80012b8 <SyncAccel+0x58>
	  {
		UsartCount=0;
 8001296:	4b15      	ldr	r3, [pc, #84]	; (80012ec <SyncAccel+0x8c>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
	  	readFlag2=0;
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <SyncAccel+0x98>)
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 80012a2:	2001      	movs	r0, #1
 80012a4:	f002 f952 	bl	800354c <HAL_Delay>
	  	HAL_UART_Abort(&huart1);
 80012a8:	4814      	ldr	r0, [pc, #80]	; (80012fc <SyncAccel+0x9c>)
 80012aa:	f004 fe63 	bl	8005f74 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 80012ae:	220e      	movs	r2, #14
 80012b0:	4913      	ldr	r1, [pc, #76]	; (8001300 <SyncAccel+0xa0>)
 80012b2:	4812      	ldr	r0, [pc, #72]	; (80012fc <SyncAccel+0x9c>)
 80012b4:	f004 fdde 	bl	8005e74 <HAL_UART_Receive_DMA>
	  }
	  if(readFlag3==1)
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <SyncAccel+0xa4>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d110      	bne.n	80012e2 <SyncAccel+0x82>
	  {
		UsartCount=0;
 80012c0:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <SyncAccel+0x8c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
	  	readFlag3=0;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <SyncAccel+0xa4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f002 f93d 	bl	800354c <HAL_Delay>
	  	HAL_UART_Abort(&huart5);
 80012d2:	480d      	ldr	r0, [pc, #52]	; (8001308 <SyncAccel+0xa8>)
 80012d4:	f004 fe4e 	bl	8005f74 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 80012d8:	220e      	movs	r2, #14
 80012da:	490c      	ldr	r1, [pc, #48]	; (800130c <SyncAccel+0xac>)
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <SyncAccel+0xa8>)
 80012de:	f004 fdc9 	bl	8005e74 <HAL_UART_Receive_DMA>
	  }


}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20007078 	.word	0x20007078
 80012ec:	200004eb 	.word	0x200004eb
 80012f0:	200005e0 	.word	0x200005e0
 80012f4:	200004a4 	.word	0x200004a4
 80012f8:	20007050 	.word	0x20007050
 80012fc:	20000d24 	.word	0x20000d24
 8001300:	200004c0 	.word	0x200004c0
 8001304:	20000558 	.word	0x20000558
 8001308:	20000c1c 	.word	0x20000c1c
 800130c:	200004b2 	.word	0x200004b2

08001310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f002 f8a7 	bl	8003468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 f97b 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131e:	f000 fbd5 	bl	8001acc <MX_GPIO_Init>
  MX_DMA_Init();
 8001322:	f000 fb8d 	bl	8001a40 <MX_DMA_Init>
  MX_SPI1_Init();
 8001326:	f000 f9e7 	bl	80016f8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800132a:	f000 fb35 	bl	8001998 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800132e:	f000 fb5d 	bl	80019ec <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001332:	f000 fb07 	bl	8001944 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8001336:	f005 fcf3 	bl	8006d20 <MX_FATFS_Init>
  MX_SPI3_Init();
 800133a:	f000 fa13 	bl	8001764 <MX_SPI3_Init>
  MX_UART5_Init();
 800133e:	f000 fad7 	bl	80018f0 <MX_UART5_Init>
  MX_TIM6_Init();
 8001342:	f000 fa45 	bl	80017d0 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001346:	f000 fa79 	bl	800183c <MX_TIM7_Init>
  MX_TIM10_Init();
 800134a:	f000 faad 	bl	80018a8 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  for(uint16_t i=92;i<512;i++)
 800134e:	235c      	movs	r3, #92	; 0x5c
 8001350:	80fb      	strh	r3, [r7, #6]
 8001352:	e00a      	b.n	800136a <main+0x5a>
  {
       block_file[i]=0;
 8001354:	88fb      	ldrh	r3, [r7, #6]
 8001356:	4a94      	ldr	r2, [pc, #592]	; (80015a8 <main+0x298>)
 8001358:	2100      	movs	r1, #0
 800135a:	54d1      	strb	r1, [r2, r3]
       block_file2[i]=0;
 800135c:	88fb      	ldrh	r3, [r7, #6]
 800135e:	4a93      	ldr	r2, [pc, #588]	; (80015ac <main+0x29c>)
 8001360:	2100      	movs	r1, #0
 8001362:	54d1      	strb	r1, [r2, r3]
  for(uint16_t i=92;i<512;i++)
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	3301      	adds	r3, #1
 8001368:	80fb      	strh	r3, [r7, #6]
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001370:	d3f0      	bcc.n	8001354 <main+0x44>
  }
  block_file2[511]=0xAA;
 8001372:	4b8e      	ldr	r3, [pc, #568]	; (80015ac <main+0x29c>)
 8001374:	22aa      	movs	r2, #170	; 0xaa
 8001376:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
  block_file2[510]=0x55;
 800137a:	4b8c      	ldr	r3, [pc, #560]	; (80015ac <main+0x29c>)
 800137c:	2255      	movs	r2, #85	; 0x55
 800137e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
  block_file2[492]=0x03;
 8001382:	4b8a      	ldr	r3, [pc, #552]	; (80015ac <main+0x29c>)
 8001384:	2203      	movs	r2, #3
 8001386:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
  block_file2[490]=0x1D;
 800138a:	4b88      	ldr	r3, [pc, #544]	; (80015ac <main+0x29c>)
 800138c:	221d      	movs	r2, #29
 800138e:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
  block_file2[489]=0xA4;
 8001392:	4b86      	ldr	r3, [pc, #536]	; (80015ac <main+0x29c>)
 8001394:	22a4      	movs	r2, #164	; 0xa4
 8001396:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
  block_file2[488]=0x92;
 800139a:	4b84      	ldr	r3, [pc, #528]	; (80015ac <main+0x29c>)
 800139c:	2292      	movs	r2, #146	; 0x92
 800139e:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
  block_file2[487]=0x61;
 80013a2:	4b82      	ldr	r3, [pc, #520]	; (80015ac <main+0x29c>)
 80013a4:	2261      	movs	r2, #97	; 0x61
 80013a6:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
  block_file2[486]=0x41;
 80013aa:	4b80      	ldr	r3, [pc, #512]	; (80015ac <main+0x29c>)
 80013ac:	2241      	movs	r2, #65	; 0x41
 80013ae:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
  block_file2[485]=0x72;
 80013b2:	4b7e      	ldr	r3, [pc, #504]	; (80015ac <main+0x29c>)
 80013b4:	2272      	movs	r2, #114	; 0x72
 80013b6:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
  block_file2[484]=0x72;
 80013ba:	4b7c      	ldr	r3, [pc, #496]	; (80015ac <main+0x29c>)
 80013bc:	2272      	movs	r2, #114	; 0x72
 80013be:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4




    // Инициализация радиоканала (sx1272)
	Rf96_Lora_init();
 80013c2:	f7ff fa06 	bl	80007d2 <Rf96_Lora_init>
	Rf96_Lora_TX_mode();
 80013c6:	f7ff fa28 	bl	800081a <Rf96_Lora_TX_mode>

    // Запуск приема в дма с аксселерометров
    HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 80013ca:	220e      	movs	r2, #14
 80013cc:	4978      	ldr	r1, [pc, #480]	; (80015b0 <main+0x2a0>)
 80013ce:	4879      	ldr	r0, [pc, #484]	; (80015b4 <main+0x2a4>)
 80013d0:	f004 fd50 	bl	8005e74 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 80013d4:	220e      	movs	r2, #14
 80013d6:	4978      	ldr	r1, [pc, #480]	; (80015b8 <main+0x2a8>)
 80013d8:	4878      	ldr	r0, [pc, #480]	; (80015bc <main+0x2ac>)
 80013da:	f004 fd4b 	bl	8005e74 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 80013de:	220e      	movs	r2, #14
 80013e0:	4977      	ldr	r1, [pc, #476]	; (80015c0 <main+0x2b0>)
 80013e2:	4878      	ldr	r0, [pc, #480]	; (80015c4 <main+0x2b4>)
 80013e4:	f004 fd46 	bl	8005e74 <HAL_UART_Receive_DMA>

    // Отправка первого нулевого пакета
	PacketToRadio();
 80013e8:	f7ff fa3e 	bl	8000868 <PacketToRadio>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2101      	movs	r1, #1
 80013f0:	4875      	ldr	r0, [pc, #468]	; (80015c8 <main+0x2b8>)
 80013f2:	f002 ff95 	bl	8004320 <HAL_GPIO_WritePin>
	//SDCARD_Init();

	///ФЛЕШКА

	UINT bytesWrote;
    fres = f_mount(&FatFs, "", 1); //1=mount now
 80013f6:	2201      	movs	r2, #1
 80013f8:	4974      	ldr	r1, [pc, #464]	; (80015cc <main+0x2bc>)
 80013fa:	4875      	ldr	r0, [pc, #468]	; (80015d0 <main+0x2c0>)
 80013fc:	f007 fa5e 	bl	80088bc <f_mount>
 8001400:	4603      	mov	r3, r0
 8001402:	461a      	mov	r2, r3
 8001404:	4b73      	ldr	r3, [pc, #460]	; (80015d4 <main+0x2c4>)
 8001406:	701a      	strb	r2, [r3, #0]

	  if (fres != FR_OK) {
 8001408:	4b72      	ldr	r3, [pc, #456]	; (80015d4 <main+0x2c4>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d000      	beq.n	8001412 <main+0x102>
		while(1);
 8001410:	e7fe      	b.n	8001410 <main+0x100>
	  }
	  fres = f_open(&fil, "Data.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8001412:	220a      	movs	r2, #10
 8001414:	4970      	ldr	r1, [pc, #448]	; (80015d8 <main+0x2c8>)
 8001416:	4871      	ldr	r0, [pc, #452]	; (80015dc <main+0x2cc>)
 8001418:	f007 fa96 	bl	8008948 <f_open>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	4b6c      	ldr	r3, [pc, #432]	; (80015d4 <main+0x2c4>)
 8001422:	701a      	strb	r2, [r3, #0]

    if(fres == FR_OK) {
 8001424:	4b6b      	ldr	r3, [pc, #428]	; (80015d4 <main+0x2c4>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d000      	beq.n	800142e <main+0x11e>

    } else {
		while(1);
 800142c:	e7fe      	b.n	800142c <main+0x11c>
    }

    //f_close(&fil);

    HAL_TIM_Base_Start_IT(&htim6);
 800142e:	486c      	ldr	r0, [pc, #432]	; (80015e0 <main+0x2d0>)
 8001430:	f004 fa23 	bl	800587a <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8001434:	486b      	ldr	r0, [pc, #428]	; (80015e4 <main+0x2d4>)
 8001436:	f004 fa20 	bl	800587a <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim10);
 800143a:	486b      	ldr	r0, [pc, #428]	; (80015e8 <main+0x2d8>)
 800143c:	f004 fa1d 	bl	800587a <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==RESET)
 8001440:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001444:	4860      	ldr	r0, [pc, #384]	; (80015c8 <main+0x2b8>)
 8001446:	f002 ff53 	bl	80042f0 <HAL_GPIO_ReadPin>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d110      	bne.n	8001472 <main+0x162>
	  {
		  //Close file, don't forget this!
		  //HAL_Delay(10);
		   f_close(&fil);
 8001450:	4862      	ldr	r0, [pc, #392]	; (80015dc <main+0x2cc>)
 8001452:	f007 fe2a 	bl	80090aa <f_close>
		  // HAL_Delay(5);
		   //De-mount drive
		  f_mount(NULL, "", 0);
 8001456:	2200      	movs	r2, #0
 8001458:	495c      	ldr	r1, [pc, #368]	; (80015cc <main+0x2bc>)
 800145a:	2000      	movs	r0, #0
 800145c:	f007 fa2e 	bl	80088bc <f_mount>
		  while(1)
		  {
		  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
		  HAL_Delay(500);
 8001460:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001464:	f002 f872 	bl	800354c <HAL_Delay>
		//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
		  HAL_Delay(500);
 8001468:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800146c:	f002 f86e 	bl	800354c <HAL_Delay>
		  HAL_Delay(500);
 8001470:	e7f6      	b.n	8001460 <main+0x150>
		  }
	  }
	  // Синхронизация
	    SyncAccel();
 8001472:	f7ff fef5 	bl	8001260 <SyncAccel>

	  // отправка по радиоканалу
		if(Get_NIRQ_Di0())
 8001476:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800147a:	485c      	ldr	r0, [pc, #368]	; (80015ec <main+0x2dc>)
 800147c:	f002 ff38 	bl	80042f0 <HAL_GPIO_ReadPin>
		}




if(count_order_Minus>0)
 8001480:	4b5b      	ldr	r3, [pc, #364]	; (80015f0 <main+0x2e0>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0db      	beq.n	8001440 <main+0x130>
{


			//HAL_UART_Transmit_IT(&huart2, "\n", 1);
			reciveTime2 = HAL_GetTick();
 8001488:	f002 f854 	bl	8003534 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	4b59      	ldr	r3, [pc, #356]	; (80015f4 <main+0x2e4>)
 8001490:	601a      	str	r2, [r3, #0]
			metka=0;
 8001492:	4b59      	ldr	r3, [pc, #356]	; (80015f8 <main+0x2e8>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]


			if(z==0)
 8001498:	4b58      	ldr	r3, [pc, #352]	; (80015fc <main+0x2ec>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d11c      	bne.n	80014da <main+0x1ca>
			{
				z=1;
 80014a0:	4b56      	ldr	r3, [pc, #344]	; (80015fc <main+0x2ec>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	701a      	strb	r2, [r3, #0]

				memset(Buf_order,0,NumofPacket*36);
 80014a6:	22fc      	movs	r2, #252	; 0xfc
 80014a8:	2100      	movs	r1, #0
 80014aa:	4855      	ldr	r0, [pc, #340]	; (8001600 <main+0x2f0>)
 80014ac:	f007 feae 	bl	800920c <memset>
				for(uint8_t i=0;i<NumofPacket;i++)
 80014b0:	2300      	movs	r3, #0
 80014b2:	717b      	strb	r3, [r7, #5]
 80014b4:	e00e      	b.n	80014d4 <main+0x1c4>
				{
					uint32_TO_charmass(0, Buf_order, i*36, 8);
 80014b6:	797b      	ldrb	r3, [r7, #5]
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	461a      	mov	r2, r3
 80014bc:	00d2      	lsls	r2, r2, #3
 80014be:	4413      	add	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	2308      	movs	r3, #8
 80014c6:	494e      	ldr	r1, [pc, #312]	; (8001600 <main+0x2f0>)
 80014c8:	2000      	movs	r0, #0
 80014ca:	f7ff fe8f 	bl	80011ec <uint32_TO_charmass>
				for(uint8_t i=0;i<NumofPacket;i++)
 80014ce:	797b      	ldrb	r3, [r7, #5]
 80014d0:	3301      	adds	r3, #1
 80014d2:	717b      	strb	r3, [r7, #5]
 80014d4:	797b      	ldrb	r3, [r7, #5]
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d9ed      	bls.n	80014b6 <main+0x1a6>
				}
			}

				transmit(&Buf_order[count_order_Point*252],Buff_str2);
 80014da:	4b4a      	ldr	r3, [pc, #296]	; (8001604 <main+0x2f4>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	4613      	mov	r3, r2
 80014e2:	019b      	lsls	r3, r3, #6
 80014e4:	1a9b      	subs	r3, r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b45      	ldr	r3, [pc, #276]	; (8001600 <main+0x2f0>)
 80014ec:	4413      	add	r3, r2
 80014ee:	4946      	ldr	r1, [pc, #280]	; (8001608 <main+0x2f8>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff f9f3 	bl	80008dc <transmit>
				count_order_Point++;
 80014f6:	4b43      	ldr	r3, [pc, #268]	; (8001604 <main+0x2f4>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	3301      	adds	r3, #1
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	4b41      	ldr	r3, [pc, #260]	; (8001604 <main+0x2f4>)
 8001500:	701a      	strb	r2, [r3, #0]
				count_order_Minus--;
 8001502:	4b3b      	ldr	r3, [pc, #236]	; (80015f0 <main+0x2e0>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	3b01      	subs	r3, #1
 8001508:	b2da      	uxtb	r2, r3
 800150a:	4b39      	ldr	r3, [pc, #228]	; (80015f0 <main+0x2e0>)
 800150c:	701a      	strb	r2, [r3, #0]
				if(count_order_Point==NumOfOrder)
 800150e:	4b3d      	ldr	r3, [pc, #244]	; (8001604 <main+0x2f4>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b64      	cmp	r3, #100	; 0x64
 8001514:	d102      	bne.n	800151c <main+0x20c>
				{
					count_order_Point=0;
 8001516:	4b3b      	ldr	r3, [pc, #236]	; (8001604 <main+0x2f4>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
				}

				Buff_str2[510]=';';
 800151c:	4b3a      	ldr	r3, [pc, #232]	; (8001608 <main+0x2f8>)
 800151e:	223b      	movs	r2, #59	; 0x3b
 8001520:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
				Buff_str2[511]='\n';
 8001524:	4b38      	ldr	r3, [pc, #224]	; (8001608 <main+0x2f8>)
 8001526:	220a      	movs	r2, #10
 8001528:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff


				// Запись на SD 2 буфера

				fres = f_write(&fil, &Buff_str2, sizeof(Buff_str2), &bytesWrote);
 800152c:	463b      	mov	r3, r7
 800152e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001532:	4935      	ldr	r1, [pc, #212]	; (8001608 <main+0x2f8>)
 8001534:	4829      	ldr	r0, [pc, #164]	; (80015dc <main+0x2cc>)
 8001536:	f007 fbc5 	bl	8008cc4 <f_write>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	4b25      	ldr	r3, [pc, #148]	; (80015d4 <main+0x2c4>)
 8001540:	701a      	strb	r2, [r3, #0]
				 if (fres != FR_OK)
 8001542:	4b24      	ldr	r3, [pc, #144]	; (80015d4 <main+0x2c4>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00f      	beq.n	800156a <main+0x25a>
				 {
					while(1)
					{
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800154a:	2201      	movs	r2, #1
 800154c:	2102      	movs	r1, #2
 800154e:	481e      	ldr	r0, [pc, #120]	; (80015c8 <main+0x2b8>)
 8001550:	f002 fee6 	bl	8004320 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	2104      	movs	r1, #4
 8001558:	481b      	ldr	r0, [pc, #108]	; (80015c8 <main+0x2b8>)
 800155a:	f002 fee1 	bl	8004320 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800155e:	2201      	movs	r2, #1
 8001560:	2108      	movs	r1, #8
 8001562:	4819      	ldr	r0, [pc, #100]	; (80015c8 <main+0x2b8>)
 8001564:	f002 fedc 	bl	8004320 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001568:	e7ef      	b.n	800154a <main+0x23a>
					}
				 }
				 fres = f_sync(&fil);
 800156a:	481c      	ldr	r0, [pc, #112]	; (80015dc <main+0x2cc>)
 800156c:	f007 fd1f 	bl	8008fae <f_sync>
 8001570:	4603      	mov	r3, r0
 8001572:	461a      	mov	r2, r3
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <main+0x2c4>)
 8001576:	701a      	strb	r2, [r3, #0]
					 block_file2[488]-=1;
				     block_file2[492]+=1;
					 SDCARD_WriteSingleBlock(file_conf_sect, block_file2);
				 }
*/
				 countT++;
 8001578:	4b24      	ldr	r3, [pc, #144]	; (800160c <main+0x2fc>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	3301      	adds	r3, #1
 800157e:	4a23      	ldr	r2, [pc, #140]	; (800160c <main+0x2fc>)
 8001580:	6013      	str	r3, [r2, #0]
				 if(countT==128)
 8001582:	4b22      	ldr	r3, [pc, #136]	; (800160c <main+0x2fc>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2b80      	cmp	r3, #128	; 0x80
 8001588:	d102      	bne.n	8001590 <main+0x280>
				 {
					 countT=0;
 800158a:	4b20      	ldr	r3, [pc, #128]	; (800160c <main+0x2fc>)
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
				 }

				 reciveTime3 = HAL_GetTick();
 8001590:	f001 ffd0 	bl	8003534 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	4b1e      	ldr	r3, [pc, #120]	; (8001610 <main+0x300>)
 8001598:	601a      	str	r2, [r3, #0]
				 reciveTime3 = HAL_GetTick();
 800159a:	f001 ffcb 	bl	8003534 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	4b1b      	ldr	r3, [pc, #108]	; (8001610 <main+0x300>)
 80015a2:	601a      	str	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==RESET)
 80015a4:	e74c      	b.n	8001440 <main+0x130>
 80015a6:	bf00      	nop
 80015a8:	20000000 	.word	0x20000000
 80015ac:	20000200 	.word	0x20000200
 80015b0:	200004a4 	.word	0x200004a4
 80015b4:	200005e0 	.word	0x200005e0
 80015b8:	200004b2 	.word	0x200004b2
 80015bc:	20000c1c 	.word	0x20000c1c
 80015c0:	200004c0 	.word	0x200004c0
 80015c4:	20000d24 	.word	0x20000d24
 80015c8:	40020800 	.word	0x40020800
 80015cc:	08009a60 	.word	0x08009a60
 80015d0:	20000620 	.word	0x20000620
 80015d4:	2000728c 	.word	0x2000728c
 80015d8:	08009a64 	.word	0x08009a64
 80015dc:	20007294 	.word	0x20007294
 80015e0:	20007008 	.word	0x20007008
 80015e4:	200074c4 	.word	0x200074c4
 80015e8:	20000850 	.word	0x20000850
 80015ec:	40020000 	.word	0x40020000
 80015f0:	20000502 	.word	0x20000502
 80015f4:	200004f8 	.word	0x200004f8
 80015f8:	20000503 	.word	0x20000503
 80015fc:	20000504 	.word	0x20000504
 8001600:	20000d74 	.word	0x20000d74
 8001604:	20000501 	.word	0x20000501
 8001608:	200009a8 	.word	0x200009a8
 800160c:	20000508 	.word	0x20000508
 8001610:	200004fc 	.word	0x200004fc

08001614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b094      	sub	sp, #80	; 0x50
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 031c 	add.w	r3, r7, #28
 800161e:	2234      	movs	r2, #52	; 0x34
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f007 fdf2 	bl	800920c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	f107 0308 	add.w	r3, r7, #8
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001638:	2300      	movs	r3, #0
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <SystemClock_Config+0xdc>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	4a2b      	ldr	r2, [pc, #172]	; (80016f0 <SystemClock_Config+0xdc>)
 8001642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001646:	6413      	str	r3, [r2, #64]	; 0x40
 8001648:	4b29      	ldr	r3, [pc, #164]	; (80016f0 <SystemClock_Config+0xdc>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001650:	607b      	str	r3, [r7, #4]
 8001652:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001654:	2300      	movs	r3, #0
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	4b26      	ldr	r3, [pc, #152]	; (80016f4 <SystemClock_Config+0xe0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a25      	ldr	r2, [pc, #148]	; (80016f4 <SystemClock_Config+0xe0>)
 800165e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b23      	ldr	r3, [pc, #140]	; (80016f4 <SystemClock_Config+0xe0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001670:	2302      	movs	r3, #2
 8001672:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001674:	2301      	movs	r3, #1
 8001676:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001678:	2310      	movs	r3, #16
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167c:	2302      	movs	r3, #2
 800167e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001680:	2300      	movs	r3, #0
 8001682:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001684:	2308      	movs	r3, #8
 8001686:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001688:	23b4      	movs	r3, #180	; 0xb4
 800168a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168c:	2302      	movs	r3, #2
 800168e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001690:	2302      	movs	r3, #2
 8001692:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001694:	2302      	movs	r3, #2
 8001696:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	4618      	mov	r0, r3
 800169e:	f003 f963 	bl	8004968 <HAL_RCC_OscConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80016a8:	f000 fd04 	bl	80020b4 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80016ac:	f002 fe52 	bl	8004354 <HAL_PWREx_EnableOverDrive>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80016b6:	f000 fcfd 	bl	80020b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ba:	230f      	movs	r3, #15
 80016bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016be:	2302      	movs	r3, #2
 80016c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	2105      	movs	r1, #5
 80016d8:	4618      	mov	r0, r3
 80016da:	f002 fe8b 	bl	80043f4 <HAL_RCC_ClockConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80016e4:	f000 fce6 	bl	80020b4 <Error_Handler>
  }
}
 80016e8:	bf00      	nop
 80016ea:	3750      	adds	r7, #80	; 0x50
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40007000 	.word	0x40007000

080016f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016fc:	4b17      	ldr	r3, [pc, #92]	; (800175c <MX_SPI1_Init+0x64>)
 80016fe:	4a18      	ldr	r2, [pc, #96]	; (8001760 <MX_SPI1_Init+0x68>)
 8001700:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001702:	4b16      	ldr	r3, [pc, #88]	; (800175c <MX_SPI1_Init+0x64>)
 8001704:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001708:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800170a:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_SPI1_Init+0x64>)
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <MX_SPI1_Init+0x64>)
 8001712:	2200      	movs	r2, #0
 8001714:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_SPI1_Init+0x64>)
 8001718:	2200      	movs	r2, #0
 800171a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <MX_SPI1_Init+0x64>)
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <MX_SPI1_Init+0x64>)
 8001724:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001728:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800172a:	4b0c      	ldr	r3, [pc, #48]	; (800175c <MX_SPI1_Init+0x64>)
 800172c:	2210      	movs	r2, #16
 800172e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001730:	4b0a      	ldr	r3, [pc, #40]	; (800175c <MX_SPI1_Init+0x64>)
 8001732:	2200      	movs	r2, #0
 8001734:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001736:	4b09      	ldr	r3, [pc, #36]	; (800175c <MX_SPI1_Init+0x64>)
 8001738:	2200      	movs	r2, #0
 800173a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <MX_SPI1_Init+0x64>)
 800173e:	2200      	movs	r2, #0
 8001740:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <MX_SPI1_Init+0x64>)
 8001744:	220a      	movs	r2, #10
 8001746:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001748:	4804      	ldr	r0, [pc, #16]	; (800175c <MX_SPI1_Init+0x64>)
 800174a:	f003 fb67 	bl	8004e1c <HAL_SPI_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001754:	f000 fcae 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	2000717c 	.word	0x2000717c
 8001760:	40013000 	.word	0x40013000

08001764 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001768:	4b17      	ldr	r3, [pc, #92]	; (80017c8 <MX_SPI3_Init+0x64>)
 800176a:	4a18      	ldr	r2, [pc, #96]	; (80017cc <MX_SPI3_Init+0x68>)
 800176c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800176e:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <MX_SPI3_Init+0x64>)
 8001770:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001774:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001776:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <MX_SPI3_Init+0x64>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800177c:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <MX_SPI3_Init+0x64>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001782:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <MX_SPI3_Init+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001788:	4b0f      	ldr	r3, [pc, #60]	; (80017c8 <MX_SPI3_Init+0x64>)
 800178a:	2200      	movs	r2, #0
 800178c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <MX_SPI3_Init+0x64>)
 8001790:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001794:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001796:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <MX_SPI3_Init+0x64>)
 8001798:	2200      	movs	r2, #0
 800179a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800179c:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <MX_SPI3_Init+0x64>)
 800179e:	2200      	movs	r2, #0
 80017a0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <MX_SPI3_Init+0x64>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <MX_SPI3_Init+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80017ae:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <MX_SPI3_Init+0x64>)
 80017b0:	220a      	movs	r2, #10
 80017b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80017b4:	4804      	ldr	r0, [pc, #16]	; (80017c8 <MX_SPI3_Init+0x64>)
 80017b6:	f003 fb31 	bl	8004e1c <HAL_SPI_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80017c0:	f000 fc78 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80017c4:	bf00      	nop
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000bbc 	.word	0x20000bbc
 80017cc:	40003c00 	.word	0x40003c00

080017d0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d6:	463b      	mov	r3, r7
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80017de:	4b15      	ldr	r3, [pc, #84]	; (8001834 <MX_TIM6_Init+0x64>)
 80017e0:	4a15      	ldr	r2, [pc, #84]	; (8001838 <MX_TIM6_Init+0x68>)
 80017e2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9000-1;
 80017e4:	4b13      	ldr	r3, [pc, #76]	; (8001834 <MX_TIM6_Init+0x64>)
 80017e6:	f242 3227 	movw	r2, #8999	; 0x2327
 80017ea:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_TIM6_Init+0x64>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <MX_TIM6_Init+0x64>)
 80017f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017f8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <MX_TIM6_Init+0x64>)
 80017fc:	2280      	movs	r2, #128	; 0x80
 80017fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <MX_TIM6_Init+0x64>)
 8001802:	f004 f80f 	bl	8005824 <HAL_TIM_Base_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800180c:	f000 fc52 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001810:	2300      	movs	r3, #0
 8001812:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001818:	463b      	mov	r3, r7
 800181a:	4619      	mov	r1, r3
 800181c:	4805      	ldr	r0, [pc, #20]	; (8001834 <MX_TIM6_Init+0x64>)
 800181e:	f004 fa4b 	bl	8005cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001828:	f000 fc44 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20007008 	.word	0x20007008
 8001838:	40001000 	.word	0x40001000

0800183c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001842:	463b      	mov	r3, r7
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800184a:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <MX_TIM7_Init+0x64>)
 800184c:	4a15      	ldr	r2, [pc, #84]	; (80018a4 <MX_TIM7_Init+0x68>)
 800184e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9000-1;
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <MX_TIM7_Init+0x64>)
 8001852:	f242 3227 	movw	r2, #8999	; 0x2327
 8001856:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <MX_TIM7_Init+0x64>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <MX_TIM7_Init+0x64>)
 8001860:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001864:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001866:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <MX_TIM7_Init+0x64>)
 8001868:	2280      	movs	r2, #128	; 0x80
 800186a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800186c:	480c      	ldr	r0, [pc, #48]	; (80018a0 <MX_TIM7_Init+0x64>)
 800186e:	f003 ffd9 	bl	8005824 <HAL_TIM_Base_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001878:	f000 fc1c 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001884:	463b      	mov	r3, r7
 8001886:	4619      	mov	r1, r3
 8001888:	4805      	ldr	r0, [pc, #20]	; (80018a0 <MX_TIM7_Init+0x64>)
 800188a:	f004 fa15 	bl	8005cb8 <HAL_TIMEx_MasterConfigSynchronization>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001894:	f000 fc0e 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	200074c4 	.word	0x200074c4
 80018a4:	40001400 	.word	0x40001400

080018a8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018ae:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <MX_TIM10_Init+0x44>)
 80018b0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9000-1;
 80018b2:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018b4:	f242 3227 	movw	r2, #8999	; 0x2327
 80018b8:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ba:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 80018c0:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018c6:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c8:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018ce:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018d0:	2280      	movs	r2, #128	; 0x80
 80018d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80018d4:	4804      	ldr	r0, [pc, #16]	; (80018e8 <MX_TIM10_Init+0x40>)
 80018d6:	f003 ffa5 	bl	8005824 <HAL_TIM_Base_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 80018e0:	f000 fbe8 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000850 	.word	0x20000850
 80018ec:	40014400 	.word	0x40014400

080018f0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80018f4:	4b11      	ldr	r3, [pc, #68]	; (800193c <MX_UART5_Init+0x4c>)
 80018f6:	4a12      	ldr	r2, [pc, #72]	; (8001940 <MX_UART5_Init+0x50>)
 80018f8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 230400;
 80018fa:	4b10      	ldr	r3, [pc, #64]	; (800193c <MX_UART5_Init+0x4c>)
 80018fc:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001900:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <MX_UART5_Init+0x4c>)
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <MX_UART5_Init+0x4c>)
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800190e:	4b0b      	ldr	r3, [pc, #44]	; (800193c <MX_UART5_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <MX_UART5_Init+0x4c>)
 8001916:	220c      	movs	r2, #12
 8001918:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800191a:	4b08      	ldr	r3, [pc, #32]	; (800193c <MX_UART5_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <MX_UART5_Init+0x4c>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001926:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_UART5_Init+0x4c>)
 8001928:	f004 fa56 	bl	8005dd8 <HAL_UART_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001932:	f000 fbbf 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000c1c 	.word	0x20000c1c
 8001940:	40005000 	.word	0x40005000

08001944 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001948:	4b11      	ldr	r3, [pc, #68]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 800194a:	4a12      	ldr	r2, [pc, #72]	; (8001994 <MX_USART1_UART_Init+0x50>)
 800194c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800194e:	4b10      	ldr	r3, [pc, #64]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 8001950:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001954:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001956:	4b0e      	ldr	r3, [pc, #56]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800195c:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001962:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001968:	4b09      	ldr	r3, [pc, #36]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 800196a:	220c      	movs	r2, #12
 800196c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800196e:	4b08      	ldr	r3, [pc, #32]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001974:	4b06      	ldr	r3, [pc, #24]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 8001976:	2200      	movs	r2, #0
 8001978:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800197a:	4805      	ldr	r0, [pc, #20]	; (8001990 <MX_USART1_UART_Init+0x4c>)
 800197c:	f004 fa2c 	bl	8005dd8 <HAL_UART_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001986:	f000 fb95 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000d24 	.word	0x20000d24
 8001994:	40011000 	.word	0x40011000

08001998 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800199c:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 800199e:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <MX_USART2_UART_Init+0x50>)
 80019a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80019a2:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019a4:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80019a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019b6:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019bc:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019be:	220c      	movs	r2, #12
 80019c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c2:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019ce:	4805      	ldr	r0, [pc, #20]	; (80019e4 <MX_USART2_UART_Init+0x4c>)
 80019d0:	f004 fa02 	bl	8005dd8 <HAL_UART_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019da:	f000 fb6b 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200071e0 	.word	0x200071e0
 80019e8:	40004400 	.word	0x40004400

080019ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <MX_USART3_UART_Init+0x50>)
 80019f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 80019f8:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80019fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a10:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a12:	220c      	movs	r2, #12
 8001a14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_USART3_UART_Init+0x4c>)
 8001a24:	f004 f9d8 	bl	8005dd8 <HAL_UART_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a2e:	f000 fb41 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200005e0 	.word	0x200005e0
 8001a3c:	40004800 	.word	0x40004800

08001a40 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	607b      	str	r3, [r7, #4]
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <MX_DMA_Init+0x88>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a1e      	ldr	r2, [pc, #120]	; (8001ac8 <MX_DMA_Init+0x88>)
 8001a50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b1c      	ldr	r3, [pc, #112]	; (8001ac8 <MX_DMA_Init+0x88>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	603b      	str	r3, [r7, #0]
 8001a66:	4b18      	ldr	r3, [pc, #96]	; (8001ac8 <MX_DMA_Init+0x88>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a17      	ldr	r2, [pc, #92]	; (8001ac8 <MX_DMA_Init+0x88>)
 8001a6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <MX_DMA_Init+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a7a:	603b      	str	r3, [r7, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	200b      	movs	r0, #11
 8001a84:	f001 fe5f 	bl	8003746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001a88:	200b      	movs	r0, #11
 8001a8a:	f001 fe78 	bl	800377e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	200c      	movs	r0, #12
 8001a94:	f001 fe57 	bl	8003746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001a98:	200c      	movs	r0, #12
 8001a9a:	f001 fe70 	bl	800377e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2011      	movs	r0, #17
 8001aa4:	f001 fe4f 	bl	8003746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001aa8:	2011      	movs	r0, #17
 8001aaa:	f001 fe68 	bl	800377e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	203a      	movs	r0, #58	; 0x3a
 8001ab4:	f001 fe47 	bl	8003746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001ab8:	203a      	movs	r0, #58	; 0x3a
 8001aba:	f001 fe60 	bl	800377e <HAL_NVIC_EnableIRQ>

}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800

08001acc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	; 0x28
 8001ad0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad2:	f107 0314 	add.w	r3, r7, #20
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	609a      	str	r2, [r3, #8]
 8001ade:	60da      	str	r2, [r3, #12]
 8001ae0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	4b5e      	ldr	r3, [pc, #376]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	4a5d      	ldr	r2, [pc, #372]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	6313      	str	r3, [r2, #48]	; 0x30
 8001af2:	4b5b      	ldr	r3, [pc, #364]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	4b57      	ldr	r3, [pc, #348]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a56      	ldr	r2, [pc, #344]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b54      	ldr	r3, [pc, #336]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	4b50      	ldr	r3, [pc, #320]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a4f      	ldr	r2, [pc, #316]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b4d      	ldr	r3, [pc, #308]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
 8001b3a:	4b49      	ldr	r3, [pc, #292]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a48      	ldr	r2, [pc, #288]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b40:	f043 0308 	orr.w	r3, r3, #8
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b46      	ldr	r3, [pc, #280]	; (8001c60 <MX_GPIO_Init+0x194>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8001b52:	2200      	movs	r2, #0
 8001b54:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8001b58:	4842      	ldr	r0, [pc, #264]	; (8001c64 <MX_GPIO_Init+0x198>)
 8001b5a:	f002 fbe1 	bl	8004320 <HAL_GPIO_WritePin>
                          |acel1_Pin|acel1_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, acel3_Pin|acel3_3_Pin|SPI3_nss_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f248 0112 	movw	r1, #32786	; 0x8012
 8001b64:	4840      	ldr	r0, [pc, #256]	; (8001c68 <MX_GPIO_Init+0x19c>)
 8001b66:	f002 fbdb 	bl	8004320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|acel2_Pin|acel2_2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f246 0142 	movw	r1, #24642	; 0x6042
 8001b70:	483e      	ldr	r0, [pc, #248]	; (8001c6c <MX_GPIO_Init+0x1a0>)
 8001b72:	f002 fbd5 	bl	8004320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b7c:	4b3c      	ldr	r3, [pc, #240]	; (8001c70 <MX_GPIO_Init+0x1a4>)
 8001b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4836      	ldr	r0, [pc, #216]	; (8001c64 <MX_GPIO_Init+0x198>)
 8001b8c:	f002 fa1e 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 PC4 
                           acel1_Pin acel1_1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8001b90:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8001b94:	617b      	str	r3, [r7, #20]
                          |acel1_Pin|acel1_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b96:	2301      	movs	r3, #1
 8001b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	482e      	ldr	r0, [pc, #184]	; (8001c64 <MX_GPIO_Init+0x198>)
 8001baa:	f002 fa0f 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8001bae:	f240 4301 	movw	r3, #1025	; 0x401
 8001bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4829      	ldr	r0, [pc, #164]	; (8001c68 <MX_GPIO_Init+0x19c>)
 8001bc4:	f002 fa02 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : acel3_Pin acel3_3_Pin SPI3_nss_Pin */
  GPIO_InitStruct.Pin = acel3_Pin|acel3_3_Pin|SPI3_nss_Pin;
 8001bc8:	f248 0312 	movw	r3, #32786	; 0x8012
 8001bcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	4619      	mov	r1, r3
 8001be0:	4821      	ldr	r0, [pc, #132]	; (8001c68 <MX_GPIO_Init+0x19c>)
 8001be2:	f002 f9f3 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001be6:	2302      	movs	r3, #2
 8001be8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bea:	2301      	movs	r3, #1
 8001bec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	481b      	ldr	r0, [pc, #108]	; (8001c6c <MX_GPIO_Init+0x1a0>)
 8001bfe:	f002 f9e5 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : acel2_Pin */
  GPIO_InitStruct.Pin = acel2_Pin;
 8001c02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(acel2_GPIO_Port, &GPIO_InitStruct);
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4814      	ldr	r0, [pc, #80]	; (8001c6c <MX_GPIO_Init+0x1a0>)
 8001c1c:	f002 f9d6 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : acel2_2_Pin PB6 */
  GPIO_InitStruct.Pin = acel2_2_Pin|GPIO_PIN_6;
 8001c20:	f244 0340 	movw	r3, #16448	; 0x4040
 8001c24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	480c      	ldr	r0, [pc, #48]	; (8001c6c <MX_GPIO_Init+0x1a0>)
 8001c3a:	f002 f9c7 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001c3e:	2338      	movs	r3, #56	; 0x38
 8001c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4806      	ldr	r0, [pc, #24]	; (8001c6c <MX_GPIO_Init+0x1a0>)
 8001c52:	f002 f9bb 	bl	8003fcc <HAL_GPIO_Init>

}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	; 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020800 	.word	0x40020800
 8001c68:	40020000 	.word	0x40020000
 8001c6c:	40020400 	.word	0x40020400
 8001c70:	10210000 	.word	0x10210000

08001c74 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]


if(huart==&huart3)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a91      	ldr	r2, [pc, #580]	; (8001ec4 <HAL_UART_RxCpltCallback+0x250>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d12e      	bne.n	8001ce2 <HAL_UART_RxCpltCallback+0x6e>
{
		HAL_TIM_Base_Stop_IT(&htim6);
 8001c84:	4890      	ldr	r0, [pc, #576]	; (8001ec8 <HAL_UART_RxCpltCallback+0x254>)
 8001c86:	f003 fe1c 	bl	80058c2 <HAL_TIM_Base_Stop_IT>
		TIM6->CNT=0;
 8001c8a:	4b90      	ldr	r3, [pc, #576]	; (8001ecc <HAL_UART_RxCpltCallback+0x258>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2102      	movs	r1, #2
 8001c94:	488e      	ldr	r0, [pc, #568]	; (8001ed0 <HAL_UART_RxCpltCallback+0x25c>)
 8001c96:	f002 fb43 	bl	8004320 <HAL_GPIO_WritePin>
	if(package[0][0]!=0x68)
 8001c9a:	4b8e      	ldr	r3, [pc, #568]	; (8001ed4 <HAL_UART_RxCpltCallback+0x260>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b68      	cmp	r3, #104	; 0x68
 8001ca0:	d006      	beq.n	8001cb0 <HAL_UART_RxCpltCallback+0x3c>
	{
		readFlag=1;
 8001ca2:	4b8d      	ldr	r3, [pc, #564]	; (8001ed8 <HAL_UART_RxCpltCallback+0x264>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001ca8:	4b8c      	ldr	r3, [pc, #560]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	e015      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x68>

	}else
	{
		for(uint8_t i=0;i<9;i++)
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	75fb      	strb	r3, [r7, #23]
 8001cb4:	e009      	b.n	8001cca <HAL_UART_RxCpltCallback+0x56>
		{
			packageCut[0][i]=package[0][i+4];
 8001cb6:	7dfb      	ldrb	r3, [r7, #23]
 8001cb8:	1d1a      	adds	r2, r3, #4
 8001cba:	7dfb      	ldrb	r3, [r7, #23]
 8001cbc:	4985      	ldr	r1, [pc, #532]	; (8001ed4 <HAL_UART_RxCpltCallback+0x260>)
 8001cbe:	5c89      	ldrb	r1, [r1, r2]
 8001cc0:	4a87      	ldr	r2, [pc, #540]	; (8001ee0 <HAL_UART_RxCpltCallback+0x26c>)
 8001cc2:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0;i<9;i++)
 8001cc4:	7dfb      	ldrb	r3, [r7, #23]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	75fb      	strb	r3, [r7, #23]
 8001cca:	7dfb      	ldrb	r3, [r7, #23]
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d9f2      	bls.n	8001cb6 <HAL_UART_RxCpltCallback+0x42>
		}
		UsartCount++;
 8001cd0:	4b82      	ldr	r3, [pc, #520]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b80      	ldr	r3, [pc, #512]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001cda:	701a      	strb	r2, [r3, #0]

	}
	HAL_TIM_Base_Start_IT(&htim6);
 8001cdc:	487a      	ldr	r0, [pc, #488]	; (8001ec8 <HAL_UART_RxCpltCallback+0x254>)
 8001cde:	f003 fdcc 	bl	800587a <HAL_TIM_Base_Start_IT>
}
if(huart==&huart1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a7f      	ldr	r2, [pc, #508]	; (8001ee4 <HAL_UART_RxCpltCallback+0x270>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d131      	bne.n	8001d4e <HAL_UART_RxCpltCallback+0xda>
{
	HAL_TIM_Base_Stop_IT(&htim7);
 8001cea:	487f      	ldr	r0, [pc, #508]	; (8001ee8 <HAL_UART_RxCpltCallback+0x274>)
 8001cec:	f003 fde9 	bl	80058c2 <HAL_TIM_Base_Stop_IT>
	TIM7->CNT=0;
 8001cf0:	4b7e      	ldr	r3, [pc, #504]	; (8001eec <HAL_UART_RxCpltCallback+0x278>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2104      	movs	r1, #4
 8001cfa:	4875      	ldr	r0, [pc, #468]	; (8001ed0 <HAL_UART_RxCpltCallback+0x25c>)
 8001cfc:	f002 fb10 	bl	8004320 <HAL_GPIO_WritePin>
	if(package[2][0]!=0x68)
 8001d00:	4b74      	ldr	r3, [pc, #464]	; (8001ed4 <HAL_UART_RxCpltCallback+0x260>)
 8001d02:	7f1b      	ldrb	r3, [r3, #28]
 8001d04:	2b68      	cmp	r3, #104	; 0x68
 8001d06:	d006      	beq.n	8001d16 <HAL_UART_RxCpltCallback+0xa2>
	{
		readFlag2=1;
 8001d08:	4b79      	ldr	r3, [pc, #484]	; (8001ef0 <HAL_UART_RxCpltCallback+0x27c>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001d0e:	4b73      	ldr	r3, [pc, #460]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
 8001d14:	e018      	b.n	8001d48 <HAL_UART_RxCpltCallback+0xd4>

	}else
	{
		for(uint8_t i=0;i<9;i++)
 8001d16:	2300      	movs	r3, #0
 8001d18:	75bb      	strb	r3, [r7, #22]
 8001d1a:	e00c      	b.n	8001d36 <HAL_UART_RxCpltCallback+0xc2>
		{
			packageCut[2][i]=package[2][i+4];
 8001d1c:	7dbb      	ldrb	r3, [r7, #22]
 8001d1e:	1d1a      	adds	r2, r3, #4
 8001d20:	7dbb      	ldrb	r3, [r7, #22]
 8001d22:	496c      	ldr	r1, [pc, #432]	; (8001ed4 <HAL_UART_RxCpltCallback+0x260>)
 8001d24:	440a      	add	r2, r1
 8001d26:	7f11      	ldrb	r1, [r2, #28]
 8001d28:	4a6d      	ldr	r2, [pc, #436]	; (8001ee0 <HAL_UART_RxCpltCallback+0x26c>)
 8001d2a:	4413      	add	r3, r2
 8001d2c:	460a      	mov	r2, r1
 8001d2e:	749a      	strb	r2, [r3, #18]
		for(uint8_t i=0;i<9;i++)
 8001d30:	7dbb      	ldrb	r3, [r7, #22]
 8001d32:	3301      	adds	r3, #1
 8001d34:	75bb      	strb	r3, [r7, #22]
 8001d36:	7dbb      	ldrb	r3, [r7, #22]
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d9ef      	bls.n	8001d1c <HAL_UART_RxCpltCallback+0xa8>
		}
		UsartCount++;
 8001d3c:	4b67      	ldr	r3, [pc, #412]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	3301      	adds	r3, #1
 8001d42:	b2da      	uxtb	r2, r3
 8001d44:	4b65      	ldr	r3, [pc, #404]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001d46:	701a      	strb	r2, [r3, #0]
	}
	HAL_TIM_Base_Start_IT(&htim7);
 8001d48:	4867      	ldr	r0, [pc, #412]	; (8001ee8 <HAL_UART_RxCpltCallback+0x274>)
 8001d4a:	f003 fd96 	bl	800587a <HAL_TIM_Base_Start_IT>

}

if(huart==&huart5)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a68      	ldr	r2, [pc, #416]	; (8001ef4 <HAL_UART_RxCpltCallback+0x280>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d131      	bne.n	8001dba <HAL_UART_RxCpltCallback+0x146>
{
	HAL_TIM_Base_Stop_IT(&htim10);
 8001d56:	4868      	ldr	r0, [pc, #416]	; (8001ef8 <HAL_UART_RxCpltCallback+0x284>)
 8001d58:	f003 fdb3 	bl	80058c2 <HAL_TIM_Base_Stop_IT>
	TIM10->CNT=0;
 8001d5c:	4b67      	ldr	r3, [pc, #412]	; (8001efc <HAL_UART_RxCpltCallback+0x288>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2108      	movs	r1, #8
 8001d66:	485a      	ldr	r0, [pc, #360]	; (8001ed0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d68:	f002 fada 	bl	8004320 <HAL_GPIO_WritePin>
	if(package[1][0]!=0x68)
 8001d6c:	4b59      	ldr	r3, [pc, #356]	; (8001ed4 <HAL_UART_RxCpltCallback+0x260>)
 8001d6e:	7b9b      	ldrb	r3, [r3, #14]
 8001d70:	2b68      	cmp	r3, #104	; 0x68
 8001d72:	d006      	beq.n	8001d82 <HAL_UART_RxCpltCallback+0x10e>
	{
		readFlag3=1;
 8001d74:	4b62      	ldr	r3, [pc, #392]	; (8001f00 <HAL_UART_RxCpltCallback+0x28c>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001d7a:	4b58      	ldr	r3, [pc, #352]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
 8001d80:	e018      	b.n	8001db4 <HAL_UART_RxCpltCallback+0x140>

	}else
	{
		for(uint8_t i=0;i<9;i++)
 8001d82:	2300      	movs	r3, #0
 8001d84:	757b      	strb	r3, [r7, #21]
 8001d86:	e00c      	b.n	8001da2 <HAL_UART_RxCpltCallback+0x12e>
		{
			packageCut[1][i]=package[1][i+4];
 8001d88:	7d7b      	ldrb	r3, [r7, #21]
 8001d8a:	1d1a      	adds	r2, r3, #4
 8001d8c:	7d7b      	ldrb	r3, [r7, #21]
 8001d8e:	4951      	ldr	r1, [pc, #324]	; (8001ed4 <HAL_UART_RxCpltCallback+0x260>)
 8001d90:	440a      	add	r2, r1
 8001d92:	7b91      	ldrb	r1, [r2, #14]
 8001d94:	4a52      	ldr	r2, [pc, #328]	; (8001ee0 <HAL_UART_RxCpltCallback+0x26c>)
 8001d96:	4413      	add	r3, r2
 8001d98:	460a      	mov	r2, r1
 8001d9a:	725a      	strb	r2, [r3, #9]
		for(uint8_t i=0;i<9;i++)
 8001d9c:	7d7b      	ldrb	r3, [r7, #21]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	757b      	strb	r3, [r7, #21]
 8001da2:	7d7b      	ldrb	r3, [r7, #21]
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d9ef      	bls.n	8001d88 <HAL_UART_RxCpltCallback+0x114>
		}
		UsartCount++;
 8001da8:	4b4c      	ldr	r3, [pc, #304]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	3301      	adds	r3, #1
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	4b4a      	ldr	r3, [pc, #296]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001db2:	701a      	strb	r2, [r3, #0]

	}
	HAL_TIM_Base_Start_IT(&htim10);
 8001db4:	4850      	ldr	r0, [pc, #320]	; (8001ef8 <HAL_UART_RxCpltCallback+0x284>)
 8001db6:	f003 fd60 	bl	800587a <HAL_TIM_Base_Start_IT>
}
if(UsartCount==3 && readFlag==0 && readFlag2==0 && readFlag3==0)  // Получено 1 измерение с каждого датчика
 8001dba:	4b48      	ldr	r3, [pc, #288]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2b03      	cmp	r3, #3
 8001dc0:	f040 80df 	bne.w	8001f82 <HAL_UART_RxCpltCallback+0x30e>
 8001dc4:	4b44      	ldr	r3, [pc, #272]	; (8001ed8 <HAL_UART_RxCpltCallback+0x264>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f040 80da 	bne.w	8001f82 <HAL_UART_RxCpltCallback+0x30e>
 8001dce:	4b48      	ldr	r3, [pc, #288]	; (8001ef0 <HAL_UART_RxCpltCallback+0x27c>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f040 80d5 	bne.w	8001f82 <HAL_UART_RxCpltCallback+0x30e>
 8001dd8:	4b49      	ldr	r3, [pc, #292]	; (8001f00 <HAL_UART_RxCpltCallback+0x28c>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	f040 80d0 	bne.w	8001f82 <HAL_UART_RxCpltCallback+0x30e>
{
	    UsartCount=0;
 8001de2:	4b3e      	ldr	r3, [pc, #248]	; (8001edc <HAL_UART_RxCpltCallback+0x268>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]


		reciveTime = HAL_GetTick();
 8001de8:	f001 fba4 	bl	8003534 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4b45      	ldr	r3, [pc, #276]	; (8001f04 <HAL_UART_RxCpltCallback+0x290>)
 8001df0:	601a      	str	r2, [r3, #0]

		uint32_TO_charmass(reciveTime, Buff_Top, CountOfAccel*36, 8);
 8001df2:	4b44      	ldr	r3, [pc, #272]	; (8001f04 <HAL_UART_RxCpltCallback+0x290>)
 8001df4:	6818      	ldr	r0, [r3, #0]
 8001df6:	4b44      	ldr	r3, [pc, #272]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	00d2      	lsls	r2, r2, #3
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	2308      	movs	r3, #8
 8001e08:	4940      	ldr	r1, [pc, #256]	; (8001f0c <HAL_UART_RxCpltCallback+0x298>)
 8001e0a:	f7ff f9ef 	bl	80011ec <uint32_TO_charmass>
		for(uint8_t i=0;i<9;i++)
 8001e0e:	2300      	movs	r3, #0
 8001e10:	753b      	strb	r3, [r7, #20]
 8001e12:	e012      	b.n	8001e3a <HAL_UART_RxCpltCallback+0x1c6>
		{
			Buff_Top[i+9+36*CountOfAccel]=packageCut[0][i];
 8001e14:	7d3a      	ldrb	r2, [r7, #20]
 8001e16:	7d3b      	ldrb	r3, [r7, #20]
 8001e18:	f103 0109 	add.w	r1, r3, #9
 8001e1c:	4b3a      	ldr	r3, [pc, #232]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	4603      	mov	r3, r0
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	4403      	add	r3, r0
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	440b      	add	r3, r1
 8001e2c:	492c      	ldr	r1, [pc, #176]	; (8001ee0 <HAL_UART_RxCpltCallback+0x26c>)
 8001e2e:	5c89      	ldrb	r1, [r1, r2]
 8001e30:	4a36      	ldr	r2, [pc, #216]	; (8001f0c <HAL_UART_RxCpltCallback+0x298>)
 8001e32:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0;i<9;i++)
 8001e34:	7d3b      	ldrb	r3, [r7, #20]
 8001e36:	3301      	adds	r3, #1
 8001e38:	753b      	strb	r3, [r7, #20]
 8001e3a:	7d3b      	ldrb	r3, [r7, #20]
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d9e9      	bls.n	8001e14 <HAL_UART_RxCpltCallback+0x1a0>

		}
		for(uint8_t i=0;i<9;i++)
 8001e40:	2300      	movs	r3, #0
 8001e42:	74fb      	strb	r3, [r7, #19]
 8001e44:	e013      	b.n	8001e6e <HAL_UART_RxCpltCallback+0x1fa>
		{
			Buff_Top[i+18+36*CountOfAccel]=packageCut[1][i];
 8001e46:	7cfa      	ldrb	r2, [r7, #19]
 8001e48:	7cfb      	ldrb	r3, [r7, #19]
 8001e4a:	f103 0112 	add.w	r1, r3, #18
 8001e4e:	4b2e      	ldr	r3, [pc, #184]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	4603      	mov	r3, r0
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4403      	add	r3, r0
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	4920      	ldr	r1, [pc, #128]	; (8001ee0 <HAL_UART_RxCpltCallback+0x26c>)
 8001e60:	440a      	add	r2, r1
 8001e62:	7a51      	ldrb	r1, [r2, #9]
 8001e64:	4a29      	ldr	r2, [pc, #164]	; (8001f0c <HAL_UART_RxCpltCallback+0x298>)
 8001e66:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0;i<9;i++)
 8001e68:	7cfb      	ldrb	r3, [r7, #19]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	74fb      	strb	r3, [r7, #19]
 8001e6e:	7cfb      	ldrb	r3, [r7, #19]
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d9e8      	bls.n	8001e46 <HAL_UART_RxCpltCallback+0x1d2>

		}
		for(uint8_t i=0;i<9;i++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	74bb      	strb	r3, [r7, #18]
 8001e78:	e013      	b.n	8001ea2 <HAL_UART_RxCpltCallback+0x22e>
		{
			Buff_Top[i+27+36*CountOfAccel]=packageCut[2][i];
 8001e7a:	7cba      	ldrb	r2, [r7, #18]
 8001e7c:	7cbb      	ldrb	r3, [r7, #18]
 8001e7e:	f103 011b 	add.w	r1, r3, #27
 8001e82:	4b21      	ldr	r3, [pc, #132]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	4603      	mov	r3, r0
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	4403      	add	r3, r0
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	440b      	add	r3, r1
 8001e92:	4913      	ldr	r1, [pc, #76]	; (8001ee0 <HAL_UART_RxCpltCallback+0x26c>)
 8001e94:	440a      	add	r2, r1
 8001e96:	7c91      	ldrb	r1, [r2, #18]
 8001e98:	4a1c      	ldr	r2, [pc, #112]	; (8001f0c <HAL_UART_RxCpltCallback+0x298>)
 8001e9a:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0;i<9;i++)
 8001e9c:	7cbb      	ldrb	r3, [r7, #18]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	74bb      	strb	r3, [r7, #18]
 8001ea2:	7cbb      	ldrb	r3, [r7, #18]
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d9e8      	bls.n	8001e7a <HAL_UART_RxCpltCallback+0x206>

		}


		CountOfAccel++;
 8001ea8:	4b17      	ldr	r3, [pc, #92]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	3301      	adds	r3, #1
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b15      	ldr	r3, [pc, #84]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001eb2:	701a      	strb	r2, [r3, #0]


		if(CountOfAccel==NumofPacket)  // Считано 7 измерений с каждого датчика
 8001eb4:	4b14      	ldr	r3, [pc, #80]	; (8001f08 <HAL_UART_RxCpltCallback+0x294>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b07      	cmp	r3, #7
 8001eba:	d162      	bne.n	8001f82 <HAL_UART_RxCpltCallback+0x30e>
		{
			for(uint32_t i=0;i<252;i++)
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	e039      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x2c2>
 8001ec2:	bf00      	nop
 8001ec4:	200005e0 	.word	0x200005e0
 8001ec8:	20007008 	.word	0x20007008
 8001ecc:	40001000 	.word	0x40001000
 8001ed0:	40020800 	.word	0x40020800
 8001ed4:	200004a4 	.word	0x200004a4
 8001ed8:	20007078 	.word	0x20007078
 8001edc:	200004eb 	.word	0x200004eb
 8001ee0:	200004d0 	.word	0x200004d0
 8001ee4:	20000d24 	.word	0x20000d24
 8001ee8:	200074c4 	.word	0x200074c4
 8001eec:	40001400 	.word	0x40001400
 8001ef0:	20007050 	.word	0x20007050
 8001ef4:	20000c1c 	.word	0x20000c1c
 8001ef8:	20000850 	.word	0x20000850
 8001efc:	40014400 	.word	0x40014400
 8001f00:	20000558 	.word	0x20000558
 8001f04:	200004f0 	.word	0x200004f0
 8001f08:	200004ec 	.word	0x200004ec
 8001f0c:	20007080 	.word	0x20007080
			{
				Buf_order[i+count_order*252]=Buff_Top[i];
 8001f10:	4b1e      	ldr	r3, [pc, #120]	; (8001f8c <HAL_UART_RxCpltCallback+0x318>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	4613      	mov	r3, r2
 8001f18:	019b      	lsls	r3, r3, #6
 8001f1a:	1a9b      	subs	r3, r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	491a      	ldr	r1, [pc, #104]	; (8001f90 <HAL_UART_RxCpltCallback+0x31c>)
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	440a      	add	r2, r1
 8001f2a:	7811      	ldrb	r1, [r2, #0]
 8001f2c:	4a19      	ldr	r2, [pc, #100]	; (8001f94 <HAL_UART_RxCpltCallback+0x320>)
 8001f2e:	54d1      	strb	r1, [r2, r3]
			for(uint32_t i=0;i<252;i++)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	3301      	adds	r3, #1
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2bfb      	cmp	r3, #251	; 0xfb
 8001f3a:	d9e9      	bls.n	8001f10 <HAL_UART_RxCpltCallback+0x29c>
			}
			count_order++;
 8001f3c:	4b13      	ldr	r3, [pc, #76]	; (8001f8c <HAL_UART_RxCpltCallback+0x318>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	3301      	adds	r3, #1
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <HAL_UART_RxCpltCallback+0x318>)
 8001f46:	701a      	strb	r2, [r3, #0]
			count_order_Minus++;
 8001f48:	4b13      	ldr	r3, [pc, #76]	; (8001f98 <HAL_UART_RxCpltCallback+0x324>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	4b11      	ldr	r3, [pc, #68]	; (8001f98 <HAL_UART_RxCpltCallback+0x324>)
 8001f52:	701a      	strb	r2, [r3, #0]
			if(count_order==NumOfOrder)
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <HAL_UART_RxCpltCallback+0x318>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b64      	cmp	r3, #100	; 0x64
 8001f5a:	d102      	bne.n	8001f62 <HAL_UART_RxCpltCallback+0x2ee>
			{
				count_order=0;
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_UART_RxCpltCallback+0x318>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]

			}

			CountOfAccel=0;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <HAL_UART_RxCpltCallback+0x328>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
			metka=1;
 8001f68:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <HAL_UART_RxCpltCallback+0x32c>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	701a      	strb	r2, [r3, #0]
			reciveTime1 = HAL_GetTick();
 8001f6e:	f001 fae1 	bl	8003534 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <HAL_UART_RxCpltCallback+0x330>)
 8001f76:	601a      	str	r2, [r3, #0]
			reciveTime1 = HAL_GetTick();
 8001f78:	f001 fadc 	bl	8003534 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <HAL_UART_RxCpltCallback+0x330>)
 8001f80:	601a      	str	r2, [r3, #0]



}

}
 8001f82:	bf00      	nop
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000500 	.word	0x20000500
 8001f90:	20007080 	.word	0x20007080
 8001f94:	20000d74 	.word	0x20000d74
 8001f98:	20000502 	.word	0x20000502
 8001f9c:	200004ec 	.word	0x200004ec
 8001fa0:	20000503 	.word	0x20000503
 8001fa4:	200004f4 	.word	0x200004f4

08001fa8 <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]


}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

	if(htim==&htim6)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a2b      	ldr	r2, [pc, #172]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d117      	bne.n	8001ffc <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		TIM6->CNT=0;
 8001fcc:	4b2a      	ldr	r3, [pc, #168]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	625a      	str	r2, [r3, #36]	; 0x24
		memset(packageCut[0],0,9);
 8001fd2:	2209      	movs	r2, #9
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4829      	ldr	r0, [pc, #164]	; (800207c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001fd8:	f007 f918 	bl	800920c <memset>
		HAL_TIM_Base_Start_IT(&htim6);
 8001fdc:	4825      	ldr	r0, [pc, #148]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001fde:	f003 fc4c 	bl	800587a <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	2102      	movs	r1, #2
 8001fe6:	4826      	ldr	r0, [pc, #152]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001fe8:	f002 f99a 	bl	8004320 <HAL_GPIO_WritePin>
	  	HAL_UART_Abort(&huart3);
 8001fec:	4825      	ldr	r0, [pc, #148]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001fee:	f003 ffc1 	bl	8005f74 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 8001ff2:	220e      	movs	r2, #14
 8001ff4:	4924      	ldr	r1, [pc, #144]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001ff6:	4823      	ldr	r0, [pc, #140]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001ff8:	f003 ff3c 	bl	8005e74 <HAL_UART_Receive_DMA>
	}
	if(htim==&htim7)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a23      	ldr	r2, [pc, #140]	; (800208c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d117      	bne.n	8002034 <HAL_TIM_PeriodElapsedCallback+0x78>
	{
		TIM7->CNT=0;
 8002004:	4b22      	ldr	r3, [pc, #136]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002006:	2200      	movs	r2, #0
 8002008:	625a      	str	r2, [r3, #36]	; 0x24
		memset(packageCut[2],0,9);
 800200a:	2209      	movs	r2, #9
 800200c:	2100      	movs	r1, #0
 800200e:	4821      	ldr	r0, [pc, #132]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002010:	f007 f8fc 	bl	800920c <memset>
		HAL_TIM_Base_Start_IT(&htim7);
 8002014:	481d      	ldr	r0, [pc, #116]	; (800208c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002016:	f003 fc30 	bl	800587a <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800201a:	2201      	movs	r2, #1
 800201c:	2104      	movs	r1, #4
 800201e:	4818      	ldr	r0, [pc, #96]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002020:	f002 f97e 	bl	8004320 <HAL_GPIO_WritePin>
	  	HAL_UART_Abort(&huart1);
 8002024:	481c      	ldr	r0, [pc, #112]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002026:	f003 ffa5 	bl	8005f74 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 800202a:	220e      	movs	r2, #14
 800202c:	491b      	ldr	r1, [pc, #108]	; (800209c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800202e:	481a      	ldr	r0, [pc, #104]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002030:	f003 ff20 	bl	8005e74 <HAL_UART_Receive_DMA>
	}
	if(htim==&htim10)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a1a      	ldr	r2, [pc, #104]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d117      	bne.n	800206c <HAL_TIM_PeriodElapsedCallback+0xb0>
	{
		TIM10->CNT=0;
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800203e:	2200      	movs	r2, #0
 8002040:	625a      	str	r2, [r3, #36]	; 0x24
		memset(packageCut[1],0,9);
 8002042:	2209      	movs	r2, #9
 8002044:	2100      	movs	r1, #0
 8002046:	4818      	ldr	r0, [pc, #96]	; (80020a8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002048:	f007 f8e0 	bl	800920c <memset>
		HAL_TIM_Base_Start_IT(&htim10);
 800204c:	4814      	ldr	r0, [pc, #80]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800204e:	f003 fc14 	bl	800587a <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8002052:	2201      	movs	r2, #1
 8002054:	2108      	movs	r1, #8
 8002056:	480a      	ldr	r0, [pc, #40]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002058:	f002 f962 	bl	8004320 <HAL_GPIO_WritePin>
	  	HAL_UART_Abort(&huart5);
 800205c:	4813      	ldr	r0, [pc, #76]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800205e:	f003 ff89 	bl	8005f74 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 8002062:	220e      	movs	r2, #14
 8002064:	4912      	ldr	r1, [pc, #72]	; (80020b0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002066:	4811      	ldr	r0, [pc, #68]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002068:	f003 ff04 	bl	8005e74 <HAL_UART_Receive_DMA>
	}



}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20007008 	.word	0x20007008
 8002078:	40001000 	.word	0x40001000
 800207c:	200004d0 	.word	0x200004d0
 8002080:	40020800 	.word	0x40020800
 8002084:	200005e0 	.word	0x200005e0
 8002088:	200004a4 	.word	0x200004a4
 800208c:	200074c4 	.word	0x200074c4
 8002090:	40001400 	.word	0x40001400
 8002094:	200004e2 	.word	0x200004e2
 8002098:	20000d24 	.word	0x20000d24
 800209c:	200004c0 	.word	0x200004c0
 80020a0:	20000850 	.word	0x20000850
 80020a4:	40014400 	.word	0x40014400
 80020a8:	200004d9 	.word	0x200004d9
 80020ac:	20000c1c 	.word	0x20000c1c
 80020b0:	200004b2 	.word	0x200004b2

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <SPICmd8bit>:
**Input:    WrPara
**Output:   none
**note:     use for burst mode
**********************************************************/
void SPICmd8bit(uint8_t WrPara)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	71fb      	strb	r3, [r7, #7]
	//NSS_L();
  HAL_SPI_Transmit(&hspi1,&WrPara,sizeof(WrPara),10);
 80020ce:	1df9      	adds	r1, r7, #7
 80020d0:	230a      	movs	r3, #10
 80020d2:	2201      	movs	r2, #1
 80020d4:	4803      	ldr	r0, [pc, #12]	; (80020e4 <SPICmd8bit+0x20>)
 80020d6:	f002 ff05 	bl	8004ee4 <HAL_SPI_Transmit>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	2000717c 	.word	0x2000717c

080020e8 <SPIWrite>:
**Function: SPI Write CMD
**Input:    uint8_t address & uint8_t data
**Output:   None
**********************************************************/
void SPIWrite(uint8_t adr, uint8_t WrPara)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	460a      	mov	r2, r1
 80020f2:	71fb      	strb	r3, [r7, #7]
 80020f4:	4613      	mov	r3, r2
 80020f6:	71bb      	strb	r3, [r7, #6]
	NSS_L();
 80020f8:	2200      	movs	r2, #0
 80020fa:	2140      	movs	r1, #64	; 0x40
 80020fc:	480b      	ldr	r0, [pc, #44]	; (800212c <SPIWrite+0x44>)
 80020fe:	f002 f90f 	bl	8004320 <HAL_GPIO_WritePin>
	SPICmd8bit(adr|0x80);
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002108:	b2db      	uxtb	r3, r3
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff ffda 	bl	80020c4 <SPICmd8bit>
	SPICmd8bit(WrPara);
 8002110:	79bb      	ldrb	r3, [r7, #6]
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff ffd6 	bl	80020c4 <SPICmd8bit>
	NSS_H();
 8002118:	2201      	movs	r2, #1
 800211a:	2140      	movs	r1, #64	; 0x40
 800211c:	4803      	ldr	r0, [pc, #12]	; (800212c <SPIWrite+0x44>)
 800211e:	f002 f8ff 	bl	8004320 <HAL_GPIO_WritePin>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40020400 	.word	0x40020400

08002130 <BurstWrite>:
**          ptr-----data buffer point for write
**          length--how many bytes for write
**Output:   none
**********************************************************/
void BurstWrite(uint8_t adr, const uint8_t *ptr, uint8_t length)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	6039      	str	r1, [r7, #0]
 800213a:	71fb      	strb	r3, [r7, #7]
 800213c:	4613      	mov	r3, r2
 800213e:	71bb      	strb	r3, [r7, #6]
  uint8_t i;

  if(length<=1)
 8002140:	79bb      	ldrb	r3, [r7, #6]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d922      	bls.n	800218c <BurstWrite+0x5c>
    return;
  else
  {
	  NSS_L();
 8002146:	2200      	movs	r2, #0
 8002148:	2140      	movs	r1, #64	; 0x40
 800214a:	4812      	ldr	r0, [pc, #72]	; (8002194 <BurstWrite+0x64>)
 800214c:	f002 f8e8 	bl	8004320 <HAL_GPIO_WritePin>
    SPICmd8bit(adr|0x80);
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002156:	b2db      	uxtb	r3, r3
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff ffb3 	bl	80020c4 <SPICmd8bit>
    for(i=0;i<length;i++)
 800215e:	2300      	movs	r3, #0
 8002160:	73fb      	strb	r3, [r7, #15]
 8002162:	e009      	b.n	8002178 <BurstWrite+0x48>
		SPICmd8bit(ptr[i]);
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	4413      	add	r3, r2
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ffa9 	bl	80020c4 <SPICmd8bit>
    for(i=0;i<length;i++)
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	3301      	adds	r3, #1
 8002176:	73fb      	strb	r3, [r7, #15]
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	79bb      	ldrb	r3, [r7, #6]
 800217c:	429a      	cmp	r2, r3
 800217e:	d3f1      	bcc.n	8002164 <BurstWrite+0x34>
    NSS_H();
 8002180:	2201      	movs	r2, #1
 8002182:	2140      	movs	r1, #64	; 0x40
 8002184:	4803      	ldr	r0, [pc, #12]	; (8002194 <BurstWrite+0x64>)
 8002186:	f002 f8cb 	bl	8004320 <HAL_GPIO_WritePin>
 800218a:	e000      	b.n	800218e <BurstWrite+0x5e>
    return;
 800218c:	bf00      	nop
  }
}
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40020400 	.word	0x40020400

08002198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <HAL_MspInit+0x4c>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	4a0f      	ldr	r2, [pc, #60]	; (80021e4 <HAL_MspInit+0x4c>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ac:	6453      	str	r3, [r2, #68]	; 0x44
 80021ae:	4b0d      	ldr	r3, [pc, #52]	; (80021e4 <HAL_MspInit+0x4c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b6:	607b      	str	r3, [r7, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	603b      	str	r3, [r7, #0]
 80021be:	4b09      	ldr	r3, [pc, #36]	; (80021e4 <HAL_MspInit+0x4c>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	4a08      	ldr	r2, [pc, #32]	; (80021e4 <HAL_MspInit+0x4c>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HAL_MspInit+0x4c>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d2:	603b      	str	r3, [r7, #0]
 80021d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800

080021e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08c      	sub	sp, #48	; 0x30
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
 80021fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a4e      	ldr	r2, [pc, #312]	; (8002340 <HAL_SPI_MspInit+0x158>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d12c      	bne.n	8002264 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	4b4d      	ldr	r3, [pc, #308]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002212:	4a4c      	ldr	r2, [pc, #304]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002214:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002218:	6453      	str	r3, [r2, #68]	; 0x44
 800221a:	4b4a      	ldr	r3, [pc, #296]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002222:	61bb      	str	r3, [r7, #24]
 8002224:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	4b46      	ldr	r3, [pc, #280]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a45      	ldr	r2, [pc, #276]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b43      	ldr	r3, [pc, #268]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	617b      	str	r3, [r7, #20]
 8002240:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002242:	23e0      	movs	r3, #224	; 0xe0
 8002244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224e:	2303      	movs	r3, #3
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002252:	2305      	movs	r3, #5
 8002254:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002256:	f107 031c 	add.w	r3, r7, #28
 800225a:	4619      	mov	r1, r3
 800225c:	483a      	ldr	r0, [pc, #232]	; (8002348 <HAL_SPI_MspInit+0x160>)
 800225e:	f001 feb5 	bl	8003fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002262:	e068      	b.n	8002336 <HAL_SPI_MspInit+0x14e>
  else if(hspi->Instance==SPI3)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a38      	ldr	r2, [pc, #224]	; (800234c <HAL_SPI_MspInit+0x164>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d163      	bne.n	8002336 <HAL_SPI_MspInit+0x14e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	4b34      	ldr	r3, [pc, #208]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	4a33      	ldr	r2, [pc, #204]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002278:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800227c:	6413      	str	r3, [r2, #64]	; 0x40
 800227e:	4b31      	ldr	r3, [pc, #196]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a2c      	ldr	r2, [pc, #176]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 8002294:	f043 0302 	orr.w	r3, r3, #2
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b2a      	ldr	r3, [pc, #168]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	4b26      	ldr	r3, [pc, #152]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a25      	ldr	r2, [pc, #148]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b23      	ldr	r3, [pc, #140]	; (8002344 <HAL_SPI_MspInit+0x15c>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0304 	and.w	r3, r3, #4
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022c2:	2301      	movs	r3, #1
 80022c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022ca:	2301      	movs	r3, #1
 80022cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ce:	2303      	movs	r3, #3
 80022d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80022d2:	2307      	movs	r3, #7
 80022d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d6:	f107 031c 	add.w	r3, r7, #28
 80022da:	4619      	mov	r1, r3
 80022dc:	481c      	ldr	r0, [pc, #112]	; (8002350 <HAL_SPI_MspInit+0x168>)
 80022de:	f001 fe75 	bl	8003fcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f0:	2303      	movs	r3, #3
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80022f4:	2306      	movs	r3, #6
 80022f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	4815      	ldr	r0, [pc, #84]	; (8002354 <HAL_SPI_MspInit+0x16c>)
 8002300:	f001 fe64 	bl	8003fcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002304:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800230e:	2301      	movs	r3, #1
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002316:	2306      	movs	r3, #6
 8002318:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800231a:	f107 031c 	add.w	r3, r7, #28
 800231e:	4619      	mov	r1, r3
 8002320:	480c      	ldr	r0, [pc, #48]	; (8002354 <HAL_SPI_MspInit+0x16c>)
 8002322:	f001 fe53 	bl	8003fcc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2100      	movs	r1, #0
 800232a:	2033      	movs	r0, #51	; 0x33
 800232c:	f001 fa0b 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002330:	2033      	movs	r0, #51	; 0x33
 8002332:	f001 fa24 	bl	800377e <HAL_NVIC_EnableIRQ>
}
 8002336:	bf00      	nop
 8002338:	3730      	adds	r7, #48	; 0x30
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40013000 	.word	0x40013000
 8002344:	40023800 	.word	0x40023800
 8002348:	40020000 	.word	0x40020000
 800234c:	40003c00 	.word	0x40003c00
 8002350:	40020400 	.word	0x40020400
 8002354:	40020800 	.word	0x40020800

08002358 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a2a      	ldr	r2, [pc, #168]	; (8002410 <HAL_TIM_Base_MspInit+0xb8>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d116      	bne.n	8002398 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	4b29      	ldr	r3, [pc, #164]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	4a28      	ldr	r2, [pc, #160]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 8002374:	f043 0310 	orr.w	r3, r3, #16
 8002378:	6413      	str	r3, [r2, #64]	; 0x40
 800237a:	4b26      	ldr	r3, [pc, #152]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	f003 0310 	and.w	r3, r3, #16
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002386:	2200      	movs	r2, #0
 8002388:	2100      	movs	r1, #0
 800238a:	2036      	movs	r0, #54	; 0x36
 800238c:	f001 f9db 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002390:	2036      	movs	r0, #54	; 0x36
 8002392:	f001 f9f4 	bl	800377e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002396:	e036      	b.n	8002406 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a1e      	ldr	r2, [pc, #120]	; (8002418 <HAL_TIM_Base_MspInit+0xc0>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d116      	bne.n	80023d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	4b1b      	ldr	r3, [pc, #108]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a1a      	ldr	r2, [pc, #104]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 80023ac:	f043 0320 	orr.w	r3, r3, #32
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
 80023b2:	4b18      	ldr	r3, [pc, #96]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 0320 	and.w	r3, r3, #32
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	2037      	movs	r0, #55	; 0x37
 80023c4:	f001 f9bf 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80023c8:	2037      	movs	r0, #55	; 0x37
 80023ca:	f001 f9d8 	bl	800377e <HAL_NVIC_EnableIRQ>
}
 80023ce:	e01a      	b.n	8002406 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a11      	ldr	r2, [pc, #68]	; (800241c <HAL_TIM_Base_MspInit+0xc4>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d115      	bne.n	8002406 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e2:	4a0c      	ldr	r2, [pc, #48]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 80023e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023e8:	6453      	str	r3, [r2, #68]	; 0x44
 80023ea:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <HAL_TIM_Base_MspInit+0xbc>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2100      	movs	r1, #0
 80023fa:	2019      	movs	r0, #25
 80023fc:	f001 f9a3 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002400:	2019      	movs	r0, #25
 8002402:	f001 f9bc 	bl	800377e <HAL_NVIC_EnableIRQ>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40001000 	.word	0x40001000
 8002414:	40023800 	.word	0x40023800
 8002418:	40001400 	.word	0x40001400
 800241c:	40014400 	.word	0x40014400

08002420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b092      	sub	sp, #72	; 0x48
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002428:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a87      	ldr	r2, [pc, #540]	; (800265c <HAL_UART_MspInit+0x23c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	f040 8083 	bne.w	800254a <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002444:	2300      	movs	r3, #0
 8002446:	633b      	str	r3, [r7, #48]	; 0x30
 8002448:	4b85      	ldr	r3, [pc, #532]	; (8002660 <HAL_UART_MspInit+0x240>)
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	4a84      	ldr	r2, [pc, #528]	; (8002660 <HAL_UART_MspInit+0x240>)
 800244e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002452:	6413      	str	r3, [r2, #64]	; 0x40
 8002454:	4b82      	ldr	r3, [pc, #520]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800245c:	633b      	str	r3, [r7, #48]	; 0x30
 800245e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002460:	2300      	movs	r3, #0
 8002462:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002464:	4b7e      	ldr	r3, [pc, #504]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	4a7d      	ldr	r2, [pc, #500]	; (8002660 <HAL_UART_MspInit+0x240>)
 800246a:	f043 0304 	orr.w	r3, r3, #4
 800246e:	6313      	str	r3, [r2, #48]	; 0x30
 8002470:	4b7b      	ldr	r3, [pc, #492]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	62fb      	str	r3, [r7, #44]	; 0x2c
 800247a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800247c:	2300      	movs	r3, #0
 800247e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002480:	4b77      	ldr	r3, [pc, #476]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002484:	4a76      	ldr	r2, [pc, #472]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002486:	f043 0308 	orr.w	r3, r3, #8
 800248a:	6313      	str	r3, [r2, #48]	; 0x30
 800248c:	4b74      	ldr	r3, [pc, #464]	; (8002660 <HAL_UART_MspInit+0x240>)
 800248e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002490:	f003 0308 	and.w	r3, r3, #8
 8002494:	62bb      	str	r3, [r7, #40]	; 0x28
 8002496:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002498:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800249c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249e:	2302      	movs	r3, #2
 80024a0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024a2:	2301      	movs	r3, #1
 80024a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a6:	2303      	movs	r3, #3
 80024a8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80024aa:	2308      	movs	r3, #8
 80024ac:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80024b2:	4619      	mov	r1, r3
 80024b4:	486b      	ldr	r0, [pc, #428]	; (8002664 <HAL_UART_MspInit+0x244>)
 80024b6:	f001 fd89 	bl	8003fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024ba:	2304      	movs	r3, #4
 80024bc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024c2:	2301      	movs	r3, #1
 80024c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c6:	2303      	movs	r3, #3
 80024c8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80024ca:	2308      	movs	r3, #8
 80024cc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80024d2:	4619      	mov	r1, r3
 80024d4:	4864      	ldr	r0, [pc, #400]	; (8002668 <HAL_UART_MspInit+0x248>)
 80024d6:	f001 fd79 	bl	8003fcc <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 80024da:	4b64      	ldr	r3, [pc, #400]	; (800266c <HAL_UART_MspInit+0x24c>)
 80024dc:	4a64      	ldr	r2, [pc, #400]	; (8002670 <HAL_UART_MspInit+0x250>)
 80024de:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 80024e0:	4b62      	ldr	r3, [pc, #392]	; (800266c <HAL_UART_MspInit+0x24c>)
 80024e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024e6:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024e8:	4b60      	ldr	r3, [pc, #384]	; (800266c <HAL_UART_MspInit+0x24c>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ee:	4b5f      	ldr	r3, [pc, #380]	; (800266c <HAL_UART_MspInit+0x24c>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024f4:	4b5d      	ldr	r3, [pc, #372]	; (800266c <HAL_UART_MspInit+0x24c>)
 80024f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024fa:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024fc:	4b5b      	ldr	r3, [pc, #364]	; (800266c <HAL_UART_MspInit+0x24c>)
 80024fe:	2200      	movs	r2, #0
 8002500:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002502:	4b5a      	ldr	r3, [pc, #360]	; (800266c <HAL_UART_MspInit+0x24c>)
 8002504:	2200      	movs	r2, #0
 8002506:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8002508:	4b58      	ldr	r3, [pc, #352]	; (800266c <HAL_UART_MspInit+0x24c>)
 800250a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800250e:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002510:	4b56      	ldr	r3, [pc, #344]	; (800266c <HAL_UART_MspInit+0x24c>)
 8002512:	2200      	movs	r2, #0
 8002514:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002516:	4b55      	ldr	r3, [pc, #340]	; (800266c <HAL_UART_MspInit+0x24c>)
 8002518:	2200      	movs	r2, #0
 800251a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800251c:	4853      	ldr	r0, [pc, #332]	; (800266c <HAL_UART_MspInit+0x24c>)
 800251e:	f001 f949 	bl	80037b4 <HAL_DMA_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8002528:	f7ff fdc4 	bl	80020b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a4f      	ldr	r2, [pc, #316]	; (800266c <HAL_UART_MspInit+0x24c>)
 8002530:	635a      	str	r2, [r3, #52]	; 0x34
 8002532:	4a4e      	ldr	r2, [pc, #312]	; (800266c <HAL_UART_MspInit+0x24c>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002538:	2200      	movs	r2, #0
 800253a:	2100      	movs	r1, #0
 800253c:	2035      	movs	r0, #53	; 0x35
 800253e:	f001 f902 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002542:	2035      	movs	r0, #53	; 0x35
 8002544:	f001 f91b 	bl	800377e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002548:	e18e      	b.n	8002868 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART1)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a49      	ldr	r2, [pc, #292]	; (8002674 <HAL_UART_MspInit+0x254>)
 8002550:	4293      	cmp	r3, r2
 8002552:	f040 8099 	bne.w	8002688 <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
 800255a:	4b41      	ldr	r3, [pc, #260]	; (8002660 <HAL_UART_MspInit+0x240>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	4a40      	ldr	r2, [pc, #256]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002560:	f043 0310 	orr.w	r3, r3, #16
 8002564:	6453      	str	r3, [r2, #68]	; 0x44
 8002566:	4b3e      	ldr	r3, [pc, #248]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	627b      	str	r3, [r7, #36]	; 0x24
 8002570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	623b      	str	r3, [r7, #32]
 8002576:	4b3a      	ldr	r3, [pc, #232]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	4a39      	ldr	r2, [pc, #228]	; (8002660 <HAL_UART_MspInit+0x240>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6313      	str	r3, [r2, #48]	; 0x30
 8002582:	4b37      	ldr	r3, [pc, #220]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	623b      	str	r3, [r7, #32]
 800258c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
 8002592:	4b33      	ldr	r3, [pc, #204]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	4a32      	ldr	r2, [pc, #200]	; (8002660 <HAL_UART_MspInit+0x240>)
 8002598:	f043 0302 	orr.w	r3, r3, #2
 800259c:	6313      	str	r3, [r2, #48]	; 0x30
 800259e:	4b30      	ldr	r3, [pc, #192]	; (8002660 <HAL_UART_MspInit+0x240>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	61fb      	str	r3, [r7, #28]
 80025a8:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025ae:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b0:	2302      	movs	r3, #2
 80025b2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b4:	2300      	movs	r3, #0
 80025b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b8:	2303      	movs	r3, #3
 80025ba:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025bc:	2307      	movs	r3, #7
 80025be:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025c4:	4619      	mov	r1, r3
 80025c6:	482c      	ldr	r0, [pc, #176]	; (8002678 <HAL_UART_MspInit+0x258>)
 80025c8:	f001 fd00 	bl	8003fcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80025cc:	2380      	movs	r3, #128	; 0x80
 80025ce:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d0:	2302      	movs	r3, #2
 80025d2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d8:	2303      	movs	r3, #3
 80025da:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025dc:	2307      	movs	r3, #7
 80025de:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025e4:	4619      	mov	r1, r3
 80025e6:	4825      	ldr	r0, [pc, #148]	; (800267c <HAL_UART_MspInit+0x25c>)
 80025e8:	f001 fcf0 	bl	8003fcc <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80025ec:	4b24      	ldr	r3, [pc, #144]	; (8002680 <HAL_UART_MspInit+0x260>)
 80025ee:	4a25      	ldr	r2, [pc, #148]	; (8002684 <HAL_UART_MspInit+0x264>)
 80025f0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80025f2:	4b23      	ldr	r3, [pc, #140]	; (8002680 <HAL_UART_MspInit+0x260>)
 80025f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025fa:	4b21      	ldr	r3, [pc, #132]	; (8002680 <HAL_UART_MspInit+0x260>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002600:	4b1f      	ldr	r3, [pc, #124]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002602:	2200      	movs	r2, #0
 8002604:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002606:	4b1e      	ldr	r3, [pc, #120]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002608:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800260c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800260e:	4b1c      	ldr	r3, [pc, #112]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002610:	2200      	movs	r2, #0
 8002612:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002614:	4b1a      	ldr	r3, [pc, #104]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002616:	2200      	movs	r2, #0
 8002618:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800261a:	4b19      	ldr	r3, [pc, #100]	; (8002680 <HAL_UART_MspInit+0x260>)
 800261c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002620:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002622:	4b17      	ldr	r3, [pc, #92]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002624:	2200      	movs	r2, #0
 8002626:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002628:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_UART_MspInit+0x260>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800262e:	4814      	ldr	r0, [pc, #80]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002630:	f001 f8c0 	bl	80037b4 <HAL_DMA_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_UART_MspInit+0x21e>
      Error_Handler();
 800263a:	f7ff fd3b 	bl	80020b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a0f      	ldr	r2, [pc, #60]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002642:	635a      	str	r2, [r3, #52]	; 0x34
 8002644:	4a0e      	ldr	r2, [pc, #56]	; (8002680 <HAL_UART_MspInit+0x260>)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800264a:	2200      	movs	r2, #0
 800264c:	2100      	movs	r1, #0
 800264e:	2025      	movs	r0, #37	; 0x25
 8002650:	f001 f879 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002654:	2025      	movs	r0, #37	; 0x25
 8002656:	f001 f892 	bl	800377e <HAL_NVIC_EnableIRQ>
}
 800265a:	e105      	b.n	8002868 <HAL_UART_MspInit+0x448>
 800265c:	40005000 	.word	0x40005000
 8002660:	40023800 	.word	0x40023800
 8002664:	40020800 	.word	0x40020800
 8002668:	40020c00 	.word	0x40020c00
 800266c:	20007220 	.word	0x20007220
 8002670:	40026010 	.word	0x40026010
 8002674:	40011000 	.word	0x40011000
 8002678:	40020000 	.word	0x40020000
 800267c:	40020400 	.word	0x40020400
 8002680:	20000c60 	.word	0x20000c60
 8002684:	40026440 	.word	0x40026440
  else if(huart->Instance==USART2)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a78      	ldr	r2, [pc, #480]	; (8002870 <HAL_UART_MspInit+0x450>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d162      	bne.n	8002758 <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	61bb      	str	r3, [r7, #24]
 8002696:	4b77      	ldr	r3, [pc, #476]	; (8002874 <HAL_UART_MspInit+0x454>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	4a76      	ldr	r2, [pc, #472]	; (8002874 <HAL_UART_MspInit+0x454>)
 800269c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a0:	6413      	str	r3, [r2, #64]	; 0x40
 80026a2:	4b74      	ldr	r3, [pc, #464]	; (8002874 <HAL_UART_MspInit+0x454>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026aa:	61bb      	str	r3, [r7, #24]
 80026ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	4b70      	ldr	r3, [pc, #448]	; (8002874 <HAL_UART_MspInit+0x454>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	4a6f      	ldr	r2, [pc, #444]	; (8002874 <HAL_UART_MspInit+0x454>)
 80026b8:	f043 0301 	orr.w	r3, r3, #1
 80026bc:	6313      	str	r3, [r2, #48]	; 0x30
 80026be:	4b6d      	ldr	r3, [pc, #436]	; (8002874 <HAL_UART_MspInit+0x454>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026ca:	230c      	movs	r3, #12
 80026cc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ce:	2302      	movs	r3, #2
 80026d0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d6:	2303      	movs	r3, #3
 80026d8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026da:	2307      	movs	r3, #7
 80026dc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026e2:	4619      	mov	r1, r3
 80026e4:	4864      	ldr	r0, [pc, #400]	; (8002878 <HAL_UART_MspInit+0x458>)
 80026e6:	f001 fc71 	bl	8003fcc <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80026ea:	4b64      	ldr	r3, [pc, #400]	; (800287c <HAL_UART_MspInit+0x45c>)
 80026ec:	4a64      	ldr	r2, [pc, #400]	; (8002880 <HAL_UART_MspInit+0x460>)
 80026ee:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80026f0:	4b62      	ldr	r3, [pc, #392]	; (800287c <HAL_UART_MspInit+0x45c>)
 80026f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f8:	4b60      	ldr	r3, [pc, #384]	; (800287c <HAL_UART_MspInit+0x45c>)
 80026fa:	2240      	movs	r2, #64	; 0x40
 80026fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026fe:	4b5f      	ldr	r3, [pc, #380]	; (800287c <HAL_UART_MspInit+0x45c>)
 8002700:	2200      	movs	r2, #0
 8002702:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002704:	4b5d      	ldr	r3, [pc, #372]	; (800287c <HAL_UART_MspInit+0x45c>)
 8002706:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800270a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800270c:	4b5b      	ldr	r3, [pc, #364]	; (800287c <HAL_UART_MspInit+0x45c>)
 800270e:	2200      	movs	r2, #0
 8002710:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002712:	4b5a      	ldr	r3, [pc, #360]	; (800287c <HAL_UART_MspInit+0x45c>)
 8002714:	2200      	movs	r2, #0
 8002716:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002718:	4b58      	ldr	r3, [pc, #352]	; (800287c <HAL_UART_MspInit+0x45c>)
 800271a:	2200      	movs	r2, #0
 800271c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800271e:	4b57      	ldr	r3, [pc, #348]	; (800287c <HAL_UART_MspInit+0x45c>)
 8002720:	2200      	movs	r2, #0
 8002722:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002724:	4b55      	ldr	r3, [pc, #340]	; (800287c <HAL_UART_MspInit+0x45c>)
 8002726:	2200      	movs	r2, #0
 8002728:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800272a:	4854      	ldr	r0, [pc, #336]	; (800287c <HAL_UART_MspInit+0x45c>)
 800272c:	f001 f842 	bl	80037b4 <HAL_DMA_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_UART_MspInit+0x31a>
      Error_Handler();
 8002736:	f7ff fcbd 	bl	80020b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a4f      	ldr	r2, [pc, #316]	; (800287c <HAL_UART_MspInit+0x45c>)
 800273e:	631a      	str	r2, [r3, #48]	; 0x30
 8002740:	4a4e      	ldr	r2, [pc, #312]	; (800287c <HAL_UART_MspInit+0x45c>)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002746:	2200      	movs	r2, #0
 8002748:	2100      	movs	r1, #0
 800274a:	2026      	movs	r0, #38	; 0x26
 800274c:	f000 fffb 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002750:	2026      	movs	r0, #38	; 0x26
 8002752:	f001 f814 	bl	800377e <HAL_NVIC_EnableIRQ>
}
 8002756:	e087      	b.n	8002868 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART3)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a49      	ldr	r2, [pc, #292]	; (8002884 <HAL_UART_MspInit+0x464>)
 800275e:	4293      	cmp	r3, r2
 8002760:	f040 8082 	bne.w	8002868 <HAL_UART_MspInit+0x448>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002764:	2300      	movs	r3, #0
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	4b42      	ldr	r3, [pc, #264]	; (8002874 <HAL_UART_MspInit+0x454>)
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	4a41      	ldr	r2, [pc, #260]	; (8002874 <HAL_UART_MspInit+0x454>)
 800276e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002772:	6413      	str	r3, [r2, #64]	; 0x40
 8002774:	4b3f      	ldr	r3, [pc, #252]	; (8002874 <HAL_UART_MspInit+0x454>)
 8002776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002778:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800277c:	613b      	str	r3, [r7, #16]
 800277e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002780:	2300      	movs	r3, #0
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	4b3b      	ldr	r3, [pc, #236]	; (8002874 <HAL_UART_MspInit+0x454>)
 8002786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002788:	4a3a      	ldr	r2, [pc, #232]	; (8002874 <HAL_UART_MspInit+0x454>)
 800278a:	f043 0304 	orr.w	r3, r3, #4
 800278e:	6313      	str	r3, [r2, #48]	; 0x30
 8002790:	4b38      	ldr	r3, [pc, #224]	; (8002874 <HAL_UART_MspInit+0x454>)
 8002792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800279c:	2300      	movs	r3, #0
 800279e:	60bb      	str	r3, [r7, #8]
 80027a0:	4b34      	ldr	r3, [pc, #208]	; (8002874 <HAL_UART_MspInit+0x454>)
 80027a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a4:	4a33      	ldr	r2, [pc, #204]	; (8002874 <HAL_UART_MspInit+0x454>)
 80027a6:	f043 0302 	orr.w	r3, r3, #2
 80027aa:	6313      	str	r3, [r2, #48]	; 0x30
 80027ac:	4b31      	ldr	r3, [pc, #196]	; (8002874 <HAL_UART_MspInit+0x454>)
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80027b8:	2320      	movs	r3, #32
 80027ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027bc:	2302      	movs	r3, #2
 80027be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c4:	2303      	movs	r3, #3
 80027c6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027c8:	2307      	movs	r3, #7
 80027ca:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027d0:	4619      	mov	r1, r3
 80027d2:	482d      	ldr	r0, [pc, #180]	; (8002888 <HAL_UART_MspInit+0x468>)
 80027d4:	f001 fbfa 	bl	8003fcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027de:	2302      	movs	r3, #2
 80027e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e6:	2303      	movs	r3, #3
 80027e8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027ea:	2307      	movs	r3, #7
 80027ec:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027f2:	4619      	mov	r1, r3
 80027f4:	4825      	ldr	r0, [pc, #148]	; (800288c <HAL_UART_MspInit+0x46c>)
 80027f6:	f001 fbe9 	bl	8003fcc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80027fa:	4b25      	ldr	r3, [pc, #148]	; (8002890 <HAL_UART_MspInit+0x470>)
 80027fc:	4a25      	ldr	r2, [pc, #148]	; (8002894 <HAL_UART_MspInit+0x474>)
 80027fe:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002800:	4b23      	ldr	r3, [pc, #140]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002802:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002806:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002808:	4b21      	ldr	r3, [pc, #132]	; (8002890 <HAL_UART_MspInit+0x470>)
 800280a:	2200      	movs	r2, #0
 800280c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800280e:	4b20      	ldr	r3, [pc, #128]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002810:	2200      	movs	r2, #0
 8002812:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002814:	4b1e      	ldr	r3, [pc, #120]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002816:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800281a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800281c:	4b1c      	ldr	r3, [pc, #112]	; (8002890 <HAL_UART_MspInit+0x470>)
 800281e:	2200      	movs	r2, #0
 8002820:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002822:	4b1b      	ldr	r3, [pc, #108]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002824:	2200      	movs	r2, #0
 8002826:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002828:	4b19      	ldr	r3, [pc, #100]	; (8002890 <HAL_UART_MspInit+0x470>)
 800282a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800282e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002830:	4b17      	ldr	r3, [pc, #92]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002832:	2200      	movs	r2, #0
 8002834:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002836:	4b16      	ldr	r3, [pc, #88]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002838:	2200      	movs	r2, #0
 800283a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800283c:	4814      	ldr	r0, [pc, #80]	; (8002890 <HAL_UART_MspInit+0x470>)
 800283e:	f000 ffb9 	bl	80037b4 <HAL_DMA_Init>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8002848:	f7ff fc34 	bl	80020b4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a10      	ldr	r2, [pc, #64]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002850:	635a      	str	r2, [r3, #52]	; 0x34
 8002852:	4a0f      	ldr	r2, [pc, #60]	; (8002890 <HAL_UART_MspInit+0x470>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002858:	2200      	movs	r2, #0
 800285a:	2100      	movs	r1, #0
 800285c:	2027      	movs	r0, #39	; 0x27
 800285e:	f000 ff72 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002862:	2027      	movs	r0, #39	; 0x27
 8002864:	f000 ff8b 	bl	800377e <HAL_NVIC_EnableIRQ>
}
 8002868:	bf00      	nop
 800286a:	3748      	adds	r7, #72	; 0x48
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40004400 	.word	0x40004400
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000
 800287c:	20000cc0 	.word	0x20000cc0
 8002880:	400260a0 	.word	0x400260a0
 8002884:	40004800 	.word	0x40004800
 8002888:	40020800 	.word	0x40020800
 800288c:	40020400 	.word	0x40020400
 8002890:	20000578 	.word	0x20000578
 8002894:	40026028 	.word	0x40026028

08002898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028a6:	b480      	push	{r7}
 80028a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028aa:	e7fe      	b.n	80028aa <HardFault_Handler+0x4>

080028ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028b0:	e7fe      	b.n	80028b0 <MemManage_Handler+0x4>

080028b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028b2:	b480      	push	{r7}
 80028b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028b6:	e7fe      	b.n	80028b6 <BusFault_Handler+0x4>

080028b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028bc:	e7fe      	b.n	80028bc <UsageFault_Handler+0x4>

080028be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028be:	b480      	push	{r7}
 80028c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028c2:	bf00      	nop
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028da:	b480      	push	{r7}
 80028dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ec:	f000 fe0e 	bl	800350c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028f0:	bf00      	nop
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80028f8:	4802      	ldr	r0, [pc, #8]	; (8002904 <DMA1_Stream0_IRQHandler+0x10>)
 80028fa:	f001 f8f3 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	20007220 	.word	0x20007220

08002908 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800290c:	4802      	ldr	r0, [pc, #8]	; (8002918 <DMA1_Stream1_IRQHandler+0x10>)
 800290e:	f001 f8e9 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000578 	.word	0x20000578

0800291c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002920:	4802      	ldr	r0, [pc, #8]	; (800292c <DMA1_Stream6_IRQHandler+0x10>)
 8002922:	f001 f8df 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000cc0 	.word	0x20000cc0

08002930 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002934:	4802      	ldr	r0, [pc, #8]	; (8002940 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002936:	f002 ffef 	bl	8005918 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000850 	.word	0x20000850

08002944 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002948:	4802      	ldr	r0, [pc, #8]	; (8002954 <USART1_IRQHandler+0x10>)
 800294a:	f003 fb95 	bl	8006078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20000d24 	.word	0x20000d24

08002958 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800295c:	4802      	ldr	r0, [pc, #8]	; (8002968 <USART2_IRQHandler+0x10>)
 800295e:	f003 fb8b 	bl	8006078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	200071e0 	.word	0x200071e0

0800296c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002970:	4802      	ldr	r0, [pc, #8]	; (800297c <USART3_IRQHandler+0x10>)
 8002972:	f003 fb81 	bl	8006078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	200005e0 	.word	0x200005e0

08002980 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002984:	4802      	ldr	r0, [pc, #8]	; (8002990 <SPI3_IRQHandler+0x10>)
 8002986:	f002 fd83 	bl	8005490 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000bbc 	.word	0x20000bbc

08002994 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002998:	4802      	ldr	r0, [pc, #8]	; (80029a4 <UART5_IRQHandler+0x10>)
 800299a:	f003 fb6d 	bl	8006078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800299e:	bf00      	nop
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20000c1c 	.word	0x20000c1c

080029a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80029ac:	4802      	ldr	r0, [pc, #8]	; (80029b8 <TIM6_DAC_IRQHandler+0x10>)
 80029ae:	f002 ffb3 	bl	8005918 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20007008 	.word	0x20007008

080029bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80029c0:	4802      	ldr	r0, [pc, #8]	; (80029cc <TIM7_IRQHandler+0x10>)
 80029c2:	f002 ffa9 	bl	8005918 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80029c6:	bf00      	nop
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	200074c4 	.word	0x200074c4

080029d0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80029d4:	4802      	ldr	r0, [pc, #8]	; (80029e0 <DMA2_Stream2_IRQHandler+0x10>)
 80029d6:	f001 f885 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	20000c60 	.word	0x20000c60

080029e4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80029ec:	4b11      	ldr	r3, [pc, #68]	; (8002a34 <_sbrk+0x50>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d102      	bne.n	80029fa <_sbrk+0x16>
		heap_end = &end;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	; (8002a34 <_sbrk+0x50>)
 80029f6:	4a10      	ldr	r2, [pc, #64]	; (8002a38 <_sbrk+0x54>)
 80029f8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80029fa:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <_sbrk+0x50>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a00:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <_sbrk+0x50>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4413      	add	r3, r2
 8002a08:	466a      	mov	r2, sp
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d907      	bls.n	8002a1e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002a0e:	f006 fbd3 	bl	80091b8 <__errno>
 8002a12:	4602      	mov	r2, r0
 8002a14:	230c      	movs	r3, #12
 8002a16:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002a18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a1c:	e006      	b.n	8002a2c <_sbrk+0x48>
	}

	heap_end += incr;
 8002a1e:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <_sbrk+0x50>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4413      	add	r3, r2
 8002a26:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <_sbrk+0x50>)
 8002a28:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	2000050c 	.word	0x2000050c
 8002a38:	20007988 	.word	0x20007988

08002a3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a40:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <SystemInit+0x28>)
 8002a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a46:	4a07      	ldr	r2, [pc, #28]	; (8002a64 <SystemInit+0x28>)
 8002a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a50:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <SystemInit+0x28>)
 8002a52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a56:	609a      	str	r2, [r3, #8]
#endif
}
 8002a58:	bf00      	nop
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	e000ed00 	.word	0xe000ed00

08002a68 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002a70:	f000 fd60 	bl	8003534 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	4b04      	ldr	r3, [pc, #16]	; (8002a88 <SPI_Timer_On+0x20>)
 8002a78:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8002a7a:	4a04      	ldr	r2, [pc, #16]	; (8002a8c <SPI_Timer_On+0x24>)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6013      	str	r3, [r2, #0]
}
 8002a80:	bf00      	nop
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	2000750c 	.word	0x2000750c
 8002a8c:	20007510 	.word	0x20007510

08002a90 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002a94:	f000 fd4e 	bl	8003534 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <SPI_Timer_Status+0x24>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	1ad2      	subs	r2, r2, r3
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <SPI_Timer_Status+0x28>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	bf34      	ite	cc
 8002aa8:	2301      	movcc	r3, #1
 8002aaa:	2300      	movcs	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	2000750c 	.word	0x2000750c
 8002ab8:	20007510 	.word	0x20007510

08002abc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;

    HAL_SPI_TransmitReceive(&hspi3, &dat, &rxDat, 1, 50);
 8002ac6:	f107 020f 	add.w	r2, r7, #15
 8002aca:	1df9      	adds	r1, r7, #7
 8002acc:	2332      	movs	r3, #50	; 0x32
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	4804      	ldr	r0, [pc, #16]	; (8002ae4 <xchg_spi+0x28>)
 8002ad4:	f002 fb3a 	bl	800514c <HAL_SPI_TransmitReceive>
    return rxDat;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000bbc 	.word	0x20000bbc

08002ae8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8002ae8:	b590      	push	{r4, r7, lr}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8002af2:	2300      	movs	r3, #0
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	e00a      	b.n	8002b0e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	18d4      	adds	r4, r2, r3
 8002afe:	20ff      	movs	r0, #255	; 0xff
 8002b00:	f7ff ffdc 	bl	8002abc <xchg_spi>
 8002b04:	4603      	mov	r3, r0
 8002b06:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d3f0      	bcc.n	8002af8 <rcvr_spi_multi+0x10>
	}
}
 8002b16:	bf00      	nop
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd90      	pop	{r4, r7, pc}

08002b1e <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b084      	sub	sp, #16
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	e009      	b.n	8002b42 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4413      	add	r3, r2
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff ffc0 	bl	8002abc <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d3f1      	bcc.n	8002b2e <xmit_spi_multi+0x10>
	}
}
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b086      	sub	sp, #24
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002b5a:	f000 fceb 	bl	8003534 <HAL_GetTick>
 8002b5e:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002b64:	20ff      	movs	r0, #255	; 0xff
 8002b66:	f7ff ffa9 	bl	8002abc <xchg_spi>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	2bff      	cmp	r3, #255	; 0xff
 8002b72:	d007      	beq.n	8002b84 <wait_ready+0x32>
 8002b74:	f000 fcde 	bl	8003534 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d8ef      	bhi.n	8002b64 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	2bff      	cmp	r3, #255	; 0xff
 8002b88:	bf0c      	ite	eq
 8002b8a:	2301      	moveq	r3, #1
 8002b8c:	2300      	movne	r3, #0
 8002b8e:	b2db      	uxtb	r3, r3
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ba2:	4804      	ldr	r0, [pc, #16]	; (8002bb4 <despiselect+0x1c>)
 8002ba4:	f001 fbbc 	bl	8004320 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002ba8:	20ff      	movs	r0, #255	; 0xff
 8002baa:	f7ff ff87 	bl	8002abc <xchg_spi>

}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40020000 	.word	0x40020000

08002bb8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bc2:	480a      	ldr	r0, [pc, #40]	; (8002bec <spiselect+0x34>)
 8002bc4:	f001 fbac 	bl	8004320 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002bc8:	20ff      	movs	r0, #255	; 0xff
 8002bca:	f7ff ff77 	bl	8002abc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002bce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002bd2:	f7ff ffbe 	bl	8002b52 <wait_ready>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <spiselect+0x28>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e002      	b.n	8002be6 <spiselect+0x2e>

	despiselect();
 8002be0:	f7ff ffda 	bl	8002b98 <despiselect>
	return 0;	/* Timeout */
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40020000 	.word	0x40020000

08002bf0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8002bfa:	20c8      	movs	r0, #200	; 0xc8
 8002bfc:	f7ff ff34 	bl	8002a68 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002c00:	20ff      	movs	r0, #255	; 0xff
 8002c02:	f7ff ff5b 	bl	8002abc <xchg_spi>
 8002c06:	4603      	mov	r3, r0
 8002c08:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8002c0a:	7bfb      	ldrb	r3, [r7, #15]
 8002c0c:	2bff      	cmp	r3, #255	; 0xff
 8002c0e:	d104      	bne.n	8002c1a <rcvr_datablock+0x2a>
 8002c10:	f7ff ff3e 	bl	8002a90 <SPI_Timer_Status>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f2      	bne.n	8002c00 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
 8002c1c:	2bfe      	cmp	r3, #254	; 0xfe
 8002c1e:	d001      	beq.n	8002c24 <rcvr_datablock+0x34>
 8002c20:	2300      	movs	r3, #0
 8002c22:	e00a      	b.n	8002c3a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002c24:	6839      	ldr	r1, [r7, #0]
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7ff ff5e 	bl	8002ae8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8002c2c:	20ff      	movs	r0, #255	; 0xff
 8002c2e:	f7ff ff45 	bl	8002abc <xchg_spi>
 8002c32:	20ff      	movs	r0, #255	; 0xff
 8002c34:	f7ff ff42 	bl	8002abc <xchg_spi>

	return 1;						/* Function succeeded */
 8002c38:	2301      	movs	r3, #1
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8002c4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c52:	f7ff ff7e 	bl	8002b52 <wait_ready>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <xmit_datablock+0x1e>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	e01e      	b.n	8002c9e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff ff2a 	bl	8002abc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	2bfd      	cmp	r3, #253	; 0xfd
 8002c6c:	d016      	beq.n	8002c9c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8002c6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff ff53 	bl	8002b1e <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002c78:	20ff      	movs	r0, #255	; 0xff
 8002c7a:	f7ff ff1f 	bl	8002abc <xchg_spi>
 8002c7e:	20ff      	movs	r0, #255	; 0xff
 8002c80:	f7ff ff1c 	bl	8002abc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002c84:	20ff      	movs	r0, #255	; 0xff
 8002c86:	f7ff ff19 	bl	8002abc <xchg_spi>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	2b05      	cmp	r3, #5
 8002c96:	d001      	beq.n	8002c9c <xmit_datablock+0x5a>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e000      	b.n	8002c9e <xmit_datablock+0x5c>
	}
	return 1;
 8002c9c:	2301      	movs	r3, #1
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b084      	sub	sp, #16
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	4603      	mov	r3, r0
 8002cae:	6039      	str	r1, [r7, #0]
 8002cb0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	da0e      	bge.n	8002cd8 <send_cmd+0x32>
		cmd &= 0x7F;
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cc0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	2037      	movs	r0, #55	; 0x37
 8002cc6:	f7ff ffee 	bl	8002ca6 <send_cmd>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8002cce:	7bbb      	ldrb	r3, [r7, #14]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d901      	bls.n	8002cd8 <send_cmd+0x32>
 8002cd4:	7bbb      	ldrb	r3, [r7, #14]
 8002cd6:	e051      	b.n	8002d7c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	2b0c      	cmp	r3, #12
 8002cdc:	d008      	beq.n	8002cf0 <send_cmd+0x4a>
		despiselect();
 8002cde:	f7ff ff5b 	bl	8002b98 <despiselect>
		if (!spiselect()) return 0xFF;
 8002ce2:	f7ff ff69 	bl	8002bb8 <spiselect>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <send_cmd+0x4a>
 8002cec:	23ff      	movs	r3, #255	; 0xff
 8002cee:	e045      	b.n	8002d7c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fedf 	bl	8002abc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	0e1b      	lsrs	r3, r3, #24
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff fed9 	bl	8002abc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	0c1b      	lsrs	r3, r3, #16
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff fed3 	bl	8002abc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	0a1b      	lsrs	r3, r3, #8
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fecd 	bl	8002abc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fec8 	bl	8002abc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <send_cmd+0x94>
 8002d36:	2395      	movs	r3, #149	; 0x95
 8002d38:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d101      	bne.n	8002d44 <send_cmd+0x9e>
 8002d40:	2387      	movs	r3, #135	; 0x87
 8002d42:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff feb8 	bl	8002abc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	2b0c      	cmp	r3, #12
 8002d50:	d102      	bne.n	8002d58 <send_cmd+0xb2>
 8002d52:	20ff      	movs	r0, #255	; 0xff
 8002d54:	f7ff feb2 	bl	8002abc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8002d58:	230a      	movs	r3, #10
 8002d5a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8002d5c:	20ff      	movs	r0, #255	; 0xff
 8002d5e:	f7ff fead 	bl	8002abc <xchg_spi>
 8002d62:	4603      	mov	r3, r0
 8002d64:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8002d66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	da05      	bge.n	8002d7a <send_cmd+0xd4>
 8002d6e:	7bfb      	ldrb	r3, [r7, #15]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	73fb      	strb	r3, [r7, #15]
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <send_cmd+0xb6>

	return res;							/* Return received response */
 8002d7a:	7bbb      	ldrb	r3, [r7, #14]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002d84:	b590      	push	{r4, r7, lr}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <USER_SPI_initialize+0x14>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e0cb      	b.n	8002f30 <USER_SPI_initialize+0x1ac>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8002d98:	4b67      	ldr	r3, [pc, #412]	; (8002f38 <USER_SPI_initialize+0x1b4>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <USER_SPI_initialize+0x2a>
 8002da6:	4b64      	ldr	r3, [pc, #400]	; (8002f38 <USER_SPI_initialize+0x1b4>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	e0c0      	b.n	8002f30 <USER_SPI_initialize+0x1ac>

	FCLK_SLOW();
 8002dae:	4b63      	ldr	r3, [pc, #396]	; (8002f3c <USER_SPI_initialize+0x1b8>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002db6:	621a      	str	r2, [r3, #32]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8002db8:	230a      	movs	r3, #10
 8002dba:	73fb      	strb	r3, [r7, #15]
 8002dbc:	e005      	b.n	8002dca <USER_SPI_initialize+0x46>
 8002dbe:	20ff      	movs	r0, #255	; 0xff
 8002dc0:	f7ff fe7c 	bl	8002abc <xchg_spi>
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	73fb      	strb	r3, [r7, #15]
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1f6      	bne.n	8002dbe <USER_SPI_initialize+0x3a>

	ty = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f7ff ff65 	bl	8002ca6 <send_cmd>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	f040 808b 	bne.w	8002efa <USER_SPI_initialize+0x176>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8002de4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002de8:	f7ff fe3e 	bl	8002a68 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8002dec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002df0:	2008      	movs	r0, #8
 8002df2:	f7ff ff58 	bl	8002ca6 <send_cmd>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d151      	bne.n	8002ea0 <USER_SPI_initialize+0x11c>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	73fb      	strb	r3, [r7, #15]
 8002e00:	e00d      	b.n	8002e1e <USER_SPI_initialize+0x9a>
 8002e02:	7bfc      	ldrb	r4, [r7, #15]
 8002e04:	20ff      	movs	r0, #255	; 0xff
 8002e06:	f7ff fe59 	bl	8002abc <xchg_spi>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	f107 0310 	add.w	r3, r7, #16
 8002e12:	4423      	add	r3, r4
 8002e14:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
 8002e1e:	7bfb      	ldrb	r3, [r7, #15]
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d9ee      	bls.n	8002e02 <USER_SPI_initialize+0x7e>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8002e24:	7abb      	ldrb	r3, [r7, #10]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d167      	bne.n	8002efa <USER_SPI_initialize+0x176>
 8002e2a:	7afb      	ldrb	r3, [r7, #11]
 8002e2c:	2baa      	cmp	r3, #170	; 0xaa
 8002e2e:	d164      	bne.n	8002efa <USER_SPI_initialize+0x176>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8002e30:	bf00      	nop
 8002e32:	f7ff fe2d 	bl	8002a90 <SPI_Timer_Status>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d007      	beq.n	8002e4c <USER_SPI_initialize+0xc8>
 8002e3c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002e40:	20a9      	movs	r0, #169	; 0xa9
 8002e42:	f7ff ff30 	bl	8002ca6 <send_cmd>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f2      	bne.n	8002e32 <USER_SPI_initialize+0xae>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8002e4c:	f7ff fe20 	bl	8002a90 <SPI_Timer_Status>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d051      	beq.n	8002efa <USER_SPI_initialize+0x176>
 8002e56:	2100      	movs	r1, #0
 8002e58:	203a      	movs	r0, #58	; 0x3a
 8002e5a:	f7ff ff24 	bl	8002ca6 <send_cmd>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d14a      	bne.n	8002efa <USER_SPI_initialize+0x176>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8002e64:	2300      	movs	r3, #0
 8002e66:	73fb      	strb	r3, [r7, #15]
 8002e68:	e00d      	b.n	8002e86 <USER_SPI_initialize+0x102>
 8002e6a:	7bfc      	ldrb	r4, [r7, #15]
 8002e6c:	20ff      	movs	r0, #255	; 0xff
 8002e6e:	f7ff fe25 	bl	8002abc <xchg_spi>
 8002e72:	4603      	mov	r3, r0
 8002e74:	461a      	mov	r2, r3
 8002e76:	f107 0310 	add.w	r3, r7, #16
 8002e7a:	4423      	add	r3, r4
 8002e7c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	3301      	adds	r3, #1
 8002e84:	73fb      	strb	r3, [r7, #15]
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d9ee      	bls.n	8002e6a <USER_SPI_initialize+0xe6>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8002e8c:	7a3b      	ldrb	r3, [r7, #8]
 8002e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <USER_SPI_initialize+0x116>
 8002e96:	230c      	movs	r3, #12
 8002e98:	e000      	b.n	8002e9c <USER_SPI_initialize+0x118>
 8002e9a:	2304      	movs	r3, #4
 8002e9c:	737b      	strb	r3, [r7, #13]
 8002e9e:	e02c      	b.n	8002efa <USER_SPI_initialize+0x176>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	20a9      	movs	r0, #169	; 0xa9
 8002ea4:	f7ff feff 	bl	8002ca6 <send_cmd>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d804      	bhi.n	8002eb8 <USER_SPI_initialize+0x134>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8002eae:	2302      	movs	r3, #2
 8002eb0:	737b      	strb	r3, [r7, #13]
 8002eb2:	23a9      	movs	r3, #169	; 0xa9
 8002eb4:	73bb      	strb	r3, [r7, #14]
 8002eb6:	e003      	b.n	8002ec0 <USER_SPI_initialize+0x13c>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8002eb8:	2301      	movs	r3, #1
 8002eba:	737b      	strb	r3, [r7, #13]
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8002ec0:	bf00      	nop
 8002ec2:	f7ff fde5 	bl	8002a90 <SPI_Timer_Status>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d007      	beq.n	8002edc <USER_SPI_initialize+0x158>
 8002ecc:	7bbb      	ldrb	r3, [r7, #14]
 8002ece:	2100      	movs	r1, #0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff fee8 	bl	8002ca6 <send_cmd>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1f2      	bne.n	8002ec2 <USER_SPI_initialize+0x13e>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8002edc:	f7ff fdd8 	bl	8002a90 <SPI_Timer_Status>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d007      	beq.n	8002ef6 <USER_SPI_initialize+0x172>
 8002ee6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eea:	2010      	movs	r0, #16
 8002eec:	f7ff fedb 	bl	8002ca6 <send_cmd>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <USER_SPI_initialize+0x176>
				ty = 0;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 8002efa:	4a11      	ldr	r2, [pc, #68]	; (8002f40 <USER_SPI_initialize+0x1bc>)
 8002efc:	7b7b      	ldrb	r3, [r7, #13]
 8002efe:	7013      	strb	r3, [r2, #0]
	despiselect();
 8002f00:	f7ff fe4a 	bl	8002b98 <despiselect>

	if (ty) {			/* OK */
 8002f04:	7b7b      	ldrb	r3, [r7, #13]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00c      	beq.n	8002f24 <USER_SPI_initialize+0x1a0>
		FCLK_FAST();			/* Set fast clock */
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <USER_SPI_initialize+0x1b8>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2210      	movs	r2, #16
 8002f10:	621a      	str	r2, [r3, #32]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8002f12:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <USER_SPI_initialize+0x1b4>)
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <USER_SPI_initialize+0x1b4>)
 8002f20:	701a      	strb	r2, [r3, #0]
 8002f22:	e002      	b.n	8002f2a <USER_SPI_initialize+0x1a6>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8002f24:	4b04      	ldr	r3, [pc, #16]	; (8002f38 <USER_SPI_initialize+0x1b4>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8002f2a:	4b03      	ldr	r3, [pc, #12]	; (8002f38 <USER_SPI_initialize+0x1b4>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	b2db      	uxtb	r3, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd90      	pop	{r4, r7, pc}
 8002f38:	20000404 	.word	0x20000404
 8002f3c:	20000bbc 	.word	0x20000bbc
 8002f40:	20000510 	.word	0x20000510

08002f44 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <USER_SPI_status+0x14>
 8002f54:	2301      	movs	r3, #1
 8002f56:	e002      	b.n	8002f5e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <USER_SPI_status+0x28>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	b2db      	uxtb	r3, r3
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	20000404 	.word	0x20000404

08002f70 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	603b      	str	r3, [r7, #0]
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d102      	bne.n	8002f8c <USER_SPI_read+0x1c>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <USER_SPI_read+0x20>
 8002f8c:	2304      	movs	r3, #4
 8002f8e:	e04d      	b.n	800302c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002f90:	4b28      	ldr	r3, [pc, #160]	; (8003034 <USER_SPI_read+0xc4>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <USER_SPI_read+0x32>
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e044      	b.n	800302c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8002fa2:	4b25      	ldr	r3, [pc, #148]	; (8003038 <USER_SPI_read+0xc8>)
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d102      	bne.n	8002fb4 <USER_SPI_read+0x44>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	025b      	lsls	r3, r3, #9
 8002fb2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d111      	bne.n	8002fde <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	2011      	movs	r0, #17
 8002fbe:	f7ff fe72 	bl	8002ca6 <send_cmd>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d129      	bne.n	800301c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8002fc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fcc:	68b8      	ldr	r0, [r7, #8]
 8002fce:	f7ff fe0f 	bl	8002bf0 <rcvr_datablock>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d021      	beq.n	800301c <USER_SPI_read+0xac>
			count = 0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	e01e      	b.n	800301c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	2012      	movs	r0, #18
 8002fe2:	f7ff fe60 	bl	8002ca6 <send_cmd>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d117      	bne.n	800301c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8002fec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ff0:	68b8      	ldr	r0, [r7, #8]
 8002ff2:	f7ff fdfd 	bl	8002bf0 <rcvr_datablock>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <USER_SPI_read+0xa2>
				buff += 512;
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003002:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	3b01      	subs	r3, #1
 8003008:	603b      	str	r3, [r7, #0]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1ed      	bne.n	8002fec <USER_SPI_read+0x7c>
 8003010:	e000      	b.n	8003014 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8003012:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8003014:	2100      	movs	r1, #0
 8003016:	200c      	movs	r0, #12
 8003018:	f7ff fe45 	bl	8002ca6 <send_cmd>
		}
	}
	despiselect();
 800301c:	f7ff fdbc 	bl	8002b98 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	bf14      	ite	ne
 8003026:	2301      	movne	r3, #1
 8003028:	2300      	moveq	r3, #0
 800302a:	b2db      	uxtb	r3, r3
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	20000404 	.word	0x20000404
 8003038:	20000510 	.word	0x20000510

0800303c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	60b9      	str	r1, [r7, #8]
 8003044:	607a      	str	r2, [r7, #4]
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	4603      	mov	r3, r0
 800304a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d102      	bne.n	8003058 <USER_SPI_write+0x1c>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <USER_SPI_write+0x20>
 8003058:	2304      	movs	r3, #4
 800305a:	e063      	b.n	8003124 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800305c:	4b33      	ldr	r3, [pc, #204]	; (800312c <USER_SPI_write+0xf0>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <USER_SPI_write+0x32>
 800306a:	2303      	movs	r3, #3
 800306c:	e05a      	b.n	8003124 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800306e:	4b2f      	ldr	r3, [pc, #188]	; (800312c <USER_SPI_write+0xf0>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	b2db      	uxtb	r3, r3
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <USER_SPI_write+0x44>
 800307c:	2302      	movs	r3, #2
 800307e:	e051      	b.n	8003124 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8003080:	4b2b      	ldr	r3, [pc, #172]	; (8003130 <USER_SPI_write+0xf4>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	f003 0308 	and.w	r3, r3, #8
 8003088:	2b00      	cmp	r3, #0
 800308a:	d102      	bne.n	8003092 <USER_SPI_write+0x56>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	025b      	lsls	r3, r3, #9
 8003090:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d110      	bne.n	80030ba <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	2018      	movs	r0, #24
 800309c:	f7ff fe03 	bl	8002ca6 <send_cmd>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d136      	bne.n	8003114 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80030a6:	21fe      	movs	r1, #254	; 0xfe
 80030a8:	68b8      	ldr	r0, [r7, #8]
 80030aa:	f7ff fdca 	bl	8002c42 <xmit_datablock>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d02f      	beq.n	8003114 <USER_SPI_write+0xd8>
			count = 0;
 80030b4:	2300      	movs	r3, #0
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	e02c      	b.n	8003114 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80030ba:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <USER_SPI_write+0xf4>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	f003 0306 	and.w	r3, r3, #6
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <USER_SPI_write+0x92>
 80030c6:	6839      	ldr	r1, [r7, #0]
 80030c8:	2097      	movs	r0, #151	; 0x97
 80030ca:	f7ff fdec 	bl	8002ca6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	2019      	movs	r0, #25
 80030d2:	f7ff fde8 	bl	8002ca6 <send_cmd>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d11b      	bne.n	8003114 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80030dc:	21fc      	movs	r1, #252	; 0xfc
 80030de:	68b8      	ldr	r0, [r7, #8]
 80030e0:	f7ff fdaf 	bl	8002c42 <xmit_datablock>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <USER_SPI_write+0xc4>
				buff += 512;
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80030f0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	3b01      	subs	r3, #1
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1ee      	bne.n	80030dc <USER_SPI_write+0xa0>
 80030fe:	e000      	b.n	8003102 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8003100:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8003102:	21fd      	movs	r1, #253	; 0xfd
 8003104:	2000      	movs	r0, #0
 8003106:	f7ff fd9c 	bl	8002c42 <xmit_datablock>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <USER_SPI_write+0xd8>
 8003110:	2301      	movs	r3, #1
 8003112:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8003114:	f7ff fd40 	bl	8002b98 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	bf14      	ite	ne
 800311e:	2301      	movne	r3, #1
 8003120:	2300      	moveq	r3, #0
 8003122:	b2db      	uxtb	r3, r3
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000404 	.word	0x20000404
 8003130:	20000510 	.word	0x20000510

08003134 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08c      	sub	sp, #48	; 0x30
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	603a      	str	r2, [r7, #0]
 800313e:	71fb      	strb	r3, [r7, #7]
 8003140:	460b      	mov	r3, r1
 8003142:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <USER_SPI_ioctl+0x1a>
 800314a:	2304      	movs	r3, #4
 800314c:	e15a      	b.n	8003404 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800314e:	4baf      	ldr	r3, [pc, #700]	; (800340c <USER_SPI_ioctl+0x2d8>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <USER_SPI_ioctl+0x2c>
 800315c:	2303      	movs	r3, #3
 800315e:	e151      	b.n	8003404 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8003166:	79bb      	ldrb	r3, [r7, #6]
 8003168:	2b04      	cmp	r3, #4
 800316a:	f200 8136 	bhi.w	80033da <USER_SPI_ioctl+0x2a6>
 800316e:	a201      	add	r2, pc, #4	; (adr r2, 8003174 <USER_SPI_ioctl+0x40>)
 8003170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003174:	08003189 	.word	0x08003189
 8003178:	0800319d 	.word	0x0800319d
 800317c:	080033db 	.word	0x080033db
 8003180:	08003249 	.word	0x08003249
 8003184:	0800333f 	.word	0x0800333f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003188:	f7ff fd16 	bl	8002bb8 <spiselect>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	f000 8127 	beq.w	80033e2 <USER_SPI_ioctl+0x2ae>
 8003194:	2300      	movs	r3, #0
 8003196:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800319a:	e122      	b.n	80033e2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800319c:	2100      	movs	r1, #0
 800319e:	2009      	movs	r0, #9
 80031a0:	f7ff fd81 	bl	8002ca6 <send_cmd>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f040 811d 	bne.w	80033e6 <USER_SPI_ioctl+0x2b2>
 80031ac:	f107 030c 	add.w	r3, r7, #12
 80031b0:	2110      	movs	r1, #16
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fd1c 	bl	8002bf0 <rcvr_datablock>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 8113 	beq.w	80033e6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80031c0:	7b3b      	ldrb	r3, [r7, #12]
 80031c2:	099b      	lsrs	r3, r3, #6
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d111      	bne.n	80031ee <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80031ca:	7d7b      	ldrb	r3, [r7, #21]
 80031cc:	461a      	mov	r2, r3
 80031ce:	7d3b      	ldrb	r3, [r7, #20]
 80031d0:	021b      	lsls	r3, r3, #8
 80031d2:	4413      	add	r3, r2
 80031d4:	461a      	mov	r2, r3
 80031d6:	7cfb      	ldrb	r3, [r7, #19]
 80031d8:	041b      	lsls	r3, r3, #16
 80031da:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80031de:	4413      	add	r3, r2
 80031e0:	3301      	adds	r3, #1
 80031e2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	029a      	lsls	r2, r3, #10
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	e028      	b.n	8003240 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80031ee:	7c7b      	ldrb	r3, [r7, #17]
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	7dbb      	ldrb	r3, [r7, #22]
 80031f8:	09db      	lsrs	r3, r3, #7
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	4413      	add	r3, r2
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	7d7b      	ldrb	r3, [r7, #21]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	b2db      	uxtb	r3, r3
 8003206:	f003 0306 	and.w	r3, r3, #6
 800320a:	b2db      	uxtb	r3, r3
 800320c:	4413      	add	r3, r2
 800320e:	b2db      	uxtb	r3, r3
 8003210:	3302      	adds	r3, #2
 8003212:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8003216:	7d3b      	ldrb	r3, [r7, #20]
 8003218:	099b      	lsrs	r3, r3, #6
 800321a:	b2db      	uxtb	r3, r3
 800321c:	461a      	mov	r2, r3
 800321e:	7cfb      	ldrb	r3, [r7, #19]
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	441a      	add	r2, r3
 8003224:	7cbb      	ldrb	r3, [r7, #18]
 8003226:	029b      	lsls	r3, r3, #10
 8003228:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800322c:	4413      	add	r3, r2
 800322e:	3301      	adds	r3, #1
 8003230:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8003232:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003236:	3b09      	subs	r3, #9
 8003238:	69fa      	ldr	r2, [r7, #28]
 800323a:	409a      	lsls	r2, r3
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8003246:	e0ce      	b.n	80033e6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8003248:	4b71      	ldr	r3, [pc, #452]	; (8003410 <USER_SPI_ioctl+0x2dc>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b00      	cmp	r3, #0
 8003252:	d031      	beq.n	80032b8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8003254:	2100      	movs	r1, #0
 8003256:	208d      	movs	r0, #141	; 0x8d
 8003258:	f7ff fd25 	bl	8002ca6 <send_cmd>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	f040 80c3 	bne.w	80033ea <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8003264:	20ff      	movs	r0, #255	; 0xff
 8003266:	f7ff fc29 	bl	8002abc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800326a:	f107 030c 	add.w	r3, r7, #12
 800326e:	2110      	movs	r1, #16
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff fcbd 	bl	8002bf0 <rcvr_datablock>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 80b6 	beq.w	80033ea <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800327e:	2330      	movs	r3, #48	; 0x30
 8003280:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003284:	e007      	b.n	8003296 <USER_SPI_ioctl+0x162>
 8003286:	20ff      	movs	r0, #255	; 0xff
 8003288:	f7ff fc18 	bl	8002abc <xchg_spi>
 800328c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003290:	3b01      	subs	r3, #1
 8003292:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003296:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f3      	bne.n	8003286 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800329e:	7dbb      	ldrb	r3, [r7, #22]
 80032a0:	091b      	lsrs	r3, r3, #4
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	461a      	mov	r2, r3
 80032a6:	2310      	movs	r3, #16
 80032a8:	fa03 f202 	lsl.w	r2, r3, r2
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80032b6:	e098      	b.n	80033ea <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80032b8:	2100      	movs	r1, #0
 80032ba:	2009      	movs	r0, #9
 80032bc:	f7ff fcf3 	bl	8002ca6 <send_cmd>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f040 8091 	bne.w	80033ea <USER_SPI_ioctl+0x2b6>
 80032c8:	f107 030c 	add.w	r3, r7, #12
 80032cc:	2110      	movs	r1, #16
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fc8e 	bl	8002bf0 <rcvr_datablock>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f000 8087 	beq.w	80033ea <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80032dc:	4b4c      	ldr	r3, [pc, #304]	; (8003410 <USER_SPI_ioctl+0x2dc>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d012      	beq.n	800330e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80032e8:	7dbb      	ldrb	r3, [r7, #22]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80032f0:	7dfa      	ldrb	r2, [r7, #23]
 80032f2:	09d2      	lsrs	r2, r2, #7
 80032f4:	b2d2      	uxtb	r2, r2
 80032f6:	4413      	add	r3, r2
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	7e7b      	ldrb	r3, [r7, #25]
 80032fc:	099b      	lsrs	r3, r3, #6
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	3b01      	subs	r3, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	461a      	mov	r2, r3
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	e013      	b.n	8003336 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800330e:	7dbb      	ldrb	r3, [r7, #22]
 8003310:	109b      	asrs	r3, r3, #2
 8003312:	b29b      	uxth	r3, r3
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	3301      	adds	r3, #1
 800331a:	7dfa      	ldrb	r2, [r7, #23]
 800331c:	00d2      	lsls	r2, r2, #3
 800331e:	f002 0218 	and.w	r2, r2, #24
 8003322:	7df9      	ldrb	r1, [r7, #23]
 8003324:	0949      	lsrs	r1, r1, #5
 8003326:	b2c9      	uxtb	r1, r1
 8003328:	440a      	add	r2, r1
 800332a:	3201      	adds	r2, #1
 800332c:	fb02 f303 	mul.w	r3, r2, r3
 8003330:	461a      	mov	r2, r3
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800333c:	e055      	b.n	80033ea <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800333e:	4b34      	ldr	r3, [pc, #208]	; (8003410 <USER_SPI_ioctl+0x2dc>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	f003 0306 	and.w	r3, r3, #6
 8003346:	2b00      	cmp	r3, #0
 8003348:	d051      	beq.n	80033ee <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800334a:	f107 020c 	add.w	r2, r7, #12
 800334e:	79fb      	ldrb	r3, [r7, #7]
 8003350:	210b      	movs	r1, #11
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff feee 	bl	8003134 <USER_SPI_ioctl>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d149      	bne.n	80033f2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800335e:	7b3b      	ldrb	r3, [r7, #12]
 8003360:	099b      	lsrs	r3, r3, #6
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d104      	bne.n	8003372 <USER_SPI_ioctl+0x23e>
 8003368:	7dbb      	ldrb	r3, [r7, #22]
 800336a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d041      	beq.n	80033f6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	623b      	str	r3, [r7, #32]
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	62bb      	str	r3, [r7, #40]	; 0x28
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8003382:	4b23      	ldr	r3, [pc, #140]	; (8003410 <USER_SPI_ioctl+0x2dc>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d105      	bne.n	800339a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800338e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003390:	025b      	lsls	r3, r3, #9
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28
 8003394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003396:	025b      	lsls	r3, r3, #9
 8003398:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800339a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800339c:	2020      	movs	r0, #32
 800339e:	f7ff fc82 	bl	8002ca6 <send_cmd>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d128      	bne.n	80033fa <USER_SPI_ioctl+0x2c6>
 80033a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033aa:	2021      	movs	r0, #33	; 0x21
 80033ac:	f7ff fc7b 	bl	8002ca6 <send_cmd>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d121      	bne.n	80033fa <USER_SPI_ioctl+0x2c6>
 80033b6:	2100      	movs	r1, #0
 80033b8:	2026      	movs	r0, #38	; 0x26
 80033ba:	f7ff fc74 	bl	8002ca6 <send_cmd>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d11a      	bne.n	80033fa <USER_SPI_ioctl+0x2c6>
 80033c4:	f247 5030 	movw	r0, #30000	; 0x7530
 80033c8:	f7ff fbc3 	bl	8002b52 <wait_ready>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d013      	beq.n	80033fa <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80033d2:	2300      	movs	r3, #0
 80033d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80033d8:	e00f      	b.n	80033fa <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80033da:	2304      	movs	r3, #4
 80033dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80033e0:	e00c      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		break;
 80033e2:	bf00      	nop
 80033e4:	e00a      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		break;
 80033e6:	bf00      	nop
 80033e8:	e008      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		break;
 80033ea:	bf00      	nop
 80033ec:	e006      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80033ee:	bf00      	nop
 80033f0:	e004      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80033f2:	bf00      	nop
 80033f4:	e002      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80033f6:	bf00      	nop
 80033f8:	e000      	b.n	80033fc <USER_SPI_ioctl+0x2c8>
		break;
 80033fa:	bf00      	nop
	}

	despiselect();
 80033fc:	f7ff fbcc 	bl	8002b98 <despiselect>

	return res;
 8003400:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003404:	4618      	mov	r0, r3
 8003406:	3730      	adds	r7, #48	; 0x30
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	20000404 	.word	0x20000404
 8003410:	20000510 	.word	0x20000510

08003414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003414:	f8df d034 	ldr.w	sp, [pc, #52]	; 800344c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003418:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800341a:	e003      	b.n	8003424 <LoopCopyDataInit>

0800341c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800341c:	4b0c      	ldr	r3, [pc, #48]	; (8003450 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800341e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003420:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003422:	3104      	adds	r1, #4

08003424 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003424:	480b      	ldr	r0, [pc, #44]	; (8003454 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003426:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003428:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800342a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800342c:	d3f6      	bcc.n	800341c <CopyDataInit>
  ldr  r2, =_sbss
 800342e:	4a0b      	ldr	r2, [pc, #44]	; (800345c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003430:	e002      	b.n	8003438 <LoopFillZerobss>

08003432 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003432:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003434:	f842 3b04 	str.w	r3, [r2], #4

08003438 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003438:	4b09      	ldr	r3, [pc, #36]	; (8003460 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800343a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800343c:	d3f9      	bcc.n	8003432 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800343e:	f7ff fafd 	bl	8002a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003442:	f005 febf 	bl	80091c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003446:	f7fd ff63 	bl	8001310 <main>
  bx  lr    
 800344a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800344c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003450:	08009bb0 	.word	0x08009bb0
  ldr  r0, =_sdata
 8003454:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003458:	20000488 	.word	0x20000488
  ldr  r2, =_sbss
 800345c:	20000488 	.word	0x20000488
  ldr  r3, = _ebss
 8003460:	20007984 	.word	0x20007984

08003464 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003464:	e7fe      	b.n	8003464 <ADC_IRQHandler>
	...

08003468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800346c:	4b0e      	ldr	r3, [pc, #56]	; (80034a8 <HAL_Init+0x40>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a0d      	ldr	r2, [pc, #52]	; (80034a8 <HAL_Init+0x40>)
 8003472:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003476:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003478:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <HAL_Init+0x40>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a0a      	ldr	r2, [pc, #40]	; (80034a8 <HAL_Init+0x40>)
 800347e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003482:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003484:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <HAL_Init+0x40>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a07      	ldr	r2, [pc, #28]	; (80034a8 <HAL_Init+0x40>)
 800348a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800348e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003490:	2003      	movs	r0, #3
 8003492:	f000 f94d 	bl	8003730 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003496:	2000      	movs	r0, #0
 8003498:	f000 f808 	bl	80034ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800349c:	f7fe fe7c 	bl	8002198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40023c00 	.word	0x40023c00

080034ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034b4:	4b12      	ldr	r3, [pc, #72]	; (8003500 <HAL_InitTick+0x54>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	4b12      	ldr	r3, [pc, #72]	; (8003504 <HAL_InitTick+0x58>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	4619      	mov	r1, r3
 80034be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 f965 	bl	800379a <HAL_SYSTICK_Config>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e00e      	b.n	80034f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b0f      	cmp	r3, #15
 80034de:	d80a      	bhi.n	80034f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034e0:	2200      	movs	r2, #0
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034e8:	f000 f92d 	bl	8003746 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034ec:	4a06      	ldr	r2, [pc, #24]	; (8003508 <HAL_InitTick+0x5c>)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	e000      	b.n	80034f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20000400 	.word	0x20000400
 8003504:	2000040c 	.word	0x2000040c
 8003508:	20000408 	.word	0x20000408

0800350c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003510:	4b06      	ldr	r3, [pc, #24]	; (800352c <HAL_IncTick+0x20>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	461a      	mov	r2, r3
 8003516:	4b06      	ldr	r3, [pc, #24]	; (8003530 <HAL_IncTick+0x24>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4413      	add	r3, r2
 800351c:	4a04      	ldr	r2, [pc, #16]	; (8003530 <HAL_IncTick+0x24>)
 800351e:	6013      	str	r3, [r2, #0]
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	2000040c 	.word	0x2000040c
 8003530:	20007514 	.word	0x20007514

08003534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  return uwTick;
 8003538:	4b03      	ldr	r3, [pc, #12]	; (8003548 <HAL_GetTick+0x14>)
 800353a:	681b      	ldr	r3, [r3, #0]
}
 800353c:	4618      	mov	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	20007514 	.word	0x20007514

0800354c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003554:	f7ff ffee 	bl	8003534 <HAL_GetTick>
 8003558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003564:	d005      	beq.n	8003572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003566:	4b09      	ldr	r3, [pc, #36]	; (800358c <HAL_Delay+0x40>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	461a      	mov	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4413      	add	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003572:	bf00      	nop
 8003574:	f7ff ffde 	bl	8003534 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	429a      	cmp	r2, r3
 8003582:	d8f7      	bhi.n	8003574 <HAL_Delay+0x28>
  {
  }
}
 8003584:	bf00      	nop
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	2000040c 	.word	0x2000040c

08003590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035a0:	4b0c      	ldr	r3, [pc, #48]	; (80035d4 <__NVIC_SetPriorityGrouping+0x44>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035ac:	4013      	ands	r3, r2
 80035ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035c2:	4a04      	ldr	r2, [pc, #16]	; (80035d4 <__NVIC_SetPriorityGrouping+0x44>)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	60d3      	str	r3, [r2, #12]
}
 80035c8:	bf00      	nop
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000ed00 	.word	0xe000ed00

080035d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035dc:	4b04      	ldr	r3, [pc, #16]	; (80035f0 <__NVIC_GetPriorityGrouping+0x18>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	0a1b      	lsrs	r3, r3, #8
 80035e2:	f003 0307 	and.w	r3, r3, #7
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	e000ed00 	.word	0xe000ed00

080035f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	4603      	mov	r3, r0
 80035fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003602:	2b00      	cmp	r3, #0
 8003604:	db0b      	blt.n	800361e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	f003 021f 	and.w	r2, r3, #31
 800360c:	4907      	ldr	r1, [pc, #28]	; (800362c <__NVIC_EnableIRQ+0x38>)
 800360e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003612:	095b      	lsrs	r3, r3, #5
 8003614:	2001      	movs	r0, #1
 8003616:	fa00 f202 	lsl.w	r2, r0, r2
 800361a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	e000e100 	.word	0xe000e100

08003630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	6039      	str	r1, [r7, #0]
 800363a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003640:	2b00      	cmp	r3, #0
 8003642:	db0a      	blt.n	800365a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	b2da      	uxtb	r2, r3
 8003648:	490c      	ldr	r1, [pc, #48]	; (800367c <__NVIC_SetPriority+0x4c>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	0112      	lsls	r2, r2, #4
 8003650:	b2d2      	uxtb	r2, r2
 8003652:	440b      	add	r3, r1
 8003654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003658:	e00a      	b.n	8003670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	b2da      	uxtb	r2, r3
 800365e:	4908      	ldr	r1, [pc, #32]	; (8003680 <__NVIC_SetPriority+0x50>)
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	f003 030f 	and.w	r3, r3, #15
 8003666:	3b04      	subs	r3, #4
 8003668:	0112      	lsls	r2, r2, #4
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	440b      	add	r3, r1
 800366e:	761a      	strb	r2, [r3, #24]
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000e100 	.word	0xe000e100
 8003680:	e000ed00 	.word	0xe000ed00

08003684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003684:	b480      	push	{r7}
 8003686:	b089      	sub	sp, #36	; 0x24
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f1c3 0307 	rsb	r3, r3, #7
 800369e:	2b04      	cmp	r3, #4
 80036a0:	bf28      	it	cs
 80036a2:	2304      	movcs	r3, #4
 80036a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	3304      	adds	r3, #4
 80036aa:	2b06      	cmp	r3, #6
 80036ac:	d902      	bls.n	80036b4 <NVIC_EncodePriority+0x30>
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	3b03      	subs	r3, #3
 80036b2:	e000      	b.n	80036b6 <NVIC_EncodePriority+0x32>
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	43da      	mvns	r2, r3
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	401a      	ands	r2, r3
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	fa01 f303 	lsl.w	r3, r1, r3
 80036d6:	43d9      	mvns	r1, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036dc:	4313      	orrs	r3, r2
         );
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3724      	adds	r7, #36	; 0x24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036fc:	d301      	bcc.n	8003702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036fe:	2301      	movs	r3, #1
 8003700:	e00f      	b.n	8003722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003702:	4a0a      	ldr	r2, [pc, #40]	; (800372c <SysTick_Config+0x40>)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3b01      	subs	r3, #1
 8003708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800370a:	210f      	movs	r1, #15
 800370c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003710:	f7ff ff8e 	bl	8003630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003714:	4b05      	ldr	r3, [pc, #20]	; (800372c <SysTick_Config+0x40>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800371a:	4b04      	ldr	r3, [pc, #16]	; (800372c <SysTick_Config+0x40>)
 800371c:	2207      	movs	r2, #7
 800371e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	e000e010 	.word	0xe000e010

08003730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff ff29 	bl	8003590 <__NVIC_SetPriorityGrouping>
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003746:	b580      	push	{r7, lr}
 8003748:	b086      	sub	sp, #24
 800374a:	af00      	add	r7, sp, #0
 800374c:	4603      	mov	r3, r0
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
 8003752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003758:	f7ff ff3e 	bl	80035d8 <__NVIC_GetPriorityGrouping>
 800375c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	6978      	ldr	r0, [r7, #20]
 8003764:	f7ff ff8e 	bl	8003684 <NVIC_EncodePriority>
 8003768:	4602      	mov	r2, r0
 800376a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800376e:	4611      	mov	r1, r2
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff5d 	bl	8003630 <__NVIC_SetPriority>
}
 8003776:	bf00      	nop
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	4603      	mov	r3, r0
 8003786:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff31 	bl	80035f4 <__NVIC_EnableIRQ>
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff ffa2 	bl	80036ec <SysTick_Config>
 80037a8:	4603      	mov	r3, r0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037c0:	f7ff feb8 	bl	8003534 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e099      	b.n	8003904 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037f0:	e00f      	b.n	8003812 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037f2:	f7ff fe9f 	bl	8003534 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b05      	cmp	r3, #5
 80037fe:	d908      	bls.n	8003812 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2203      	movs	r2, #3
 800380a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e078      	b.n	8003904 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1e8      	bne.n	80037f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	4b38      	ldr	r3, [pc, #224]	; (800390c <HAL_DMA_Init+0x158>)
 800382c:	4013      	ands	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800383e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800384a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003856:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4313      	orrs	r3, r2
 8003862:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003868:	2b04      	cmp	r3, #4
 800386a:	d107      	bne.n	800387c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003874:	4313      	orrs	r3, r2
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	697a      	ldr	r2, [r7, #20]
 8003882:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f023 0307 	bic.w	r3, r3, #7
 8003892:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	4313      	orrs	r3, r2
 800389c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	d117      	bne.n	80038d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00e      	beq.n	80038d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 fb0d 	bl	8003ed8 <DMA_CheckFifoParam>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2240      	movs	r2, #64	; 0x40
 80038c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80038d2:	2301      	movs	r3, #1
 80038d4:	e016      	b.n	8003904 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fac4 	bl	8003e6c <DMA_CalcBaseAndBitshift>
 80038e4:	4603      	mov	r3, r0
 80038e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ec:	223f      	movs	r2, #63	; 0x3f
 80038ee:	409a      	lsls	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	f010803f 	.word	0xf010803f

08003910 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
 800391c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800391e:	2300      	movs	r3, #0
 8003920:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003926:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800392e:	2b01      	cmp	r3, #1
 8003930:	d101      	bne.n	8003936 <HAL_DMA_Start_IT+0x26>
 8003932:	2302      	movs	r3, #2
 8003934:	e040      	b.n	80039b8 <HAL_DMA_Start_IT+0xa8>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b01      	cmp	r3, #1
 8003948:	d12f      	bne.n	80039aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2202      	movs	r2, #2
 800394e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68b9      	ldr	r1, [r7, #8]
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 fa56 	bl	8003e10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003968:	223f      	movs	r2, #63	; 0x3f
 800396a:	409a      	lsls	r2, r3
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0216 	orr.w	r2, r2, #22
 800397e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003984:	2b00      	cmp	r3, #0
 8003986:	d007      	beq.n	8003998 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f042 0208 	orr.w	r2, r2, #8
 8003996:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	e005      	b.n	80039b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039b2:	2302      	movs	r3, #2
 80039b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80039b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039ce:	f7ff fdb1 	bl	8003534 <HAL_GetTick>
 80039d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d008      	beq.n	80039f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2280      	movs	r2, #128	; 0x80
 80039e4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e052      	b.n	8003a98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 0216 	bic.w	r2, r2, #22
 8003a00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	695a      	ldr	r2, [r3, #20]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d103      	bne.n	8003a22 <HAL_DMA_Abort+0x62>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d007      	beq.n	8003a32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0208 	bic.w	r2, r2, #8
 8003a30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0201 	bic.w	r2, r2, #1
 8003a40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a42:	e013      	b.n	8003a6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a44:	f7ff fd76 	bl	8003534 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b05      	cmp	r3, #5
 8003a50:	d90c      	bls.n	8003a6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2220      	movs	r2, #32
 8003a56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2203      	movs	r2, #3
 8003a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e015      	b.n	8003a98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1e4      	bne.n	8003a44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a7e:	223f      	movs	r2, #63	; 0x3f
 8003a80:	409a      	lsls	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d004      	beq.n	8003abe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2280      	movs	r2, #128	; 0x80
 8003ab8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e00c      	b.n	8003ad8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2205      	movs	r2, #5
 8003ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0201 	bic.w	r2, r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003af0:	4b92      	ldr	r3, [pc, #584]	; (8003d3c <HAL_DMA_IRQHandler+0x258>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a92      	ldr	r2, [pc, #584]	; (8003d40 <HAL_DMA_IRQHandler+0x25c>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	0a9b      	lsrs	r3, r3, #10
 8003afc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0e:	2208      	movs	r2, #8
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d01a      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d013      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0204 	bic.w	r2, r2, #4
 8003b36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b48:	f043 0201 	orr.w	r2, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b54:	2201      	movs	r2, #1
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d012      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00b      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b72:	2201      	movs	r2, #1
 8003b74:	409a      	lsls	r2, r3
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7e:	f043 0202 	orr.w	r2, r3, #2
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	409a      	lsls	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d012      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00b      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	2204      	movs	r2, #4
 8003baa:	409a      	lsls	r2, r3
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb4:	f043 0204 	orr.w	r2, r3, #4
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc0:	2210      	movs	r2, #16
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d043      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d03c      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bde:	2210      	movs	r2, #16
 8003be0:	409a      	lsls	r2, r3
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d018      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d108      	bne.n	8003c14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d024      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	4798      	blx	r3
 8003c12:	e01f      	b.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01b      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4798      	blx	r3
 8003c24:	e016      	b.n	8003c54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d107      	bne.n	8003c44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0208 	bic.w	r2, r2, #8
 8003c42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c58:	2220      	movs	r2, #32
 8003c5a:	409a      	lsls	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 808e 	beq.w	8003d82 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 8086 	beq.w	8003d82 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b05      	cmp	r3, #5
 8003c8c:	d136      	bne.n	8003cfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0216 	bic.w	r2, r2, #22
 8003c9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d103      	bne.n	8003cbe <HAL_DMA_IRQHandler+0x1da>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d007      	beq.n	8003cce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0208 	bic.w	r2, r2, #8
 8003ccc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd2:	223f      	movs	r2, #63	; 0x3f
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d07d      	beq.n	8003dee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
        }
        return;
 8003cfa:	e078      	b.n	8003dee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d01c      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d108      	bne.n	8003d2a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d030      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	4798      	blx	r3
 8003d28:	e02b      	b.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d027      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	4798      	blx	r3
 8003d3a:	e022      	b.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
 8003d3c:	20000400 	.word	0x20000400
 8003d40:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10f      	bne.n	8003d72 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0210 	bic.w	r2, r2, #16
 8003d60:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d032      	beq.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d022      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2205      	movs	r2, #5
 8003d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0201 	bic.w	r2, r2, #1
 8003dac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	3301      	adds	r3, #1
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	697a      	ldr	r2, [r7, #20]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d307      	bcc.n	8003dca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f2      	bne.n	8003dae <HAL_DMA_IRQHandler+0x2ca>
 8003dc8:	e000      	b.n	8003dcc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003dca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	4798      	blx	r3
 8003dec:	e000      	b.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003dee:	bf00      	nop
    }
  }
}
 8003df0:	3718      	adds	r7, #24
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop

08003df8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
 8003e1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	2b40      	cmp	r3, #64	; 0x40
 8003e3c:	d108      	bne.n	8003e50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e4e:	e007      	b.n	8003e60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	60da      	str	r2, [r3, #12]
}
 8003e60:	bf00      	nop
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	3b10      	subs	r3, #16
 8003e7c:	4a14      	ldr	r2, [pc, #80]	; (8003ed0 <DMA_CalcBaseAndBitshift+0x64>)
 8003e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e82:	091b      	lsrs	r3, r3, #4
 8003e84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e86:	4a13      	ldr	r2, [pc, #76]	; (8003ed4 <DMA_CalcBaseAndBitshift+0x68>)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d909      	bls.n	8003eae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ea2:	f023 0303 	bic.w	r3, r3, #3
 8003ea6:	1d1a      	adds	r2, r3, #4
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	659a      	str	r2, [r3, #88]	; 0x58
 8003eac:	e007      	b.n	8003ebe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003eb6:	f023 0303 	bic.w	r3, r3, #3
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	aaaaaaab 	.word	0xaaaaaaab
 8003ed4:	08009ae4 	.word	0x08009ae4

08003ed8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d11f      	bne.n	8003f32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d855      	bhi.n	8003fa4 <DMA_CheckFifoParam+0xcc>
 8003ef8:	a201      	add	r2, pc, #4	; (adr r2, 8003f00 <DMA_CheckFifoParam+0x28>)
 8003efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efe:	bf00      	nop
 8003f00:	08003f11 	.word	0x08003f11
 8003f04:	08003f23 	.word	0x08003f23
 8003f08:	08003f11 	.word	0x08003f11
 8003f0c:	08003fa5 	.word	0x08003fa5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d045      	beq.n	8003fa8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f20:	e042      	b.n	8003fa8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f2a:	d13f      	bne.n	8003fac <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f30:	e03c      	b.n	8003fac <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f3a:	d121      	bne.n	8003f80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2b03      	cmp	r3, #3
 8003f40:	d836      	bhi.n	8003fb0 <DMA_CheckFifoParam+0xd8>
 8003f42:	a201      	add	r2, pc, #4	; (adr r2, 8003f48 <DMA_CheckFifoParam+0x70>)
 8003f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f48:	08003f59 	.word	0x08003f59
 8003f4c:	08003f5f 	.word	0x08003f5f
 8003f50:	08003f59 	.word	0x08003f59
 8003f54:	08003f71 	.word	0x08003f71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f5c:	e02f      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d024      	beq.n	8003fb4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f6e:	e021      	b.n	8003fb4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f78:	d11e      	bne.n	8003fb8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f7e:	e01b      	b.n	8003fb8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d902      	bls.n	8003f8c <DMA_CheckFifoParam+0xb4>
 8003f86:	2b03      	cmp	r3, #3
 8003f88:	d003      	beq.n	8003f92 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f8a:	e018      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f90:	e015      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00e      	beq.n	8003fbc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
      break;
 8003fa2:	e00b      	b.n	8003fbc <DMA_CheckFifoParam+0xe4>
      break;
 8003fa4:	bf00      	nop
 8003fa6:	e00a      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      break;
 8003fa8:	bf00      	nop
 8003faa:	e008      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      break;
 8003fac:	bf00      	nop
 8003fae:	e006      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      break;
 8003fb0:	bf00      	nop
 8003fb2:	e004      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      break;
 8003fb4:	bf00      	nop
 8003fb6:	e002      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      break;   
 8003fb8:	bf00      	nop
 8003fba:	e000      	b.n	8003fbe <DMA_CheckFifoParam+0xe6>
      break;
 8003fbc:	bf00      	nop
    }
  } 
  
  return status; 
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b089      	sub	sp, #36	; 0x24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	61fb      	str	r3, [r7, #28]
 8003fe6:	e165      	b.n	80042b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fe8:	2201      	movs	r2, #1
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	f040 8154 	bne.w	80042ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d00b      	beq.n	8004026 <HAL_GPIO_Init+0x5a>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	2b02      	cmp	r3, #2
 8004014:	d007      	beq.n	8004026 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800401a:	2b11      	cmp	r3, #17
 800401c:	d003      	beq.n	8004026 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b12      	cmp	r3, #18
 8004024:	d130      	bne.n	8004088 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	2203      	movs	r2, #3
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	43db      	mvns	r3, r3
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	4013      	ands	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800405c:	2201      	movs	r2, #1
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	43db      	mvns	r3, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4013      	ands	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	091b      	lsrs	r3, r3, #4
 8004072:	f003 0201 	and.w	r2, r3, #1
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	2203      	movs	r2, #3
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	43db      	mvns	r3, r3
 800409a:	69ba      	ldr	r2, [r7, #24]
 800409c:	4013      	ands	r3, r2
 800409e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d003      	beq.n	80040c8 <HAL_GPIO_Init+0xfc>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2b12      	cmp	r3, #18
 80040c6:	d123      	bne.n	8004110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	08da      	lsrs	r2, r3, #3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3208      	adds	r2, #8
 80040d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	220f      	movs	r2, #15
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	691a      	ldr	r2, [r3, #16]
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4313      	orrs	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	08da      	lsrs	r2, r3, #3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	3208      	adds	r2, #8
 800410a:	69b9      	ldr	r1, [r7, #24]
 800410c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	2203      	movs	r2, #3
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	43db      	mvns	r3, r3
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	4013      	ands	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0203 	and.w	r2, r3, #3
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80ae 	beq.w	80042ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	4b5c      	ldr	r3, [pc, #368]	; (80042c8 <HAL_GPIO_Init+0x2fc>)
 8004158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800415a:	4a5b      	ldr	r2, [pc, #364]	; (80042c8 <HAL_GPIO_Init+0x2fc>)
 800415c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004160:	6453      	str	r3, [r2, #68]	; 0x44
 8004162:	4b59      	ldr	r3, [pc, #356]	; (80042c8 <HAL_GPIO_Init+0x2fc>)
 8004164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800416e:	4a57      	ldr	r2, [pc, #348]	; (80042cc <HAL_GPIO_Init+0x300>)
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	089b      	lsrs	r3, r3, #2
 8004174:	3302      	adds	r3, #2
 8004176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	220f      	movs	r2, #15
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	43db      	mvns	r3, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4013      	ands	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a4e      	ldr	r2, [pc, #312]	; (80042d0 <HAL_GPIO_Init+0x304>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d025      	beq.n	80041e6 <HAL_GPIO_Init+0x21a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a4d      	ldr	r2, [pc, #308]	; (80042d4 <HAL_GPIO_Init+0x308>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d01f      	beq.n	80041e2 <HAL_GPIO_Init+0x216>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a4c      	ldr	r2, [pc, #304]	; (80042d8 <HAL_GPIO_Init+0x30c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d019      	beq.n	80041de <HAL_GPIO_Init+0x212>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a4b      	ldr	r2, [pc, #300]	; (80042dc <HAL_GPIO_Init+0x310>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d013      	beq.n	80041da <HAL_GPIO_Init+0x20e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a4a      	ldr	r2, [pc, #296]	; (80042e0 <HAL_GPIO_Init+0x314>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d00d      	beq.n	80041d6 <HAL_GPIO_Init+0x20a>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a49      	ldr	r2, [pc, #292]	; (80042e4 <HAL_GPIO_Init+0x318>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d007      	beq.n	80041d2 <HAL_GPIO_Init+0x206>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a48      	ldr	r2, [pc, #288]	; (80042e8 <HAL_GPIO_Init+0x31c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d101      	bne.n	80041ce <HAL_GPIO_Init+0x202>
 80041ca:	2306      	movs	r3, #6
 80041cc:	e00c      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041ce:	2307      	movs	r3, #7
 80041d0:	e00a      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041d2:	2305      	movs	r3, #5
 80041d4:	e008      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041d6:	2304      	movs	r3, #4
 80041d8:	e006      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041da:	2303      	movs	r3, #3
 80041dc:	e004      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041de:	2302      	movs	r3, #2
 80041e0:	e002      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e000      	b.n	80041e8 <HAL_GPIO_Init+0x21c>
 80041e6:	2300      	movs	r3, #0
 80041e8:	69fa      	ldr	r2, [r7, #28]
 80041ea:	f002 0203 	and.w	r2, r2, #3
 80041ee:	0092      	lsls	r2, r2, #2
 80041f0:	4093      	lsls	r3, r2
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041f8:	4934      	ldr	r1, [pc, #208]	; (80042cc <HAL_GPIO_Init+0x300>)
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	089b      	lsrs	r3, r3, #2
 80041fe:	3302      	adds	r3, #2
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004206:	4b39      	ldr	r3, [pc, #228]	; (80042ec <HAL_GPIO_Init+0x320>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	43db      	mvns	r3, r3
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	4013      	ands	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800422a:	4a30      	ldr	r2, [pc, #192]	; (80042ec <HAL_GPIO_Init+0x320>)
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004230:	4b2e      	ldr	r3, [pc, #184]	; (80042ec <HAL_GPIO_Init+0x320>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	43db      	mvns	r3, r3
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	4013      	ands	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004254:	4a25      	ldr	r2, [pc, #148]	; (80042ec <HAL_GPIO_Init+0x320>)
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800425a:	4b24      	ldr	r3, [pc, #144]	; (80042ec <HAL_GPIO_Init+0x320>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	43db      	mvns	r3, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4013      	ands	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4313      	orrs	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800427e:	4a1b      	ldr	r2, [pc, #108]	; (80042ec <HAL_GPIO_Init+0x320>)
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004284:	4b19      	ldr	r3, [pc, #100]	; (80042ec <HAL_GPIO_Init+0x320>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	43db      	mvns	r3, r3
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042a8:	4a10      	ldr	r2, [pc, #64]	; (80042ec <HAL_GPIO_Init+0x320>)
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	3301      	adds	r3, #1
 80042b2:	61fb      	str	r3, [r7, #28]
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	2b0f      	cmp	r3, #15
 80042b8:	f67f ae96 	bls.w	8003fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042bc:	bf00      	nop
 80042be:	3724      	adds	r7, #36	; 0x24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40013800 	.word	0x40013800
 80042d0:	40020000 	.word	0x40020000
 80042d4:	40020400 	.word	0x40020400
 80042d8:	40020800 	.word	0x40020800
 80042dc:	40020c00 	.word	0x40020c00
 80042e0:	40021000 	.word	0x40021000
 80042e4:	40021400 	.word	0x40021400
 80042e8:	40021800 	.word	0x40021800
 80042ec:	40013c00 	.word	0x40013c00

080042f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	460b      	mov	r3, r1
 80042fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	887b      	ldrh	r3, [r7, #2]
 8004302:	4013      	ands	r3, r2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d002      	beq.n	800430e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004308:	2301      	movs	r3, #1
 800430a:	73fb      	strb	r3, [r7, #15]
 800430c:	e001      	b.n	8004312 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800430e:	2300      	movs	r3, #0
 8004310:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004312:	7bfb      	ldrb	r3, [r7, #15]
}
 8004314:	4618      	mov	r0, r3
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	807b      	strh	r3, [r7, #2]
 800432c:	4613      	mov	r3, r2
 800432e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004330:	787b      	ldrb	r3, [r7, #1]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d003      	beq.n	800433e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004336:	887a      	ldrh	r2, [r7, #2]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800433c:	e003      	b.n	8004346 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800433e:	887b      	ldrh	r3, [r7, #2]
 8004340:	041a      	lsls	r2, r3, #16
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	619a      	str	r2, [r3, #24]
}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
	...

08004354 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800435e:	2300      	movs	r3, #0
 8004360:	603b      	str	r3, [r7, #0]
 8004362:	4b20      	ldr	r3, [pc, #128]	; (80043e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004366:	4a1f      	ldr	r2, [pc, #124]	; (80043e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800436c:	6413      	str	r3, [r2, #64]	; 0x40
 800436e:	4b1d      	ldr	r3, [pc, #116]	; (80043e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004376:	603b      	str	r3, [r7, #0]
 8004378:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800437a:	4b1b      	ldr	r3, [pc, #108]	; (80043e8 <HAL_PWREx_EnableOverDrive+0x94>)
 800437c:	2201      	movs	r2, #1
 800437e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004380:	f7ff f8d8 	bl	8003534 <HAL_GetTick>
 8004384:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004386:	e009      	b.n	800439c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004388:	f7ff f8d4 	bl	8003534 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004396:	d901      	bls.n	800439c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e01f      	b.n	80043dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800439c:	4b13      	ldr	r3, [pc, #76]	; (80043ec <HAL_PWREx_EnableOverDrive+0x98>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a8:	d1ee      	bne.n	8004388 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80043aa:	4b11      	ldr	r3, [pc, #68]	; (80043f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043ac:	2201      	movs	r2, #1
 80043ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043b0:	f7ff f8c0 	bl	8003534 <HAL_GetTick>
 80043b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043b6:	e009      	b.n	80043cc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043b8:	f7ff f8bc 	bl	8003534 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043c6:	d901      	bls.n	80043cc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e007      	b.n	80043dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043cc:	4b07      	ldr	r3, [pc, #28]	; (80043ec <HAL_PWREx_EnableOverDrive+0x98>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043d8:	d1ee      	bne.n	80043b8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40023800 	.word	0x40023800
 80043e8:	420e0040 	.word	0x420e0040
 80043ec:	40007000 	.word	0x40007000
 80043f0:	420e0044 	.word	0x420e0044

080043f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0cc      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004408:	4b68      	ldr	r3, [pc, #416]	; (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d90c      	bls.n	8004430 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004416:	4b65      	ldr	r3, [pc, #404]	; (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800441e:	4b63      	ldr	r3, [pc, #396]	; (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	429a      	cmp	r2, r3
 800442a:	d001      	beq.n	8004430 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0b8      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d020      	beq.n	800447e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0304 	and.w	r3, r3, #4
 8004444:	2b00      	cmp	r3, #0
 8004446:	d005      	beq.n	8004454 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004448:	4b59      	ldr	r3, [pc, #356]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	4a58      	ldr	r2, [pc, #352]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800444e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004452:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b00      	cmp	r3, #0
 800445e:	d005      	beq.n	800446c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004460:	4b53      	ldr	r3, [pc, #332]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	4a52      	ldr	r2, [pc, #328]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004466:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800446a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800446c:	4b50      	ldr	r3, [pc, #320]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	494d      	ldr	r1, [pc, #308]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800447a:	4313      	orrs	r3, r2
 800447c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	d044      	beq.n	8004514 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d107      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004492:	4b47      	ldr	r3, [pc, #284]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d119      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e07f      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d003      	beq.n	80044b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d107      	bne.n	80044c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b2:	4b3f      	ldr	r3, [pc, #252]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d109      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e06f      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044c2:	4b3b      	ldr	r3, [pc, #236]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e067      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044d2:	4b37      	ldr	r3, [pc, #220]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f023 0203 	bic.w	r2, r3, #3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	4934      	ldr	r1, [pc, #208]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044e4:	f7ff f826 	bl	8003534 <HAL_GetTick>
 80044e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ea:	e00a      	b.n	8004502 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ec:	f7ff f822 	bl	8003534 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e04f      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004502:	4b2b      	ldr	r3, [pc, #172]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f003 020c 	and.w	r2, r3, #12
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	429a      	cmp	r2, r3
 8004512:	d1eb      	bne.n	80044ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004514:	4b25      	ldr	r3, [pc, #148]	; (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 030f 	and.w	r3, r3, #15
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	429a      	cmp	r2, r3
 8004520:	d20c      	bcs.n	800453c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004522:	4b22      	ldr	r3, [pc, #136]	; (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800452a:	4b20      	ldr	r3, [pc, #128]	; (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	429a      	cmp	r2, r3
 8004536:	d001      	beq.n	800453c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e032      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b00      	cmp	r3, #0
 8004546:	d008      	beq.n	800455a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004548:	4b19      	ldr	r3, [pc, #100]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	4916      	ldr	r1, [pc, #88]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004556:	4313      	orrs	r3, r2
 8004558:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0308 	and.w	r3, r3, #8
 8004562:	2b00      	cmp	r3, #0
 8004564:	d009      	beq.n	800457a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004566:	4b12      	ldr	r3, [pc, #72]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	490e      	ldr	r1, [pc, #56]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	4313      	orrs	r3, r2
 8004578:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800457a:	f000 f855 	bl	8004628 <HAL_RCC_GetSysClockFreq>
 800457e:	4601      	mov	r1, r0
 8004580:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	091b      	lsrs	r3, r3, #4
 8004586:	f003 030f 	and.w	r3, r3, #15
 800458a:	4a0a      	ldr	r2, [pc, #40]	; (80045b4 <HAL_RCC_ClockConfig+0x1c0>)
 800458c:	5cd3      	ldrb	r3, [r2, r3]
 800458e:	fa21 f303 	lsr.w	r3, r1, r3
 8004592:	4a09      	ldr	r2, [pc, #36]	; (80045b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004596:	4b09      	ldr	r3, [pc, #36]	; (80045bc <HAL_RCC_ClockConfig+0x1c8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f7fe ff86 	bl	80034ac <HAL_InitTick>

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40023c00 	.word	0x40023c00
 80045b0:	40023800 	.word	0x40023800
 80045b4:	08009acc 	.word	0x08009acc
 80045b8:	20000400 	.word	0x20000400
 80045bc:	20000408 	.word	0x20000408

080045c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045c4:	4b03      	ldr	r3, [pc, #12]	; (80045d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045c6:	681b      	ldr	r3, [r3, #0]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	20000400 	.word	0x20000400

080045d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045dc:	f7ff fff0 	bl	80045c0 <HAL_RCC_GetHCLKFreq>
 80045e0:	4601      	mov	r1, r0
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	0a9b      	lsrs	r3, r3, #10
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	4a03      	ldr	r2, [pc, #12]	; (80045fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ee:	5cd3      	ldrb	r3, [r2, r3]
 80045f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	40023800 	.word	0x40023800
 80045fc:	08009adc 	.word	0x08009adc

08004600 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004604:	f7ff ffdc 	bl	80045c0 <HAL_RCC_GetHCLKFreq>
 8004608:	4601      	mov	r1, r0
 800460a:	4b05      	ldr	r3, [pc, #20]	; (8004620 <HAL_RCC_GetPCLK2Freq+0x20>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	0b5b      	lsrs	r3, r3, #13
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	4a03      	ldr	r2, [pc, #12]	; (8004624 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004616:	5cd3      	ldrb	r3, [r2, r3]
 8004618:	fa21 f303 	lsr.w	r3, r1, r3
}
 800461c:	4618      	mov	r0, r3
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40023800 	.word	0x40023800
 8004624:	08009adc 	.word	0x08009adc

08004628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800462a:	b087      	sub	sp, #28
 800462c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800463a:	2300      	movs	r3, #0
 800463c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800463e:	2300      	movs	r3, #0
 8004640:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004642:	4bc6      	ldr	r3, [pc, #792]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b0c      	cmp	r3, #12
 800464c:	f200 817e 	bhi.w	800494c <HAL_RCC_GetSysClockFreq+0x324>
 8004650:	a201      	add	r2, pc, #4	; (adr r2, 8004658 <HAL_RCC_GetSysClockFreq+0x30>)
 8004652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004656:	bf00      	nop
 8004658:	0800468d 	.word	0x0800468d
 800465c:	0800494d 	.word	0x0800494d
 8004660:	0800494d 	.word	0x0800494d
 8004664:	0800494d 	.word	0x0800494d
 8004668:	08004693 	.word	0x08004693
 800466c:	0800494d 	.word	0x0800494d
 8004670:	0800494d 	.word	0x0800494d
 8004674:	0800494d 	.word	0x0800494d
 8004678:	08004699 	.word	0x08004699
 800467c:	0800494d 	.word	0x0800494d
 8004680:	0800494d 	.word	0x0800494d
 8004684:	0800494d 	.word	0x0800494d
 8004688:	080047f5 	.word	0x080047f5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800468c:	4bb4      	ldr	r3, [pc, #720]	; (8004960 <HAL_RCC_GetSysClockFreq+0x338>)
 800468e:	613b      	str	r3, [r7, #16]
       break;
 8004690:	e15f      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004692:	4bb4      	ldr	r3, [pc, #720]	; (8004964 <HAL_RCC_GetSysClockFreq+0x33c>)
 8004694:	613b      	str	r3, [r7, #16]
      break;
 8004696:	e15c      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004698:	4bb0      	ldr	r3, [pc, #704]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046a0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046a2:	4bae      	ldr	r3, [pc, #696]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d04a      	beq.n	8004744 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ae:	4bab      	ldr	r3, [pc, #684]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	099b      	lsrs	r3, r3, #6
 80046b4:	f04f 0400 	mov.w	r4, #0
 80046b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	ea03 0501 	and.w	r5, r3, r1
 80046c4:	ea04 0602 	and.w	r6, r4, r2
 80046c8:	4629      	mov	r1, r5
 80046ca:	4632      	mov	r2, r6
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	f04f 0400 	mov.w	r4, #0
 80046d4:	0154      	lsls	r4, r2, #5
 80046d6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80046da:	014b      	lsls	r3, r1, #5
 80046dc:	4619      	mov	r1, r3
 80046de:	4622      	mov	r2, r4
 80046e0:	1b49      	subs	r1, r1, r5
 80046e2:	eb62 0206 	sbc.w	r2, r2, r6
 80046e6:	f04f 0300 	mov.w	r3, #0
 80046ea:	f04f 0400 	mov.w	r4, #0
 80046ee:	0194      	lsls	r4, r2, #6
 80046f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80046f4:	018b      	lsls	r3, r1, #6
 80046f6:	1a5b      	subs	r3, r3, r1
 80046f8:	eb64 0402 	sbc.w	r4, r4, r2
 80046fc:	f04f 0100 	mov.w	r1, #0
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	00e2      	lsls	r2, r4, #3
 8004706:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800470a:	00d9      	lsls	r1, r3, #3
 800470c:	460b      	mov	r3, r1
 800470e:	4614      	mov	r4, r2
 8004710:	195b      	adds	r3, r3, r5
 8004712:	eb44 0406 	adc.w	r4, r4, r6
 8004716:	f04f 0100 	mov.w	r1, #0
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	0262      	lsls	r2, r4, #9
 8004720:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004724:	0259      	lsls	r1, r3, #9
 8004726:	460b      	mov	r3, r1
 8004728:	4614      	mov	r4, r2
 800472a:	4618      	mov	r0, r3
 800472c:	4621      	mov	r1, r4
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f04f 0400 	mov.w	r4, #0
 8004734:	461a      	mov	r2, r3
 8004736:	4623      	mov	r3, r4
 8004738:	f7fb fdba 	bl	80002b0 <__aeabi_uldivmod>
 800473c:	4603      	mov	r3, r0
 800473e:	460c      	mov	r4, r1
 8004740:	617b      	str	r3, [r7, #20]
 8004742:	e049      	b.n	80047d8 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004744:	4b85      	ldr	r3, [pc, #532]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	099b      	lsrs	r3, r3, #6
 800474a:	f04f 0400 	mov.w	r4, #0
 800474e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004752:	f04f 0200 	mov.w	r2, #0
 8004756:	ea03 0501 	and.w	r5, r3, r1
 800475a:	ea04 0602 	and.w	r6, r4, r2
 800475e:	4629      	mov	r1, r5
 8004760:	4632      	mov	r2, r6
 8004762:	f04f 0300 	mov.w	r3, #0
 8004766:	f04f 0400 	mov.w	r4, #0
 800476a:	0154      	lsls	r4, r2, #5
 800476c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004770:	014b      	lsls	r3, r1, #5
 8004772:	4619      	mov	r1, r3
 8004774:	4622      	mov	r2, r4
 8004776:	1b49      	subs	r1, r1, r5
 8004778:	eb62 0206 	sbc.w	r2, r2, r6
 800477c:	f04f 0300 	mov.w	r3, #0
 8004780:	f04f 0400 	mov.w	r4, #0
 8004784:	0194      	lsls	r4, r2, #6
 8004786:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800478a:	018b      	lsls	r3, r1, #6
 800478c:	1a5b      	subs	r3, r3, r1
 800478e:	eb64 0402 	sbc.w	r4, r4, r2
 8004792:	f04f 0100 	mov.w	r1, #0
 8004796:	f04f 0200 	mov.w	r2, #0
 800479a:	00e2      	lsls	r2, r4, #3
 800479c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80047a0:	00d9      	lsls	r1, r3, #3
 80047a2:	460b      	mov	r3, r1
 80047a4:	4614      	mov	r4, r2
 80047a6:	195b      	adds	r3, r3, r5
 80047a8:	eb44 0406 	adc.w	r4, r4, r6
 80047ac:	f04f 0100 	mov.w	r1, #0
 80047b0:	f04f 0200 	mov.w	r2, #0
 80047b4:	02a2      	lsls	r2, r4, #10
 80047b6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80047ba:	0299      	lsls	r1, r3, #10
 80047bc:	460b      	mov	r3, r1
 80047be:	4614      	mov	r4, r2
 80047c0:	4618      	mov	r0, r3
 80047c2:	4621      	mov	r1, r4
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f04f 0400 	mov.w	r4, #0
 80047ca:	461a      	mov	r2, r3
 80047cc:	4623      	mov	r3, r4
 80047ce:	f7fb fd6f 	bl	80002b0 <__aeabi_uldivmod>
 80047d2:	4603      	mov	r3, r0
 80047d4:	460c      	mov	r4, r1
 80047d6:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047d8:	4b60      	ldr	r3, [pc, #384]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	0c1b      	lsrs	r3, r3, #16
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	3301      	adds	r3, #1
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f0:	613b      	str	r3, [r7, #16]
      break;
 80047f2:	e0ae      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047f4:	4b59      	ldr	r3, [pc, #356]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047fc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047fe:	4b57      	ldr	r3, [pc, #348]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d04a      	beq.n	80048a0 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800480a:	4b54      	ldr	r3, [pc, #336]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	099b      	lsrs	r3, r3, #6
 8004810:	f04f 0400 	mov.w	r4, #0
 8004814:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004818:	f04f 0200 	mov.w	r2, #0
 800481c:	ea03 0501 	and.w	r5, r3, r1
 8004820:	ea04 0602 	and.w	r6, r4, r2
 8004824:	4629      	mov	r1, r5
 8004826:	4632      	mov	r2, r6
 8004828:	f04f 0300 	mov.w	r3, #0
 800482c:	f04f 0400 	mov.w	r4, #0
 8004830:	0154      	lsls	r4, r2, #5
 8004832:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004836:	014b      	lsls	r3, r1, #5
 8004838:	4619      	mov	r1, r3
 800483a:	4622      	mov	r2, r4
 800483c:	1b49      	subs	r1, r1, r5
 800483e:	eb62 0206 	sbc.w	r2, r2, r6
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	f04f 0400 	mov.w	r4, #0
 800484a:	0194      	lsls	r4, r2, #6
 800484c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004850:	018b      	lsls	r3, r1, #6
 8004852:	1a5b      	subs	r3, r3, r1
 8004854:	eb64 0402 	sbc.w	r4, r4, r2
 8004858:	f04f 0100 	mov.w	r1, #0
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	00e2      	lsls	r2, r4, #3
 8004862:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004866:	00d9      	lsls	r1, r3, #3
 8004868:	460b      	mov	r3, r1
 800486a:	4614      	mov	r4, r2
 800486c:	195b      	adds	r3, r3, r5
 800486e:	eb44 0406 	adc.w	r4, r4, r6
 8004872:	f04f 0100 	mov.w	r1, #0
 8004876:	f04f 0200 	mov.w	r2, #0
 800487a:	0262      	lsls	r2, r4, #9
 800487c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004880:	0259      	lsls	r1, r3, #9
 8004882:	460b      	mov	r3, r1
 8004884:	4614      	mov	r4, r2
 8004886:	4618      	mov	r0, r3
 8004888:	4621      	mov	r1, r4
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f04f 0400 	mov.w	r4, #0
 8004890:	461a      	mov	r2, r3
 8004892:	4623      	mov	r3, r4
 8004894:	f7fb fd0c 	bl	80002b0 <__aeabi_uldivmod>
 8004898:	4603      	mov	r3, r0
 800489a:	460c      	mov	r4, r1
 800489c:	617b      	str	r3, [r7, #20]
 800489e:	e049      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a0:	4b2e      	ldr	r3, [pc, #184]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	099b      	lsrs	r3, r3, #6
 80048a6:	f04f 0400 	mov.w	r4, #0
 80048aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80048ae:	f04f 0200 	mov.w	r2, #0
 80048b2:	ea03 0501 	and.w	r5, r3, r1
 80048b6:	ea04 0602 	and.w	r6, r4, r2
 80048ba:	4629      	mov	r1, r5
 80048bc:	4632      	mov	r2, r6
 80048be:	f04f 0300 	mov.w	r3, #0
 80048c2:	f04f 0400 	mov.w	r4, #0
 80048c6:	0154      	lsls	r4, r2, #5
 80048c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80048cc:	014b      	lsls	r3, r1, #5
 80048ce:	4619      	mov	r1, r3
 80048d0:	4622      	mov	r2, r4
 80048d2:	1b49      	subs	r1, r1, r5
 80048d4:	eb62 0206 	sbc.w	r2, r2, r6
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	f04f 0400 	mov.w	r4, #0
 80048e0:	0194      	lsls	r4, r2, #6
 80048e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80048e6:	018b      	lsls	r3, r1, #6
 80048e8:	1a5b      	subs	r3, r3, r1
 80048ea:	eb64 0402 	sbc.w	r4, r4, r2
 80048ee:	f04f 0100 	mov.w	r1, #0
 80048f2:	f04f 0200 	mov.w	r2, #0
 80048f6:	00e2      	lsls	r2, r4, #3
 80048f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80048fc:	00d9      	lsls	r1, r3, #3
 80048fe:	460b      	mov	r3, r1
 8004900:	4614      	mov	r4, r2
 8004902:	195b      	adds	r3, r3, r5
 8004904:	eb44 0406 	adc.w	r4, r4, r6
 8004908:	f04f 0100 	mov.w	r1, #0
 800490c:	f04f 0200 	mov.w	r2, #0
 8004910:	02a2      	lsls	r2, r4, #10
 8004912:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004916:	0299      	lsls	r1, r3, #10
 8004918:	460b      	mov	r3, r1
 800491a:	4614      	mov	r4, r2
 800491c:	4618      	mov	r0, r3
 800491e:	4621      	mov	r1, r4
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f04f 0400 	mov.w	r4, #0
 8004926:	461a      	mov	r2, r3
 8004928:	4623      	mov	r3, r4
 800492a:	f7fb fcc1 	bl	80002b0 <__aeabi_uldivmod>
 800492e:	4603      	mov	r3, r0
 8004930:	460c      	mov	r4, r1
 8004932:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004934:	4b09      	ldr	r3, [pc, #36]	; (800495c <HAL_RCC_GetSysClockFreq+0x334>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	0f1b      	lsrs	r3, r3, #28
 800493a:	f003 0307 	and.w	r3, r3, #7
 800493e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	fbb2 f3f3 	udiv	r3, r2, r3
 8004948:	613b      	str	r3, [r7, #16]
      break;
 800494a:	e002      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800494c:	4b04      	ldr	r3, [pc, #16]	; (8004960 <HAL_RCC_GetSysClockFreq+0x338>)
 800494e:	613b      	str	r3, [r7, #16]
      break;
 8004950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004952:	693b      	ldr	r3, [r7, #16]
}
 8004954:	4618      	mov	r0, r3
 8004956:	371c      	adds	r7, #28
 8004958:	46bd      	mov	sp, r7
 800495a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800495c:	40023800 	.word	0x40023800
 8004960:	00f42400 	.word	0x00f42400
 8004964:	007a1200 	.word	0x007a1200

08004968 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 8083 	beq.w	8004a88 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004982:	4b95      	ldr	r3, [pc, #596]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	2b04      	cmp	r3, #4
 800498c:	d019      	beq.n	80049c2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800498e:	4b92      	ldr	r3, [pc, #584]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004996:	2b08      	cmp	r3, #8
 8004998:	d106      	bne.n	80049a8 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800499a:	4b8f      	ldr	r3, [pc, #572]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049a6:	d00c      	beq.n	80049c2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049a8:	4b8b      	ldr	r3, [pc, #556]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049b0:	2b0c      	cmp	r3, #12
 80049b2:	d112      	bne.n	80049da <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049b4:	4b88      	ldr	r3, [pc, #544]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049c0:	d10b      	bne.n	80049da <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c2:	4b85      	ldr	r3, [pc, #532]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d05b      	beq.n	8004a86 <HAL_RCC_OscConfig+0x11e>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d157      	bne.n	8004a86 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e216      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049e2:	d106      	bne.n	80049f2 <HAL_RCC_OscConfig+0x8a>
 80049e4:	4b7c      	ldr	r3, [pc, #496]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a7b      	ldr	r2, [pc, #492]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 80049ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049ee:	6013      	str	r3, [r2, #0]
 80049f0:	e01d      	b.n	8004a2e <HAL_RCC_OscConfig+0xc6>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049fa:	d10c      	bne.n	8004a16 <HAL_RCC_OscConfig+0xae>
 80049fc:	4b76      	ldr	r3, [pc, #472]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a75      	ldr	r2, [pc, #468]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a06:	6013      	str	r3, [r2, #0]
 8004a08:	4b73      	ldr	r3, [pc, #460]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a72      	ldr	r2, [pc, #456]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a12:	6013      	str	r3, [r2, #0]
 8004a14:	e00b      	b.n	8004a2e <HAL_RCC_OscConfig+0xc6>
 8004a16:	4b70      	ldr	r3, [pc, #448]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a6f      	ldr	r2, [pc, #444]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	4b6d      	ldr	r3, [pc, #436]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a6c      	ldr	r2, [pc, #432]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a2c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d013      	beq.n	8004a5e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a36:	f7fe fd7d 	bl	8003534 <HAL_GetTick>
 8004a3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a3e:	f7fe fd79 	bl	8003534 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b64      	cmp	r3, #100	; 0x64
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e1db      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a50:	4b61      	ldr	r3, [pc, #388]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0f0      	beq.n	8004a3e <HAL_RCC_OscConfig+0xd6>
 8004a5c:	e014      	b.n	8004a88 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a5e:	f7fe fd69 	bl	8003534 <HAL_GetTick>
 8004a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a64:	e008      	b.n	8004a78 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a66:	f7fe fd65 	bl	8003534 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b64      	cmp	r3, #100	; 0x64
 8004a72:	d901      	bls.n	8004a78 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e1c7      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a78:	4b57      	ldr	r3, [pc, #348]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1f0      	bne.n	8004a66 <HAL_RCC_OscConfig+0xfe>
 8004a84:	e000      	b.n	8004a88 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a86:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d06f      	beq.n	8004b74 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004a94:	4b50      	ldr	r3, [pc, #320]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d017      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004aa0:	4b4d      	ldr	r3, [pc, #308]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004aac:	4b4a      	ldr	r3, [pc, #296]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00b      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ab8:	4b47      	ldr	r3, [pc, #284]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ac0:	2b0c      	cmp	r3, #12
 8004ac2:	d11c      	bne.n	8004afe <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ac4:	4b44      	ldr	r3, [pc, #272]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d116      	bne.n	8004afe <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad0:	4b41      	ldr	r3, [pc, #260]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d005      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x180>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e18f      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae8:	4b3b      	ldr	r3, [pc, #236]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	4938      	ldr	r1, [pc, #224]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004afc:	e03a      	b.n	8004b74 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d020      	beq.n	8004b48 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b06:	4b35      	ldr	r3, [pc, #212]	; (8004bdc <HAL_RCC_OscConfig+0x274>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0c:	f7fe fd12 	bl	8003534 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b14:	f7fe fd0e 	bl	8003534 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e170      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b26:	4b2c      	ldr	r3, [pc, #176]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d0f0      	beq.n	8004b14 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b32:	4b29      	ldr	r3, [pc, #164]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4925      	ldr	r1, [pc, #148]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	600b      	str	r3, [r1, #0]
 8004b46:	e015      	b.n	8004b74 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b48:	4b24      	ldr	r3, [pc, #144]	; (8004bdc <HAL_RCC_OscConfig+0x274>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4e:	f7fe fcf1 	bl	8003534 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b56:	f7fe fced 	bl	8003534 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e14f      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b68:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f0      	bne.n	8004b56 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d037      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d016      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b88:	4b15      	ldr	r3, [pc, #84]	; (8004be0 <HAL_RCC_OscConfig+0x278>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b8e:	f7fe fcd1 	bl	8003534 <HAL_GetTick>
 8004b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b94:	e008      	b.n	8004ba8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b96:	f7fe fccd 	bl	8003534 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e12f      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ba8:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <HAL_RCC_OscConfig+0x270>)
 8004baa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <HAL_RCC_OscConfig+0x22e>
 8004bb4:	e01c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bb6:	4b0a      	ldr	r3, [pc, #40]	; (8004be0 <HAL_RCC_OscConfig+0x278>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bbc:	f7fe fcba 	bl	8003534 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bc2:	e00f      	b.n	8004be4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bc4:	f7fe fcb6 	bl	8003534 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d908      	bls.n	8004be4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e118      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
 8004bd6:	bf00      	nop
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	42470000 	.word	0x42470000
 8004be0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004be4:	4b8a      	ldr	r3, [pc, #552]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1e9      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 8097 	beq.w	8004d2c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c02:	4b83      	ldr	r3, [pc, #524]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10f      	bne.n	8004c2e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	4b7f      	ldr	r3, [pc, #508]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c16:	4a7e      	ldr	r2, [pc, #504]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c1e:	4b7c      	ldr	r3, [pc, #496]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2e:	4b79      	ldr	r3, [pc, #484]	; (8004e14 <HAL_RCC_OscConfig+0x4ac>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d118      	bne.n	8004c6c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c3a:	4b76      	ldr	r3, [pc, #472]	; (8004e14 <HAL_RCC_OscConfig+0x4ac>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a75      	ldr	r2, [pc, #468]	; (8004e14 <HAL_RCC_OscConfig+0x4ac>)
 8004c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c46:	f7fe fc75 	bl	8003534 <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c4c:	e008      	b.n	8004c60 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c4e:	f7fe fc71 	bl	8003534 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e0d3      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c60:	4b6c      	ldr	r3, [pc, #432]	; (8004e14 <HAL_RCC_OscConfig+0x4ac>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0f0      	beq.n	8004c4e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d106      	bne.n	8004c82 <HAL_RCC_OscConfig+0x31a>
 8004c74:	4b66      	ldr	r3, [pc, #408]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c78:	4a65      	ldr	r2, [pc, #404]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c7a:	f043 0301 	orr.w	r3, r3, #1
 8004c7e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c80:	e01c      	b.n	8004cbc <HAL_RCC_OscConfig+0x354>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b05      	cmp	r3, #5
 8004c88:	d10c      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x33c>
 8004c8a:	4b61      	ldr	r3, [pc, #388]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8e:	4a60      	ldr	r2, [pc, #384]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c90:	f043 0304 	orr.w	r3, r3, #4
 8004c94:	6713      	str	r3, [r2, #112]	; 0x70
 8004c96:	4b5e      	ldr	r3, [pc, #376]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9a:	4a5d      	ldr	r2, [pc, #372]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004c9c:	f043 0301 	orr.w	r3, r3, #1
 8004ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ca2:	e00b      	b.n	8004cbc <HAL_RCC_OscConfig+0x354>
 8004ca4:	4b5a      	ldr	r3, [pc, #360]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca8:	4a59      	ldr	r2, [pc, #356]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004caa:	f023 0301 	bic.w	r3, r3, #1
 8004cae:	6713      	str	r3, [r2, #112]	; 0x70
 8004cb0:	4b57      	ldr	r3, [pc, #348]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb4:	4a56      	ldr	r2, [pc, #344]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004cb6:	f023 0304 	bic.w	r3, r3, #4
 8004cba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d015      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc4:	f7fe fc36 	bl	8003534 <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cca:	e00a      	b.n	8004ce2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ccc:	f7fe fc32 	bl	8003534 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e092      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce2:	4b4b      	ldr	r3, [pc, #300]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0ee      	beq.n	8004ccc <HAL_RCC_OscConfig+0x364>
 8004cee:	e014      	b.n	8004d1a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fe fc20 	bl	8003534 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cf6:	e00a      	b.n	8004d0e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fe fc1c 	bl	8003534 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e07c      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d0e:	4b40      	ldr	r3, [pc, #256]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1ee      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d1a:	7dfb      	ldrb	r3, [r7, #23]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d105      	bne.n	8004d2c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d20:	4b3b      	ldr	r3, [pc, #236]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d24:	4a3a      	ldr	r2, [pc, #232]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004d26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d068      	beq.n	8004e06 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d34:	4b36      	ldr	r3, [pc, #216]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 030c 	and.w	r3, r3, #12
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d060      	beq.n	8004e02 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d145      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d48:	4b33      	ldr	r3, [pc, #204]	; (8004e18 <HAL_RCC_OscConfig+0x4b0>)
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d4e:	f7fe fbf1 	bl	8003534 <HAL_GetTick>
 8004d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d54:	e008      	b.n	8004d68 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d56:	f7fe fbed 	bl	8003534 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d901      	bls.n	8004d68 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e04f      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d68:	4b29      	ldr	r3, [pc, #164]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1f0      	bne.n	8004d56 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	69da      	ldr	r2, [r3, #28]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d82:	019b      	lsls	r3, r3, #6
 8004d84:	431a      	orrs	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d8a:	085b      	lsrs	r3, r3, #1
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	041b      	lsls	r3, r3, #16
 8004d90:	431a      	orrs	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d96:	061b      	lsls	r3, r3, #24
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9e:	071b      	lsls	r3, r3, #28
 8004da0:	491b      	ldr	r1, [pc, #108]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004da6:	4b1c      	ldr	r3, [pc, #112]	; (8004e18 <HAL_RCC_OscConfig+0x4b0>)
 8004da8:	2201      	movs	r2, #1
 8004daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dac:	f7fe fbc2 	bl	8003534 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004db4:	f7fe fbbe 	bl	8003534 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e020      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dc6:	4b12      	ldr	r3, [pc, #72]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x44c>
 8004dd2:	e018      	b.n	8004e06 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dd4:	4b10      	ldr	r3, [pc, #64]	; (8004e18 <HAL_RCC_OscConfig+0x4b0>)
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dda:	f7fe fbab 	bl	8003534 <HAL_GetTick>
 8004dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004de0:	e008      	b.n	8004df4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004de2:	f7fe fba7 	bl	8003534 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d901      	bls.n	8004df4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e009      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df4:	4b06      	ldr	r3, [pc, #24]	; (8004e10 <HAL_RCC_OscConfig+0x4a8>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1f0      	bne.n	8004de2 <HAL_RCC_OscConfig+0x47a>
 8004e00:	e001      	b.n	8004e06 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e000      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3718      	adds	r7, #24
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	40023800 	.word	0x40023800
 8004e14:	40007000 	.word	0x40007000
 8004e18:	42470060 	.word	0x42470060

08004e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e056      	b.n	8004edc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d106      	bne.n	8004e4e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f7fd f9cd 	bl	80021e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2202      	movs	r2, #2
 8004e52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e64:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	431a      	orrs	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	ea42 0103 	orr.w	r1, r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	f003 0104 	and.w	r1, r3, #4
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	69da      	ldr	r2, [r3, #28]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004eca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	603b      	str	r3, [r7, #0]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d101      	bne.n	8004f06 <HAL_SPI_Transmit+0x22>
 8004f02:	2302      	movs	r3, #2
 8004f04:	e11e      	b.n	8005144 <HAL_SPI_Transmit+0x260>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f0e:	f7fe fb11 	bl	8003534 <HAL_GetTick>
 8004f12:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004f14:	88fb      	ldrh	r3, [r7, #6]
 8004f16:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d002      	beq.n	8004f2a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
 8004f26:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f28:	e103      	b.n	8005132 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d002      	beq.n	8004f36 <HAL_SPI_Transmit+0x52>
 8004f30:	88fb      	ldrh	r3, [r7, #6]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d102      	bne.n	8004f3c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f3a:	e0fa      	b.n	8005132 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2203      	movs	r2, #3
 8004f40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	88fa      	ldrh	r2, [r7, #6]
 8004f54:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	88fa      	ldrh	r2, [r7, #6]
 8004f5a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f82:	d107      	bne.n	8004f94 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f92:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f9e:	2b40      	cmp	r3, #64	; 0x40
 8004fa0:	d007      	beq.n	8004fb2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fba:	d14b      	bne.n	8005054 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <HAL_SPI_Transmit+0xe6>
 8004fc4:	8afb      	ldrh	r3, [r7, #22]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d13e      	bne.n	8005048 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fce:	881a      	ldrh	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fda:	1c9a      	adds	r2, r3, #2
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004fee:	e02b      	b.n	8005048 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d112      	bne.n	8005024 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005002:	881a      	ldrh	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	1c9a      	adds	r2, r3, #2
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	86da      	strh	r2, [r3, #54]	; 0x36
 8005022:	e011      	b.n	8005048 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005024:	f7fe fa86 	bl	8003534 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	683a      	ldr	r2, [r7, #0]
 8005030:	429a      	cmp	r2, r3
 8005032:	d803      	bhi.n	800503c <HAL_SPI_Transmit+0x158>
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800503a:	d102      	bne.n	8005042 <HAL_SPI_Transmit+0x15e>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d102      	bne.n	8005048 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005046:	e074      	b.n	8005132 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1ce      	bne.n	8004ff0 <HAL_SPI_Transmit+0x10c>
 8005052:	e04c      	b.n	80050ee <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d002      	beq.n	8005062 <HAL_SPI_Transmit+0x17e>
 800505c:	8afb      	ldrh	r3, [r7, #22]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d140      	bne.n	80050e4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	330c      	adds	r3, #12
 800506c:	7812      	ldrb	r2, [r2, #0]
 800506e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800507e:	b29b      	uxth	r3, r3
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005088:	e02c      	b.n	80050e4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 0302 	and.w	r3, r3, #2
 8005094:	2b02      	cmp	r3, #2
 8005096:	d113      	bne.n	80050c0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	330c      	adds	r3, #12
 80050a2:	7812      	ldrb	r2, [r2, #0]
 80050a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80050be:	e011      	b.n	80050e4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050c0:	f7fe fa38 	bl	8003534 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d803      	bhi.n	80050d8 <HAL_SPI_Transmit+0x1f4>
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050d6:	d102      	bne.n	80050de <HAL_SPI_Transmit+0x1fa>
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d102      	bne.n	80050e4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80050e2:	e026      	b.n	8005132 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1cd      	bne.n	800508a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	6839      	ldr	r1, [r7, #0]
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 fb54 	bl	80057a0 <SPI_EndRxTxTransaction>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2220      	movs	r2, #32
 8005102:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10a      	bne.n	8005122 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800510c:	2300      	movs	r3, #0
 800510e:	613b      	str	r3, [r7, #16]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	613b      	str	r3, [r7, #16]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005126:	2b00      	cmp	r3, #0
 8005128:	d002      	beq.n	8005130 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	77fb      	strb	r3, [r7, #31]
 800512e:	e000      	b.n	8005132 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005130:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005142:	7ffb      	ldrb	r3, [r7, #31]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3720      	adds	r7, #32
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b08c      	sub	sp, #48	; 0x30
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
 8005158:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800515a:	2301      	movs	r3, #1
 800515c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800515e:	2300      	movs	r3, #0
 8005160:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800516a:	2b01      	cmp	r3, #1
 800516c:	d101      	bne.n	8005172 <HAL_SPI_TransmitReceive+0x26>
 800516e:	2302      	movs	r3, #2
 8005170:	e18a      	b.n	8005488 <HAL_SPI_TransmitReceive+0x33c>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800517a:	f7fe f9db 	bl	8003534 <HAL_GetTick>
 800517e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005190:	887b      	ldrh	r3, [r7, #2]
 8005192:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005194:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005198:	2b01      	cmp	r3, #1
 800519a:	d00f      	beq.n	80051bc <HAL_SPI_TransmitReceive+0x70>
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051a2:	d107      	bne.n	80051b4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d103      	bne.n	80051b4 <HAL_SPI_TransmitReceive+0x68>
 80051ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d003      	beq.n	80051bc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80051b4:	2302      	movs	r3, #2
 80051b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051ba:	e15b      	b.n	8005474 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d005      	beq.n	80051ce <HAL_SPI_TransmitReceive+0x82>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <HAL_SPI_TransmitReceive+0x82>
 80051c8:	887b      	ldrh	r3, [r7, #2]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d103      	bne.n	80051d6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051d4:	e14e      	b.n	8005474 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d003      	beq.n	80051ea <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2205      	movs	r2, #5
 80051e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	887a      	ldrh	r2, [r7, #2]
 80051fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	887a      	ldrh	r2, [r7, #2]
 8005200:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	68ba      	ldr	r2, [r7, #8]
 8005206:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	887a      	ldrh	r2, [r7, #2]
 800520c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	887a      	ldrh	r2, [r7, #2]
 8005212:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800522a:	2b40      	cmp	r3, #64	; 0x40
 800522c:	d007      	beq.n	800523e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800523c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005246:	d178      	bne.n	800533a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d002      	beq.n	8005256 <HAL_SPI_TransmitReceive+0x10a>
 8005250:	8b7b      	ldrh	r3, [r7, #26]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d166      	bne.n	8005324 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525a:	881a      	ldrh	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005266:	1c9a      	adds	r2, r3, #2
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b29a      	uxth	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800527a:	e053      	b.n	8005324 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b02      	cmp	r3, #2
 8005288:	d11b      	bne.n	80052c2 <HAL_SPI_TransmitReceive+0x176>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d016      	beq.n	80052c2 <HAL_SPI_TransmitReceive+0x176>
 8005294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005296:	2b01      	cmp	r3, #1
 8005298:	d113      	bne.n	80052c2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	881a      	ldrh	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	1c9a      	adds	r2, r3, #2
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d119      	bne.n	8005304 <HAL_SPI_TransmitReceive+0x1b8>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d014      	beq.n	8005304 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68da      	ldr	r2, [r3, #12]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e4:	b292      	uxth	r2, r2
 80052e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ec:	1c9a      	adds	r2, r3, #2
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005300:	2301      	movs	r3, #1
 8005302:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005304:	f7fe f916 	bl	8003534 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005310:	429a      	cmp	r2, r3
 8005312:	d807      	bhi.n	8005324 <HAL_SPI_TransmitReceive+0x1d8>
 8005314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800531a:	d003      	beq.n	8005324 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005322:	e0a7      	b.n	8005474 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1a6      	bne.n	800527c <HAL_SPI_TransmitReceive+0x130>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1a1      	bne.n	800527c <HAL_SPI_TransmitReceive+0x130>
 8005338:	e07c      	b.n	8005434 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d002      	beq.n	8005348 <HAL_SPI_TransmitReceive+0x1fc>
 8005342:	8b7b      	ldrh	r3, [r7, #26]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d16b      	bne.n	8005420 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	330c      	adds	r3, #12
 8005352:	7812      	ldrb	r2, [r2, #0]
 8005354:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535a:	1c5a      	adds	r2, r3, #1
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005364:	b29b      	uxth	r3, r3
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800536e:	e057      	b.n	8005420 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b02      	cmp	r3, #2
 800537c:	d11c      	bne.n	80053b8 <HAL_SPI_TransmitReceive+0x26c>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005382:	b29b      	uxth	r3, r3
 8005384:	2b00      	cmp	r3, #0
 8005386:	d017      	beq.n	80053b8 <HAL_SPI_TransmitReceive+0x26c>
 8005388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800538a:	2b01      	cmp	r3, #1
 800538c:	d114      	bne.n	80053b8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	330c      	adds	r3, #12
 8005398:	7812      	ldrb	r2, [r2, #0]
 800539a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a0:	1c5a      	adds	r2, r3, #1
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	3b01      	subs	r3, #1
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d119      	bne.n	80053fa <HAL_SPI_TransmitReceive+0x2ae>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d014      	beq.n	80053fa <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68da      	ldr	r2, [r3, #12]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053da:	b2d2      	uxtb	r2, r2
 80053dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	3b01      	subs	r3, #1
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80053f6:	2301      	movs	r3, #1
 80053f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80053fa:	f7fe f89b 	bl	8003534 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005406:	429a      	cmp	r2, r3
 8005408:	d803      	bhi.n	8005412 <HAL_SPI_TransmitReceive+0x2c6>
 800540a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005410:	d102      	bne.n	8005418 <HAL_SPI_TransmitReceive+0x2cc>
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	2b00      	cmp	r3, #0
 8005416:	d103      	bne.n	8005420 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800541e:	e029      	b.n	8005474 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005424:	b29b      	uxth	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1a2      	bne.n	8005370 <HAL_SPI_TransmitReceive+0x224>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800542e:	b29b      	uxth	r3, r3
 8005430:	2b00      	cmp	r3, #0
 8005432:	d19d      	bne.n	8005370 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005436:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f9b1 	bl	80057a0 <SPI_EndRxTxTransaction>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d006      	beq.n	8005452 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2220      	movs	r2, #32
 800544e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005450:	e010      	b.n	8005474 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10b      	bne.n	8005472 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	617b      	str	r3, [r7, #20]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	e000      	b.n	8005474 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005472:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005484:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005488:	4618      	mov	r0, r3
 800548a:	3730      	adds	r7, #48	; 0x30
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b088      	sub	sp, #32
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	099b      	lsrs	r3, r3, #6
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10f      	bne.n	80054d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	099b      	lsrs	r3, r3, #6
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d004      	beq.n	80054d4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	4798      	blx	r3
    return;
 80054d2:	e0d8      	b.n	8005686 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	085b      	lsrs	r3, r3, #1
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <HAL_SPI_IRQHandler+0x66>
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	09db      	lsrs	r3, r3, #7
 80054e4:	f003 0301 	and.w	r3, r3, #1
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d004      	beq.n	80054f6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	4798      	blx	r3
    return;
 80054f4:	e0c7      	b.n	8005686 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	095b      	lsrs	r3, r3, #5
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10c      	bne.n	800551c <HAL_SPI_IRQHandler+0x8c>
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	099b      	lsrs	r3, r3, #6
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	0a1b      	lsrs	r3, r3, #8
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 80b5 	beq.w	8005686 <HAL_SPI_IRQHandler+0x1f6>
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	095b      	lsrs	r3, r3, #5
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 80ae 	beq.w	8005686 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	099b      	lsrs	r3, r3, #6
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	d023      	beq.n	800557e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b03      	cmp	r3, #3
 8005540:	d011      	beq.n	8005566 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005546:	f043 0204 	orr.w	r2, r3, #4
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800554e:	2300      	movs	r3, #0
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	617b      	str	r3, [r7, #20]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	e00b      	b.n	800557e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005566:	2300      	movs	r3, #0
 8005568:	613b      	str	r3, [r7, #16]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	613b      	str	r3, [r7, #16]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	693b      	ldr	r3, [r7, #16]
        return;
 800557c:	e083      	b.n	8005686 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	095b      	lsrs	r3, r3, #5
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d014      	beq.n	80055b4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800558e:	f043 0201 	orr.w	r2, r3, #1
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005596:	2300      	movs	r3, #0
 8005598:	60fb      	str	r3, [r7, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	60fb      	str	r3, [r7, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	0a1b      	lsrs	r3, r3, #8
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00c      	beq.n	80055da <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c4:	f043 0208 	orr.w	r2, r3, #8
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80055cc:	2300      	movs	r3, #0
 80055ce:	60bb      	str	r3, [r7, #8]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	60bb      	str	r3, [r7, #8]
 80055d8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d050      	beq.n	8005684 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055f0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d104      	bne.n	800560e <HAL_SPI_IRQHandler+0x17e>
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d034      	beq.n	8005678 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685a      	ldr	r2, [r3, #4]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0203 	bic.w	r2, r2, #3
 800561c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005622:	2b00      	cmp	r3, #0
 8005624:	d011      	beq.n	800564a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800562a:	4a18      	ldr	r2, [pc, #96]	; (800568c <HAL_SPI_IRQHandler+0x1fc>)
 800562c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005632:	4618      	mov	r0, r3
 8005634:	f7fe fa34 	bl	8003aa0 <HAL_DMA_Abort_IT>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005642:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800564e:	2b00      	cmp	r3, #0
 8005650:	d016      	beq.n	8005680 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005656:	4a0d      	ldr	r2, [pc, #52]	; (800568c <HAL_SPI_IRQHandler+0x1fc>)
 8005658:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800565e:	4618      	mov	r0, r3
 8005660:	f7fe fa1e 	bl	8003aa0 <HAL_DMA_Abort_IT>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00a      	beq.n	8005680 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005676:	e003      	b.n	8005680 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 f809 	bl	8005690 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800567e:	e000      	b.n	8005682 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005680:	bf00      	nop
    return;
 8005682:	bf00      	nop
 8005684:	bf00      	nop
  }
}
 8005686:	3720      	adds	r7, #32
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	080056a5 	.word	0x080056a5

08005690 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f7ff ffe6 	bl	8005690 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056c4:	bf00      	nop
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	603b      	str	r3, [r7, #0]
 80056d8:	4613      	mov	r3, r2
 80056da:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056dc:	e04c      	b.n	8005778 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056e4:	d048      	beq.n	8005778 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80056e6:	f7fd ff25 	bl	8003534 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d902      	bls.n	80056fc <SPI_WaitFlagStateUntilTimeout+0x30>
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d13d      	bne.n	8005778 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800570a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005714:	d111      	bne.n	800573a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800571e:	d004      	beq.n	800572a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005728:	d107      	bne.n	800573a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005738:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800573e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005742:	d10f      	bne.n	8005764 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005762:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e00f      	b.n	8005798 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	4013      	ands	r3, r2
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	429a      	cmp	r2, r3
 8005786:	bf0c      	ite	eq
 8005788:	2301      	moveq	r3, #1
 800578a:	2300      	movne	r3, #0
 800578c:	b2db      	uxtb	r3, r3
 800578e:	461a      	mov	r2, r3
 8005790:	79fb      	ldrb	r3, [r7, #7]
 8005792:	429a      	cmp	r2, r3
 8005794:	d1a3      	bne.n	80056de <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af02      	add	r7, sp, #8
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80057ac:	4b1b      	ldr	r3, [pc, #108]	; (800581c <SPI_EndRxTxTransaction+0x7c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a1b      	ldr	r2, [pc, #108]	; (8005820 <SPI_EndRxTxTransaction+0x80>)
 80057b2:	fba2 2303 	umull	r2, r3, r2, r3
 80057b6:	0d5b      	lsrs	r3, r3, #21
 80057b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057bc:	fb02 f303 	mul.w	r3, r2, r3
 80057c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057ca:	d112      	bne.n	80057f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	2200      	movs	r2, #0
 80057d4:	2180      	movs	r1, #128	; 0x80
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f7ff ff78 	bl	80056cc <SPI_WaitFlagStateUntilTimeout>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d016      	beq.n	8005810 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e6:	f043 0220 	orr.w	r2, r3, #32
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e00f      	b.n	8005812 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00a      	beq.n	800580e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	3b01      	subs	r3, #1
 80057fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005808:	2b80      	cmp	r3, #128	; 0x80
 800580a:	d0f2      	beq.n	80057f2 <SPI_EndRxTxTransaction+0x52>
 800580c:	e000      	b.n	8005810 <SPI_EndRxTxTransaction+0x70>
        break;
 800580e:	bf00      	nop
  }

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000400 	.word	0x20000400
 8005820:	165e9f81 	.word	0x165e9f81

08005824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e01d      	b.n	8005872 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7fc fd84 	bl	8002358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3304      	adds	r3, #4
 8005860:	4619      	mov	r1, r3
 8005862:	4610      	mov	r0, r2
 8005864:	f000 f988 	bl	8005b78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800587a:	b480      	push	{r7}
 800587c:	b085      	sub	sp, #20
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68da      	ldr	r2, [r3, #12]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f042 0201 	orr.w	r2, r2, #1
 8005890:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f003 0307 	and.w	r3, r3, #7
 800589c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b06      	cmp	r3, #6
 80058a2:	d007      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0201 	orr.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr

080058c2 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80058c2:	b480      	push	{r7}
 80058c4:	b083      	sub	sp, #12
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 0201 	bic.w	r2, r2, #1
 80058d8:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6a1a      	ldr	r2, [r3, #32]
 80058e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80058e4:	4013      	ands	r3, r2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10f      	bne.n	800590a <HAL_TIM_Base_Stop_IT+0x48>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6a1a      	ldr	r2, [r3, #32]
 80058f0:	f240 4344 	movw	r3, #1092	; 0x444
 80058f4:	4013      	ands	r3, r2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d107      	bne.n	800590a <HAL_TIM_Base_Stop_IT+0x48>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0201 	bic.w	r2, r2, #1
 8005908:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b02      	cmp	r3, #2
 800592c:	d122      	bne.n	8005974 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b02      	cmp	r3, #2
 800593a:	d11b      	bne.n	8005974 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0202 	mvn.w	r2, #2
 8005944:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	f003 0303 	and.w	r3, r3, #3
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f8ee 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 8005960:	e005      	b.n	800596e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f8e0 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f8f1 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f003 0304 	and.w	r3, r3, #4
 800597e:	2b04      	cmp	r3, #4
 8005980:	d122      	bne.n	80059c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	f003 0304 	and.w	r3, r3, #4
 800598c:	2b04      	cmp	r3, #4
 800598e:	d11b      	bne.n	80059c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0204 	mvn.w	r2, #4
 8005998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2202      	movs	r2, #2
 800599e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d003      	beq.n	80059b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f8c4 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 80059b4:	e005      	b.n	80059c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 f8b6 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f8c7 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	f003 0308 	and.w	r3, r3, #8
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d122      	bne.n	8005a1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	f003 0308 	and.w	r3, r3, #8
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	d11b      	bne.n	8005a1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0208 	mvn.w	r2, #8
 80059ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2204      	movs	r2, #4
 80059f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 f89a 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 8005a08:	e005      	b.n	8005a16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 f88c 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 f89d 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	f003 0310 	and.w	r3, r3, #16
 8005a26:	2b10      	cmp	r3, #16
 8005a28:	d122      	bne.n	8005a70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	f003 0310 	and.w	r3, r3, #16
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d11b      	bne.n	8005a70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f06f 0210 	mvn.w	r2, #16
 8005a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2208      	movs	r2, #8
 8005a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	69db      	ldr	r3, [r3, #28]
 8005a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f870 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 8005a5c:	e005      	b.n	8005a6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f862 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f873 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d10e      	bne.n	8005a9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	f003 0301 	and.w	r3, r3, #1
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d107      	bne.n	8005a9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f06f 0201 	mvn.w	r2, #1
 8005a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fc fa90 	bl	8001fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa6:	2b80      	cmp	r3, #128	; 0x80
 8005aa8:	d10e      	bne.n	8005ac8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ab4:	2b80      	cmp	r3, #128	; 0x80
 8005ab6:	d107      	bne.n	8005ac8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f97e 	bl	8005dc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad2:	2b40      	cmp	r3, #64	; 0x40
 8005ad4:	d10e      	bne.n	8005af4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae0:	2b40      	cmp	r3, #64	; 0x40
 8005ae2:	d107      	bne.n	8005af4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f838 	bl	8005b64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f003 0320 	and.w	r3, r3, #32
 8005afe:	2b20      	cmp	r3, #32
 8005b00:	d10e      	bne.n	8005b20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f003 0320 	and.w	r3, r3, #32
 8005b0c:	2b20      	cmp	r3, #32
 8005b0e:	d107      	bne.n	8005b20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f06f 0220 	mvn.w	r2, #32
 8005b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 f948 	bl	8005db0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b20:	bf00      	nop
 8005b22:	3708      	adds	r7, #8
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a40      	ldr	r2, [pc, #256]	; (8005c8c <TIM_Base_SetConfig+0x114>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d013      	beq.n	8005bb8 <TIM_Base_SetConfig+0x40>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b96:	d00f      	beq.n	8005bb8 <TIM_Base_SetConfig+0x40>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a3d      	ldr	r2, [pc, #244]	; (8005c90 <TIM_Base_SetConfig+0x118>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00b      	beq.n	8005bb8 <TIM_Base_SetConfig+0x40>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a3c      	ldr	r2, [pc, #240]	; (8005c94 <TIM_Base_SetConfig+0x11c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d007      	beq.n	8005bb8 <TIM_Base_SetConfig+0x40>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a3b      	ldr	r2, [pc, #236]	; (8005c98 <TIM_Base_SetConfig+0x120>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d003      	beq.n	8005bb8 <TIM_Base_SetConfig+0x40>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a3a      	ldr	r2, [pc, #232]	; (8005c9c <TIM_Base_SetConfig+0x124>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d108      	bne.n	8005bca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a2f      	ldr	r2, [pc, #188]	; (8005c8c <TIM_Base_SetConfig+0x114>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d02b      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd8:	d027      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a2c      	ldr	r2, [pc, #176]	; (8005c90 <TIM_Base_SetConfig+0x118>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d023      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a2b      	ldr	r2, [pc, #172]	; (8005c94 <TIM_Base_SetConfig+0x11c>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d01f      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a2a      	ldr	r2, [pc, #168]	; (8005c98 <TIM_Base_SetConfig+0x120>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d01b      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a29      	ldr	r2, [pc, #164]	; (8005c9c <TIM_Base_SetConfig+0x124>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d017      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a28      	ldr	r2, [pc, #160]	; (8005ca0 <TIM_Base_SetConfig+0x128>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d013      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a27      	ldr	r2, [pc, #156]	; (8005ca4 <TIM_Base_SetConfig+0x12c>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d00f      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a26      	ldr	r2, [pc, #152]	; (8005ca8 <TIM_Base_SetConfig+0x130>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d00b      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a25      	ldr	r2, [pc, #148]	; (8005cac <TIM_Base_SetConfig+0x134>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d007      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a24      	ldr	r2, [pc, #144]	; (8005cb0 <TIM_Base_SetConfig+0x138>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d003      	beq.n	8005c2a <TIM_Base_SetConfig+0xb2>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a23      	ldr	r2, [pc, #140]	; (8005cb4 <TIM_Base_SetConfig+0x13c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d108      	bne.n	8005c3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	689a      	ldr	r2, [r3, #8]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a0a      	ldr	r2, [pc, #40]	; (8005c8c <TIM_Base_SetConfig+0x114>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d003      	beq.n	8005c70 <TIM_Base_SetConfig+0xf8>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a0c      	ldr	r2, [pc, #48]	; (8005c9c <TIM_Base_SetConfig+0x124>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d103      	bne.n	8005c78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	691a      	ldr	r2, [r3, #16]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	615a      	str	r2, [r3, #20]
}
 8005c7e:	bf00      	nop
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	40010000 	.word	0x40010000
 8005c90:	40000400 	.word	0x40000400
 8005c94:	40000800 	.word	0x40000800
 8005c98:	40000c00 	.word	0x40000c00
 8005c9c:	40010400 	.word	0x40010400
 8005ca0:	40014000 	.word	0x40014000
 8005ca4:	40014400 	.word	0x40014400
 8005ca8:	40014800 	.word	0x40014800
 8005cac:	40001800 	.word	0x40001800
 8005cb0:	40001c00 	.word	0x40001c00
 8005cb4:	40002000 	.word	0x40002000

08005cb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d101      	bne.n	8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ccc:	2302      	movs	r3, #2
 8005cce:	e05a      	b.n	8005d86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2202      	movs	r2, #2
 8005cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a21      	ldr	r2, [pc, #132]	; (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d022      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d1c:	d01d      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a1d      	ldr	r2, [pc, #116]	; (8005d98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d018      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a1b      	ldr	r2, [pc, #108]	; (8005d9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d013      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a1a      	ldr	r2, [pc, #104]	; (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d00e      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a18      	ldr	r2, [pc, #96]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d009      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a17      	ldr	r2, [pc, #92]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d004      	beq.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a15      	ldr	r2, [pc, #84]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d10c      	bne.n	8005d74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	40010000 	.word	0x40010000
 8005d98:	40000400 	.word	0x40000400
 8005d9c:	40000800 	.word	0x40000800
 8005da0:	40000c00 	.word	0x40000c00
 8005da4:	40010400 	.word	0x40010400
 8005da8:	40014000 	.word	0x40014000
 8005dac:	40001800 	.word	0x40001800

08005db0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e03f      	b.n	8005e6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d106      	bne.n	8005e04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fc fb0e 	bl	8002420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2224      	movs	r2, #36	; 0x24
 8005e08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68da      	ldr	r2, [r3, #12]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 fc03 	bl	8006628 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	695a      	ldr	r2, [r3, #20]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68da      	ldr	r2, [r3, #12]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2220      	movs	r2, #32
 8005e5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2220      	movs	r2, #32
 8005e64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
	...

08005e74 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b20      	cmp	r3, #32
 8005e8c:	d166      	bne.n	8005f5c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d002      	beq.n	8005e9a <HAL_UART_Receive_DMA+0x26>
 8005e94:	88fb      	ldrh	r3, [r7, #6]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d101      	bne.n	8005e9e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e05f      	b.n	8005f5e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d101      	bne.n	8005eac <HAL_UART_Receive_DMA+0x38>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	e058      	b.n	8005f5e <HAL_UART_Receive_DMA+0xea>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	88fa      	ldrh	r2, [r7, #6]
 8005ebe:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2222      	movs	r2, #34	; 0x22
 8005eca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed2:	4a25      	ldr	r2, [pc, #148]	; (8005f68 <HAL_UART_Receive_DMA+0xf4>)
 8005ed4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eda:	4a24      	ldr	r2, [pc, #144]	; (8005f6c <HAL_UART_Receive_DMA+0xf8>)
 8005edc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee2:	4a23      	ldr	r2, [pc, #140]	; (8005f70 <HAL_UART_Receive_DMA+0xfc>)
 8005ee4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eea:	2200      	movs	r2, #0
 8005eec:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005eee:	f107 0308 	add.w	r3, r7, #8
 8005ef2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3304      	adds	r3, #4
 8005efe:	4619      	mov	r1, r3
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	88fb      	ldrh	r3, [r7, #6]
 8005f06:	f7fd fd03 	bl	8003910 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	613b      	str	r3, [r7, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f36:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f042 0201 	orr.w	r2, r2, #1
 8005f46:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695a      	ldr	r2, [r3, #20]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f56:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	e000      	b.n	8005f5e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005f5c:	2302      	movs	r3, #2
  }
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3718      	adds	r7, #24
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	080062a1 	.word	0x080062a1
 8005f6c:	08006309 	.word	0x08006309
 8005f70:	08006325 	.word	0x08006325

08005f74 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 8005f8a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695a      	ldr	r2, [r3, #20]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0201 	bic.w	r2, r2, #1
 8005f9a:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fa6:	2b80      	cmp	r3, #128	; 0x80
 8005fa8:	d124      	bne.n	8005ff4 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695a      	ldr	r2, [r3, #20]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fb8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d018      	beq.n	8005ff4 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7fd fcf6 	bl	80039c0 <HAL_DMA_Abort>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00c      	beq.n	8005ff4 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7fd ff0a 	bl	8003df8 <HAL_DMA_GetError>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b20      	cmp	r3, #32
 8005fe8:	d104      	bne.n	8005ff4 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2210      	movs	r2, #16
 8005fee:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e03d      	b.n	8006070 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ffe:	2b40      	cmp	r3, #64	; 0x40
 8006000:	d124      	bne.n	800604c <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695a      	ldr	r2, [r3, #20]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006010:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006016:	2b00      	cmp	r3, #0
 8006018:	d018      	beq.n	800604c <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800601e:	2200      	movs	r2, #0
 8006020:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006026:	4618      	mov	r0, r3
 8006028:	f7fd fcca 	bl	80039c0 <HAL_DMA_Abort>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00c      	beq.n	800604c <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006036:	4618      	mov	r0, r3
 8006038:	f7fd fede 	bl	8003df8 <HAL_DMA_GetError>
 800603c:	4603      	mov	r3, r0
 800603e:	2b20      	cmp	r3, #32
 8006040:	d104      	bne.n	800604c <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2210      	movs	r2, #16
 8006046:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e011      	b.n	8006070 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2220      	movs	r2, #32
 8006062:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2220      	movs	r2, #32
 800606a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b088      	sub	sp, #32
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006098:	2300      	movs	r3, #0
 800609a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800609c:	2300      	movs	r3, #0
 800609e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	f003 030f 	and.w	r3, r3, #15
 80060a6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10d      	bne.n	80060ca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	f003 0320 	and.w	r3, r3, #32
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d008      	beq.n	80060ca <HAL_UART_IRQHandler+0x52>
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	f003 0320 	and.w	r3, r3, #32
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fa2e 	bl	8006524 <UART_Receive_IT>
      return;
 80060c8:	e0d1      	b.n	800626e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f000 80b0 	beq.w	8006232 <HAL_UART_IRQHandler+0x1ba>
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d105      	bne.n	80060e8 <HAL_UART_IRQHandler+0x70>
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 80a5 	beq.w	8006232 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	f003 0301 	and.w	r3, r3, #1
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00a      	beq.n	8006108 <HAL_UART_IRQHandler+0x90>
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d005      	beq.n	8006108 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006100:	f043 0201 	orr.w	r2, r3, #1
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	f003 0304 	and.w	r3, r3, #4
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00a      	beq.n	8006128 <HAL_UART_IRQHandler+0xb0>
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	f003 0301 	and.w	r3, r3, #1
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006120:	f043 0202 	orr.w	r2, r3, #2
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00a      	beq.n	8006148 <HAL_UART_IRQHandler+0xd0>
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	f003 0301 	and.w	r3, r3, #1
 8006138:	2b00      	cmp	r3, #0
 800613a:	d005      	beq.n	8006148 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006140:	f043 0204 	orr.w	r2, r3, #4
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00f      	beq.n	8006172 <HAL_UART_IRQHandler+0xfa>
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	f003 0320 	and.w	r3, r3, #32
 8006158:	2b00      	cmp	r3, #0
 800615a:	d104      	bne.n	8006166 <HAL_UART_IRQHandler+0xee>
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d005      	beq.n	8006172 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	f043 0208 	orr.w	r2, r3, #8
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006176:	2b00      	cmp	r3, #0
 8006178:	d078      	beq.n	800626c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	f003 0320 	and.w	r3, r3, #32
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <HAL_UART_IRQHandler+0x11c>
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	f003 0320 	and.w	r3, r3, #32
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f9c8 	bl	8006524 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619e:	2b40      	cmp	r3, #64	; 0x40
 80061a0:	bf0c      	ite	eq
 80061a2:	2301      	moveq	r3, #1
 80061a4:	2300      	movne	r3, #0
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ae:	f003 0308 	and.w	r3, r3, #8
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d102      	bne.n	80061bc <HAL_UART_IRQHandler+0x144>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d031      	beq.n	8006220 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f911 	bl	80063e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061cc:	2b40      	cmp	r3, #64	; 0x40
 80061ce:	d123      	bne.n	8006218 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	695a      	ldr	r2, [r3, #20]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061de:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d013      	beq.n	8006210 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ec:	4a21      	ldr	r2, [pc, #132]	; (8006274 <HAL_UART_IRQHandler+0x1fc>)
 80061ee:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7fd fc53 	bl	8003aa0 <HAL_DMA_Abort_IT>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d016      	beq.n	800622e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800620a:	4610      	mov	r0, r2
 800620c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800620e:	e00e      	b.n	800622e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 f83b 	bl	800628c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006216:	e00a      	b.n	800622e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f837 	bl	800628c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621e:	e006      	b.n	800622e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 f833 	bl	800628c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800622c:	e01e      	b.n	800626c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800622e:	bf00      	nop
    return;
 8006230:	e01c      	b.n	800626c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006238:	2b00      	cmp	r3, #0
 800623a:	d008      	beq.n	800624e <HAL_UART_IRQHandler+0x1d6>
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f8fe 	bl	8006448 <UART_Transmit_IT>
    return;
 800624c:	e00f      	b.n	800626e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00a      	beq.n	800626e <HAL_UART_IRQHandler+0x1f6>
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b00      	cmp	r3, #0
 8006260:	d005      	beq.n	800626e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f946 	bl	80064f4 <UART_EndTransmit_IT>
    return;
 8006268:	bf00      	nop
 800626a:	e000      	b.n	800626e <HAL_UART_IRQHandler+0x1f6>
    return;
 800626c:	bf00      	nop
  }
}
 800626e:	3720      	adds	r7, #32
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	08006421 	.word	0x08006421

08006278 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ac:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d11e      	bne.n	80062fa <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68da      	ldr	r2, [r3, #12]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062d0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	695a      	ldr	r2, [r3, #20]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f022 0201 	bic.w	r2, r2, #1
 80062e0:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	695a      	ldr	r2, [r3, #20]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062f0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f7fb fcba 	bl	8001c74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006300:	bf00      	nop
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006314:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f7ff ffae 	bl	8006278 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800631c:	bf00      	nop
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800632c:	2300      	movs	r3, #0
 800632e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006340:	2b80      	cmp	r3, #128	; 0x80
 8006342:	bf0c      	ite	eq
 8006344:	2301      	moveq	r3, #1
 8006346:	2300      	movne	r3, #0
 8006348:	b2db      	uxtb	r3, r3
 800634a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b21      	cmp	r3, #33	; 0x21
 8006356:	d108      	bne.n	800636a <UART_DMAError+0x46>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d005      	beq.n	800636a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2200      	movs	r2, #0
 8006362:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006364:	68b8      	ldr	r0, [r7, #8]
 8006366:	f000 f827 	bl	80063b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006374:	2b40      	cmp	r3, #64	; 0x40
 8006376:	bf0c      	ite	eq
 8006378:	2301      	moveq	r3, #1
 800637a:	2300      	movne	r3, #0
 800637c:	b2db      	uxtb	r3, r3
 800637e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b22      	cmp	r3, #34	; 0x22
 800638a:	d108      	bne.n	800639e <UART_DMAError+0x7a>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d005      	beq.n	800639e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	2200      	movs	r2, #0
 8006396:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006398:	68b8      	ldr	r0, [r7, #8]
 800639a:	f000 f823 	bl	80063e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a2:	f043 0210 	orr.w	r2, r3, #16
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063aa:	68b8      	ldr	r0, [r7, #8]
 80063ac:	f7ff ff6e 	bl	800628c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063b0:	bf00      	nop
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80063ce:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2220      	movs	r2, #32
 80063d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68da      	ldr	r2, [r3, #12]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063fa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	695a      	ldr	r2, [r3, #20]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0201 	bic.w	r2, r2, #1
 800640a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f7ff ff26 	bl	800628c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006440:	bf00      	nop
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2b21      	cmp	r3, #33	; 0x21
 800645a:	d144      	bne.n	80064e6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006464:	d11a      	bne.n	800649c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	881b      	ldrh	r3, [r3, #0]
 8006470:	461a      	mov	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800647a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d105      	bne.n	8006490 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	1c9a      	adds	r2, r3, #2
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	621a      	str	r2, [r3, #32]
 800648e:	e00e      	b.n	80064ae <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	621a      	str	r2, [r3, #32]
 800649a:	e008      	b.n	80064ae <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	1c59      	adds	r1, r3, #1
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	6211      	str	r1, [r2, #32]
 80064a6:	781a      	ldrb	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	4619      	mov	r1, r3
 80064bc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10f      	bne.n	80064e2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68da      	ldr	r2, [r3, #12]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064d0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68da      	ldr	r2, [r3, #12]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064e0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	e000      	b.n	80064e8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80064e6:	2302      	movs	r3, #2
  }
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3714      	adds	r7, #20
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68da      	ldr	r2, [r3, #12]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800650a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2220      	movs	r2, #32
 8006510:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f7fb fd47 	bl	8001fa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	3708      	adds	r7, #8
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b22      	cmp	r3, #34	; 0x22
 8006536:	d171      	bne.n	800661c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006540:	d123      	bne.n	800658a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006546:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10e      	bne.n	800656e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	b29b      	uxth	r3, r3
 8006558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800655c:	b29a      	uxth	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006566:	1c9a      	adds	r2, r3, #2
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	629a      	str	r2, [r3, #40]	; 0x28
 800656c:	e029      	b.n	80065c2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	b29b      	uxth	r3, r3
 8006576:	b2db      	uxtb	r3, r3
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006582:	1c5a      	adds	r2, r3, #1
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	629a      	str	r2, [r3, #40]	; 0x28
 8006588:	e01b      	b.n	80065c2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10a      	bne.n	80065a8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6858      	ldr	r0, [r3, #4]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659c:	1c59      	adds	r1, r3, #1
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6291      	str	r1, [r2, #40]	; 0x28
 80065a2:	b2c2      	uxtb	r2, r0
 80065a4:	701a      	strb	r2, [r3, #0]
 80065a6:	e00c      	b.n	80065c2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	1c58      	adds	r0, r3, #1
 80065b6:	6879      	ldr	r1, [r7, #4]
 80065b8:	6288      	str	r0, [r1, #40]	; 0x28
 80065ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80065be:	b2d2      	uxtb	r2, r2
 80065c0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	3b01      	subs	r3, #1
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	4619      	mov	r1, r3
 80065d0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d120      	bne.n	8006618 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68da      	ldr	r2, [r3, #12]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0220 	bic.w	r2, r2, #32
 80065e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695a      	ldr	r2, [r3, #20]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0201 	bic.w	r2, r2, #1
 8006604:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2220      	movs	r2, #32
 800660a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f7fb fb30 	bl	8001c74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006614:	2300      	movs	r3, #0
 8006616:	e002      	b.n	800661e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006618:	2300      	movs	r3, #0
 800661a:	e000      	b.n	800661e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800661c:	2302      	movs	r3, #2
  }
}
 800661e:	4618      	mov	r0, r3
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
	...

08006628 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800662c:	b085      	sub	sp, #20
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	430a      	orrs	r2, r1
 8006646:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	431a      	orrs	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	431a      	orrs	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	69db      	ldr	r3, [r3, #28]
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800666a:	f023 030c 	bic.w	r3, r3, #12
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	6812      	ldr	r2, [r2, #0]
 8006672:	68f9      	ldr	r1, [r7, #12]
 8006674:	430b      	orrs	r3, r1
 8006676:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006696:	f040 818b 	bne.w	80069b0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4ac1      	ldr	r2, [pc, #772]	; (80069a4 <UART_SetConfig+0x37c>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d005      	beq.n	80066b0 <UART_SetConfig+0x88>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4abf      	ldr	r2, [pc, #764]	; (80069a8 <UART_SetConfig+0x380>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	f040 80bd 	bne.w	800682a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066b0:	f7fd ffa6 	bl	8004600 <HAL_RCC_GetPCLK2Freq>
 80066b4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	461d      	mov	r5, r3
 80066ba:	f04f 0600 	mov.w	r6, #0
 80066be:	46a8      	mov	r8, r5
 80066c0:	46b1      	mov	r9, r6
 80066c2:	eb18 0308 	adds.w	r3, r8, r8
 80066c6:	eb49 0409 	adc.w	r4, r9, r9
 80066ca:	4698      	mov	r8, r3
 80066cc:	46a1      	mov	r9, r4
 80066ce:	eb18 0805 	adds.w	r8, r8, r5
 80066d2:	eb49 0906 	adc.w	r9, r9, r6
 80066d6:	f04f 0100 	mov.w	r1, #0
 80066da:	f04f 0200 	mov.w	r2, #0
 80066de:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80066e2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80066e6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80066ea:	4688      	mov	r8, r1
 80066ec:	4691      	mov	r9, r2
 80066ee:	eb18 0005 	adds.w	r0, r8, r5
 80066f2:	eb49 0106 	adc.w	r1, r9, r6
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	461d      	mov	r5, r3
 80066fc:	f04f 0600 	mov.w	r6, #0
 8006700:	196b      	adds	r3, r5, r5
 8006702:	eb46 0406 	adc.w	r4, r6, r6
 8006706:	461a      	mov	r2, r3
 8006708:	4623      	mov	r3, r4
 800670a:	f7f9 fdd1 	bl	80002b0 <__aeabi_uldivmod>
 800670e:	4603      	mov	r3, r0
 8006710:	460c      	mov	r4, r1
 8006712:	461a      	mov	r2, r3
 8006714:	4ba5      	ldr	r3, [pc, #660]	; (80069ac <UART_SetConfig+0x384>)
 8006716:	fba3 2302 	umull	r2, r3, r3, r2
 800671a:	095b      	lsrs	r3, r3, #5
 800671c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	461d      	mov	r5, r3
 8006724:	f04f 0600 	mov.w	r6, #0
 8006728:	46a9      	mov	r9, r5
 800672a:	46b2      	mov	sl, r6
 800672c:	eb19 0309 	adds.w	r3, r9, r9
 8006730:	eb4a 040a 	adc.w	r4, sl, sl
 8006734:	4699      	mov	r9, r3
 8006736:	46a2      	mov	sl, r4
 8006738:	eb19 0905 	adds.w	r9, r9, r5
 800673c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006740:	f04f 0100 	mov.w	r1, #0
 8006744:	f04f 0200 	mov.w	r2, #0
 8006748:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800674c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006750:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006754:	4689      	mov	r9, r1
 8006756:	4692      	mov	sl, r2
 8006758:	eb19 0005 	adds.w	r0, r9, r5
 800675c:	eb4a 0106 	adc.w	r1, sl, r6
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	461d      	mov	r5, r3
 8006766:	f04f 0600 	mov.w	r6, #0
 800676a:	196b      	adds	r3, r5, r5
 800676c:	eb46 0406 	adc.w	r4, r6, r6
 8006770:	461a      	mov	r2, r3
 8006772:	4623      	mov	r3, r4
 8006774:	f7f9 fd9c 	bl	80002b0 <__aeabi_uldivmod>
 8006778:	4603      	mov	r3, r0
 800677a:	460c      	mov	r4, r1
 800677c:	461a      	mov	r2, r3
 800677e:	4b8b      	ldr	r3, [pc, #556]	; (80069ac <UART_SetConfig+0x384>)
 8006780:	fba3 1302 	umull	r1, r3, r3, r2
 8006784:	095b      	lsrs	r3, r3, #5
 8006786:	2164      	movs	r1, #100	; 0x64
 8006788:	fb01 f303 	mul.w	r3, r1, r3
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	00db      	lsls	r3, r3, #3
 8006790:	3332      	adds	r3, #50	; 0x32
 8006792:	4a86      	ldr	r2, [pc, #536]	; (80069ac <UART_SetConfig+0x384>)
 8006794:	fba2 2303 	umull	r2, r3, r2, r3
 8006798:	095b      	lsrs	r3, r3, #5
 800679a:	005b      	lsls	r3, r3, #1
 800679c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067a0:	4498      	add	r8, r3
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	461d      	mov	r5, r3
 80067a6:	f04f 0600 	mov.w	r6, #0
 80067aa:	46a9      	mov	r9, r5
 80067ac:	46b2      	mov	sl, r6
 80067ae:	eb19 0309 	adds.w	r3, r9, r9
 80067b2:	eb4a 040a 	adc.w	r4, sl, sl
 80067b6:	4699      	mov	r9, r3
 80067b8:	46a2      	mov	sl, r4
 80067ba:	eb19 0905 	adds.w	r9, r9, r5
 80067be:	eb4a 0a06 	adc.w	sl, sl, r6
 80067c2:	f04f 0100 	mov.w	r1, #0
 80067c6:	f04f 0200 	mov.w	r2, #0
 80067ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80067d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80067d6:	4689      	mov	r9, r1
 80067d8:	4692      	mov	sl, r2
 80067da:	eb19 0005 	adds.w	r0, r9, r5
 80067de:	eb4a 0106 	adc.w	r1, sl, r6
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	461d      	mov	r5, r3
 80067e8:	f04f 0600 	mov.w	r6, #0
 80067ec:	196b      	adds	r3, r5, r5
 80067ee:	eb46 0406 	adc.w	r4, r6, r6
 80067f2:	461a      	mov	r2, r3
 80067f4:	4623      	mov	r3, r4
 80067f6:	f7f9 fd5b 	bl	80002b0 <__aeabi_uldivmod>
 80067fa:	4603      	mov	r3, r0
 80067fc:	460c      	mov	r4, r1
 80067fe:	461a      	mov	r2, r3
 8006800:	4b6a      	ldr	r3, [pc, #424]	; (80069ac <UART_SetConfig+0x384>)
 8006802:	fba3 1302 	umull	r1, r3, r3, r2
 8006806:	095b      	lsrs	r3, r3, #5
 8006808:	2164      	movs	r1, #100	; 0x64
 800680a:	fb01 f303 	mul.w	r3, r1, r3
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	00db      	lsls	r3, r3, #3
 8006812:	3332      	adds	r3, #50	; 0x32
 8006814:	4a65      	ldr	r2, [pc, #404]	; (80069ac <UART_SetConfig+0x384>)
 8006816:	fba2 2303 	umull	r2, r3, r2, r3
 800681a:	095b      	lsrs	r3, r3, #5
 800681c:	f003 0207 	and.w	r2, r3, #7
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4442      	add	r2, r8
 8006826:	609a      	str	r2, [r3, #8]
 8006828:	e26f      	b.n	8006d0a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800682a:	f7fd fed5 	bl	80045d8 <HAL_RCC_GetPCLK1Freq>
 800682e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	461d      	mov	r5, r3
 8006834:	f04f 0600 	mov.w	r6, #0
 8006838:	46a8      	mov	r8, r5
 800683a:	46b1      	mov	r9, r6
 800683c:	eb18 0308 	adds.w	r3, r8, r8
 8006840:	eb49 0409 	adc.w	r4, r9, r9
 8006844:	4698      	mov	r8, r3
 8006846:	46a1      	mov	r9, r4
 8006848:	eb18 0805 	adds.w	r8, r8, r5
 800684c:	eb49 0906 	adc.w	r9, r9, r6
 8006850:	f04f 0100 	mov.w	r1, #0
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800685c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006860:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006864:	4688      	mov	r8, r1
 8006866:	4691      	mov	r9, r2
 8006868:	eb18 0005 	adds.w	r0, r8, r5
 800686c:	eb49 0106 	adc.w	r1, r9, r6
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	461d      	mov	r5, r3
 8006876:	f04f 0600 	mov.w	r6, #0
 800687a:	196b      	adds	r3, r5, r5
 800687c:	eb46 0406 	adc.w	r4, r6, r6
 8006880:	461a      	mov	r2, r3
 8006882:	4623      	mov	r3, r4
 8006884:	f7f9 fd14 	bl	80002b0 <__aeabi_uldivmod>
 8006888:	4603      	mov	r3, r0
 800688a:	460c      	mov	r4, r1
 800688c:	461a      	mov	r2, r3
 800688e:	4b47      	ldr	r3, [pc, #284]	; (80069ac <UART_SetConfig+0x384>)
 8006890:	fba3 2302 	umull	r2, r3, r3, r2
 8006894:	095b      	lsrs	r3, r3, #5
 8006896:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	461d      	mov	r5, r3
 800689e:	f04f 0600 	mov.w	r6, #0
 80068a2:	46a9      	mov	r9, r5
 80068a4:	46b2      	mov	sl, r6
 80068a6:	eb19 0309 	adds.w	r3, r9, r9
 80068aa:	eb4a 040a 	adc.w	r4, sl, sl
 80068ae:	4699      	mov	r9, r3
 80068b0:	46a2      	mov	sl, r4
 80068b2:	eb19 0905 	adds.w	r9, r9, r5
 80068b6:	eb4a 0a06 	adc.w	sl, sl, r6
 80068ba:	f04f 0100 	mov.w	r1, #0
 80068be:	f04f 0200 	mov.w	r2, #0
 80068c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80068ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068ce:	4689      	mov	r9, r1
 80068d0:	4692      	mov	sl, r2
 80068d2:	eb19 0005 	adds.w	r0, r9, r5
 80068d6:	eb4a 0106 	adc.w	r1, sl, r6
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	461d      	mov	r5, r3
 80068e0:	f04f 0600 	mov.w	r6, #0
 80068e4:	196b      	adds	r3, r5, r5
 80068e6:	eb46 0406 	adc.w	r4, r6, r6
 80068ea:	461a      	mov	r2, r3
 80068ec:	4623      	mov	r3, r4
 80068ee:	f7f9 fcdf 	bl	80002b0 <__aeabi_uldivmod>
 80068f2:	4603      	mov	r3, r0
 80068f4:	460c      	mov	r4, r1
 80068f6:	461a      	mov	r2, r3
 80068f8:	4b2c      	ldr	r3, [pc, #176]	; (80069ac <UART_SetConfig+0x384>)
 80068fa:	fba3 1302 	umull	r1, r3, r3, r2
 80068fe:	095b      	lsrs	r3, r3, #5
 8006900:	2164      	movs	r1, #100	; 0x64
 8006902:	fb01 f303 	mul.w	r3, r1, r3
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	00db      	lsls	r3, r3, #3
 800690a:	3332      	adds	r3, #50	; 0x32
 800690c:	4a27      	ldr	r2, [pc, #156]	; (80069ac <UART_SetConfig+0x384>)
 800690e:	fba2 2303 	umull	r2, r3, r2, r3
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800691a:	4498      	add	r8, r3
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	461d      	mov	r5, r3
 8006920:	f04f 0600 	mov.w	r6, #0
 8006924:	46a9      	mov	r9, r5
 8006926:	46b2      	mov	sl, r6
 8006928:	eb19 0309 	adds.w	r3, r9, r9
 800692c:	eb4a 040a 	adc.w	r4, sl, sl
 8006930:	4699      	mov	r9, r3
 8006932:	46a2      	mov	sl, r4
 8006934:	eb19 0905 	adds.w	r9, r9, r5
 8006938:	eb4a 0a06 	adc.w	sl, sl, r6
 800693c:	f04f 0100 	mov.w	r1, #0
 8006940:	f04f 0200 	mov.w	r2, #0
 8006944:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006948:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800694c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006950:	4689      	mov	r9, r1
 8006952:	4692      	mov	sl, r2
 8006954:	eb19 0005 	adds.w	r0, r9, r5
 8006958:	eb4a 0106 	adc.w	r1, sl, r6
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	461d      	mov	r5, r3
 8006962:	f04f 0600 	mov.w	r6, #0
 8006966:	196b      	adds	r3, r5, r5
 8006968:	eb46 0406 	adc.w	r4, r6, r6
 800696c:	461a      	mov	r2, r3
 800696e:	4623      	mov	r3, r4
 8006970:	f7f9 fc9e 	bl	80002b0 <__aeabi_uldivmod>
 8006974:	4603      	mov	r3, r0
 8006976:	460c      	mov	r4, r1
 8006978:	461a      	mov	r2, r3
 800697a:	4b0c      	ldr	r3, [pc, #48]	; (80069ac <UART_SetConfig+0x384>)
 800697c:	fba3 1302 	umull	r1, r3, r3, r2
 8006980:	095b      	lsrs	r3, r3, #5
 8006982:	2164      	movs	r1, #100	; 0x64
 8006984:	fb01 f303 	mul.w	r3, r1, r3
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	00db      	lsls	r3, r3, #3
 800698c:	3332      	adds	r3, #50	; 0x32
 800698e:	4a07      	ldr	r2, [pc, #28]	; (80069ac <UART_SetConfig+0x384>)
 8006990:	fba2 2303 	umull	r2, r3, r2, r3
 8006994:	095b      	lsrs	r3, r3, #5
 8006996:	f003 0207 	and.w	r2, r3, #7
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4442      	add	r2, r8
 80069a0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80069a2:	e1b2      	b.n	8006d0a <UART_SetConfig+0x6e2>
 80069a4:	40011000 	.word	0x40011000
 80069a8:	40011400 	.word	0x40011400
 80069ac:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4ad7      	ldr	r2, [pc, #860]	; (8006d14 <UART_SetConfig+0x6ec>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d005      	beq.n	80069c6 <UART_SetConfig+0x39e>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4ad6      	ldr	r2, [pc, #856]	; (8006d18 <UART_SetConfig+0x6f0>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	f040 80d1 	bne.w	8006b68 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80069c6:	f7fd fe1b 	bl	8004600 <HAL_RCC_GetPCLK2Freq>
 80069ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	469a      	mov	sl, r3
 80069d0:	f04f 0b00 	mov.w	fp, #0
 80069d4:	46d0      	mov	r8, sl
 80069d6:	46d9      	mov	r9, fp
 80069d8:	eb18 0308 	adds.w	r3, r8, r8
 80069dc:	eb49 0409 	adc.w	r4, r9, r9
 80069e0:	4698      	mov	r8, r3
 80069e2:	46a1      	mov	r9, r4
 80069e4:	eb18 080a 	adds.w	r8, r8, sl
 80069e8:	eb49 090b 	adc.w	r9, r9, fp
 80069ec:	f04f 0100 	mov.w	r1, #0
 80069f0:	f04f 0200 	mov.w	r2, #0
 80069f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80069f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80069fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006a00:	4688      	mov	r8, r1
 8006a02:	4691      	mov	r9, r2
 8006a04:	eb1a 0508 	adds.w	r5, sl, r8
 8006a08:	eb4b 0609 	adc.w	r6, fp, r9
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	4619      	mov	r1, r3
 8006a12:	f04f 0200 	mov.w	r2, #0
 8006a16:	f04f 0300 	mov.w	r3, #0
 8006a1a:	f04f 0400 	mov.w	r4, #0
 8006a1e:	0094      	lsls	r4, r2, #2
 8006a20:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a24:	008b      	lsls	r3, r1, #2
 8006a26:	461a      	mov	r2, r3
 8006a28:	4623      	mov	r3, r4
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	f7f9 fc3f 	bl	80002b0 <__aeabi_uldivmod>
 8006a32:	4603      	mov	r3, r0
 8006a34:	460c      	mov	r4, r1
 8006a36:	461a      	mov	r2, r3
 8006a38:	4bb8      	ldr	r3, [pc, #736]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a3e:	095b      	lsrs	r3, r3, #5
 8006a40:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	469b      	mov	fp, r3
 8006a48:	f04f 0c00 	mov.w	ip, #0
 8006a4c:	46d9      	mov	r9, fp
 8006a4e:	46e2      	mov	sl, ip
 8006a50:	eb19 0309 	adds.w	r3, r9, r9
 8006a54:	eb4a 040a 	adc.w	r4, sl, sl
 8006a58:	4699      	mov	r9, r3
 8006a5a:	46a2      	mov	sl, r4
 8006a5c:	eb19 090b 	adds.w	r9, r9, fp
 8006a60:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006a64:	f04f 0100 	mov.w	r1, #0
 8006a68:	f04f 0200 	mov.w	r2, #0
 8006a6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a70:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a74:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a78:	4689      	mov	r9, r1
 8006a7a:	4692      	mov	sl, r2
 8006a7c:	eb1b 0509 	adds.w	r5, fp, r9
 8006a80:	eb4c 060a 	adc.w	r6, ip, sl
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	4619      	mov	r1, r3
 8006a8a:	f04f 0200 	mov.w	r2, #0
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	f04f 0400 	mov.w	r4, #0
 8006a96:	0094      	lsls	r4, r2, #2
 8006a98:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a9c:	008b      	lsls	r3, r1, #2
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	4623      	mov	r3, r4
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	4631      	mov	r1, r6
 8006aa6:	f7f9 fc03 	bl	80002b0 <__aeabi_uldivmod>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	460c      	mov	r4, r1
 8006aae:	461a      	mov	r2, r3
 8006ab0:	4b9a      	ldr	r3, [pc, #616]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006ab2:	fba3 1302 	umull	r1, r3, r3, r2
 8006ab6:	095b      	lsrs	r3, r3, #5
 8006ab8:	2164      	movs	r1, #100	; 0x64
 8006aba:	fb01 f303 	mul.w	r3, r1, r3
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	011b      	lsls	r3, r3, #4
 8006ac2:	3332      	adds	r3, #50	; 0x32
 8006ac4:	4a95      	ldr	r2, [pc, #596]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aca:	095b      	lsrs	r3, r3, #5
 8006acc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ad0:	4498      	add	r8, r3
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	469b      	mov	fp, r3
 8006ad6:	f04f 0c00 	mov.w	ip, #0
 8006ada:	46d9      	mov	r9, fp
 8006adc:	46e2      	mov	sl, ip
 8006ade:	eb19 0309 	adds.w	r3, r9, r9
 8006ae2:	eb4a 040a 	adc.w	r4, sl, sl
 8006ae6:	4699      	mov	r9, r3
 8006ae8:	46a2      	mov	sl, r4
 8006aea:	eb19 090b 	adds.w	r9, r9, fp
 8006aee:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006af2:	f04f 0100 	mov.w	r1, #0
 8006af6:	f04f 0200 	mov.w	r2, #0
 8006afa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006afe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b06:	4689      	mov	r9, r1
 8006b08:	4692      	mov	sl, r2
 8006b0a:	eb1b 0509 	adds.w	r5, fp, r9
 8006b0e:	eb4c 060a 	adc.w	r6, ip, sl
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	4619      	mov	r1, r3
 8006b18:	f04f 0200 	mov.w	r2, #0
 8006b1c:	f04f 0300 	mov.w	r3, #0
 8006b20:	f04f 0400 	mov.w	r4, #0
 8006b24:	0094      	lsls	r4, r2, #2
 8006b26:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006b2a:	008b      	lsls	r3, r1, #2
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	4623      	mov	r3, r4
 8006b30:	4628      	mov	r0, r5
 8006b32:	4631      	mov	r1, r6
 8006b34:	f7f9 fbbc 	bl	80002b0 <__aeabi_uldivmod>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	460c      	mov	r4, r1
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	4b77      	ldr	r3, [pc, #476]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006b40:	fba3 1302 	umull	r1, r3, r3, r2
 8006b44:	095b      	lsrs	r3, r3, #5
 8006b46:	2164      	movs	r1, #100	; 0x64
 8006b48:	fb01 f303 	mul.w	r3, r1, r3
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	011b      	lsls	r3, r3, #4
 8006b50:	3332      	adds	r3, #50	; 0x32
 8006b52:	4a72      	ldr	r2, [pc, #456]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006b54:	fba2 2303 	umull	r2, r3, r2, r3
 8006b58:	095b      	lsrs	r3, r3, #5
 8006b5a:	f003 020f 	and.w	r2, r3, #15
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4442      	add	r2, r8
 8006b64:	609a      	str	r2, [r3, #8]
 8006b66:	e0d0      	b.n	8006d0a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b68:	f7fd fd36 	bl	80045d8 <HAL_RCC_GetPCLK1Freq>
 8006b6c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	469a      	mov	sl, r3
 8006b72:	f04f 0b00 	mov.w	fp, #0
 8006b76:	46d0      	mov	r8, sl
 8006b78:	46d9      	mov	r9, fp
 8006b7a:	eb18 0308 	adds.w	r3, r8, r8
 8006b7e:	eb49 0409 	adc.w	r4, r9, r9
 8006b82:	4698      	mov	r8, r3
 8006b84:	46a1      	mov	r9, r4
 8006b86:	eb18 080a 	adds.w	r8, r8, sl
 8006b8a:	eb49 090b 	adc.w	r9, r9, fp
 8006b8e:	f04f 0100 	mov.w	r1, #0
 8006b92:	f04f 0200 	mov.w	r2, #0
 8006b96:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006b9a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006b9e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006ba2:	4688      	mov	r8, r1
 8006ba4:	4691      	mov	r9, r2
 8006ba6:	eb1a 0508 	adds.w	r5, sl, r8
 8006baa:	eb4b 0609 	adc.w	r6, fp, r9
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	f04f 0200 	mov.w	r2, #0
 8006bb8:	f04f 0300 	mov.w	r3, #0
 8006bbc:	f04f 0400 	mov.w	r4, #0
 8006bc0:	0094      	lsls	r4, r2, #2
 8006bc2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006bc6:	008b      	lsls	r3, r1, #2
 8006bc8:	461a      	mov	r2, r3
 8006bca:	4623      	mov	r3, r4
 8006bcc:	4628      	mov	r0, r5
 8006bce:	4631      	mov	r1, r6
 8006bd0:	f7f9 fb6e 	bl	80002b0 <__aeabi_uldivmod>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	461a      	mov	r2, r3
 8006bda:	4b50      	ldr	r3, [pc, #320]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006bdc:	fba3 2302 	umull	r2, r3, r3, r2
 8006be0:	095b      	lsrs	r3, r3, #5
 8006be2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	469b      	mov	fp, r3
 8006bea:	f04f 0c00 	mov.w	ip, #0
 8006bee:	46d9      	mov	r9, fp
 8006bf0:	46e2      	mov	sl, ip
 8006bf2:	eb19 0309 	adds.w	r3, r9, r9
 8006bf6:	eb4a 040a 	adc.w	r4, sl, sl
 8006bfa:	4699      	mov	r9, r3
 8006bfc:	46a2      	mov	sl, r4
 8006bfe:	eb19 090b 	adds.w	r9, r9, fp
 8006c02:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006c06:	f04f 0100 	mov.w	r1, #0
 8006c0a:	f04f 0200 	mov.w	r2, #0
 8006c0e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c12:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c16:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c1a:	4689      	mov	r9, r1
 8006c1c:	4692      	mov	sl, r2
 8006c1e:	eb1b 0509 	adds.w	r5, fp, r9
 8006c22:	eb4c 060a 	adc.w	r6, ip, sl
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	f04f 0200 	mov.w	r2, #0
 8006c30:	f04f 0300 	mov.w	r3, #0
 8006c34:	f04f 0400 	mov.w	r4, #0
 8006c38:	0094      	lsls	r4, r2, #2
 8006c3a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006c3e:	008b      	lsls	r3, r1, #2
 8006c40:	461a      	mov	r2, r3
 8006c42:	4623      	mov	r3, r4
 8006c44:	4628      	mov	r0, r5
 8006c46:	4631      	mov	r1, r6
 8006c48:	f7f9 fb32 	bl	80002b0 <__aeabi_uldivmod>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	460c      	mov	r4, r1
 8006c50:	461a      	mov	r2, r3
 8006c52:	4b32      	ldr	r3, [pc, #200]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006c54:	fba3 1302 	umull	r1, r3, r3, r2
 8006c58:	095b      	lsrs	r3, r3, #5
 8006c5a:	2164      	movs	r1, #100	; 0x64
 8006c5c:	fb01 f303 	mul.w	r3, r1, r3
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	011b      	lsls	r3, r3, #4
 8006c64:	3332      	adds	r3, #50	; 0x32
 8006c66:	4a2d      	ldr	r2, [pc, #180]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006c68:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6c:	095b      	lsrs	r3, r3, #5
 8006c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c72:	4498      	add	r8, r3
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	469b      	mov	fp, r3
 8006c78:	f04f 0c00 	mov.w	ip, #0
 8006c7c:	46d9      	mov	r9, fp
 8006c7e:	46e2      	mov	sl, ip
 8006c80:	eb19 0309 	adds.w	r3, r9, r9
 8006c84:	eb4a 040a 	adc.w	r4, sl, sl
 8006c88:	4699      	mov	r9, r3
 8006c8a:	46a2      	mov	sl, r4
 8006c8c:	eb19 090b 	adds.w	r9, r9, fp
 8006c90:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006c94:	f04f 0100 	mov.w	r1, #0
 8006c98:	f04f 0200 	mov.w	r2, #0
 8006c9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ca0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ca4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ca8:	4689      	mov	r9, r1
 8006caa:	4692      	mov	sl, r2
 8006cac:	eb1b 0509 	adds.w	r5, fp, r9
 8006cb0:	eb4c 060a 	adc.w	r6, ip, sl
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	4619      	mov	r1, r3
 8006cba:	f04f 0200 	mov.w	r2, #0
 8006cbe:	f04f 0300 	mov.w	r3, #0
 8006cc2:	f04f 0400 	mov.w	r4, #0
 8006cc6:	0094      	lsls	r4, r2, #2
 8006cc8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ccc:	008b      	lsls	r3, r1, #2
 8006cce:	461a      	mov	r2, r3
 8006cd0:	4623      	mov	r3, r4
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	4631      	mov	r1, r6
 8006cd6:	f7f9 faeb 	bl	80002b0 <__aeabi_uldivmod>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	460c      	mov	r4, r1
 8006cde:	461a      	mov	r2, r3
 8006ce0:	4b0e      	ldr	r3, [pc, #56]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006ce2:	fba3 1302 	umull	r1, r3, r3, r2
 8006ce6:	095b      	lsrs	r3, r3, #5
 8006ce8:	2164      	movs	r1, #100	; 0x64
 8006cea:	fb01 f303 	mul.w	r3, r1, r3
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	011b      	lsls	r3, r3, #4
 8006cf2:	3332      	adds	r3, #50	; 0x32
 8006cf4:	4a09      	ldr	r2, [pc, #36]	; (8006d1c <UART_SetConfig+0x6f4>)
 8006cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cfa:	095b      	lsrs	r3, r3, #5
 8006cfc:	f003 020f 	and.w	r2, r3, #15
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4442      	add	r2, r8
 8006d06:	609a      	str	r2, [r3, #8]
}
 8006d08:	e7ff      	b.n	8006d0a <UART_SetConfig+0x6e2>
 8006d0a:	bf00      	nop
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d14:	40011000 	.word	0x40011000
 8006d18:	40011400 	.word	0x40011400
 8006d1c:	51eb851f 	.word	0x51eb851f

08006d20 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006d24:	4904      	ldr	r1, [pc, #16]	; (8006d38 <MX_FATFS_Init+0x18>)
 8006d26:	4805      	ldr	r0, [pc, #20]	; (8006d3c <MX_FATFS_Init+0x1c>)
 8006d28:	f002 fa36 	bl	8009198 <FATFS_LinkDriver>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	461a      	mov	r2, r3
 8006d30:	4b03      	ldr	r3, [pc, #12]	; (8006d40 <MX_FATFS_Init+0x20>)
 8006d32:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006d34:	bf00      	nop
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	20007518 	.word	0x20007518
 8006d3c:	20000410 	.word	0x20000410
 8006d40:	2000751c 	.word	0x2000751c

08006d44 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006d48:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b082      	sub	sp, #8
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006d5e:	79fb      	ldrb	r3, [r7, #7]
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7fc f80f 	bl	8002d84 <USER_SPI_initialize>
 8006d66:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3708      	adds	r7, #8
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	4603      	mov	r3, r0
 8006d78:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8006d7a:	79fb      	ldrb	r3, [r7, #7]
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7fc f8e1 	bl	8002f44 <USER_SPI_status>
 8006d82:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3708      	adds	r7, #8
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60b9      	str	r1, [r7, #8]
 8006d94:	607a      	str	r2, [r7, #4]
 8006d96:	603b      	str	r3, [r7, #0]
 8006d98:	4603      	mov	r3, r0
 8006d9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8006d9c:	7bf8      	ldrb	r0, [r7, #15]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	68b9      	ldr	r1, [r7, #8]
 8006da4:	f7fc f8e4 	bl	8002f70 <USER_SPI_read>
 8006da8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8006db2:	b590      	push	{r4, r7, lr}
 8006db4:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	4604      	mov	r4, r0
 8006dbc:	f107 0008 	add.w	r0, r7, #8
 8006dc0:	6001      	str	r1, [r0, #0]
 8006dc2:	1d39      	adds	r1, r7, #4
 8006dc4:	600a      	str	r2, [r1, #0]
 8006dc6:	463a      	mov	r2, r7
 8006dc8:	6013      	str	r3, [r2, #0]
 8006dca:	f107 030f 	add.w	r3, r7, #15
 8006dce:	4622      	mov	r2, r4
 8006dd0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	uint8_t mass[512];
	for(uint16_t i=0;i<512;i++)
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8006dd8:	e010      	b.n	8006dfc <USER_write+0x4a>
	{
		mass[i]=buff[i];
 8006dda:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8006dde:	f107 0208 	add.w	r2, r7, #8
 8006de2:	6812      	ldr	r2, [r2, #0]
 8006de4:	441a      	add	r2, r3
 8006de6:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8006dea:	7811      	ldrb	r1, [r2, #0]
 8006dec:	f107 0214 	add.w	r2, r7, #20
 8006df0:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0;i<512;i++)
 8006df2:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8006df6:	3301      	adds	r3, #1
 8006df8:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8006dfc:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8006e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e04:	d3e9      	bcc.n	8006dda <USER_write+0x28>
	}

    return USER_SPI_write(pdrv, buff, sector, count);
 8006e06:	463b      	mov	r3, r7
 8006e08:	1d3a      	adds	r2, r7, #4
 8006e0a:	f107 0108 	add.w	r1, r7, #8
 8006e0e:	f107 000f 	add.w	r0, r7, #15
 8006e12:	7800      	ldrb	r0, [r0, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	6812      	ldr	r2, [r2, #0]
 8006e18:	6809      	ldr	r1, [r1, #0]
 8006e1a:	f7fc f90f 	bl	800303c <USER_SPI_write>
 8006e1e:	4603      	mov	r3, r0

  /* USER CODE END WRITE */
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	f507 7707 	add.w	r7, r7, #540	; 0x21c
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd90      	pop	{r4, r7, pc}

08006e2a <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006e2a:	b580      	push	{r7, lr}
 8006e2c:	b082      	sub	sp, #8
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	4603      	mov	r3, r0
 8006e32:	603a      	str	r2, [r7, #0]
 8006e34:	71fb      	strb	r3, [r7, #7]
 8006e36:	460b      	mov	r3, r1
 8006e38:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8006e3a:	79b9      	ldrb	r1, [r7, #6]
 8006e3c:	79fb      	ldrb	r3, [r7, #7]
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7fc f977 	bl	8003134 <USER_SPI_ioctl>
 8006e46:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	4a08      	ldr	r2, [pc, #32]	; (8006e80 <disk_status+0x30>)
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	79fa      	ldrb	r2, [r7, #7]
 8006e68:	4905      	ldr	r1, [pc, #20]	; (8006e80 <disk_status+0x30>)
 8006e6a:	440a      	add	r2, r1
 8006e6c:	7a12      	ldrb	r2, [r2, #8]
 8006e6e:	4610      	mov	r0, r2
 8006e70:	4798      	blx	r3
 8006e72:	4603      	mov	r3, r0
 8006e74:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3710      	adds	r7, #16
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	2000053c 	.word	0x2000053c

08006e84 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006e92:	79fb      	ldrb	r3, [r7, #7]
 8006e94:	4a0d      	ldr	r2, [pc, #52]	; (8006ecc <disk_initialize+0x48>)
 8006e96:	5cd3      	ldrb	r3, [r2, r3]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d111      	bne.n	8006ec0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006e9c:	79fb      	ldrb	r3, [r7, #7]
 8006e9e:	4a0b      	ldr	r2, [pc, #44]	; (8006ecc <disk_initialize+0x48>)
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006ea4:	79fb      	ldrb	r3, [r7, #7]
 8006ea6:	4a09      	ldr	r2, [pc, #36]	; (8006ecc <disk_initialize+0x48>)
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4413      	add	r3, r2
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	79fa      	ldrb	r2, [r7, #7]
 8006eb2:	4906      	ldr	r1, [pc, #24]	; (8006ecc <disk_initialize+0x48>)
 8006eb4:	440a      	add	r2, r1
 8006eb6:	7a12      	ldrb	r2, [r2, #8]
 8006eb8:	4610      	mov	r0, r2
 8006eba:	4798      	blx	r3
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	2000053c 	.word	0x2000053c

08006ed0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006ed0:	b590      	push	{r4, r7, lr}
 8006ed2:	b087      	sub	sp, #28
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60b9      	str	r1, [r7, #8]
 8006ed8:	607a      	str	r2, [r7, #4]
 8006eda:	603b      	str	r3, [r7, #0]
 8006edc:	4603      	mov	r3, r0
 8006ede:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006ee0:	7bfb      	ldrb	r3, [r7, #15]
 8006ee2:	4a0a      	ldr	r2, [pc, #40]	; (8006f0c <disk_read+0x3c>)
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	4413      	add	r3, r2
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	689c      	ldr	r4, [r3, #8]
 8006eec:	7bfb      	ldrb	r3, [r7, #15]
 8006eee:	4a07      	ldr	r2, [pc, #28]	; (8006f0c <disk_read+0x3c>)
 8006ef0:	4413      	add	r3, r2
 8006ef2:	7a18      	ldrb	r0, [r3, #8]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	68b9      	ldr	r1, [r7, #8]
 8006efa:	47a0      	blx	r4
 8006efc:	4603      	mov	r3, r0
 8006efe:	75fb      	strb	r3, [r7, #23]
  return res;
 8006f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	371c      	adds	r7, #28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd90      	pop	{r4, r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	2000053c 	.word	0x2000053c

08006f10 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006f10:	b590      	push	{r4, r7, lr}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60b9      	str	r1, [r7, #8]
 8006f18:	607a      	str	r2, [r7, #4]
 8006f1a:	603b      	str	r3, [r7, #0]
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006f20:	7bfb      	ldrb	r3, [r7, #15]
 8006f22:	4a0a      	ldr	r2, [pc, #40]	; (8006f4c <disk_write+0x3c>)
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4413      	add	r3, r2
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	68dc      	ldr	r4, [r3, #12]
 8006f2c:	7bfb      	ldrb	r3, [r7, #15]
 8006f2e:	4a07      	ldr	r2, [pc, #28]	; (8006f4c <disk_write+0x3c>)
 8006f30:	4413      	add	r3, r2
 8006f32:	7a18      	ldrb	r0, [r3, #8]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	47a0      	blx	r4
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	371c      	adds	r7, #28
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd90      	pop	{r4, r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	2000053c 	.word	0x2000053c

08006f50 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	4603      	mov	r3, r0
 8006f58:	603a      	str	r2, [r7, #0]
 8006f5a:	71fb      	strb	r3, [r7, #7]
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006f60:	79fb      	ldrb	r3, [r7, #7]
 8006f62:	4a09      	ldr	r2, [pc, #36]	; (8006f88 <disk_ioctl+0x38>)
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	4413      	add	r3, r2
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	79fa      	ldrb	r2, [r7, #7]
 8006f6e:	4906      	ldr	r1, [pc, #24]	; (8006f88 <disk_ioctl+0x38>)
 8006f70:	440a      	add	r2, r1
 8006f72:	7a10      	ldrb	r0, [r2, #8]
 8006f74:	79b9      	ldrb	r1, [r7, #6]
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	4798      	blx	r3
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	73fb      	strb	r3, [r7, #15]
  return res;
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	2000053c 	.word	0x2000053c

08006f8c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	3301      	adds	r3, #1
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006f9c:	89fb      	ldrh	r3, [r7, #14]
 8006f9e:	021b      	lsls	r3, r3, #8
 8006fa0:	b21a      	sxth	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	b21b      	sxth	r3, r3
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	b21b      	sxth	r3, r3
 8006fac:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006fae:	89fb      	ldrh	r3, [r7, #14]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	3303      	adds	r3, #3
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	021b      	lsls	r3, r3, #8
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	3202      	adds	r2, #2
 8006fd4:	7812      	ldrb	r2, [r2, #0]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	021b      	lsls	r3, r3, #8
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	3201      	adds	r2, #1
 8006fe2:	7812      	ldrb	r2, [r2, #0]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	021b      	lsls	r3, r3, #8
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	7812      	ldrb	r2, [r2, #0]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]
	return rv;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr

08007002 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007002:	b480      	push	{r7}
 8007004:	b083      	sub	sp, #12
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
 800700a:	460b      	mov	r3, r1
 800700c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	1c5a      	adds	r2, r3, #1
 8007012:	607a      	str	r2, [r7, #4]
 8007014:	887a      	ldrh	r2, [r7, #2]
 8007016:	b2d2      	uxtb	r2, r2
 8007018:	701a      	strb	r2, [r3, #0]
 800701a:	887b      	ldrh	r3, [r7, #2]
 800701c:	0a1b      	lsrs	r3, r3, #8
 800701e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	607a      	str	r2, [r7, #4]
 8007026:	887a      	ldrh	r2, [r7, #2]
 8007028:	b2d2      	uxtb	r2, r2
 800702a:	701a      	strb	r2, [r3, #0]
}
 800702c:	bf00      	nop
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	1c5a      	adds	r2, r3, #1
 8007046:	607a      	str	r2, [r7, #4]
 8007048:	683a      	ldr	r2, [r7, #0]
 800704a:	b2d2      	uxtb	r2, r2
 800704c:	701a      	strb	r2, [r3, #0]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	0a1b      	lsrs	r3, r3, #8
 8007052:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	1c5a      	adds	r2, r3, #1
 8007058:	607a      	str	r2, [r7, #4]
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	b2d2      	uxtb	r2, r2
 800705e:	701a      	strb	r2, [r3, #0]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	0a1b      	lsrs	r3, r3, #8
 8007064:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	607a      	str	r2, [r7, #4]
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	0a1b      	lsrs	r3, r3, #8
 8007076:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	1c5a      	adds	r2, r3, #1
 800707c:	607a      	str	r2, [r7, #4]
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	b2d2      	uxtb	r2, r2
 8007082:	701a      	strb	r2, [r3, #0]
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007090:	b480      	push	{r7}
 8007092:	b087      	sub	sp, #28
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00d      	beq.n	80070c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80070aa:	693a      	ldr	r2, [r7, #16]
 80070ac:	1c53      	adds	r3, r2, #1
 80070ae:	613b      	str	r3, [r7, #16]
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	1c59      	adds	r1, r3, #1
 80070b4:	6179      	str	r1, [r7, #20]
 80070b6:	7812      	ldrb	r2, [r2, #0]
 80070b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	3b01      	subs	r3, #1
 80070be:	607b      	str	r3, [r7, #4]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1f1      	bne.n	80070aa <mem_cpy+0x1a>
	}
}
 80070c6:	bf00      	nop
 80070c8:	371c      	adds	r7, #28
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr

080070d2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80070d2:	b480      	push	{r7}
 80070d4:	b087      	sub	sp, #28
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	60f8      	str	r0, [r7, #12]
 80070da:	60b9      	str	r1, [r7, #8]
 80070dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	1c5a      	adds	r2, r3, #1
 80070e6:	617a      	str	r2, [r7, #20]
 80070e8:	68ba      	ldr	r2, [r7, #8]
 80070ea:	b2d2      	uxtb	r2, r2
 80070ec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	3b01      	subs	r3, #1
 80070f2:	607b      	str	r3, [r7, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1f3      	bne.n	80070e2 <mem_set+0x10>
}
 80070fa:	bf00      	nop
 80070fc:	371c      	adds	r7, #28
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007106:	b480      	push	{r7}
 8007108:	b089      	sub	sp, #36	; 0x24
 800710a:	af00      	add	r7, sp, #0
 800710c:	60f8      	str	r0, [r7, #12]
 800710e:	60b9      	str	r1, [r7, #8]
 8007110:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	61fb      	str	r3, [r7, #28]
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	61fa      	str	r2, [r7, #28]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	4619      	mov	r1, r3
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	61ba      	str	r2, [r7, #24]
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	1acb      	subs	r3, r1, r3
 8007132:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3b01      	subs	r3, #1
 8007138:	607b      	str	r3, [r7, #4]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d002      	beq.n	8007146 <mem_cmp+0x40>
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d0eb      	beq.n	800711e <mem_cmp+0x18>

	return r;
 8007146:	697b      	ldr	r3, [r7, #20]
}
 8007148:	4618      	mov	r0, r3
 800714a:	3724      	adds	r7, #36	; 0x24
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800715e:	e002      	b.n	8007166 <chk_chr+0x12>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	3301      	adds	r3, #1
 8007164:	607b      	str	r3, [r7, #4]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d005      	beq.n	800717a <chk_chr+0x26>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	4293      	cmp	r3, r2
 8007178:	d1f2      	bne.n	8007160 <chk_chr+0xc>
	return *str;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	781b      	ldrb	r3, [r3, #0]
}
 800717e:	4618      	mov	r0, r3
 8007180:	370c      	adds	r7, #12
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr
	...

0800718c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007196:	2300      	movs	r3, #0
 8007198:	60bb      	str	r3, [r7, #8]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	60fb      	str	r3, [r7, #12]
 800719e:	e029      	b.n	80071f4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80071a0:	4a27      	ldr	r2, [pc, #156]	; (8007240 <chk_lock+0xb4>)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	011b      	lsls	r3, r3, #4
 80071a6:	4413      	add	r3, r2
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d01d      	beq.n	80071ea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80071ae:	4a24      	ldr	r2, [pc, #144]	; (8007240 <chk_lock+0xb4>)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	011b      	lsls	r3, r3, #4
 80071b4:	4413      	add	r3, r2
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d116      	bne.n	80071ee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80071c0:	4a1f      	ldr	r2, [pc, #124]	; (8007240 <chk_lock+0xb4>)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	011b      	lsls	r3, r3, #4
 80071c6:	4413      	add	r3, r2
 80071c8:	3304      	adds	r3, #4
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d10c      	bne.n	80071ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80071d4:	4a1a      	ldr	r2, [pc, #104]	; (8007240 <chk_lock+0xb4>)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	011b      	lsls	r3, r3, #4
 80071da:	4413      	add	r3, r2
 80071dc:	3308      	adds	r3, #8
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d102      	bne.n	80071ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80071e8:	e007      	b.n	80071fa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80071ea:	2301      	movs	r3, #1
 80071ec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	3301      	adds	r3, #1
 80071f2:	60fb      	str	r3, [r7, #12]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d9d2      	bls.n	80071a0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	d109      	bne.n	8007214 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d102      	bne.n	800720c <chk_lock+0x80>
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	2b02      	cmp	r3, #2
 800720a:	d101      	bne.n	8007210 <chk_lock+0x84>
 800720c:	2300      	movs	r3, #0
 800720e:	e010      	b.n	8007232 <chk_lock+0xa6>
 8007210:	2312      	movs	r3, #18
 8007212:	e00e      	b.n	8007232 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d108      	bne.n	800722c <chk_lock+0xa0>
 800721a:	4a09      	ldr	r2, [pc, #36]	; (8007240 <chk_lock+0xb4>)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	011b      	lsls	r3, r3, #4
 8007220:	4413      	add	r3, r2
 8007222:	330c      	adds	r3, #12
 8007224:	881b      	ldrh	r3, [r3, #0]
 8007226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800722a:	d101      	bne.n	8007230 <chk_lock+0xa4>
 800722c:	2310      	movs	r3, #16
 800722e:	e000      	b.n	8007232 <chk_lock+0xa6>
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	3714      	adds	r7, #20
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	2000051c 	.word	0x2000051c

08007244 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800724a:	2300      	movs	r3, #0
 800724c:	607b      	str	r3, [r7, #4]
 800724e:	e002      	b.n	8007256 <enq_lock+0x12>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	3301      	adds	r3, #1
 8007254:	607b      	str	r3, [r7, #4]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2b01      	cmp	r3, #1
 800725a:	d806      	bhi.n	800726a <enq_lock+0x26>
 800725c:	4a09      	ldr	r2, [pc, #36]	; (8007284 <enq_lock+0x40>)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	011b      	lsls	r3, r3, #4
 8007262:	4413      	add	r3, r2
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1f2      	bne.n	8007250 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b02      	cmp	r3, #2
 800726e:	bf14      	ite	ne
 8007270:	2301      	movne	r3, #1
 8007272:	2300      	moveq	r3, #0
 8007274:	b2db      	uxtb	r3, r3
}
 8007276:	4618      	mov	r0, r3
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	2000051c 	.word	0x2000051c

08007288 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007292:	2300      	movs	r3, #0
 8007294:	60fb      	str	r3, [r7, #12]
 8007296:	e01f      	b.n	80072d8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007298:	4a41      	ldr	r2, [pc, #260]	; (80073a0 <inc_lock+0x118>)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	4413      	add	r3, r2
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d113      	bne.n	80072d2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80072aa:	4a3d      	ldr	r2, [pc, #244]	; (80073a0 <inc_lock+0x118>)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	011b      	lsls	r3, r3, #4
 80072b0:	4413      	add	r3, r2
 80072b2:	3304      	adds	r3, #4
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d109      	bne.n	80072d2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80072be:	4a38      	ldr	r2, [pc, #224]	; (80073a0 <inc_lock+0x118>)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	011b      	lsls	r3, r3, #4
 80072c4:	4413      	add	r3, r2
 80072c6:	3308      	adds	r3, #8
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d006      	beq.n	80072e0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	3301      	adds	r3, #1
 80072d6:	60fb      	str	r3, [r7, #12]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d9dc      	bls.n	8007298 <inc_lock+0x10>
 80072de:	e000      	b.n	80072e2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80072e0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d132      	bne.n	800734e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80072e8:	2300      	movs	r3, #0
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	e002      	b.n	80072f4 <inc_lock+0x6c>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	3301      	adds	r3, #1
 80072f2:	60fb      	str	r3, [r7, #12]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d806      	bhi.n	8007308 <inc_lock+0x80>
 80072fa:	4a29      	ldr	r2, [pc, #164]	; (80073a0 <inc_lock+0x118>)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	011b      	lsls	r3, r3, #4
 8007300:	4413      	add	r3, r2
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1f2      	bne.n	80072ee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d101      	bne.n	8007312 <inc_lock+0x8a>
 800730e:	2300      	movs	r3, #0
 8007310:	e040      	b.n	8007394 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	4922      	ldr	r1, [pc, #136]	; (80073a0 <inc_lock+0x118>)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	011b      	lsls	r3, r3, #4
 800731c:	440b      	add	r3, r1
 800731e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689a      	ldr	r2, [r3, #8]
 8007324:	491e      	ldr	r1, [pc, #120]	; (80073a0 <inc_lock+0x118>)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	011b      	lsls	r3, r3, #4
 800732a:	440b      	add	r3, r1
 800732c:	3304      	adds	r3, #4
 800732e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	695a      	ldr	r2, [r3, #20]
 8007334:	491a      	ldr	r1, [pc, #104]	; (80073a0 <inc_lock+0x118>)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	011b      	lsls	r3, r3, #4
 800733a:	440b      	add	r3, r1
 800733c:	3308      	adds	r3, #8
 800733e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007340:	4a17      	ldr	r2, [pc, #92]	; (80073a0 <inc_lock+0x118>)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	011b      	lsls	r3, r3, #4
 8007346:	4413      	add	r3, r2
 8007348:	330c      	adds	r3, #12
 800734a:	2200      	movs	r2, #0
 800734c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d009      	beq.n	8007368 <inc_lock+0xe0>
 8007354:	4a12      	ldr	r2, [pc, #72]	; (80073a0 <inc_lock+0x118>)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	011b      	lsls	r3, r3, #4
 800735a:	4413      	add	r3, r2
 800735c:	330c      	adds	r3, #12
 800735e:	881b      	ldrh	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d001      	beq.n	8007368 <inc_lock+0xe0>
 8007364:	2300      	movs	r3, #0
 8007366:	e015      	b.n	8007394 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d108      	bne.n	8007380 <inc_lock+0xf8>
 800736e:	4a0c      	ldr	r2, [pc, #48]	; (80073a0 <inc_lock+0x118>)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	011b      	lsls	r3, r3, #4
 8007374:	4413      	add	r3, r2
 8007376:	330c      	adds	r3, #12
 8007378:	881b      	ldrh	r3, [r3, #0]
 800737a:	3301      	adds	r3, #1
 800737c:	b29a      	uxth	r2, r3
 800737e:	e001      	b.n	8007384 <inc_lock+0xfc>
 8007380:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007384:	4906      	ldr	r1, [pc, #24]	; (80073a0 <inc_lock+0x118>)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	440b      	add	r3, r1
 800738c:	330c      	adds	r3, #12
 800738e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	3301      	adds	r3, #1
}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr
 80073a0:	2000051c 	.word	0x2000051c

080073a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	607b      	str	r3, [r7, #4]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d825      	bhi.n	8007404 <dec_lock+0x60>
		n = Files[i].ctr;
 80073b8:	4a17      	ldr	r2, [pc, #92]	; (8007418 <dec_lock+0x74>)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	011b      	lsls	r3, r3, #4
 80073be:	4413      	add	r3, r2
 80073c0:	330c      	adds	r3, #12
 80073c2:	881b      	ldrh	r3, [r3, #0]
 80073c4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80073c6:	89fb      	ldrh	r3, [r7, #14]
 80073c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073cc:	d101      	bne.n	80073d2 <dec_lock+0x2e>
 80073ce:	2300      	movs	r3, #0
 80073d0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80073d2:	89fb      	ldrh	r3, [r7, #14]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d002      	beq.n	80073de <dec_lock+0x3a>
 80073d8:	89fb      	ldrh	r3, [r7, #14]
 80073da:	3b01      	subs	r3, #1
 80073dc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80073de:	4a0e      	ldr	r2, [pc, #56]	; (8007418 <dec_lock+0x74>)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	011b      	lsls	r3, r3, #4
 80073e4:	4413      	add	r3, r2
 80073e6:	330c      	adds	r3, #12
 80073e8:	89fa      	ldrh	r2, [r7, #14]
 80073ea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80073ec:	89fb      	ldrh	r3, [r7, #14]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d105      	bne.n	80073fe <dec_lock+0x5a>
 80073f2:	4a09      	ldr	r2, [pc, #36]	; (8007418 <dec_lock+0x74>)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	011b      	lsls	r3, r3, #4
 80073f8:	4413      	add	r3, r2
 80073fa:	2200      	movs	r2, #0
 80073fc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80073fe:	2300      	movs	r3, #0
 8007400:	737b      	strb	r3, [r7, #13]
 8007402:	e001      	b.n	8007408 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007404:	2302      	movs	r3, #2
 8007406:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007408:	7b7b      	ldrb	r3, [r7, #13]
}
 800740a:	4618      	mov	r0, r3
 800740c:	3714      	adds	r7, #20
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop
 8007418:	2000051c 	.word	0x2000051c

0800741c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007424:	2300      	movs	r3, #0
 8007426:	60fb      	str	r3, [r7, #12]
 8007428:	e010      	b.n	800744c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800742a:	4a0d      	ldr	r2, [pc, #52]	; (8007460 <clear_lock+0x44>)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	011b      	lsls	r3, r3, #4
 8007430:	4413      	add	r3, r2
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	429a      	cmp	r2, r3
 8007438:	d105      	bne.n	8007446 <clear_lock+0x2a>
 800743a:	4a09      	ldr	r2, [pc, #36]	; (8007460 <clear_lock+0x44>)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	011b      	lsls	r3, r3, #4
 8007440:	4413      	add	r3, r2
 8007442:	2200      	movs	r2, #0
 8007444:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	3301      	adds	r3, #1
 800744a:	60fb      	str	r3, [r7, #12]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b01      	cmp	r3, #1
 8007450:	d9eb      	bls.n	800742a <clear_lock+0xe>
	}
}
 8007452:	bf00      	nop
 8007454:	3714      	adds	r7, #20
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	2000051c 	.word	0x2000051c

08007464 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b086      	sub	sp, #24
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800746c:	2300      	movs	r3, #0
 800746e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	78db      	ldrb	r3, [r3, #3]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d034      	beq.n	80074e2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800747c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	7858      	ldrb	r0, [r3, #1]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007488:	2301      	movs	r3, #1
 800748a:	697a      	ldr	r2, [r7, #20]
 800748c:	f7ff fd40 	bl	8006f10 <disk_write>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d002      	beq.n	800749c <sync_window+0x38>
			res = FR_DISK_ERR;
 8007496:	2301      	movs	r3, #1
 8007498:	73fb      	strb	r3, [r7, #15]
 800749a:	e022      	b.n	80074e2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	1ad2      	subs	r2, r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d217      	bcs.n	80074e2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	789b      	ldrb	r3, [r3, #2]
 80074b6:	613b      	str	r3, [r7, #16]
 80074b8:	e010      	b.n	80074dc <sync_window+0x78>
					wsect += fs->fsize;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	4413      	add	r3, r2
 80074c2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	7858      	ldrb	r0, [r3, #1]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80074ce:	2301      	movs	r3, #1
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	f7ff fd1d 	bl	8006f10 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	3b01      	subs	r3, #1
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d8eb      	bhi.n	80074ba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80074e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3718      	adds	r7, #24
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80074f6:	2300      	movs	r3, #0
 80074f8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	429a      	cmp	r2, r3
 8007502:	d01b      	beq.n	800753c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f7ff ffad 	bl	8007464 <sync_window>
 800750a:	4603      	mov	r3, r0
 800750c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800750e:	7bfb      	ldrb	r3, [r7, #15]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d113      	bne.n	800753c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	7858      	ldrb	r0, [r3, #1]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800751e:	2301      	movs	r3, #1
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	f7ff fcd5 	bl	8006ed0 <disk_read>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d004      	beq.n	8007536 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800752c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007530:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007532:	2301      	movs	r3, #1
 8007534:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800753c:	7bfb      	ldrb	r3, [r7, #15]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f7ff ff87 	bl	8007464 <sync_window>
 8007556:	4603      	mov	r3, r0
 8007558:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800755a:	7bfb      	ldrb	r3, [r7, #15]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d158      	bne.n	8007612 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	2b03      	cmp	r3, #3
 8007566:	d148      	bne.n	80075fa <sync_fs+0xb2>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	791b      	ldrb	r3, [r3, #4]
 800756c:	2b01      	cmp	r3, #1
 800756e:	d144      	bne.n	80075fa <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	3330      	adds	r3, #48	; 0x30
 8007574:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007578:	2100      	movs	r1, #0
 800757a:	4618      	mov	r0, r3
 800757c:	f7ff fda9 	bl	80070d2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	3330      	adds	r3, #48	; 0x30
 8007584:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007588:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800758c:	4618      	mov	r0, r3
 800758e:	f7ff fd38 	bl	8007002 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	3330      	adds	r3, #48	; 0x30
 8007596:	4921      	ldr	r1, [pc, #132]	; (800761c <sync_fs+0xd4>)
 8007598:	4618      	mov	r0, r3
 800759a:	f7ff fd4d 	bl	8007038 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	3330      	adds	r3, #48	; 0x30
 80075a2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80075a6:	491e      	ldr	r1, [pc, #120]	; (8007620 <sync_fs+0xd8>)
 80075a8:	4618      	mov	r0, r3
 80075aa:	f7ff fd45 	bl	8007038 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	3330      	adds	r3, #48	; 0x30
 80075b2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	4619      	mov	r1, r3
 80075bc:	4610      	mov	r0, r2
 80075be:	f7ff fd3b 	bl	8007038 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	3330      	adds	r3, #48	; 0x30
 80075c6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	4619      	mov	r1, r3
 80075d0:	4610      	mov	r0, r2
 80075d2:	f7ff fd31 	bl	8007038 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	69db      	ldr	r3, [r3, #28]
 80075da:	1c5a      	adds	r2, r3, #1
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	7858      	ldrb	r0, [r3, #1]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ee:	2301      	movs	r3, #1
 80075f0:	f7ff fc8e 	bl	8006f10 <disk_write>
			fs->fsi_flag = 0;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	785b      	ldrb	r3, [r3, #1]
 80075fe:	2200      	movs	r2, #0
 8007600:	2100      	movs	r1, #0
 8007602:	4618      	mov	r0, r3
 8007604:	f7ff fca4 	bl	8006f50 <disk_ioctl>
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	d001      	beq.n	8007612 <sync_fs+0xca>
 800760e:	2301      	movs	r3, #1
 8007610:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007612:	7bfb      	ldrb	r3, [r7, #15]
}
 8007614:	4618      	mov	r0, r3
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}
 800761c:	41615252 	.word	0x41615252
 8007620:	61417272 	.word	0x61417272

08007624 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	3b02      	subs	r3, #2
 8007632:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	695b      	ldr	r3, [r3, #20]
 8007638:	3b02      	subs	r3, #2
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	429a      	cmp	r2, r3
 800763e:	d301      	bcc.n	8007644 <clust2sect+0x20>
 8007640:	2300      	movs	r3, #0
 8007642:	e008      	b.n	8007656 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	895b      	ldrh	r3, [r3, #10]
 8007648:	461a      	mov	r2, r3
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	fb03 f202 	mul.w	r2, r3, r2
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007654:	4413      	add	r3, r2
}
 8007656:	4618      	mov	r0, r3
 8007658:	370c      	adds	r7, #12
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b086      	sub	sp, #24
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
 800766a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	2b01      	cmp	r3, #1
 8007676:	d904      	bls.n	8007682 <get_fat+0x20>
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	695b      	ldr	r3, [r3, #20]
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	429a      	cmp	r2, r3
 8007680:	d302      	bcc.n	8007688 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007682:	2301      	movs	r3, #1
 8007684:	617b      	str	r3, [r7, #20]
 8007686:	e08c      	b.n	80077a2 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007688:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800768c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	2b02      	cmp	r3, #2
 8007694:	d045      	beq.n	8007722 <get_fat+0xc0>
 8007696:	2b03      	cmp	r3, #3
 8007698:	d05d      	beq.n	8007756 <get_fat+0xf4>
 800769a:	2b01      	cmp	r3, #1
 800769c:	d177      	bne.n	800778e <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	60fb      	str	r3, [r7, #12]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	085b      	lsrs	r3, r3, #1
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	4413      	add	r3, r2
 80076aa:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	6a1a      	ldr	r2, [r3, #32]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	0a5b      	lsrs	r3, r3, #9
 80076b4:	4413      	add	r3, r2
 80076b6:	4619      	mov	r1, r3
 80076b8:	6938      	ldr	r0, [r7, #16]
 80076ba:	f7ff ff17 	bl	80074ec <move_window>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d167      	bne.n	8007794 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	1c5a      	adds	r2, r3, #1
 80076c8:	60fa      	str	r2, [r7, #12]
 80076ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ce:	693a      	ldr	r2, [r7, #16]
 80076d0:	4413      	add	r3, r2
 80076d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076d6:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	6a1a      	ldr	r2, [r3, #32]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	0a5b      	lsrs	r3, r3, #9
 80076e0:	4413      	add	r3, r2
 80076e2:	4619      	mov	r1, r3
 80076e4:	6938      	ldr	r0, [r7, #16]
 80076e6:	f7ff ff01 	bl	80074ec <move_window>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d153      	bne.n	8007798 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4413      	add	r3, r2
 80076fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076fe:	021b      	lsls	r3, r3, #8
 8007700:	461a      	mov	r2, r3
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	4313      	orrs	r3, r2
 8007706:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	2b00      	cmp	r3, #0
 8007710:	d002      	beq.n	8007718 <get_fat+0xb6>
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	091b      	lsrs	r3, r3, #4
 8007716:	e002      	b.n	800771e <get_fat+0xbc>
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800771e:	617b      	str	r3, [r7, #20]
			break;
 8007720:	e03f      	b.n	80077a2 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	6a1a      	ldr	r2, [r3, #32]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	0a1b      	lsrs	r3, r3, #8
 800772a:	4413      	add	r3, r2
 800772c:	4619      	mov	r1, r3
 800772e:	6938      	ldr	r0, [r7, #16]
 8007730:	f7ff fedc 	bl	80074ec <move_window>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d130      	bne.n	800779c <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	005b      	lsls	r3, r3, #1
 8007744:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007748:	4413      	add	r3, r2
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff fc1e 	bl	8006f8c <ld_word>
 8007750:	4603      	mov	r3, r0
 8007752:	617b      	str	r3, [r7, #20]
			break;
 8007754:	e025      	b.n	80077a2 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	6a1a      	ldr	r2, [r3, #32]
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	09db      	lsrs	r3, r3, #7
 800775e:	4413      	add	r3, r2
 8007760:	4619      	mov	r1, r3
 8007762:	6938      	ldr	r0, [r7, #16]
 8007764:	f7ff fec2 	bl	80074ec <move_window>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d118      	bne.n	80077a0 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800777c:	4413      	add	r3, r2
 800777e:	4618      	mov	r0, r3
 8007780:	f7ff fc1c 	bl	8006fbc <ld_dword>
 8007784:	4603      	mov	r3, r0
 8007786:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800778a:	617b      	str	r3, [r7, #20]
			break;
 800778c:	e009      	b.n	80077a2 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800778e:	2301      	movs	r3, #1
 8007790:	617b      	str	r3, [r7, #20]
 8007792:	e006      	b.n	80077a2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007794:	bf00      	nop
 8007796:	e004      	b.n	80077a2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007798:	bf00      	nop
 800779a:	e002      	b.n	80077a2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800779c:	bf00      	nop
 800779e:	e000      	b.n	80077a2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80077a0:	bf00      	nop
		}
	}

	return val;
 80077a2:	697b      	ldr	r3, [r7, #20]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3718      	adds	r7, #24
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80077ac:	b590      	push	{r4, r7, lr}
 80077ae:	b089      	sub	sp, #36	; 0x24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80077b8:	2302      	movs	r3, #2
 80077ba:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	f240 80d6 	bls.w	8007970 <put_fat+0x1c4>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	68ba      	ldr	r2, [r7, #8]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	f080 80d0 	bcs.w	8007970 <put_fat+0x1c4>
		switch (fs->fs_type) {
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d073      	beq.n	80078c0 <put_fat+0x114>
 80077d8:	2b03      	cmp	r3, #3
 80077da:	f000 8091 	beq.w	8007900 <put_fat+0x154>
 80077de:	2b01      	cmp	r3, #1
 80077e0:	f040 80c6 	bne.w	8007970 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	61bb      	str	r3, [r7, #24]
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	085b      	lsrs	r3, r3, #1
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	4413      	add	r3, r2
 80077f0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6a1a      	ldr	r2, [r3, #32]
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	0a5b      	lsrs	r3, r3, #9
 80077fa:	4413      	add	r3, r2
 80077fc:	4619      	mov	r1, r3
 80077fe:	68f8      	ldr	r0, [r7, #12]
 8007800:	f7ff fe74 	bl	80074ec <move_window>
 8007804:	4603      	mov	r3, r0
 8007806:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007808:	7ffb      	ldrb	r3, [r7, #31]
 800780a:	2b00      	cmp	r3, #0
 800780c:	f040 80a9 	bne.w	8007962 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	1c59      	adds	r1, r3, #1
 800781a:	61b9      	str	r1, [r7, #24]
 800781c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007820:	4413      	add	r3, r2
 8007822:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00d      	beq.n	800784a <put_fat+0x9e>
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	b25b      	sxtb	r3, r3
 8007834:	f003 030f 	and.w	r3, r3, #15
 8007838:	b25a      	sxtb	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	b2db      	uxtb	r3, r3
 800783e:	011b      	lsls	r3, r3, #4
 8007840:	b25b      	sxtb	r3, r3
 8007842:	4313      	orrs	r3, r2
 8007844:	b25b      	sxtb	r3, r3
 8007846:	b2db      	uxtb	r3, r3
 8007848:	e001      	b.n	800784e <put_fat+0xa2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	b2db      	uxtb	r3, r3
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2201      	movs	r2, #1
 8007856:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6a1a      	ldr	r2, [r3, #32]
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	0a5b      	lsrs	r3, r3, #9
 8007860:	4413      	add	r3, r2
 8007862:	4619      	mov	r1, r3
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f7ff fe41 	bl	80074ec <move_window>
 800786a:	4603      	mov	r3, r0
 800786c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800786e:	7ffb      	ldrb	r3, [r7, #31]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d178      	bne.n	8007966 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007880:	4413      	add	r3, r2
 8007882:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	2b00      	cmp	r3, #0
 800788c:	d003      	beq.n	8007896 <put_fat+0xea>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	091b      	lsrs	r3, r3, #4
 8007892:	b2db      	uxtb	r3, r3
 8007894:	e00e      	b.n	80078b4 <put_fat+0x108>
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	b25b      	sxtb	r3, r3
 800789c:	f023 030f 	bic.w	r3, r3, #15
 80078a0:	b25a      	sxtb	r2, r3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	0a1b      	lsrs	r3, r3, #8
 80078a6:	b25b      	sxtb	r3, r3
 80078a8:	f003 030f 	and.w	r3, r3, #15
 80078ac:	b25b      	sxtb	r3, r3
 80078ae:	4313      	orrs	r3, r2
 80078b0:	b25b      	sxtb	r3, r3
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2201      	movs	r2, #1
 80078bc:	70da      	strb	r2, [r3, #3]
			break;
 80078be:	e057      	b.n	8007970 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6a1a      	ldr	r2, [r3, #32]
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	0a1b      	lsrs	r3, r3, #8
 80078c8:	4413      	add	r3, r2
 80078ca:	4619      	mov	r1, r3
 80078cc:	68f8      	ldr	r0, [r7, #12]
 80078ce:	f7ff fe0d 	bl	80074ec <move_window>
 80078d2:	4603      	mov	r3, r0
 80078d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80078d6:	7ffb      	ldrb	r3, [r7, #31]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d146      	bne.n	800796a <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	005b      	lsls	r3, r3, #1
 80078e6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80078ea:	4413      	add	r3, r2
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	b292      	uxth	r2, r2
 80078f0:	4611      	mov	r1, r2
 80078f2:	4618      	mov	r0, r3
 80078f4:	f7ff fb85 	bl	8007002 <st_word>
			fs->wflag = 1;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2201      	movs	r2, #1
 80078fc:	70da      	strb	r2, [r3, #3]
			break;
 80078fe:	e037      	b.n	8007970 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a1a      	ldr	r2, [r3, #32]
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	09db      	lsrs	r3, r3, #7
 8007908:	4413      	add	r3, r2
 800790a:	4619      	mov	r1, r3
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f7ff fded 	bl	80074ec <move_window>
 8007912:	4603      	mov	r3, r0
 8007914:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007916:	7ffb      	ldrb	r3, [r7, #31]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d128      	bne.n	800796e <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007930:	4413      	add	r3, r2
 8007932:	4618      	mov	r0, r3
 8007934:	f7ff fb42 	bl	8006fbc <ld_dword>
 8007938:	4603      	mov	r3, r0
 800793a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800793e:	4323      	orrs	r3, r4
 8007940:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007950:	4413      	add	r3, r2
 8007952:	6879      	ldr	r1, [r7, #4]
 8007954:	4618      	mov	r0, r3
 8007956:	f7ff fb6f 	bl	8007038 <st_dword>
			fs->wflag = 1;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2201      	movs	r2, #1
 800795e:	70da      	strb	r2, [r3, #3]
			break;
 8007960:	e006      	b.n	8007970 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8007962:	bf00      	nop
 8007964:	e004      	b.n	8007970 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8007966:	bf00      	nop
 8007968:	e002      	b.n	8007970 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800796a:	bf00      	nop
 800796c:	e000      	b.n	8007970 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800796e:	bf00      	nop
		}
	}
	return res;
 8007970:	7ffb      	ldrb	r3, [r7, #31]
}
 8007972:	4618      	mov	r0, r3
 8007974:	3724      	adds	r7, #36	; 0x24
 8007976:	46bd      	mov	sp, r7
 8007978:	bd90      	pop	{r4, r7, pc}

0800797a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800797a:	b580      	push	{r7, lr}
 800797c:	b088      	sub	sp, #32
 800797e:	af00      	add	r7, sp, #0
 8007980:	60f8      	str	r0, [r7, #12]
 8007982:	60b9      	str	r1, [r7, #8]
 8007984:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d904      	bls.n	80079a0 <remove_chain+0x26>
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	429a      	cmp	r2, r3
 800799e:	d301      	bcc.n	80079a4 <remove_chain+0x2a>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e04b      	b.n	8007a3c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00c      	beq.n	80079c4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80079aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079ae:	6879      	ldr	r1, [r7, #4]
 80079b0:	69b8      	ldr	r0, [r7, #24]
 80079b2:	f7ff fefb 	bl	80077ac <put_fat>
 80079b6:	4603      	mov	r3, r0
 80079b8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80079ba:	7ffb      	ldrb	r3, [r7, #31]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <remove_chain+0x4a>
 80079c0:	7ffb      	ldrb	r3, [r7, #31]
 80079c2:	e03b      	b.n	8007a3c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80079c4:	68b9      	ldr	r1, [r7, #8]
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f7ff fe4b 	bl	8007662 <get_fat>
 80079cc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d031      	beq.n	8007a38 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d101      	bne.n	80079de <remove_chain+0x64>
 80079da:	2302      	movs	r3, #2
 80079dc:	e02e      	b.n	8007a3c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079e4:	d101      	bne.n	80079ea <remove_chain+0x70>
 80079e6:	2301      	movs	r3, #1
 80079e8:	e028      	b.n	8007a3c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80079ea:	2200      	movs	r2, #0
 80079ec:	68b9      	ldr	r1, [r7, #8]
 80079ee:	69b8      	ldr	r0, [r7, #24]
 80079f0:	f7ff fedc 	bl	80077ac <put_fat>
 80079f4:	4603      	mov	r3, r0
 80079f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80079f8:	7ffb      	ldrb	r3, [r7, #31]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d001      	beq.n	8007a02 <remove_chain+0x88>
 80079fe:	7ffb      	ldrb	r3, [r7, #31]
 8007a00:	e01c      	b.n	8007a3c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	691a      	ldr	r2, [r3, #16]
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	3b02      	subs	r3, #2
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d20b      	bcs.n	8007a28 <remove_chain+0xae>
			fs->free_clst++;
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	1c5a      	adds	r2, r3, #1
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	791b      	ldrb	r3, [r3, #4]
 8007a1e:	f043 0301 	orr.w	r3, r3, #1
 8007a22:	b2da      	uxtb	r2, r3
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	695b      	ldr	r3, [r3, #20]
 8007a30:	68ba      	ldr	r2, [r7, #8]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d3c6      	bcc.n	80079c4 <remove_chain+0x4a>
 8007a36:	e000      	b.n	8007a3a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007a38:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3720      	adds	r7, #32
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b088      	sub	sp, #32
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10d      	bne.n	8007a76 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d004      	beq.n	8007a70 <create_chain+0x2c>
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d31b      	bcc.n	8007aa8 <create_chain+0x64>
 8007a70:	2301      	movs	r3, #1
 8007a72:	61bb      	str	r3, [r7, #24]
 8007a74:	e018      	b.n	8007aa8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007a76:	6839      	ldr	r1, [r7, #0]
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7ff fdf2 	bl	8007662 <get_fat>
 8007a7e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d801      	bhi.n	8007a8a <create_chain+0x46>
 8007a86:	2301      	movs	r3, #1
 8007a88:	e070      	b.n	8007b6c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a90:	d101      	bne.n	8007a96 <create_chain+0x52>
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	e06a      	b.n	8007b6c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d201      	bcs.n	8007aa4 <create_chain+0x60>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	e063      	b.n	8007b6c <create_chain+0x128>
		scl = clst;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	695b      	ldr	r3, [r3, #20]
 8007ab6:	69fa      	ldr	r2, [r7, #28]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d307      	bcc.n	8007acc <create_chain+0x88>
				ncl = 2;
 8007abc:	2302      	movs	r3, #2
 8007abe:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007ac0:	69fa      	ldr	r2, [r7, #28]
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d901      	bls.n	8007acc <create_chain+0x88>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	e04f      	b.n	8007b6c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007acc:	69f9      	ldr	r1, [r7, #28]
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7ff fdc7 	bl	8007662 <get_fat>
 8007ad4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00e      	beq.n	8007afa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d003      	beq.n	8007aea <create_chain+0xa6>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ae8:	d101      	bne.n	8007aee <create_chain+0xaa>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	e03e      	b.n	8007b6c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d1da      	bne.n	8007aac <create_chain+0x68>
 8007af6:	2300      	movs	r3, #0
 8007af8:	e038      	b.n	8007b6c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007afa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007afc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b00:	69f9      	ldr	r1, [r7, #28]
 8007b02:	6938      	ldr	r0, [r7, #16]
 8007b04:	f7ff fe52 	bl	80077ac <put_fat>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007b0c:	7dfb      	ldrb	r3, [r7, #23]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d109      	bne.n	8007b26 <create_chain+0xe2>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d006      	beq.n	8007b26 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007b18:	69fa      	ldr	r2, [r7, #28]
 8007b1a:	6839      	ldr	r1, [r7, #0]
 8007b1c:	6938      	ldr	r0, [r7, #16]
 8007b1e:	f7ff fe45 	bl	80077ac <put_fat>
 8007b22:	4603      	mov	r3, r0
 8007b24:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007b26:	7dfb      	ldrb	r3, [r7, #23]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d116      	bne.n	8007b5a <create_chain+0x116>
		fs->last_clst = ncl;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	69fa      	ldr	r2, [r7, #28]
 8007b30:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	691a      	ldr	r2, [r3, #16]
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	695b      	ldr	r3, [r3, #20]
 8007b3a:	3b02      	subs	r3, #2
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d804      	bhi.n	8007b4a <create_chain+0x106>
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	1e5a      	subs	r2, r3, #1
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	791b      	ldrb	r3, [r3, #4]
 8007b4e:	f043 0301 	orr.w	r3, r3, #1
 8007b52:	b2da      	uxtb	r2, r3
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	711a      	strb	r2, [r3, #4]
 8007b58:	e007      	b.n	8007b6a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d102      	bne.n	8007b66 <create_chain+0x122>
 8007b60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b64:	e000      	b.n	8007b68 <create_chain+0x124>
 8007b66:	2301      	movs	r3, #1
 8007b68:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007b6a:	69fb      	ldr	r3, [r7, #28]
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3720      	adds	r7, #32
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b88:	3304      	adds	r3, #4
 8007b8a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	0a5b      	lsrs	r3, r3, #9
 8007b90:	68fa      	ldr	r2, [r7, #12]
 8007b92:	8952      	ldrh	r2, [r2, #10]
 8007b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b98:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	1d1a      	adds	r2, r3, #4
 8007b9e:	613a      	str	r2, [r7, #16]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <clmt_clust+0x3a>
 8007baa:	2300      	movs	r3, #0
 8007bac:	e010      	b.n	8007bd0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d307      	bcc.n	8007bc6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	617b      	str	r3, [r7, #20]
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	3304      	adds	r3, #4
 8007bc2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007bc4:	e7e9      	b.n	8007b9a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007bc6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	4413      	add	r3, r2
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	371c      	adds	r7, #28
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007bf2:	d204      	bcs.n	8007bfe <dir_sdi+0x22>
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	f003 031f 	and.w	r3, r3, #31
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007bfe:	2302      	movs	r3, #2
 8007c00:	e063      	b.n	8007cca <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d106      	bne.n	8007c22 <dir_sdi+0x46>
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d902      	bls.n	8007c22 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c20:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10c      	bne.n	8007c42 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	095b      	lsrs	r3, r3, #5
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	8912      	ldrh	r2, [r2, #8]
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d301      	bcc.n	8007c38 <dir_sdi+0x5c>
 8007c34:	2302      	movs	r3, #2
 8007c36:	e048      	b.n	8007cca <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	61da      	str	r2, [r3, #28]
 8007c40:	e029      	b.n	8007c96 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	895b      	ldrh	r3, [r3, #10]
 8007c46:	025b      	lsls	r3, r3, #9
 8007c48:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007c4a:	e019      	b.n	8007c80 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6979      	ldr	r1, [r7, #20]
 8007c50:	4618      	mov	r0, r3
 8007c52:	f7ff fd06 	bl	8007662 <get_fat>
 8007c56:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c5e:	d101      	bne.n	8007c64 <dir_sdi+0x88>
 8007c60:	2301      	movs	r3, #1
 8007c62:	e032      	b.n	8007cca <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d904      	bls.n	8007c74 <dir_sdi+0x98>
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	695b      	ldr	r3, [r3, #20]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d301      	bcc.n	8007c78 <dir_sdi+0x9c>
 8007c74:	2302      	movs	r3, #2
 8007c76:	e028      	b.n	8007cca <dir_sdi+0xee>
			ofs -= csz;
 8007c78:	683a      	ldr	r2, [r7, #0]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d2e1      	bcs.n	8007c4c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007c88:	6979      	ldr	r1, [r7, #20]
 8007c8a:	6938      	ldr	r0, [r7, #16]
 8007c8c:	f7ff fcca 	bl	8007624 <clust2sect>
 8007c90:	4602      	mov	r2, r0
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <dir_sdi+0xcc>
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	e010      	b.n	8007cca <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	69da      	ldr	r2, [r3, #28]
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	0a5b      	lsrs	r3, r3, #9
 8007cb0:	441a      	add	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cc2:	441a      	add	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3718      	adds	r7, #24
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b086      	sub	sp, #24
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
 8007cda:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	3320      	adds	r3, #32
 8007ce8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	69db      	ldr	r3, [r3, #28]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d003      	beq.n	8007cfa <dir_next+0x28>
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007cf8:	d301      	bcc.n	8007cfe <dir_next+0x2c>
 8007cfa:	2304      	movs	r3, #4
 8007cfc:	e0aa      	b.n	8007e54 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	f040 8098 	bne.w	8007e3a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	1c5a      	adds	r2, r3, #1
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d10b      	bne.n	8007d34 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	095b      	lsrs	r3, r3, #5
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	8912      	ldrh	r2, [r2, #8]
 8007d24:	4293      	cmp	r3, r2
 8007d26:	f0c0 8088 	bcc.w	8007e3a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	61da      	str	r2, [r3, #28]
 8007d30:	2304      	movs	r3, #4
 8007d32:	e08f      	b.n	8007e54 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	0a5b      	lsrs	r3, r3, #9
 8007d38:	68fa      	ldr	r2, [r7, #12]
 8007d3a:	8952      	ldrh	r2, [r2, #10]
 8007d3c:	3a01      	subs	r2, #1
 8007d3e:	4013      	ands	r3, r2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d17a      	bne.n	8007e3a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	699b      	ldr	r3, [r3, #24]
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	f7ff fc88 	bl	8007662 <get_fat>
 8007d52:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d801      	bhi.n	8007d5e <dir_next+0x8c>
 8007d5a:	2302      	movs	r3, #2
 8007d5c:	e07a      	b.n	8007e54 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d64:	d101      	bne.n	8007d6a <dir_next+0x98>
 8007d66:	2301      	movs	r3, #1
 8007d68:	e074      	b.n	8007e54 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d358      	bcc.n	8007e26 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d104      	bne.n	8007d84 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	61da      	str	r2, [r3, #28]
 8007d80:	2304      	movs	r3, #4
 8007d82:	e067      	b.n	8007e54 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	699b      	ldr	r3, [r3, #24]
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	4610      	mov	r0, r2
 8007d8e:	f7ff fe59 	bl	8007a44 <create_chain>
 8007d92:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d101      	bne.n	8007d9e <dir_next+0xcc>
 8007d9a:	2307      	movs	r3, #7
 8007d9c:	e05a      	b.n	8007e54 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d101      	bne.n	8007da8 <dir_next+0xd6>
 8007da4:	2302      	movs	r3, #2
 8007da6:	e055      	b.n	8007e54 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dae:	d101      	bne.n	8007db4 <dir_next+0xe2>
 8007db0:	2301      	movs	r3, #1
 8007db2:	e04f      	b.n	8007e54 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f7ff fb55 	bl	8007464 <sync_window>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d001      	beq.n	8007dc4 <dir_next+0xf2>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e047      	b.n	8007e54 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	3330      	adds	r3, #48	; 0x30
 8007dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dcc:	2100      	movs	r1, #0
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7ff f97f 	bl	80070d2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	613b      	str	r3, [r7, #16]
 8007dd8:	6979      	ldr	r1, [r7, #20]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f7ff fc22 	bl	8007624 <clust2sect>
 8007de0:	4602      	mov	r2, r0
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	62da      	str	r2, [r3, #44]	; 0x2c
 8007de6:	e012      	b.n	8007e0e <dir_next+0x13c>
						fs->wflag = 1;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2201      	movs	r2, #1
 8007dec:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f7ff fb38 	bl	8007464 <sync_window>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <dir_next+0x12c>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e02a      	b.n	8007e54 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	3301      	adds	r3, #1
 8007e02:	613b      	str	r3, [r7, #16]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e08:	1c5a      	adds	r2, r3, #1
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	895b      	ldrh	r3, [r3, #10]
 8007e12:	461a      	mov	r2, r3
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d3e6      	bcc.n	8007de8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	1ad2      	subs	r2, r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007e2c:	6979      	ldr	r1, [r7, #20]
 8007e2e:	68f8      	ldr	r0, [r7, #12]
 8007e30:	f7ff fbf8 	bl	8007624 <clust2sect>
 8007e34:	4602      	mov	r2, r0
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	68ba      	ldr	r2, [r7, #8]
 8007e3e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e4c:	441a      	add	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3718      	adds	r7, #24
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b086      	sub	sp, #24
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7ff feb4 	bl	8007bdc <dir_sdi>
 8007e74:	4603      	mov	r3, r0
 8007e76:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e78:	7dfb      	ldrb	r3, [r7, #23]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d12b      	bne.n	8007ed6 <dir_alloc+0x7a>
		n = 0;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	69db      	ldr	r3, [r3, #28]
 8007e86:	4619      	mov	r1, r3
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f7ff fb2f 	bl	80074ec <move_window>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007e92:	7dfb      	ldrb	r3, [r7, #23]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d11d      	bne.n	8007ed4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a1b      	ldr	r3, [r3, #32]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2be5      	cmp	r3, #229	; 0xe5
 8007ea0:	d004      	beq.n	8007eac <dir_alloc+0x50>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a1b      	ldr	r3, [r3, #32]
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d107      	bne.n	8007ebc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	613b      	str	r3, [r7, #16]
 8007eb2:	693a      	ldr	r2, [r7, #16]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d102      	bne.n	8007ec0 <dir_alloc+0x64>
 8007eba:	e00c      	b.n	8007ed6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007ec0:	2101      	movs	r1, #1
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f7ff ff05 	bl	8007cd2 <dir_next>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007ecc:	7dfb      	ldrb	r3, [r7, #23]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d0d7      	beq.n	8007e82 <dir_alloc+0x26>
 8007ed2:	e000      	b.n	8007ed6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007ed4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007ed6:	7dfb      	ldrb	r3, [r7, #23]
 8007ed8:	2b04      	cmp	r3, #4
 8007eda:	d101      	bne.n	8007ee0 <dir_alloc+0x84>
 8007edc:	2307      	movs	r3, #7
 8007ede:	75fb      	strb	r3, [r7, #23]
	return res;
 8007ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3718      	adds	r7, #24
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}

08007eea <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007eea:	b580      	push	{r7, lr}
 8007eec:	b084      	sub	sp, #16
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]
 8007ef2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	331a      	adds	r3, #26
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7ff f847 	bl	8006f8c <ld_word>
 8007efe:	4603      	mov	r3, r0
 8007f00:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	2b03      	cmp	r3, #3
 8007f08:	d109      	bne.n	8007f1e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	3314      	adds	r3, #20
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7ff f83c 	bl	8006f8c <ld_word>
 8007f14:	4603      	mov	r3, r0
 8007f16:	041b      	lsls	r3, r3, #16
 8007f18:	68fa      	ldr	r2, [r7, #12]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3710      	adds	r7, #16
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	60f8      	str	r0, [r7, #12]
 8007f30:	60b9      	str	r1, [r7, #8]
 8007f32:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	331a      	adds	r3, #26
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	b292      	uxth	r2, r2
 8007f3c:	4611      	mov	r1, r2
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7ff f85f 	bl	8007002 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	2b03      	cmp	r3, #3
 8007f4a:	d109      	bne.n	8007f60 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	f103 0214 	add.w	r2, r3, #20
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	0c1b      	lsrs	r3, r3, #16
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	4619      	mov	r1, r3
 8007f5a:	4610      	mov	r0, r2
 8007f5c:	f7ff f851 	bl	8007002 <st_word>
	}
}
 8007f60:	bf00      	nop
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007f76:	2100      	movs	r1, #0
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7ff fe2f 	bl	8007bdc <dir_sdi>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007f82:	7dfb      	ldrb	r3, [r7, #23]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d001      	beq.n	8007f8c <dir_find+0x24>
 8007f88:	7dfb      	ldrb	r3, [r7, #23]
 8007f8a:	e03e      	b.n	800800a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	69db      	ldr	r3, [r3, #28]
 8007f90:	4619      	mov	r1, r3
 8007f92:	6938      	ldr	r0, [r7, #16]
 8007f94:	f7ff faaa 	bl	80074ec <move_window>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007f9c:	7dfb      	ldrb	r3, [r7, #23]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d12f      	bne.n	8008002 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a1b      	ldr	r3, [r3, #32]
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007faa:	7bfb      	ldrb	r3, [r7, #15]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d102      	bne.n	8007fb6 <dir_find+0x4e>
 8007fb0:	2304      	movs	r3, #4
 8007fb2:	75fb      	strb	r3, [r7, #23]
 8007fb4:	e028      	b.n	8008008 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	330b      	adds	r3, #11
 8007fbc:	781b      	ldrb	r3, [r3, #0]
 8007fbe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6a1b      	ldr	r3, [r3, #32]
 8007fcc:	330b      	adds	r3, #11
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	f003 0308 	and.w	r3, r3, #8
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10a      	bne.n	8007fee <dir_find+0x86>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a18      	ldr	r0, [r3, #32]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	3324      	adds	r3, #36	; 0x24
 8007fe0:	220b      	movs	r2, #11
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	f7ff f88f 	bl	8007106 <mem_cmp>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00b      	beq.n	8008006 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007fee:	2100      	movs	r1, #0
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f7ff fe6e 	bl	8007cd2 <dir_next>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007ffa:	7dfb      	ldrb	r3, [r7, #23]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d0c5      	beq.n	8007f8c <dir_find+0x24>
 8008000:	e002      	b.n	8008008 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008002:	bf00      	nop
 8008004:	e000      	b.n	8008008 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008006:	bf00      	nop

	return res;
 8008008:	7dfb      	ldrb	r3, [r7, #23]
}
 800800a:	4618      	mov	r0, r3
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b084      	sub	sp, #16
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008020:	2101      	movs	r1, #1
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f7ff ff1a 	bl	8007e5c <dir_alloc>
 8008028:	4603      	mov	r3, r0
 800802a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800802c:	7bfb      	ldrb	r3, [r7, #15]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d11c      	bne.n	800806c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	69db      	ldr	r3, [r3, #28]
 8008036:	4619      	mov	r1, r3
 8008038:	68b8      	ldr	r0, [r7, #8]
 800803a:	f7ff fa57 	bl	80074ec <move_window>
 800803e:	4603      	mov	r3, r0
 8008040:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008042:	7bfb      	ldrb	r3, [r7, #15]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d111      	bne.n	800806c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a1b      	ldr	r3, [r3, #32]
 800804c:	2220      	movs	r2, #32
 800804e:	2100      	movs	r1, #0
 8008050:	4618      	mov	r0, r3
 8008052:	f7ff f83e 	bl	80070d2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a18      	ldr	r0, [r3, #32]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	3324      	adds	r3, #36	; 0x24
 800805e:	220b      	movs	r2, #11
 8008060:	4619      	mov	r1, r3
 8008062:	f7ff f815 	bl	8007090 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2201      	movs	r2, #1
 800806a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800806c:	7bfb      	ldrb	r3, [r7, #15]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b088      	sub	sp, #32
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	60fb      	str	r3, [r7, #12]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	3324      	adds	r3, #36	; 0x24
 800808c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800808e:	220b      	movs	r2, #11
 8008090:	2120      	movs	r1, #32
 8008092:	68b8      	ldr	r0, [r7, #8]
 8008094:	f7ff f81d 	bl	80070d2 <mem_set>
	si = i = 0; ni = 8;
 8008098:	2300      	movs	r3, #0
 800809a:	613b      	str	r3, [r7, #16]
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	617b      	str	r3, [r7, #20]
 80080a0:	2308      	movs	r3, #8
 80080a2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	1c5a      	adds	r2, r3, #1
 80080a8:	617a      	str	r2, [r7, #20]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	4413      	add	r3, r2
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80080b2:	7ffb      	ldrb	r3, [r7, #31]
 80080b4:	2b20      	cmp	r3, #32
 80080b6:	d94e      	bls.n	8008156 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80080b8:	7ffb      	ldrb	r3, [r7, #31]
 80080ba:	2b2f      	cmp	r3, #47	; 0x2f
 80080bc:	d006      	beq.n	80080cc <create_name+0x54>
 80080be:	7ffb      	ldrb	r3, [r7, #31]
 80080c0:	2b5c      	cmp	r3, #92	; 0x5c
 80080c2:	d110      	bne.n	80080e6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80080c4:	e002      	b.n	80080cc <create_name+0x54>
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	3301      	adds	r3, #1
 80080ca:	617b      	str	r3, [r7, #20]
 80080cc:	68fa      	ldr	r2, [r7, #12]
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	4413      	add	r3, r2
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b2f      	cmp	r3, #47	; 0x2f
 80080d6:	d0f6      	beq.n	80080c6 <create_name+0x4e>
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	4413      	add	r3, r2
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	2b5c      	cmp	r3, #92	; 0x5c
 80080e2:	d0f0      	beq.n	80080c6 <create_name+0x4e>
			break;
 80080e4:	e038      	b.n	8008158 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80080e6:	7ffb      	ldrb	r3, [r7, #31]
 80080e8:	2b2e      	cmp	r3, #46	; 0x2e
 80080ea:	d003      	beq.n	80080f4 <create_name+0x7c>
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d30c      	bcc.n	800810e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	2b0b      	cmp	r3, #11
 80080f8:	d002      	beq.n	8008100 <create_name+0x88>
 80080fa:	7ffb      	ldrb	r3, [r7, #31]
 80080fc:	2b2e      	cmp	r3, #46	; 0x2e
 80080fe:	d001      	beq.n	8008104 <create_name+0x8c>
 8008100:	2306      	movs	r3, #6
 8008102:	e044      	b.n	800818e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008104:	2308      	movs	r3, #8
 8008106:	613b      	str	r3, [r7, #16]
 8008108:	230b      	movs	r3, #11
 800810a:	61bb      	str	r3, [r7, #24]
			continue;
 800810c:	e022      	b.n	8008154 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800810e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008112:	2b00      	cmp	r3, #0
 8008114:	da04      	bge.n	8008120 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008116:	7ffb      	ldrb	r3, [r7, #31]
 8008118:	3b80      	subs	r3, #128	; 0x80
 800811a:	4a1f      	ldr	r2, [pc, #124]	; (8008198 <create_name+0x120>)
 800811c:	5cd3      	ldrb	r3, [r2, r3]
 800811e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008120:	7ffb      	ldrb	r3, [r7, #31]
 8008122:	4619      	mov	r1, r3
 8008124:	481d      	ldr	r0, [pc, #116]	; (800819c <create_name+0x124>)
 8008126:	f7ff f815 	bl	8007154 <chk_chr>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d001      	beq.n	8008134 <create_name+0xbc>
 8008130:	2306      	movs	r3, #6
 8008132:	e02c      	b.n	800818e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008134:	7ffb      	ldrb	r3, [r7, #31]
 8008136:	2b60      	cmp	r3, #96	; 0x60
 8008138:	d905      	bls.n	8008146 <create_name+0xce>
 800813a:	7ffb      	ldrb	r3, [r7, #31]
 800813c:	2b7a      	cmp	r3, #122	; 0x7a
 800813e:	d802      	bhi.n	8008146 <create_name+0xce>
 8008140:	7ffb      	ldrb	r3, [r7, #31]
 8008142:	3b20      	subs	r3, #32
 8008144:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	1c5a      	adds	r2, r3, #1
 800814a:	613a      	str	r2, [r7, #16]
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	4413      	add	r3, r2
 8008150:	7ffa      	ldrb	r2, [r7, #31]
 8008152:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008154:	e7a6      	b.n	80080a4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008156:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008158:	68fa      	ldr	r2, [r7, #12]
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	441a      	add	r2, r3
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <create_name+0xf4>
 8008168:	2306      	movs	r3, #6
 800816a:	e010      	b.n	800818e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	2be5      	cmp	r3, #229	; 0xe5
 8008172:	d102      	bne.n	800817a <create_name+0x102>
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	2205      	movs	r2, #5
 8008178:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800817a:	7ffb      	ldrb	r3, [r7, #31]
 800817c:	2b20      	cmp	r3, #32
 800817e:	d801      	bhi.n	8008184 <create_name+0x10c>
 8008180:	2204      	movs	r2, #4
 8008182:	e000      	b.n	8008186 <create_name+0x10e>
 8008184:	2200      	movs	r2, #0
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	330b      	adds	r3, #11
 800818a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800818c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800818e:	4618      	mov	r0, r3
 8008190:	3720      	adds	r7, #32
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	08009aec 	.word	0x08009aec
 800819c:	08009a70 	.word	0x08009a70

080081a0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b086      	sub	sp, #24
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80081b4:	e002      	b.n	80081bc <follow_path+0x1c>
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	3301      	adds	r3, #1
 80081ba:	603b      	str	r3, [r7, #0]
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	2b2f      	cmp	r3, #47	; 0x2f
 80081c2:	d0f8      	beq.n	80081b6 <follow_path+0x16>
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	2b5c      	cmp	r3, #92	; 0x5c
 80081ca:	d0f4      	beq.n	80081b6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2200      	movs	r2, #0
 80081d0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	2b1f      	cmp	r3, #31
 80081d8:	d80a      	bhi.n	80081f0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2280      	movs	r2, #128	; 0x80
 80081de:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80081e2:	2100      	movs	r1, #0
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f7ff fcf9 	bl	8007bdc <dir_sdi>
 80081ea:	4603      	mov	r3, r0
 80081ec:	75fb      	strb	r3, [r7, #23]
 80081ee:	e043      	b.n	8008278 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80081f0:	463b      	mov	r3, r7
 80081f2:	4619      	mov	r1, r3
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7ff ff3f 	bl	8008078 <create_name>
 80081fa:	4603      	mov	r3, r0
 80081fc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80081fe:	7dfb      	ldrb	r3, [r7, #23]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d134      	bne.n	800826e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f7ff feaf 	bl	8007f68 <dir_find>
 800820a:	4603      	mov	r3, r0
 800820c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008214:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008216:	7dfb      	ldrb	r3, [r7, #23]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00a      	beq.n	8008232 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800821c:	7dfb      	ldrb	r3, [r7, #23]
 800821e:	2b04      	cmp	r3, #4
 8008220:	d127      	bne.n	8008272 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008222:	7afb      	ldrb	r3, [r7, #11]
 8008224:	f003 0304 	and.w	r3, r3, #4
 8008228:	2b00      	cmp	r3, #0
 800822a:	d122      	bne.n	8008272 <follow_path+0xd2>
 800822c:	2305      	movs	r3, #5
 800822e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008230:	e01f      	b.n	8008272 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008232:	7afb      	ldrb	r3, [r7, #11]
 8008234:	f003 0304 	and.w	r3, r3, #4
 8008238:	2b00      	cmp	r3, #0
 800823a:	d11c      	bne.n	8008276 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	799b      	ldrb	r3, [r3, #6]
 8008240:	f003 0310 	and.w	r3, r3, #16
 8008244:	2b00      	cmp	r3, #0
 8008246:	d102      	bne.n	800824e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008248:	2305      	movs	r3, #5
 800824a:	75fb      	strb	r3, [r7, #23]
 800824c:	e014      	b.n	8008278 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	695b      	ldr	r3, [r3, #20]
 8008258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800825c:	4413      	add	r3, r2
 800825e:	4619      	mov	r1, r3
 8008260:	68f8      	ldr	r0, [r7, #12]
 8008262:	f7ff fe42 	bl	8007eea <ld_clust>
 8008266:	4602      	mov	r2, r0
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800826c:	e7c0      	b.n	80081f0 <follow_path+0x50>
			if (res != FR_OK) break;
 800826e:	bf00      	nop
 8008270:	e002      	b.n	8008278 <follow_path+0xd8>
				break;
 8008272:	bf00      	nop
 8008274:	e000      	b.n	8008278 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008276:	bf00      	nop
			}
		}
	}

	return res;
 8008278:	7dfb      	ldrb	r3, [r7, #23]
}
 800827a:	4618      	mov	r0, r3
 800827c:	3718      	adds	r7, #24
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008282:	b480      	push	{r7}
 8008284:	b087      	sub	sp, #28
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800828a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800828e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d031      	beq.n	80082fc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	617b      	str	r3, [r7, #20]
 800829e:	e002      	b.n	80082a6 <get_ldnumber+0x24>
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	3301      	adds	r3, #1
 80082a4:	617b      	str	r3, [r7, #20]
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	2b20      	cmp	r3, #32
 80082ac:	d903      	bls.n	80082b6 <get_ldnumber+0x34>
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	2b3a      	cmp	r3, #58	; 0x3a
 80082b4:	d1f4      	bne.n	80082a0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	2b3a      	cmp	r3, #58	; 0x3a
 80082bc:	d11c      	bne.n	80082f8 <get_ldnumber+0x76>
			tp = *path;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	1c5a      	adds	r2, r3, #1
 80082c8:	60fa      	str	r2, [r7, #12]
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	3b30      	subs	r3, #48	; 0x30
 80082ce:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	2b09      	cmp	r3, #9
 80082d4:	d80e      	bhi.n	80082f4 <get_ldnumber+0x72>
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d10a      	bne.n	80082f4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d107      	bne.n	80082f4 <get_ldnumber+0x72>
					vol = (int)i;
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	3301      	adds	r3, #1
 80082ec:	617b      	str	r3, [r7, #20]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	697a      	ldr	r2, [r7, #20]
 80082f2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	e002      	b.n	80082fe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80082f8:	2300      	movs	r3, #0
 80082fa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80082fc:	693b      	ldr	r3, [r7, #16]
}
 80082fe:	4618      	mov	r0, r3
 8008300:	371c      	adds	r7, #28
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr
	...

0800830c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	70da      	strb	r2, [r3, #3]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008322:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7ff f8e0 	bl	80074ec <move_window>
 800832c:	4603      	mov	r3, r0
 800832e:	2b00      	cmp	r3, #0
 8008330:	d001      	beq.n	8008336 <check_fs+0x2a>
 8008332:	2304      	movs	r3, #4
 8008334:	e038      	b.n	80083a8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	3330      	adds	r3, #48	; 0x30
 800833a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800833e:	4618      	mov	r0, r3
 8008340:	f7fe fe24 	bl	8006f8c <ld_word>
 8008344:	4603      	mov	r3, r0
 8008346:	461a      	mov	r2, r3
 8008348:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800834c:	429a      	cmp	r2, r3
 800834e:	d001      	beq.n	8008354 <check_fs+0x48>
 8008350:	2303      	movs	r3, #3
 8008352:	e029      	b.n	80083a8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800835a:	2be9      	cmp	r3, #233	; 0xe9
 800835c:	d009      	beq.n	8008372 <check_fs+0x66>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008364:	2beb      	cmp	r3, #235	; 0xeb
 8008366:	d11e      	bne.n	80083a6 <check_fs+0x9a>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800836e:	2b90      	cmp	r3, #144	; 0x90
 8008370:	d119      	bne.n	80083a6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	3330      	adds	r3, #48	; 0x30
 8008376:	3336      	adds	r3, #54	; 0x36
 8008378:	4618      	mov	r0, r3
 800837a:	f7fe fe1f 	bl	8006fbc <ld_dword>
 800837e:	4603      	mov	r3, r0
 8008380:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008384:	4a0a      	ldr	r2, [pc, #40]	; (80083b0 <check_fs+0xa4>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d101      	bne.n	800838e <check_fs+0x82>
 800838a:	2300      	movs	r3, #0
 800838c:	e00c      	b.n	80083a8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	3330      	adds	r3, #48	; 0x30
 8008392:	3352      	adds	r3, #82	; 0x52
 8008394:	4618      	mov	r0, r3
 8008396:	f7fe fe11 	bl	8006fbc <ld_dword>
 800839a:	4602      	mov	r2, r0
 800839c:	4b05      	ldr	r3, [pc, #20]	; (80083b4 <check_fs+0xa8>)
 800839e:	429a      	cmp	r2, r3
 80083a0:	d101      	bne.n	80083a6 <check_fs+0x9a>
 80083a2:	2300      	movs	r3, #0
 80083a4:	e000      	b.n	80083a8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80083a6:	2302      	movs	r3, #2
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3708      	adds	r7, #8
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}
 80083b0:	00544146 	.word	0x00544146
 80083b4:	33544146 	.word	0x33544146

080083b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b096      	sub	sp, #88	; 0x58
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	4613      	mov	r3, r2
 80083c4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	2200      	movs	r2, #0
 80083ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f7ff ff58 	bl	8008282 <get_ldnumber>
 80083d2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80083d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	da01      	bge.n	80083de <find_volume+0x26>
 80083da:	230b      	movs	r3, #11
 80083dc:	e22e      	b.n	800883c <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80083de:	4aa8      	ldr	r2, [pc, #672]	; (8008680 <find_volume+0x2c8>)
 80083e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083e6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80083e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d101      	bne.n	80083f2 <find_volume+0x3a>
 80083ee:	230c      	movs	r3, #12
 80083f0:	e224      	b.n	800883c <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083f6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80083f8:	79fb      	ldrb	r3, [r7, #7]
 80083fa:	f023 0301 	bic.w	r3, r3, #1
 80083fe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d01a      	beq.n	800843e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800840a:	785b      	ldrb	r3, [r3, #1]
 800840c:	4618      	mov	r0, r3
 800840e:	f7fe fd1f 	bl	8006e50 <disk_status>
 8008412:	4603      	mov	r3, r0
 8008414:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008418:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800841c:	f003 0301 	and.w	r3, r3, #1
 8008420:	2b00      	cmp	r3, #0
 8008422:	d10c      	bne.n	800843e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008424:	79fb      	ldrb	r3, [r7, #7]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d007      	beq.n	800843a <find_volume+0x82>
 800842a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800842e:	f003 0304 	and.w	r3, r3, #4
 8008432:	2b00      	cmp	r3, #0
 8008434:	d001      	beq.n	800843a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008436:	230a      	movs	r3, #10
 8008438:	e200      	b.n	800883c <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800843a:	2300      	movs	r3, #0
 800843c:	e1fe      	b.n	800883c <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800843e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008440:	2200      	movs	r2, #0
 8008442:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008446:	b2da      	uxtb	r2, r3
 8008448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800844a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800844c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800844e:	785b      	ldrb	r3, [r3, #1]
 8008450:	4618      	mov	r0, r3
 8008452:	f7fe fd17 	bl	8006e84 <disk_initialize>
 8008456:	4603      	mov	r3, r0
 8008458:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800845c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008460:	f003 0301 	and.w	r3, r3, #1
 8008464:	2b00      	cmp	r3, #0
 8008466:	d001      	beq.n	800846c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008468:	2303      	movs	r3, #3
 800846a:	e1e7      	b.n	800883c <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800846c:	79fb      	ldrb	r3, [r7, #7]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d007      	beq.n	8008482 <find_volume+0xca>
 8008472:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008476:	f003 0304 	and.w	r3, r3, #4
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800847e:	230a      	movs	r3, #10
 8008480:	e1dc      	b.n	800883c <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008482:	2300      	movs	r3, #0
 8008484:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008486:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008488:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800848a:	f7ff ff3f 	bl	800830c <check_fs>
 800848e:	4603      	mov	r3, r0
 8008490:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008494:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008498:	2b02      	cmp	r3, #2
 800849a:	d14b      	bne.n	8008534 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800849c:	2300      	movs	r3, #0
 800849e:	643b      	str	r3, [r7, #64]	; 0x40
 80084a0:	e01f      	b.n	80084e2 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80084a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80084a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084aa:	011b      	lsls	r3, r3, #4
 80084ac:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80084b0:	4413      	add	r3, r2
 80084b2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80084b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b6:	3304      	adds	r3, #4
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d006      	beq.n	80084cc <find_volume+0x114>
 80084be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c0:	3308      	adds	r3, #8
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7fe fd7a 	bl	8006fbc <ld_dword>
 80084c8:	4602      	mov	r2, r0
 80084ca:	e000      	b.n	80084ce <find_volume+0x116>
 80084cc:	2200      	movs	r2, #0
 80084ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80084d6:	440b      	add	r3, r1
 80084d8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80084dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084de:	3301      	adds	r3, #1
 80084e0:	643b      	str	r3, [r7, #64]	; 0x40
 80084e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084e4:	2b03      	cmp	r3, #3
 80084e6:	d9dc      	bls.n	80084a2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80084e8:	2300      	movs	r3, #0
 80084ea:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80084ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d002      	beq.n	80084f8 <find_volume+0x140>
 80084f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084f4:	3b01      	subs	r3, #1
 80084f6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80084f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008500:	4413      	add	r3, r2
 8008502:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008506:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008508:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800850a:	2b00      	cmp	r3, #0
 800850c:	d005      	beq.n	800851a <find_volume+0x162>
 800850e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008510:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008512:	f7ff fefb 	bl	800830c <check_fs>
 8008516:	4603      	mov	r3, r0
 8008518:	e000      	b.n	800851c <find_volume+0x164>
 800851a:	2303      	movs	r3, #3
 800851c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008520:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008524:	2b01      	cmp	r3, #1
 8008526:	d905      	bls.n	8008534 <find_volume+0x17c>
 8008528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800852a:	3301      	adds	r3, #1
 800852c:	643b      	str	r3, [r7, #64]	; 0x40
 800852e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008530:	2b03      	cmp	r3, #3
 8008532:	d9e1      	bls.n	80084f8 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008534:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008538:	2b04      	cmp	r3, #4
 800853a:	d101      	bne.n	8008540 <find_volume+0x188>
 800853c:	2301      	movs	r3, #1
 800853e:	e17d      	b.n	800883c <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008540:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008544:	2b01      	cmp	r3, #1
 8008546:	d901      	bls.n	800854c <find_volume+0x194>
 8008548:	230d      	movs	r3, #13
 800854a:	e177      	b.n	800883c <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800854c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854e:	3330      	adds	r3, #48	; 0x30
 8008550:	330b      	adds	r3, #11
 8008552:	4618      	mov	r0, r3
 8008554:	f7fe fd1a 	bl	8006f8c <ld_word>
 8008558:	4603      	mov	r3, r0
 800855a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800855e:	d001      	beq.n	8008564 <find_volume+0x1ac>
 8008560:	230d      	movs	r3, #13
 8008562:	e16b      	b.n	800883c <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008566:	3330      	adds	r3, #48	; 0x30
 8008568:	3316      	adds	r3, #22
 800856a:	4618      	mov	r0, r3
 800856c:	f7fe fd0e 	bl	8006f8c <ld_word>
 8008570:	4603      	mov	r3, r0
 8008572:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008576:	2b00      	cmp	r3, #0
 8008578:	d106      	bne.n	8008588 <find_volume+0x1d0>
 800857a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800857c:	3330      	adds	r3, #48	; 0x30
 800857e:	3324      	adds	r3, #36	; 0x24
 8008580:	4618      	mov	r0, r3
 8008582:	f7fe fd1b 	bl	8006fbc <ld_dword>
 8008586:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800858c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800858e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008590:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8008594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008596:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800859a:	789b      	ldrb	r3, [r3, #2]
 800859c:	2b01      	cmp	r3, #1
 800859e:	d005      	beq.n	80085ac <find_volume+0x1f4>
 80085a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a2:	789b      	ldrb	r3, [r3, #2]
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d001      	beq.n	80085ac <find_volume+0x1f4>
 80085a8:	230d      	movs	r3, #13
 80085aa:	e147      	b.n	800883c <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80085ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ae:	789b      	ldrb	r3, [r3, #2]
 80085b0:	461a      	mov	r2, r3
 80085b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085b4:	fb02 f303 	mul.w	r3, r2, r3
 80085b8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80085ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80085c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c8:	895b      	ldrh	r3, [r3, #10]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d008      	beq.n	80085e0 <find_volume+0x228>
 80085ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d0:	895b      	ldrh	r3, [r3, #10]
 80085d2:	461a      	mov	r2, r3
 80085d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d6:	895b      	ldrh	r3, [r3, #10]
 80085d8:	3b01      	subs	r3, #1
 80085da:	4013      	ands	r3, r2
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d001      	beq.n	80085e4 <find_volume+0x22c>
 80085e0:	230d      	movs	r3, #13
 80085e2:	e12b      	b.n	800883c <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80085e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e6:	3330      	adds	r3, #48	; 0x30
 80085e8:	3311      	adds	r3, #17
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7fe fcce 	bl	8006f8c <ld_word>
 80085f0:	4603      	mov	r3, r0
 80085f2:	461a      	mov	r2, r3
 80085f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80085f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085fa:	891b      	ldrh	r3, [r3, #8]
 80085fc:	f003 030f 	and.w	r3, r3, #15
 8008600:	b29b      	uxth	r3, r3
 8008602:	2b00      	cmp	r3, #0
 8008604:	d001      	beq.n	800860a <find_volume+0x252>
 8008606:	230d      	movs	r3, #13
 8008608:	e118      	b.n	800883c <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800860a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860c:	3330      	adds	r3, #48	; 0x30
 800860e:	3313      	adds	r3, #19
 8008610:	4618      	mov	r0, r3
 8008612:	f7fe fcbb 	bl	8006f8c <ld_word>
 8008616:	4603      	mov	r3, r0
 8008618:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800861a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800861c:	2b00      	cmp	r3, #0
 800861e:	d106      	bne.n	800862e <find_volume+0x276>
 8008620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008622:	3330      	adds	r3, #48	; 0x30
 8008624:	3320      	adds	r3, #32
 8008626:	4618      	mov	r0, r3
 8008628:	f7fe fcc8 	bl	8006fbc <ld_dword>
 800862c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800862e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008630:	3330      	adds	r3, #48	; 0x30
 8008632:	330e      	adds	r3, #14
 8008634:	4618      	mov	r0, r3
 8008636:	f7fe fca9 	bl	8006f8c <ld_word>
 800863a:	4603      	mov	r3, r0
 800863c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800863e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <find_volume+0x290>
 8008644:	230d      	movs	r3, #13
 8008646:	e0f9      	b.n	800883c <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008648:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800864a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800864c:	4413      	add	r3, r2
 800864e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008650:	8912      	ldrh	r2, [r2, #8]
 8008652:	0912      	lsrs	r2, r2, #4
 8008654:	b292      	uxth	r2, r2
 8008656:	4413      	add	r3, r2
 8008658:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800865a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800865c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865e:	429a      	cmp	r2, r3
 8008660:	d201      	bcs.n	8008666 <find_volume+0x2ae>
 8008662:	230d      	movs	r3, #13
 8008664:	e0ea      	b.n	800883c <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008666:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800866e:	8952      	ldrh	r2, [r2, #10]
 8008670:	fbb3 f3f2 	udiv	r3, r3, r2
 8008674:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008678:	2b00      	cmp	r3, #0
 800867a:	d103      	bne.n	8008684 <find_volume+0x2cc>
 800867c:	230d      	movs	r3, #13
 800867e:	e0dd      	b.n	800883c <find_volume+0x484>
 8008680:	20000514 	.word	0x20000514
		fmt = FS_FAT32;
 8008684:	2303      	movs	r3, #3
 8008686:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800868a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008690:	4293      	cmp	r3, r2
 8008692:	d802      	bhi.n	800869a <find_volume+0x2e2>
 8008694:	2302      	movs	r3, #2
 8008696:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	f640 72f5 	movw	r2, #4085	; 0xff5
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d802      	bhi.n	80086aa <find_volume+0x2f2>
 80086a4:	2301      	movs	r3, #1
 80086a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80086aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ac:	1c9a      	adds	r2, r3, #2
 80086ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b0:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80086b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086b6:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80086b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80086ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086bc:	441a      	add	r2, r3
 80086be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c0:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80086c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c6:	441a      	add	r2, r3
 80086c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ca:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80086cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80086d0:	2b03      	cmp	r3, #3
 80086d2:	d11e      	bne.n	8008712 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80086d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d6:	3330      	adds	r3, #48	; 0x30
 80086d8:	332a      	adds	r3, #42	; 0x2a
 80086da:	4618      	mov	r0, r3
 80086dc:	f7fe fc56 	bl	8006f8c <ld_word>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d001      	beq.n	80086ea <find_volume+0x332>
 80086e6:	230d      	movs	r3, #13
 80086e8:	e0a8      	b.n	800883c <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80086ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ec:	891b      	ldrh	r3, [r3, #8]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <find_volume+0x33e>
 80086f2:	230d      	movs	r3, #13
 80086f4:	e0a2      	b.n	800883c <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80086f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f8:	3330      	adds	r3, #48	; 0x30
 80086fa:	332c      	adds	r3, #44	; 0x2c
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7fe fc5d 	bl	8006fbc <ld_dword>
 8008702:	4602      	mov	r2, r0
 8008704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008706:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800870a:	695b      	ldr	r3, [r3, #20]
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	647b      	str	r3, [r7, #68]	; 0x44
 8008710:	e01f      	b.n	8008752 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008714:	891b      	ldrh	r3, [r3, #8]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d101      	bne.n	800871e <find_volume+0x366>
 800871a:	230d      	movs	r3, #13
 800871c:	e08e      	b.n	800883c <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800871e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008720:	6a1a      	ldr	r2, [r3, #32]
 8008722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008724:	441a      	add	r2, r3
 8008726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008728:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800872a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800872e:	2b02      	cmp	r3, #2
 8008730:	d103      	bne.n	800873a <find_volume+0x382>
 8008732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008734:	695b      	ldr	r3, [r3, #20]
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	e00a      	b.n	8008750 <find_volume+0x398>
 800873a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873c:	695a      	ldr	r2, [r3, #20]
 800873e:	4613      	mov	r3, r2
 8008740:	005b      	lsls	r3, r3, #1
 8008742:	4413      	add	r3, r2
 8008744:	085a      	lsrs	r2, r3, #1
 8008746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008748:	695b      	ldr	r3, [r3, #20]
 800874a:	f003 0301 	and.w	r3, r3, #1
 800874e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008750:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008754:	699a      	ldr	r2, [r3, #24]
 8008756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008758:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800875c:	0a5b      	lsrs	r3, r3, #9
 800875e:	429a      	cmp	r2, r3
 8008760:	d201      	bcs.n	8008766 <find_volume+0x3ae>
 8008762:	230d      	movs	r3, #13
 8008764:	e06a      	b.n	800883c <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800876c:	611a      	str	r2, [r3, #16]
 800876e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008770:	691a      	ldr	r2, [r3, #16]
 8008772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008774:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008778:	2280      	movs	r2, #128	; 0x80
 800877a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800877c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008780:	2b03      	cmp	r3, #3
 8008782:	d149      	bne.n	8008818 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008786:	3330      	adds	r3, #48	; 0x30
 8008788:	3330      	adds	r3, #48	; 0x30
 800878a:	4618      	mov	r0, r3
 800878c:	f7fe fbfe 	bl	8006f8c <ld_word>
 8008790:	4603      	mov	r3, r0
 8008792:	2b01      	cmp	r3, #1
 8008794:	d140      	bne.n	8008818 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008796:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008798:	3301      	adds	r3, #1
 800879a:	4619      	mov	r1, r3
 800879c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800879e:	f7fe fea5 	bl	80074ec <move_window>
 80087a2:	4603      	mov	r3, r0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d137      	bne.n	8008818 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 80087a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087aa:	2200      	movs	r2, #0
 80087ac:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80087ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087b0:	3330      	adds	r3, #48	; 0x30
 80087b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80087b6:	4618      	mov	r0, r3
 80087b8:	f7fe fbe8 	bl	8006f8c <ld_word>
 80087bc:	4603      	mov	r3, r0
 80087be:	461a      	mov	r2, r3
 80087c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d127      	bne.n	8008818 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80087c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ca:	3330      	adds	r3, #48	; 0x30
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7fe fbf5 	bl	8006fbc <ld_dword>
 80087d2:	4602      	mov	r2, r0
 80087d4:	4b1b      	ldr	r3, [pc, #108]	; (8008844 <find_volume+0x48c>)
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d11e      	bne.n	8008818 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80087da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087dc:	3330      	adds	r3, #48	; 0x30
 80087de:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7fe fbea 	bl	8006fbc <ld_dword>
 80087e8:	4602      	mov	r2, r0
 80087ea:	4b17      	ldr	r3, [pc, #92]	; (8008848 <find_volume+0x490>)
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d113      	bne.n	8008818 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80087f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f2:	3330      	adds	r3, #48	; 0x30
 80087f4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80087f8:	4618      	mov	r0, r3
 80087fa:	f7fe fbdf 	bl	8006fbc <ld_dword>
 80087fe:	4602      	mov	r2, r0
 8008800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008802:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008806:	3330      	adds	r3, #48	; 0x30
 8008808:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800880c:	4618      	mov	r0, r3
 800880e:	f7fe fbd5 	bl	8006fbc <ld_dword>
 8008812:	4602      	mov	r2, r0
 8008814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008816:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800881a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800881e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008820:	4b0a      	ldr	r3, [pc, #40]	; (800884c <find_volume+0x494>)
 8008822:	881b      	ldrh	r3, [r3, #0]
 8008824:	3301      	adds	r3, #1
 8008826:	b29a      	uxth	r2, r3
 8008828:	4b08      	ldr	r3, [pc, #32]	; (800884c <find_volume+0x494>)
 800882a:	801a      	strh	r2, [r3, #0]
 800882c:	4b07      	ldr	r3, [pc, #28]	; (800884c <find_volume+0x494>)
 800882e:	881a      	ldrh	r2, [r3, #0]
 8008830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008832:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008834:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008836:	f7fe fdf1 	bl	800741c <clear_lock>
#endif
	return FR_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3758      	adds	r7, #88	; 0x58
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}
 8008844:	41615252 	.word	0x41615252
 8008848:	61417272 	.word	0x61417272
 800884c:	20000518 	.word	0x20000518

08008850 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800885a:	2309      	movs	r3, #9
 800885c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01c      	beq.n	800889e <validate+0x4e>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d018      	beq.n	800889e <validate+0x4e>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d013      	beq.n	800889e <validate+0x4e>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	889a      	ldrh	r2, [r3, #4]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	88db      	ldrh	r3, [r3, #6]
 8008880:	429a      	cmp	r2, r3
 8008882:	d10c      	bne.n	800889e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	785b      	ldrb	r3, [r3, #1]
 800888a:	4618      	mov	r0, r3
 800888c:	f7fe fae0 	bl	8006e50 <disk_status>
 8008890:	4603      	mov	r3, r0
 8008892:	f003 0301 	and.w	r3, r3, #1
 8008896:	2b00      	cmp	r3, #0
 8008898:	d101      	bne.n	800889e <validate+0x4e>
			res = FR_OK;
 800889a:	2300      	movs	r3, #0
 800889c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800889e:	7bfb      	ldrb	r3, [r7, #15]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d102      	bne.n	80088aa <validate+0x5a>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	e000      	b.n	80088ac <validate+0x5c>
 80088aa:	2300      	movs	r3, #0
 80088ac:	683a      	ldr	r2, [r7, #0]
 80088ae:	6013      	str	r3, [r2, #0]
	return res;
 80088b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
	...

080088bc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b088      	sub	sp, #32
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	4613      	mov	r3, r2
 80088c8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80088ce:	f107 0310 	add.w	r3, r7, #16
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7ff fcd5 	bl	8008282 <get_ldnumber>
 80088d8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80088da:	69fb      	ldr	r3, [r7, #28]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	da01      	bge.n	80088e4 <f_mount+0x28>
 80088e0:	230b      	movs	r3, #11
 80088e2:	e02b      	b.n	800893c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80088e4:	4a17      	ldr	r2, [pc, #92]	; (8008944 <f_mount+0x88>)
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088ec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d005      	beq.n	8008900 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80088f4:	69b8      	ldr	r0, [r7, #24]
 80088f6:	f7fe fd91 	bl	800741c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	2200      	movs	r2, #0
 80088fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d002      	beq.n	800890c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	490d      	ldr	r1, [pc, #52]	; (8008944 <f_mount+0x88>)
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d002      	beq.n	8008922 <f_mount+0x66>
 800891c:	79fb      	ldrb	r3, [r7, #7]
 800891e:	2b01      	cmp	r3, #1
 8008920:	d001      	beq.n	8008926 <f_mount+0x6a>
 8008922:	2300      	movs	r3, #0
 8008924:	e00a      	b.n	800893c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008926:	f107 010c 	add.w	r1, r7, #12
 800892a:	f107 0308 	add.w	r3, r7, #8
 800892e:	2200      	movs	r2, #0
 8008930:	4618      	mov	r0, r3
 8008932:	f7ff fd41 	bl	80083b8 <find_volume>
 8008936:	4603      	mov	r3, r0
 8008938:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800893a:	7dfb      	ldrb	r3, [r7, #23]
}
 800893c:	4618      	mov	r0, r3
 800893e:	3720      	adds	r7, #32
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}
 8008944:	20000514 	.word	0x20000514

08008948 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b098      	sub	sp, #96	; 0x60
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	4613      	mov	r3, r2
 8008954:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d101      	bne.n	8008960 <f_open+0x18>
 800895c:	2309      	movs	r3, #9
 800895e:	e1ad      	b.n	8008cbc <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008960:	79fb      	ldrb	r3, [r7, #7]
 8008962:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008966:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008968:	79fa      	ldrb	r2, [r7, #7]
 800896a:	f107 0110 	add.w	r1, r7, #16
 800896e:	f107 0308 	add.w	r3, r7, #8
 8008972:	4618      	mov	r0, r3
 8008974:	f7ff fd20 	bl	80083b8 <find_volume>
 8008978:	4603      	mov	r3, r0
 800897a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800897e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008982:	2b00      	cmp	r3, #0
 8008984:	f040 8191 	bne.w	8008caa <f_open+0x362>
		dj.obj.fs = fs;
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	f107 0314 	add.w	r3, r7, #20
 8008992:	4611      	mov	r1, r2
 8008994:	4618      	mov	r0, r3
 8008996:	f7ff fc03 	bl	80081a0 <follow_path>
 800899a:	4603      	mov	r3, r0
 800899c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80089a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d11a      	bne.n	80089de <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80089a8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80089ac:	b25b      	sxtb	r3, r3
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	da03      	bge.n	80089ba <f_open+0x72>
				res = FR_INVALID_NAME;
 80089b2:	2306      	movs	r3, #6
 80089b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80089b8:	e011      	b.n	80089de <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80089ba:	79fb      	ldrb	r3, [r7, #7]
 80089bc:	f023 0301 	bic.w	r3, r3, #1
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	bf14      	ite	ne
 80089c4:	2301      	movne	r3, #1
 80089c6:	2300      	moveq	r3, #0
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	461a      	mov	r2, r3
 80089cc:	f107 0314 	add.w	r3, r7, #20
 80089d0:	4611      	mov	r1, r2
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7fe fbda 	bl	800718c <chk_lock>
 80089d8:	4603      	mov	r3, r0
 80089da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80089de:	79fb      	ldrb	r3, [r7, #7]
 80089e0:	f003 031c 	and.w	r3, r3, #28
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d07f      	beq.n	8008ae8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80089e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d017      	beq.n	8008a20 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80089f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089f4:	2b04      	cmp	r3, #4
 80089f6:	d10e      	bne.n	8008a16 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80089f8:	f7fe fc24 	bl	8007244 <enq_lock>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d006      	beq.n	8008a10 <f_open+0xc8>
 8008a02:	f107 0314 	add.w	r3, r7, #20
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7ff fb03 	bl	8008012 <dir_register>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	e000      	b.n	8008a12 <f_open+0xca>
 8008a10:	2312      	movs	r3, #18
 8008a12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008a16:	79fb      	ldrb	r3, [r7, #7]
 8008a18:	f043 0308 	orr.w	r3, r3, #8
 8008a1c:	71fb      	strb	r3, [r7, #7]
 8008a1e:	e010      	b.n	8008a42 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008a20:	7ebb      	ldrb	r3, [r7, #26]
 8008a22:	f003 0311 	and.w	r3, r3, #17
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d003      	beq.n	8008a32 <f_open+0xea>
					res = FR_DENIED;
 8008a2a:	2307      	movs	r3, #7
 8008a2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008a30:	e007      	b.n	8008a42 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	f003 0304 	and.w	r3, r3, #4
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d002      	beq.n	8008a42 <f_open+0xfa>
 8008a3c:	2308      	movs	r3, #8
 8008a3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008a42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d168      	bne.n	8008b1c <f_open+0x1d4>
 8008a4a:	79fb      	ldrb	r3, [r7, #7]
 8008a4c:	f003 0308 	and.w	r3, r3, #8
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d063      	beq.n	8008b1c <f_open+0x1d4>
				dw = GET_FATTIME();
 8008a54:	f7fe f976 	bl	8006d44 <get_fattime>
 8008a58:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a5c:	330e      	adds	r3, #14
 8008a5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a60:	4618      	mov	r0, r3
 8008a62:	f7fe fae9 	bl	8007038 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a68:	3316      	adds	r3, #22
 8008a6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7fe fae3 	bl	8007038 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a74:	330b      	adds	r3, #11
 8008a76:	2220      	movs	r2, #32
 8008a78:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a7e:	4611      	mov	r1, r2
 8008a80:	4618      	mov	r0, r3
 8008a82:	f7ff fa32 	bl	8007eea <ld_clust>
 8008a86:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7ff fa4a 	bl	8007f28 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a96:	331c      	adds	r3, #28
 8008a98:	2100      	movs	r1, #0
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7fe facc 	bl	8007038 <st_dword>
					fs->wflag = 1;
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d037      	beq.n	8008b1c <f_open+0x1d4>
						dw = fs->winsect;
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab0:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008ab2:	f107 0314 	add.w	r3, r7, #20
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe ff5d 	bl	800797a <remove_chain>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008ac6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d126      	bne.n	8008b1c <f_open+0x1d4>
							res = move_window(fs, dw);
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f7fe fd0a 	bl	80074ec <move_window>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ae2:	3a01      	subs	r2, #1
 8008ae4:	60da      	str	r2, [r3, #12]
 8008ae6:	e019      	b.n	8008b1c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008ae8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d115      	bne.n	8008b1c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008af0:	7ebb      	ldrb	r3, [r7, #26]
 8008af2:	f003 0310 	and.w	r3, r3, #16
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d003      	beq.n	8008b02 <f_open+0x1ba>
					res = FR_NO_FILE;
 8008afa:	2304      	movs	r3, #4
 8008afc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008b00:	e00c      	b.n	8008b1c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008b02:	79fb      	ldrb	r3, [r7, #7]
 8008b04:	f003 0302 	and.w	r3, r3, #2
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d007      	beq.n	8008b1c <f_open+0x1d4>
 8008b0c:	7ebb      	ldrb	r3, [r7, #26]
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d002      	beq.n	8008b1c <f_open+0x1d4>
						res = FR_DENIED;
 8008b16:	2307      	movs	r3, #7
 8008b18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008b1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d128      	bne.n	8008b76 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008b24:	79fb      	ldrb	r3, [r7, #7]
 8008b26:	f003 0308 	and.w	r3, r3, #8
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d003      	beq.n	8008b36 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b34:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008b3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008b44:	79fb      	ldrb	r3, [r7, #7]
 8008b46:	f023 0301 	bic.w	r3, r3, #1
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	bf14      	ite	ne
 8008b4e:	2301      	movne	r3, #1
 8008b50:	2300      	moveq	r3, #0
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	461a      	mov	r2, r3
 8008b56:	f107 0314 	add.w	r3, r7, #20
 8008b5a:	4611      	mov	r1, r2
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7fe fb93 	bl	8007288 <inc_lock>
 8008b62:	4602      	mov	r2, r0
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	691b      	ldr	r3, [r3, #16]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d102      	bne.n	8008b76 <f_open+0x22e>
 8008b70:	2302      	movs	r3, #2
 8008b72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008b76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f040 8095 	bne.w	8008caa <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b84:	4611      	mov	r1, r2
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7ff f9af 	bl	8007eea <ld_clust>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008b92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b94:	331c      	adds	r3, #28
 8008b96:	4618      	mov	r0, r3
 8008b98:	f7fe fa10 	bl	8006fbc <ld_dword>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008ba8:	693a      	ldr	r2, [r7, #16]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	88da      	ldrh	r2, [r3, #6]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	79fa      	ldrb	r2, [r7, #7]
 8008bba:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	3330      	adds	r3, #48	; 0x30
 8008bd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fe fa7a 	bl	80070d2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008bde:	79fb      	ldrb	r3, [r7, #7]
 8008be0:	f003 0320 	and.w	r3, r3, #32
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d060      	beq.n	8008caa <f_open+0x362>
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d05c      	beq.n	8008caa <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	68da      	ldr	r2, [r3, #12]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	895b      	ldrh	r3, [r3, #10]
 8008bfc:	025b      	lsls	r3, r3, #9
 8008bfe:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	657b      	str	r3, [r7, #84]	; 0x54
 8008c0c:	e016      	b.n	8008c3c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7fe fd25 	bl	8007662 <get_fat>
 8008c18:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008c1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d802      	bhi.n	8008c26 <f_open+0x2de>
 8008c20:	2302      	movs	r3, #2
 8008c22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008c26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c2c:	d102      	bne.n	8008c34 <f_open+0x2ec>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008c34:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c38:	1ad3      	subs	r3, r2, r3
 8008c3a:	657b      	str	r3, [r7, #84]	; 0x54
 8008c3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d103      	bne.n	8008c4c <f_open+0x304>
 8008c44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d8e0      	bhi.n	8008c0e <f_open+0x2c6>
				}
				fp->clust = clst;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c50:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008c52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d127      	bne.n	8008caa <f_open+0x362>
 8008c5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d022      	beq.n	8008caa <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f7fe fcdb 	bl	8007624 <clust2sect>
 8008c6e:	6478      	str	r0, [r7, #68]	; 0x44
 8008c70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d103      	bne.n	8008c7e <f_open+0x336>
						res = FR_INT_ERR;
 8008c76:	2302      	movs	r3, #2
 8008c78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008c7c:	e015      	b.n	8008caa <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008c7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c80:	0a5a      	lsrs	r2, r3, #9
 8008c82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c84:	441a      	add	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	7858      	ldrb	r0, [r3, #1]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6a1a      	ldr	r2, [r3, #32]
 8008c98:	2301      	movs	r3, #1
 8008c9a:	f7fe f919 	bl	8006ed0 <disk_read>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <f_open+0x362>
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008caa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d002      	beq.n	8008cb8 <f_open+0x370>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008cb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3760      	adds	r7, #96	; 0x60
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b08c      	sub	sp, #48	; 0x30
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f107 0210 	add.w	r2, r7, #16
 8008ce2:	4611      	mov	r1, r2
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7ff fdb3 	bl	8008850 <validate>
 8008cea:	4603      	mov	r3, r0
 8008cec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008cf0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d107      	bne.n	8008d08 <f_write+0x44>
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	7d5b      	ldrb	r3, [r3, #21]
 8008cfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008d00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d002      	beq.n	8008d0e <f_write+0x4a>
 8008d08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d0c:	e14b      	b.n	8008fa6 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	7d1b      	ldrb	r3, [r3, #20]
 8008d12:	f003 0302 	and.w	r3, r3, #2
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <f_write+0x5a>
 8008d1a:	2307      	movs	r3, #7
 8008d1c:	e143      	b.n	8008fa6 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	699a      	ldr	r2, [r3, #24]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	441a      	add	r2, r3
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	699b      	ldr	r3, [r3, #24]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	f080 812d 	bcs.w	8008f8a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	43db      	mvns	r3, r3
 8008d36:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008d38:	e127      	b.n	8008f8a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	699b      	ldr	r3, [r3, #24]
 8008d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f040 80e3 	bne.w	8008f0e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	0a5b      	lsrs	r3, r3, #9
 8008d4e:	693a      	ldr	r2, [r7, #16]
 8008d50:	8952      	ldrh	r2, [r2, #10]
 8008d52:	3a01      	subs	r2, #1
 8008d54:	4013      	ands	r3, r2
 8008d56:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d143      	bne.n	8008de6 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d10c      	bne.n	8008d80 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d11a      	bne.n	8008da8 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2100      	movs	r1, #0
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7fe fe64 	bl	8007a44 <create_chain>
 8008d7c:	62b8      	str	r0, [r7, #40]	; 0x28
 8008d7e:	e013      	b.n	8008da8 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d007      	beq.n	8008d98 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	699b      	ldr	r3, [r3, #24]
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	68f8      	ldr	r0, [r7, #12]
 8008d90:	f7fe fef0 	bl	8007b74 <clmt_clust>
 8008d94:	62b8      	str	r0, [r7, #40]	; 0x28
 8008d96:	e007      	b.n	8008da8 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008d98:	68fa      	ldr	r2, [r7, #12]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	69db      	ldr	r3, [r3, #28]
 8008d9e:	4619      	mov	r1, r3
 8008da0:	4610      	mov	r0, r2
 8008da2:	f7fe fe4f 	bl	8007a44 <create_chain>
 8008da6:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	f000 80f2 	beq.w	8008f94 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d104      	bne.n	8008dc0 <f_write+0xfc>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2202      	movs	r2, #2
 8008dba:	755a      	strb	r2, [r3, #21]
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e0f2      	b.n	8008fa6 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dc6:	d104      	bne.n	8008dd2 <f_write+0x10e>
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2201      	movs	r2, #1
 8008dcc:	755a      	strb	r2, [r3, #21]
 8008dce:	2301      	movs	r3, #1
 8008dd0:	e0e9      	b.n	8008fa6 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008dd6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d102      	bne.n	8008de6 <f_write+0x122>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008de4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	7d1b      	ldrb	r3, [r3, #20]
 8008dea:	b25b      	sxtb	r3, r3
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	da18      	bge.n	8008e22 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	7858      	ldrb	r0, [r3, #1]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	6a1a      	ldr	r2, [r3, #32]
 8008dfe:	2301      	movs	r3, #1
 8008e00:	f7fe f886 	bl	8006f10 <disk_write>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d004      	beq.n	8008e14 <f_write+0x150>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	755a      	strb	r2, [r3, #21]
 8008e10:	2301      	movs	r3, #1
 8008e12:	e0c8      	b.n	8008fa6 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	7d1b      	ldrb	r3, [r3, #20]
 8008e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e1c:	b2da      	uxtb	r2, r3
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008e22:	693a      	ldr	r2, [r7, #16]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	69db      	ldr	r3, [r3, #28]
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4610      	mov	r0, r2
 8008e2c:	f7fe fbfa 	bl	8007624 <clust2sect>
 8008e30:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d104      	bne.n	8008e42 <f_write+0x17e>
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2202      	movs	r2, #2
 8008e3c:	755a      	strb	r2, [r3, #21]
 8008e3e:	2302      	movs	r3, #2
 8008e40:	e0b1      	b.n	8008fa6 <f_write+0x2e2>
			sect += csect;
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	4413      	add	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	0a5b      	lsrs	r3, r3, #9
 8008e4e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008e50:	6a3b      	ldr	r3, [r7, #32]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d03c      	beq.n	8008ed0 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008e56:	69ba      	ldr	r2, [r7, #24]
 8008e58:	6a3b      	ldr	r3, [r7, #32]
 8008e5a:	4413      	add	r3, r2
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	8952      	ldrh	r2, [r2, #10]
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d905      	bls.n	8008e70 <f_write+0x1ac>
					cc = fs->csize - csect;
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	895b      	ldrh	r3, [r3, #10]
 8008e68:	461a      	mov	r2, r3
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	1ad3      	subs	r3, r2, r3
 8008e6e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	7858      	ldrb	r0, [r3, #1]
 8008e74:	6a3b      	ldr	r3, [r7, #32]
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	69f9      	ldr	r1, [r7, #28]
 8008e7a:	f7fe f849 	bl	8006f10 <disk_write>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d004      	beq.n	8008e8e <f_write+0x1ca>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2201      	movs	r2, #1
 8008e88:	755a      	strb	r2, [r3, #21]
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e08b      	b.n	8008fa6 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	6a1a      	ldr	r2, [r3, #32]
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	1ad3      	subs	r3, r2, r3
 8008e96:	6a3a      	ldr	r2, [r7, #32]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d915      	bls.n	8008ec8 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6a1a      	ldr	r2, [r3, #32]
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	025b      	lsls	r3, r3, #9
 8008eac:	69fa      	ldr	r2, [r7, #28]
 8008eae:	4413      	add	r3, r2
 8008eb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	f7fe f8eb 	bl	8007090 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	7d1b      	ldrb	r3, [r3, #20]
 8008ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ec2:	b2da      	uxtb	r2, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008ec8:	6a3b      	ldr	r3, [r7, #32]
 8008eca:	025b      	lsls	r3, r3, #9
 8008ecc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8008ece:	e03f      	b.n	8008f50 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6a1b      	ldr	r3, [r3, #32]
 8008ed4:	697a      	ldr	r2, [r7, #20]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d016      	beq.n	8008f08 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	699a      	ldr	r2, [r3, #24]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d210      	bcs.n	8008f08 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	7858      	ldrb	r0, [r3, #1]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	697a      	ldr	r2, [r7, #20]
 8008ef4:	f7fd ffec 	bl	8006ed0 <disk_read>
 8008ef8:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d004      	beq.n	8008f08 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2201      	movs	r2, #1
 8008f02:	755a      	strb	r2, [r3, #21]
 8008f04:	2301      	movs	r3, #1
 8008f06:	e04e      	b.n	8008fa6 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	697a      	ldr	r2, [r7, #20]
 8008f0c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	699b      	ldr	r3, [r3, #24]
 8008f12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f16:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008f1a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d901      	bls.n	8008f28 <f_write+0x264>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	699b      	ldr	r3, [r3, #24]
 8008f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f36:	4413      	add	r3, r2
 8008f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f3a:	69f9      	ldr	r1, [r7, #28]
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7fe f8a7 	bl	8007090 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	7d1b      	ldrb	r3, [r3, #20]
 8008f46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008f4a:	b2da      	uxtb	r2, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008f50:	69fa      	ldr	r2, [r7, #28]
 8008f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f54:	4413      	add	r3, r2
 8008f56:	61fb      	str	r3, [r7, #28]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	699a      	ldr	r2, [r3, #24]
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5e:	441a      	add	r2, r3
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	619a      	str	r2, [r3, #24]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	68da      	ldr	r2, [r3, #12]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	699b      	ldr	r3, [r3, #24]
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	bf38      	it	cc
 8008f70:	461a      	movcc	r2, r3
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	60da      	str	r2, [r3, #12]
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7c:	441a      	add	r2, r3
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	601a      	str	r2, [r3, #0]
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f86:	1ad3      	subs	r3, r2, r3
 8008f88:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	f47f aed4 	bne.w	8008d3a <f_write+0x76>
 8008f92:	e000      	b.n	8008f96 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008f94:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	7d1b      	ldrb	r3, [r3, #20]
 8008f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f9e:	b2da      	uxtb	r2, r3
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3730      	adds	r7, #48	; 0x30
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b086      	sub	sp, #24
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f107 0208 	add.w	r2, r7, #8
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7ff fc46 	bl	8008850 <validate>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008fc8:	7dfb      	ldrb	r3, [r7, #23]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d168      	bne.n	80090a0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	7d1b      	ldrb	r3, [r3, #20]
 8008fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d062      	beq.n	80090a0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	7d1b      	ldrb	r3, [r3, #20]
 8008fde:	b25b      	sxtb	r3, r3
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	da15      	bge.n	8009010 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	7858      	ldrb	r0, [r3, #1]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6a1a      	ldr	r2, [r3, #32]
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	f7fd ff8c 	bl	8006f10 <disk_write>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d001      	beq.n	8009002 <f_sync+0x54>
 8008ffe:	2301      	movs	r3, #1
 8009000:	e04f      	b.n	80090a2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	7d1b      	ldrb	r3, [r3, #20]
 8009006:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800900a:	b2da      	uxtb	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009010:	f7fd fe98 	bl	8006d44 <get_fattime>
 8009014:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009016:	68ba      	ldr	r2, [r7, #8]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901c:	4619      	mov	r1, r3
 800901e:	4610      	mov	r0, r2
 8009020:	f7fe fa64 	bl	80074ec <move_window>
 8009024:	4603      	mov	r3, r0
 8009026:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009028:	7dfb      	ldrb	r3, [r7, #23]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d138      	bne.n	80090a0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009032:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	330b      	adds	r3, #11
 8009038:	781a      	ldrb	r2, [r3, #0]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	330b      	adds	r3, #11
 800903e:	f042 0220 	orr.w	r2, r2, #32
 8009042:	b2d2      	uxtb	r2, r2
 8009044:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6818      	ldr	r0, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	461a      	mov	r2, r3
 8009050:	68f9      	ldr	r1, [r7, #12]
 8009052:	f7fe ff69 	bl	8007f28 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f103 021c 	add.w	r2, r3, #28
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	4619      	mov	r1, r3
 8009062:	4610      	mov	r0, r2
 8009064:	f7fd ffe8 	bl	8007038 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	3316      	adds	r3, #22
 800906c:	6939      	ldr	r1, [r7, #16]
 800906e:	4618      	mov	r0, r3
 8009070:	f7fd ffe2 	bl	8007038 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3312      	adds	r3, #18
 8009078:	2100      	movs	r1, #0
 800907a:	4618      	mov	r0, r3
 800907c:	f7fd ffc1 	bl	8007002 <st_word>
					fs->wflag = 1;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2201      	movs	r2, #1
 8009084:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	4618      	mov	r0, r3
 800908a:	f7fe fa5d 	bl	8007548 <sync_fs>
 800908e:	4603      	mov	r3, r0
 8009090:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	7d1b      	ldrb	r3, [r3, #20]
 8009096:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800909a:	b2da      	uxtb	r2, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80090a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3718      	adds	r7, #24
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b084      	sub	sp, #16
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f7ff ff7b 	bl	8008fae <f_sync>
 80090b8:	4603      	mov	r3, r0
 80090ba:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80090bc:	7bfb      	ldrb	r3, [r7, #15]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d118      	bne.n	80090f4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f107 0208 	add.w	r2, r7, #8
 80090c8:	4611      	mov	r1, r2
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff fbc0 	bl	8008850 <validate>
 80090d0:	4603      	mov	r3, r0
 80090d2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80090d4:	7bfb      	ldrb	r3, [r7, #15]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10c      	bne.n	80090f4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	4618      	mov	r0, r3
 80090e0:	f7fe f960 	bl	80073a4 <dec_lock>
 80090e4:	4603      	mov	r3, r0
 80090e6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d102      	bne.n	80090f4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
	...

08009100 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009100:	b480      	push	{r7}
 8009102:	b087      	sub	sp, #28
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	4613      	mov	r3, r2
 800910c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800910e:	2301      	movs	r3, #1
 8009110:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009112:	2300      	movs	r3, #0
 8009114:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009116:	4b1f      	ldr	r3, [pc, #124]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009118:	7a5b      	ldrb	r3, [r3, #9]
 800911a:	b2db      	uxtb	r3, r3
 800911c:	2b00      	cmp	r3, #0
 800911e:	d131      	bne.n	8009184 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009120:	4b1c      	ldr	r3, [pc, #112]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009122:	7a5b      	ldrb	r3, [r3, #9]
 8009124:	b2db      	uxtb	r3, r3
 8009126:	461a      	mov	r2, r3
 8009128:	4b1a      	ldr	r3, [pc, #104]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 800912a:	2100      	movs	r1, #0
 800912c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800912e:	4b19      	ldr	r3, [pc, #100]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009130:	7a5b      	ldrb	r3, [r3, #9]
 8009132:	b2db      	uxtb	r3, r3
 8009134:	4a17      	ldr	r2, [pc, #92]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	4413      	add	r3, r2
 800913a:	68fa      	ldr	r2, [r7, #12]
 800913c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800913e:	4b15      	ldr	r3, [pc, #84]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009140:	7a5b      	ldrb	r3, [r3, #9]
 8009142:	b2db      	uxtb	r3, r3
 8009144:	461a      	mov	r2, r3
 8009146:	4b13      	ldr	r3, [pc, #76]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009148:	4413      	add	r3, r2
 800914a:	79fa      	ldrb	r2, [r7, #7]
 800914c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800914e:	4b11      	ldr	r3, [pc, #68]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 8009150:	7a5b      	ldrb	r3, [r3, #9]
 8009152:	b2db      	uxtb	r3, r3
 8009154:	1c5a      	adds	r2, r3, #1
 8009156:	b2d1      	uxtb	r1, r2
 8009158:	4a0e      	ldr	r2, [pc, #56]	; (8009194 <FATFS_LinkDriverEx+0x94>)
 800915a:	7251      	strb	r1, [r2, #9]
 800915c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800915e:	7dbb      	ldrb	r3, [r7, #22]
 8009160:	3330      	adds	r3, #48	; 0x30
 8009162:	b2da      	uxtb	r2, r3
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	3301      	adds	r3, #1
 800916c:	223a      	movs	r2, #58	; 0x3a
 800916e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	3302      	adds	r3, #2
 8009174:	222f      	movs	r2, #47	; 0x2f
 8009176:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	3303      	adds	r3, #3
 800917c:	2200      	movs	r2, #0
 800917e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009180:	2300      	movs	r3, #0
 8009182:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009184:	7dfb      	ldrb	r3, [r7, #23]
}
 8009186:	4618      	mov	r0, r3
 8009188:	371c      	adds	r7, #28
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	2000053c 	.word	0x2000053c

08009198 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80091a2:	2200      	movs	r2, #0
 80091a4:	6839      	ldr	r1, [r7, #0]
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7ff ffaa 	bl	8009100 <FATFS_LinkDriverEx>
 80091ac:	4603      	mov	r3, r0
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3708      	adds	r7, #8
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
	...

080091b8 <__errno>:
 80091b8:	4b01      	ldr	r3, [pc, #4]	; (80091c0 <__errno+0x8>)
 80091ba:	6818      	ldr	r0, [r3, #0]
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop
 80091c0:	20000424 	.word	0x20000424

080091c4 <__libc_init_array>:
 80091c4:	b570      	push	{r4, r5, r6, lr}
 80091c6:	4e0d      	ldr	r6, [pc, #52]	; (80091fc <__libc_init_array+0x38>)
 80091c8:	4c0d      	ldr	r4, [pc, #52]	; (8009200 <__libc_init_array+0x3c>)
 80091ca:	1ba4      	subs	r4, r4, r6
 80091cc:	10a4      	asrs	r4, r4, #2
 80091ce:	2500      	movs	r5, #0
 80091d0:	42a5      	cmp	r5, r4
 80091d2:	d109      	bne.n	80091e8 <__libc_init_array+0x24>
 80091d4:	4e0b      	ldr	r6, [pc, #44]	; (8009204 <__libc_init_array+0x40>)
 80091d6:	4c0c      	ldr	r4, [pc, #48]	; (8009208 <__libc_init_array+0x44>)
 80091d8:	f000 fc26 	bl	8009a28 <_init>
 80091dc:	1ba4      	subs	r4, r4, r6
 80091de:	10a4      	asrs	r4, r4, #2
 80091e0:	2500      	movs	r5, #0
 80091e2:	42a5      	cmp	r5, r4
 80091e4:	d105      	bne.n	80091f2 <__libc_init_array+0x2e>
 80091e6:	bd70      	pop	{r4, r5, r6, pc}
 80091e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80091ec:	4798      	blx	r3
 80091ee:	3501      	adds	r5, #1
 80091f0:	e7ee      	b.n	80091d0 <__libc_init_array+0xc>
 80091f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80091f6:	4798      	blx	r3
 80091f8:	3501      	adds	r5, #1
 80091fa:	e7f2      	b.n	80091e2 <__libc_init_array+0x1e>
 80091fc:	08009ba8 	.word	0x08009ba8
 8009200:	08009ba8 	.word	0x08009ba8
 8009204:	08009ba8 	.word	0x08009ba8
 8009208:	08009bac 	.word	0x08009bac

0800920c <memset>:
 800920c:	4402      	add	r2, r0
 800920e:	4603      	mov	r3, r0
 8009210:	4293      	cmp	r3, r2
 8009212:	d100      	bne.n	8009216 <memset+0xa>
 8009214:	4770      	bx	lr
 8009216:	f803 1b01 	strb.w	r1, [r3], #1
 800921a:	e7f9      	b.n	8009210 <memset+0x4>

0800921c <siprintf>:
 800921c:	b40e      	push	{r1, r2, r3}
 800921e:	b500      	push	{lr}
 8009220:	b09c      	sub	sp, #112	; 0x70
 8009222:	ab1d      	add	r3, sp, #116	; 0x74
 8009224:	9002      	str	r0, [sp, #8]
 8009226:	9006      	str	r0, [sp, #24]
 8009228:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800922c:	4809      	ldr	r0, [pc, #36]	; (8009254 <siprintf+0x38>)
 800922e:	9107      	str	r1, [sp, #28]
 8009230:	9104      	str	r1, [sp, #16]
 8009232:	4909      	ldr	r1, [pc, #36]	; (8009258 <siprintf+0x3c>)
 8009234:	f853 2b04 	ldr.w	r2, [r3], #4
 8009238:	9105      	str	r1, [sp, #20]
 800923a:	6800      	ldr	r0, [r0, #0]
 800923c:	9301      	str	r3, [sp, #4]
 800923e:	a902      	add	r1, sp, #8
 8009240:	f000 f866 	bl	8009310 <_svfiprintf_r>
 8009244:	9b02      	ldr	r3, [sp, #8]
 8009246:	2200      	movs	r2, #0
 8009248:	701a      	strb	r2, [r3, #0]
 800924a:	b01c      	add	sp, #112	; 0x70
 800924c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009250:	b003      	add	sp, #12
 8009252:	4770      	bx	lr
 8009254:	20000424 	.word	0x20000424
 8009258:	ffff0208 	.word	0xffff0208

0800925c <__ssputs_r>:
 800925c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009260:	688e      	ldr	r6, [r1, #8]
 8009262:	429e      	cmp	r6, r3
 8009264:	4682      	mov	sl, r0
 8009266:	460c      	mov	r4, r1
 8009268:	4690      	mov	r8, r2
 800926a:	4699      	mov	r9, r3
 800926c:	d837      	bhi.n	80092de <__ssputs_r+0x82>
 800926e:	898a      	ldrh	r2, [r1, #12]
 8009270:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009274:	d031      	beq.n	80092da <__ssputs_r+0x7e>
 8009276:	6825      	ldr	r5, [r4, #0]
 8009278:	6909      	ldr	r1, [r1, #16]
 800927a:	1a6f      	subs	r7, r5, r1
 800927c:	6965      	ldr	r5, [r4, #20]
 800927e:	2302      	movs	r3, #2
 8009280:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009284:	fb95 f5f3 	sdiv	r5, r5, r3
 8009288:	f109 0301 	add.w	r3, r9, #1
 800928c:	443b      	add	r3, r7
 800928e:	429d      	cmp	r5, r3
 8009290:	bf38      	it	cc
 8009292:	461d      	movcc	r5, r3
 8009294:	0553      	lsls	r3, r2, #21
 8009296:	d530      	bpl.n	80092fa <__ssputs_r+0x9e>
 8009298:	4629      	mov	r1, r5
 800929a:	f000 fb2b 	bl	80098f4 <_malloc_r>
 800929e:	4606      	mov	r6, r0
 80092a0:	b950      	cbnz	r0, 80092b8 <__ssputs_r+0x5c>
 80092a2:	230c      	movs	r3, #12
 80092a4:	f8ca 3000 	str.w	r3, [sl]
 80092a8:	89a3      	ldrh	r3, [r4, #12]
 80092aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092ae:	81a3      	strh	r3, [r4, #12]
 80092b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092b8:	463a      	mov	r2, r7
 80092ba:	6921      	ldr	r1, [r4, #16]
 80092bc:	f000 faa8 	bl	8009810 <memcpy>
 80092c0:	89a3      	ldrh	r3, [r4, #12]
 80092c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80092c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092ca:	81a3      	strh	r3, [r4, #12]
 80092cc:	6126      	str	r6, [r4, #16]
 80092ce:	6165      	str	r5, [r4, #20]
 80092d0:	443e      	add	r6, r7
 80092d2:	1bed      	subs	r5, r5, r7
 80092d4:	6026      	str	r6, [r4, #0]
 80092d6:	60a5      	str	r5, [r4, #8]
 80092d8:	464e      	mov	r6, r9
 80092da:	454e      	cmp	r6, r9
 80092dc:	d900      	bls.n	80092e0 <__ssputs_r+0x84>
 80092de:	464e      	mov	r6, r9
 80092e0:	4632      	mov	r2, r6
 80092e2:	4641      	mov	r1, r8
 80092e4:	6820      	ldr	r0, [r4, #0]
 80092e6:	f000 fa9e 	bl	8009826 <memmove>
 80092ea:	68a3      	ldr	r3, [r4, #8]
 80092ec:	1b9b      	subs	r3, r3, r6
 80092ee:	60a3      	str	r3, [r4, #8]
 80092f0:	6823      	ldr	r3, [r4, #0]
 80092f2:	441e      	add	r6, r3
 80092f4:	6026      	str	r6, [r4, #0]
 80092f6:	2000      	movs	r0, #0
 80092f8:	e7dc      	b.n	80092b4 <__ssputs_r+0x58>
 80092fa:	462a      	mov	r2, r5
 80092fc:	f000 fb54 	bl	80099a8 <_realloc_r>
 8009300:	4606      	mov	r6, r0
 8009302:	2800      	cmp	r0, #0
 8009304:	d1e2      	bne.n	80092cc <__ssputs_r+0x70>
 8009306:	6921      	ldr	r1, [r4, #16]
 8009308:	4650      	mov	r0, sl
 800930a:	f000 faa5 	bl	8009858 <_free_r>
 800930e:	e7c8      	b.n	80092a2 <__ssputs_r+0x46>

08009310 <_svfiprintf_r>:
 8009310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009314:	461d      	mov	r5, r3
 8009316:	898b      	ldrh	r3, [r1, #12]
 8009318:	061f      	lsls	r7, r3, #24
 800931a:	b09d      	sub	sp, #116	; 0x74
 800931c:	4680      	mov	r8, r0
 800931e:	460c      	mov	r4, r1
 8009320:	4616      	mov	r6, r2
 8009322:	d50f      	bpl.n	8009344 <_svfiprintf_r+0x34>
 8009324:	690b      	ldr	r3, [r1, #16]
 8009326:	b96b      	cbnz	r3, 8009344 <_svfiprintf_r+0x34>
 8009328:	2140      	movs	r1, #64	; 0x40
 800932a:	f000 fae3 	bl	80098f4 <_malloc_r>
 800932e:	6020      	str	r0, [r4, #0]
 8009330:	6120      	str	r0, [r4, #16]
 8009332:	b928      	cbnz	r0, 8009340 <_svfiprintf_r+0x30>
 8009334:	230c      	movs	r3, #12
 8009336:	f8c8 3000 	str.w	r3, [r8]
 800933a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800933e:	e0c8      	b.n	80094d2 <_svfiprintf_r+0x1c2>
 8009340:	2340      	movs	r3, #64	; 0x40
 8009342:	6163      	str	r3, [r4, #20]
 8009344:	2300      	movs	r3, #0
 8009346:	9309      	str	r3, [sp, #36]	; 0x24
 8009348:	2320      	movs	r3, #32
 800934a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800934e:	2330      	movs	r3, #48	; 0x30
 8009350:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009354:	9503      	str	r5, [sp, #12]
 8009356:	f04f 0b01 	mov.w	fp, #1
 800935a:	4637      	mov	r7, r6
 800935c:	463d      	mov	r5, r7
 800935e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009362:	b10b      	cbz	r3, 8009368 <_svfiprintf_r+0x58>
 8009364:	2b25      	cmp	r3, #37	; 0x25
 8009366:	d13e      	bne.n	80093e6 <_svfiprintf_r+0xd6>
 8009368:	ebb7 0a06 	subs.w	sl, r7, r6
 800936c:	d00b      	beq.n	8009386 <_svfiprintf_r+0x76>
 800936e:	4653      	mov	r3, sl
 8009370:	4632      	mov	r2, r6
 8009372:	4621      	mov	r1, r4
 8009374:	4640      	mov	r0, r8
 8009376:	f7ff ff71 	bl	800925c <__ssputs_r>
 800937a:	3001      	adds	r0, #1
 800937c:	f000 80a4 	beq.w	80094c8 <_svfiprintf_r+0x1b8>
 8009380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009382:	4453      	add	r3, sl
 8009384:	9309      	str	r3, [sp, #36]	; 0x24
 8009386:	783b      	ldrb	r3, [r7, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	f000 809d 	beq.w	80094c8 <_svfiprintf_r+0x1b8>
 800938e:	2300      	movs	r3, #0
 8009390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009394:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009398:	9304      	str	r3, [sp, #16]
 800939a:	9307      	str	r3, [sp, #28]
 800939c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093a0:	931a      	str	r3, [sp, #104]	; 0x68
 80093a2:	462f      	mov	r7, r5
 80093a4:	2205      	movs	r2, #5
 80093a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80093aa:	4850      	ldr	r0, [pc, #320]	; (80094ec <_svfiprintf_r+0x1dc>)
 80093ac:	f7f6 ff30 	bl	8000210 <memchr>
 80093b0:	9b04      	ldr	r3, [sp, #16]
 80093b2:	b9d0      	cbnz	r0, 80093ea <_svfiprintf_r+0xda>
 80093b4:	06d9      	lsls	r1, r3, #27
 80093b6:	bf44      	itt	mi
 80093b8:	2220      	movmi	r2, #32
 80093ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80093be:	071a      	lsls	r2, r3, #28
 80093c0:	bf44      	itt	mi
 80093c2:	222b      	movmi	r2, #43	; 0x2b
 80093c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80093c8:	782a      	ldrb	r2, [r5, #0]
 80093ca:	2a2a      	cmp	r2, #42	; 0x2a
 80093cc:	d015      	beq.n	80093fa <_svfiprintf_r+0xea>
 80093ce:	9a07      	ldr	r2, [sp, #28]
 80093d0:	462f      	mov	r7, r5
 80093d2:	2000      	movs	r0, #0
 80093d4:	250a      	movs	r5, #10
 80093d6:	4639      	mov	r1, r7
 80093d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093dc:	3b30      	subs	r3, #48	; 0x30
 80093de:	2b09      	cmp	r3, #9
 80093e0:	d94d      	bls.n	800947e <_svfiprintf_r+0x16e>
 80093e2:	b1b8      	cbz	r0, 8009414 <_svfiprintf_r+0x104>
 80093e4:	e00f      	b.n	8009406 <_svfiprintf_r+0xf6>
 80093e6:	462f      	mov	r7, r5
 80093e8:	e7b8      	b.n	800935c <_svfiprintf_r+0x4c>
 80093ea:	4a40      	ldr	r2, [pc, #256]	; (80094ec <_svfiprintf_r+0x1dc>)
 80093ec:	1a80      	subs	r0, r0, r2
 80093ee:	fa0b f000 	lsl.w	r0, fp, r0
 80093f2:	4318      	orrs	r0, r3
 80093f4:	9004      	str	r0, [sp, #16]
 80093f6:	463d      	mov	r5, r7
 80093f8:	e7d3      	b.n	80093a2 <_svfiprintf_r+0x92>
 80093fa:	9a03      	ldr	r2, [sp, #12]
 80093fc:	1d11      	adds	r1, r2, #4
 80093fe:	6812      	ldr	r2, [r2, #0]
 8009400:	9103      	str	r1, [sp, #12]
 8009402:	2a00      	cmp	r2, #0
 8009404:	db01      	blt.n	800940a <_svfiprintf_r+0xfa>
 8009406:	9207      	str	r2, [sp, #28]
 8009408:	e004      	b.n	8009414 <_svfiprintf_r+0x104>
 800940a:	4252      	negs	r2, r2
 800940c:	f043 0302 	orr.w	r3, r3, #2
 8009410:	9207      	str	r2, [sp, #28]
 8009412:	9304      	str	r3, [sp, #16]
 8009414:	783b      	ldrb	r3, [r7, #0]
 8009416:	2b2e      	cmp	r3, #46	; 0x2e
 8009418:	d10c      	bne.n	8009434 <_svfiprintf_r+0x124>
 800941a:	787b      	ldrb	r3, [r7, #1]
 800941c:	2b2a      	cmp	r3, #42	; 0x2a
 800941e:	d133      	bne.n	8009488 <_svfiprintf_r+0x178>
 8009420:	9b03      	ldr	r3, [sp, #12]
 8009422:	1d1a      	adds	r2, r3, #4
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	9203      	str	r2, [sp, #12]
 8009428:	2b00      	cmp	r3, #0
 800942a:	bfb8      	it	lt
 800942c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009430:	3702      	adds	r7, #2
 8009432:	9305      	str	r3, [sp, #20]
 8009434:	4d2e      	ldr	r5, [pc, #184]	; (80094f0 <_svfiprintf_r+0x1e0>)
 8009436:	7839      	ldrb	r1, [r7, #0]
 8009438:	2203      	movs	r2, #3
 800943a:	4628      	mov	r0, r5
 800943c:	f7f6 fee8 	bl	8000210 <memchr>
 8009440:	b138      	cbz	r0, 8009452 <_svfiprintf_r+0x142>
 8009442:	2340      	movs	r3, #64	; 0x40
 8009444:	1b40      	subs	r0, r0, r5
 8009446:	fa03 f000 	lsl.w	r0, r3, r0
 800944a:	9b04      	ldr	r3, [sp, #16]
 800944c:	4303      	orrs	r3, r0
 800944e:	3701      	adds	r7, #1
 8009450:	9304      	str	r3, [sp, #16]
 8009452:	7839      	ldrb	r1, [r7, #0]
 8009454:	4827      	ldr	r0, [pc, #156]	; (80094f4 <_svfiprintf_r+0x1e4>)
 8009456:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800945a:	2206      	movs	r2, #6
 800945c:	1c7e      	adds	r6, r7, #1
 800945e:	f7f6 fed7 	bl	8000210 <memchr>
 8009462:	2800      	cmp	r0, #0
 8009464:	d038      	beq.n	80094d8 <_svfiprintf_r+0x1c8>
 8009466:	4b24      	ldr	r3, [pc, #144]	; (80094f8 <_svfiprintf_r+0x1e8>)
 8009468:	bb13      	cbnz	r3, 80094b0 <_svfiprintf_r+0x1a0>
 800946a:	9b03      	ldr	r3, [sp, #12]
 800946c:	3307      	adds	r3, #7
 800946e:	f023 0307 	bic.w	r3, r3, #7
 8009472:	3308      	adds	r3, #8
 8009474:	9303      	str	r3, [sp, #12]
 8009476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009478:	444b      	add	r3, r9
 800947a:	9309      	str	r3, [sp, #36]	; 0x24
 800947c:	e76d      	b.n	800935a <_svfiprintf_r+0x4a>
 800947e:	fb05 3202 	mla	r2, r5, r2, r3
 8009482:	2001      	movs	r0, #1
 8009484:	460f      	mov	r7, r1
 8009486:	e7a6      	b.n	80093d6 <_svfiprintf_r+0xc6>
 8009488:	2300      	movs	r3, #0
 800948a:	3701      	adds	r7, #1
 800948c:	9305      	str	r3, [sp, #20]
 800948e:	4619      	mov	r1, r3
 8009490:	250a      	movs	r5, #10
 8009492:	4638      	mov	r0, r7
 8009494:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009498:	3a30      	subs	r2, #48	; 0x30
 800949a:	2a09      	cmp	r2, #9
 800949c:	d903      	bls.n	80094a6 <_svfiprintf_r+0x196>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d0c8      	beq.n	8009434 <_svfiprintf_r+0x124>
 80094a2:	9105      	str	r1, [sp, #20]
 80094a4:	e7c6      	b.n	8009434 <_svfiprintf_r+0x124>
 80094a6:	fb05 2101 	mla	r1, r5, r1, r2
 80094aa:	2301      	movs	r3, #1
 80094ac:	4607      	mov	r7, r0
 80094ae:	e7f0      	b.n	8009492 <_svfiprintf_r+0x182>
 80094b0:	ab03      	add	r3, sp, #12
 80094b2:	9300      	str	r3, [sp, #0]
 80094b4:	4622      	mov	r2, r4
 80094b6:	4b11      	ldr	r3, [pc, #68]	; (80094fc <_svfiprintf_r+0x1ec>)
 80094b8:	a904      	add	r1, sp, #16
 80094ba:	4640      	mov	r0, r8
 80094bc:	f3af 8000 	nop.w
 80094c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80094c4:	4681      	mov	r9, r0
 80094c6:	d1d6      	bne.n	8009476 <_svfiprintf_r+0x166>
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	065b      	lsls	r3, r3, #25
 80094cc:	f53f af35 	bmi.w	800933a <_svfiprintf_r+0x2a>
 80094d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094d2:	b01d      	add	sp, #116	; 0x74
 80094d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d8:	ab03      	add	r3, sp, #12
 80094da:	9300      	str	r3, [sp, #0]
 80094dc:	4622      	mov	r2, r4
 80094de:	4b07      	ldr	r3, [pc, #28]	; (80094fc <_svfiprintf_r+0x1ec>)
 80094e0:	a904      	add	r1, sp, #16
 80094e2:	4640      	mov	r0, r8
 80094e4:	f000 f882 	bl	80095ec <_printf_i>
 80094e8:	e7ea      	b.n	80094c0 <_svfiprintf_r+0x1b0>
 80094ea:	bf00      	nop
 80094ec:	08009b6c 	.word	0x08009b6c
 80094f0:	08009b72 	.word	0x08009b72
 80094f4:	08009b76 	.word	0x08009b76
 80094f8:	00000000 	.word	0x00000000
 80094fc:	0800925d 	.word	0x0800925d

08009500 <_printf_common>:
 8009500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009504:	4691      	mov	r9, r2
 8009506:	461f      	mov	r7, r3
 8009508:	688a      	ldr	r2, [r1, #8]
 800950a:	690b      	ldr	r3, [r1, #16]
 800950c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009510:	4293      	cmp	r3, r2
 8009512:	bfb8      	it	lt
 8009514:	4613      	movlt	r3, r2
 8009516:	f8c9 3000 	str.w	r3, [r9]
 800951a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800951e:	4606      	mov	r6, r0
 8009520:	460c      	mov	r4, r1
 8009522:	b112      	cbz	r2, 800952a <_printf_common+0x2a>
 8009524:	3301      	adds	r3, #1
 8009526:	f8c9 3000 	str.w	r3, [r9]
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	0699      	lsls	r1, r3, #26
 800952e:	bf42      	ittt	mi
 8009530:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009534:	3302      	addmi	r3, #2
 8009536:	f8c9 3000 	strmi.w	r3, [r9]
 800953a:	6825      	ldr	r5, [r4, #0]
 800953c:	f015 0506 	ands.w	r5, r5, #6
 8009540:	d107      	bne.n	8009552 <_printf_common+0x52>
 8009542:	f104 0a19 	add.w	sl, r4, #25
 8009546:	68e3      	ldr	r3, [r4, #12]
 8009548:	f8d9 2000 	ldr.w	r2, [r9]
 800954c:	1a9b      	subs	r3, r3, r2
 800954e:	42ab      	cmp	r3, r5
 8009550:	dc28      	bgt.n	80095a4 <_printf_common+0xa4>
 8009552:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009556:	6822      	ldr	r2, [r4, #0]
 8009558:	3300      	adds	r3, #0
 800955a:	bf18      	it	ne
 800955c:	2301      	movne	r3, #1
 800955e:	0692      	lsls	r2, r2, #26
 8009560:	d42d      	bmi.n	80095be <_printf_common+0xbe>
 8009562:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009566:	4639      	mov	r1, r7
 8009568:	4630      	mov	r0, r6
 800956a:	47c0      	blx	r8
 800956c:	3001      	adds	r0, #1
 800956e:	d020      	beq.n	80095b2 <_printf_common+0xb2>
 8009570:	6823      	ldr	r3, [r4, #0]
 8009572:	68e5      	ldr	r5, [r4, #12]
 8009574:	f8d9 2000 	ldr.w	r2, [r9]
 8009578:	f003 0306 	and.w	r3, r3, #6
 800957c:	2b04      	cmp	r3, #4
 800957e:	bf08      	it	eq
 8009580:	1aad      	subeq	r5, r5, r2
 8009582:	68a3      	ldr	r3, [r4, #8]
 8009584:	6922      	ldr	r2, [r4, #16]
 8009586:	bf0c      	ite	eq
 8009588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800958c:	2500      	movne	r5, #0
 800958e:	4293      	cmp	r3, r2
 8009590:	bfc4      	itt	gt
 8009592:	1a9b      	subgt	r3, r3, r2
 8009594:	18ed      	addgt	r5, r5, r3
 8009596:	f04f 0900 	mov.w	r9, #0
 800959a:	341a      	adds	r4, #26
 800959c:	454d      	cmp	r5, r9
 800959e:	d11a      	bne.n	80095d6 <_printf_common+0xd6>
 80095a0:	2000      	movs	r0, #0
 80095a2:	e008      	b.n	80095b6 <_printf_common+0xb6>
 80095a4:	2301      	movs	r3, #1
 80095a6:	4652      	mov	r2, sl
 80095a8:	4639      	mov	r1, r7
 80095aa:	4630      	mov	r0, r6
 80095ac:	47c0      	blx	r8
 80095ae:	3001      	adds	r0, #1
 80095b0:	d103      	bne.n	80095ba <_printf_common+0xba>
 80095b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ba:	3501      	adds	r5, #1
 80095bc:	e7c3      	b.n	8009546 <_printf_common+0x46>
 80095be:	18e1      	adds	r1, r4, r3
 80095c0:	1c5a      	adds	r2, r3, #1
 80095c2:	2030      	movs	r0, #48	; 0x30
 80095c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095c8:	4422      	add	r2, r4
 80095ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095d2:	3302      	adds	r3, #2
 80095d4:	e7c5      	b.n	8009562 <_printf_common+0x62>
 80095d6:	2301      	movs	r3, #1
 80095d8:	4622      	mov	r2, r4
 80095da:	4639      	mov	r1, r7
 80095dc:	4630      	mov	r0, r6
 80095de:	47c0      	blx	r8
 80095e0:	3001      	adds	r0, #1
 80095e2:	d0e6      	beq.n	80095b2 <_printf_common+0xb2>
 80095e4:	f109 0901 	add.w	r9, r9, #1
 80095e8:	e7d8      	b.n	800959c <_printf_common+0x9c>
	...

080095ec <_printf_i>:
 80095ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80095f4:	460c      	mov	r4, r1
 80095f6:	7e09      	ldrb	r1, [r1, #24]
 80095f8:	b085      	sub	sp, #20
 80095fa:	296e      	cmp	r1, #110	; 0x6e
 80095fc:	4617      	mov	r7, r2
 80095fe:	4606      	mov	r6, r0
 8009600:	4698      	mov	r8, r3
 8009602:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009604:	f000 80b3 	beq.w	800976e <_printf_i+0x182>
 8009608:	d822      	bhi.n	8009650 <_printf_i+0x64>
 800960a:	2963      	cmp	r1, #99	; 0x63
 800960c:	d036      	beq.n	800967c <_printf_i+0x90>
 800960e:	d80a      	bhi.n	8009626 <_printf_i+0x3a>
 8009610:	2900      	cmp	r1, #0
 8009612:	f000 80b9 	beq.w	8009788 <_printf_i+0x19c>
 8009616:	2958      	cmp	r1, #88	; 0x58
 8009618:	f000 8083 	beq.w	8009722 <_printf_i+0x136>
 800961c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009620:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009624:	e032      	b.n	800968c <_printf_i+0xa0>
 8009626:	2964      	cmp	r1, #100	; 0x64
 8009628:	d001      	beq.n	800962e <_printf_i+0x42>
 800962a:	2969      	cmp	r1, #105	; 0x69
 800962c:	d1f6      	bne.n	800961c <_printf_i+0x30>
 800962e:	6820      	ldr	r0, [r4, #0]
 8009630:	6813      	ldr	r3, [r2, #0]
 8009632:	0605      	lsls	r5, r0, #24
 8009634:	f103 0104 	add.w	r1, r3, #4
 8009638:	d52a      	bpl.n	8009690 <_printf_i+0xa4>
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	6011      	str	r1, [r2, #0]
 800963e:	2b00      	cmp	r3, #0
 8009640:	da03      	bge.n	800964a <_printf_i+0x5e>
 8009642:	222d      	movs	r2, #45	; 0x2d
 8009644:	425b      	negs	r3, r3
 8009646:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800964a:	486f      	ldr	r0, [pc, #444]	; (8009808 <_printf_i+0x21c>)
 800964c:	220a      	movs	r2, #10
 800964e:	e039      	b.n	80096c4 <_printf_i+0xd8>
 8009650:	2973      	cmp	r1, #115	; 0x73
 8009652:	f000 809d 	beq.w	8009790 <_printf_i+0x1a4>
 8009656:	d808      	bhi.n	800966a <_printf_i+0x7e>
 8009658:	296f      	cmp	r1, #111	; 0x6f
 800965a:	d020      	beq.n	800969e <_printf_i+0xb2>
 800965c:	2970      	cmp	r1, #112	; 0x70
 800965e:	d1dd      	bne.n	800961c <_printf_i+0x30>
 8009660:	6823      	ldr	r3, [r4, #0]
 8009662:	f043 0320 	orr.w	r3, r3, #32
 8009666:	6023      	str	r3, [r4, #0]
 8009668:	e003      	b.n	8009672 <_printf_i+0x86>
 800966a:	2975      	cmp	r1, #117	; 0x75
 800966c:	d017      	beq.n	800969e <_printf_i+0xb2>
 800966e:	2978      	cmp	r1, #120	; 0x78
 8009670:	d1d4      	bne.n	800961c <_printf_i+0x30>
 8009672:	2378      	movs	r3, #120	; 0x78
 8009674:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009678:	4864      	ldr	r0, [pc, #400]	; (800980c <_printf_i+0x220>)
 800967a:	e055      	b.n	8009728 <_printf_i+0x13c>
 800967c:	6813      	ldr	r3, [r2, #0]
 800967e:	1d19      	adds	r1, r3, #4
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	6011      	str	r1, [r2, #0]
 8009684:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009688:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800968c:	2301      	movs	r3, #1
 800968e:	e08c      	b.n	80097aa <_printf_i+0x1be>
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	6011      	str	r1, [r2, #0]
 8009694:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009698:	bf18      	it	ne
 800969a:	b21b      	sxthne	r3, r3
 800969c:	e7cf      	b.n	800963e <_printf_i+0x52>
 800969e:	6813      	ldr	r3, [r2, #0]
 80096a0:	6825      	ldr	r5, [r4, #0]
 80096a2:	1d18      	adds	r0, r3, #4
 80096a4:	6010      	str	r0, [r2, #0]
 80096a6:	0628      	lsls	r0, r5, #24
 80096a8:	d501      	bpl.n	80096ae <_printf_i+0xc2>
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	e002      	b.n	80096b4 <_printf_i+0xc8>
 80096ae:	0668      	lsls	r0, r5, #25
 80096b0:	d5fb      	bpl.n	80096aa <_printf_i+0xbe>
 80096b2:	881b      	ldrh	r3, [r3, #0]
 80096b4:	4854      	ldr	r0, [pc, #336]	; (8009808 <_printf_i+0x21c>)
 80096b6:	296f      	cmp	r1, #111	; 0x6f
 80096b8:	bf14      	ite	ne
 80096ba:	220a      	movne	r2, #10
 80096bc:	2208      	moveq	r2, #8
 80096be:	2100      	movs	r1, #0
 80096c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80096c4:	6865      	ldr	r5, [r4, #4]
 80096c6:	60a5      	str	r5, [r4, #8]
 80096c8:	2d00      	cmp	r5, #0
 80096ca:	f2c0 8095 	blt.w	80097f8 <_printf_i+0x20c>
 80096ce:	6821      	ldr	r1, [r4, #0]
 80096d0:	f021 0104 	bic.w	r1, r1, #4
 80096d4:	6021      	str	r1, [r4, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d13d      	bne.n	8009756 <_printf_i+0x16a>
 80096da:	2d00      	cmp	r5, #0
 80096dc:	f040 808e 	bne.w	80097fc <_printf_i+0x210>
 80096e0:	4665      	mov	r5, ip
 80096e2:	2a08      	cmp	r2, #8
 80096e4:	d10b      	bne.n	80096fe <_printf_i+0x112>
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	07db      	lsls	r3, r3, #31
 80096ea:	d508      	bpl.n	80096fe <_printf_i+0x112>
 80096ec:	6923      	ldr	r3, [r4, #16]
 80096ee:	6862      	ldr	r2, [r4, #4]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	bfde      	ittt	le
 80096f4:	2330      	movle	r3, #48	; 0x30
 80096f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80096fa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80096fe:	ebac 0305 	sub.w	r3, ip, r5
 8009702:	6123      	str	r3, [r4, #16]
 8009704:	f8cd 8000 	str.w	r8, [sp]
 8009708:	463b      	mov	r3, r7
 800970a:	aa03      	add	r2, sp, #12
 800970c:	4621      	mov	r1, r4
 800970e:	4630      	mov	r0, r6
 8009710:	f7ff fef6 	bl	8009500 <_printf_common>
 8009714:	3001      	adds	r0, #1
 8009716:	d14d      	bne.n	80097b4 <_printf_i+0x1c8>
 8009718:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800971c:	b005      	add	sp, #20
 800971e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009722:	4839      	ldr	r0, [pc, #228]	; (8009808 <_printf_i+0x21c>)
 8009724:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009728:	6813      	ldr	r3, [r2, #0]
 800972a:	6821      	ldr	r1, [r4, #0]
 800972c:	1d1d      	adds	r5, r3, #4
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6015      	str	r5, [r2, #0]
 8009732:	060a      	lsls	r2, r1, #24
 8009734:	d50b      	bpl.n	800974e <_printf_i+0x162>
 8009736:	07ca      	lsls	r2, r1, #31
 8009738:	bf44      	itt	mi
 800973a:	f041 0120 	orrmi.w	r1, r1, #32
 800973e:	6021      	strmi	r1, [r4, #0]
 8009740:	b91b      	cbnz	r3, 800974a <_printf_i+0x15e>
 8009742:	6822      	ldr	r2, [r4, #0]
 8009744:	f022 0220 	bic.w	r2, r2, #32
 8009748:	6022      	str	r2, [r4, #0]
 800974a:	2210      	movs	r2, #16
 800974c:	e7b7      	b.n	80096be <_printf_i+0xd2>
 800974e:	064d      	lsls	r5, r1, #25
 8009750:	bf48      	it	mi
 8009752:	b29b      	uxthmi	r3, r3
 8009754:	e7ef      	b.n	8009736 <_printf_i+0x14a>
 8009756:	4665      	mov	r5, ip
 8009758:	fbb3 f1f2 	udiv	r1, r3, r2
 800975c:	fb02 3311 	mls	r3, r2, r1, r3
 8009760:	5cc3      	ldrb	r3, [r0, r3]
 8009762:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009766:	460b      	mov	r3, r1
 8009768:	2900      	cmp	r1, #0
 800976a:	d1f5      	bne.n	8009758 <_printf_i+0x16c>
 800976c:	e7b9      	b.n	80096e2 <_printf_i+0xf6>
 800976e:	6813      	ldr	r3, [r2, #0]
 8009770:	6825      	ldr	r5, [r4, #0]
 8009772:	6961      	ldr	r1, [r4, #20]
 8009774:	1d18      	adds	r0, r3, #4
 8009776:	6010      	str	r0, [r2, #0]
 8009778:	0628      	lsls	r0, r5, #24
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	d501      	bpl.n	8009782 <_printf_i+0x196>
 800977e:	6019      	str	r1, [r3, #0]
 8009780:	e002      	b.n	8009788 <_printf_i+0x19c>
 8009782:	066a      	lsls	r2, r5, #25
 8009784:	d5fb      	bpl.n	800977e <_printf_i+0x192>
 8009786:	8019      	strh	r1, [r3, #0]
 8009788:	2300      	movs	r3, #0
 800978a:	6123      	str	r3, [r4, #16]
 800978c:	4665      	mov	r5, ip
 800978e:	e7b9      	b.n	8009704 <_printf_i+0x118>
 8009790:	6813      	ldr	r3, [r2, #0]
 8009792:	1d19      	adds	r1, r3, #4
 8009794:	6011      	str	r1, [r2, #0]
 8009796:	681d      	ldr	r5, [r3, #0]
 8009798:	6862      	ldr	r2, [r4, #4]
 800979a:	2100      	movs	r1, #0
 800979c:	4628      	mov	r0, r5
 800979e:	f7f6 fd37 	bl	8000210 <memchr>
 80097a2:	b108      	cbz	r0, 80097a8 <_printf_i+0x1bc>
 80097a4:	1b40      	subs	r0, r0, r5
 80097a6:	6060      	str	r0, [r4, #4]
 80097a8:	6863      	ldr	r3, [r4, #4]
 80097aa:	6123      	str	r3, [r4, #16]
 80097ac:	2300      	movs	r3, #0
 80097ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097b2:	e7a7      	b.n	8009704 <_printf_i+0x118>
 80097b4:	6923      	ldr	r3, [r4, #16]
 80097b6:	462a      	mov	r2, r5
 80097b8:	4639      	mov	r1, r7
 80097ba:	4630      	mov	r0, r6
 80097bc:	47c0      	blx	r8
 80097be:	3001      	adds	r0, #1
 80097c0:	d0aa      	beq.n	8009718 <_printf_i+0x12c>
 80097c2:	6823      	ldr	r3, [r4, #0]
 80097c4:	079b      	lsls	r3, r3, #30
 80097c6:	d413      	bmi.n	80097f0 <_printf_i+0x204>
 80097c8:	68e0      	ldr	r0, [r4, #12]
 80097ca:	9b03      	ldr	r3, [sp, #12]
 80097cc:	4298      	cmp	r0, r3
 80097ce:	bfb8      	it	lt
 80097d0:	4618      	movlt	r0, r3
 80097d2:	e7a3      	b.n	800971c <_printf_i+0x130>
 80097d4:	2301      	movs	r3, #1
 80097d6:	464a      	mov	r2, r9
 80097d8:	4639      	mov	r1, r7
 80097da:	4630      	mov	r0, r6
 80097dc:	47c0      	blx	r8
 80097de:	3001      	adds	r0, #1
 80097e0:	d09a      	beq.n	8009718 <_printf_i+0x12c>
 80097e2:	3501      	adds	r5, #1
 80097e4:	68e3      	ldr	r3, [r4, #12]
 80097e6:	9a03      	ldr	r2, [sp, #12]
 80097e8:	1a9b      	subs	r3, r3, r2
 80097ea:	42ab      	cmp	r3, r5
 80097ec:	dcf2      	bgt.n	80097d4 <_printf_i+0x1e8>
 80097ee:	e7eb      	b.n	80097c8 <_printf_i+0x1dc>
 80097f0:	2500      	movs	r5, #0
 80097f2:	f104 0919 	add.w	r9, r4, #25
 80097f6:	e7f5      	b.n	80097e4 <_printf_i+0x1f8>
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1ac      	bne.n	8009756 <_printf_i+0x16a>
 80097fc:	7803      	ldrb	r3, [r0, #0]
 80097fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009802:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009806:	e76c      	b.n	80096e2 <_printf_i+0xf6>
 8009808:	08009b7d 	.word	0x08009b7d
 800980c:	08009b8e 	.word	0x08009b8e

08009810 <memcpy>:
 8009810:	b510      	push	{r4, lr}
 8009812:	1e43      	subs	r3, r0, #1
 8009814:	440a      	add	r2, r1
 8009816:	4291      	cmp	r1, r2
 8009818:	d100      	bne.n	800981c <memcpy+0xc>
 800981a:	bd10      	pop	{r4, pc}
 800981c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009820:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009824:	e7f7      	b.n	8009816 <memcpy+0x6>

08009826 <memmove>:
 8009826:	4288      	cmp	r0, r1
 8009828:	b510      	push	{r4, lr}
 800982a:	eb01 0302 	add.w	r3, r1, r2
 800982e:	d807      	bhi.n	8009840 <memmove+0x1a>
 8009830:	1e42      	subs	r2, r0, #1
 8009832:	4299      	cmp	r1, r3
 8009834:	d00a      	beq.n	800984c <memmove+0x26>
 8009836:	f811 4b01 	ldrb.w	r4, [r1], #1
 800983a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800983e:	e7f8      	b.n	8009832 <memmove+0xc>
 8009840:	4283      	cmp	r3, r0
 8009842:	d9f5      	bls.n	8009830 <memmove+0xa>
 8009844:	1881      	adds	r1, r0, r2
 8009846:	1ad2      	subs	r2, r2, r3
 8009848:	42d3      	cmn	r3, r2
 800984a:	d100      	bne.n	800984e <memmove+0x28>
 800984c:	bd10      	pop	{r4, pc}
 800984e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009852:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009856:	e7f7      	b.n	8009848 <memmove+0x22>

08009858 <_free_r>:
 8009858:	b538      	push	{r3, r4, r5, lr}
 800985a:	4605      	mov	r5, r0
 800985c:	2900      	cmp	r1, #0
 800985e:	d045      	beq.n	80098ec <_free_r+0x94>
 8009860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009864:	1f0c      	subs	r4, r1, #4
 8009866:	2b00      	cmp	r3, #0
 8009868:	bfb8      	it	lt
 800986a:	18e4      	addlt	r4, r4, r3
 800986c:	f000 f8d2 	bl	8009a14 <__malloc_lock>
 8009870:	4a1f      	ldr	r2, [pc, #124]	; (80098f0 <_free_r+0x98>)
 8009872:	6813      	ldr	r3, [r2, #0]
 8009874:	4610      	mov	r0, r2
 8009876:	b933      	cbnz	r3, 8009886 <_free_r+0x2e>
 8009878:	6063      	str	r3, [r4, #4]
 800987a:	6014      	str	r4, [r2, #0]
 800987c:	4628      	mov	r0, r5
 800987e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009882:	f000 b8c8 	b.w	8009a16 <__malloc_unlock>
 8009886:	42a3      	cmp	r3, r4
 8009888:	d90c      	bls.n	80098a4 <_free_r+0x4c>
 800988a:	6821      	ldr	r1, [r4, #0]
 800988c:	1862      	adds	r2, r4, r1
 800988e:	4293      	cmp	r3, r2
 8009890:	bf04      	itt	eq
 8009892:	681a      	ldreq	r2, [r3, #0]
 8009894:	685b      	ldreq	r3, [r3, #4]
 8009896:	6063      	str	r3, [r4, #4]
 8009898:	bf04      	itt	eq
 800989a:	1852      	addeq	r2, r2, r1
 800989c:	6022      	streq	r2, [r4, #0]
 800989e:	6004      	str	r4, [r0, #0]
 80098a0:	e7ec      	b.n	800987c <_free_r+0x24>
 80098a2:	4613      	mov	r3, r2
 80098a4:	685a      	ldr	r2, [r3, #4]
 80098a6:	b10a      	cbz	r2, 80098ac <_free_r+0x54>
 80098a8:	42a2      	cmp	r2, r4
 80098aa:	d9fa      	bls.n	80098a2 <_free_r+0x4a>
 80098ac:	6819      	ldr	r1, [r3, #0]
 80098ae:	1858      	adds	r0, r3, r1
 80098b0:	42a0      	cmp	r0, r4
 80098b2:	d10b      	bne.n	80098cc <_free_r+0x74>
 80098b4:	6820      	ldr	r0, [r4, #0]
 80098b6:	4401      	add	r1, r0
 80098b8:	1858      	adds	r0, r3, r1
 80098ba:	4282      	cmp	r2, r0
 80098bc:	6019      	str	r1, [r3, #0]
 80098be:	d1dd      	bne.n	800987c <_free_r+0x24>
 80098c0:	6810      	ldr	r0, [r2, #0]
 80098c2:	6852      	ldr	r2, [r2, #4]
 80098c4:	605a      	str	r2, [r3, #4]
 80098c6:	4401      	add	r1, r0
 80098c8:	6019      	str	r1, [r3, #0]
 80098ca:	e7d7      	b.n	800987c <_free_r+0x24>
 80098cc:	d902      	bls.n	80098d4 <_free_r+0x7c>
 80098ce:	230c      	movs	r3, #12
 80098d0:	602b      	str	r3, [r5, #0]
 80098d2:	e7d3      	b.n	800987c <_free_r+0x24>
 80098d4:	6820      	ldr	r0, [r4, #0]
 80098d6:	1821      	adds	r1, r4, r0
 80098d8:	428a      	cmp	r2, r1
 80098da:	bf04      	itt	eq
 80098dc:	6811      	ldreq	r1, [r2, #0]
 80098de:	6852      	ldreq	r2, [r2, #4]
 80098e0:	6062      	str	r2, [r4, #4]
 80098e2:	bf04      	itt	eq
 80098e4:	1809      	addeq	r1, r1, r0
 80098e6:	6021      	streq	r1, [r4, #0]
 80098e8:	605c      	str	r4, [r3, #4]
 80098ea:	e7c7      	b.n	800987c <_free_r+0x24>
 80098ec:	bd38      	pop	{r3, r4, r5, pc}
 80098ee:	bf00      	nop
 80098f0:	20000548 	.word	0x20000548

080098f4 <_malloc_r>:
 80098f4:	b570      	push	{r4, r5, r6, lr}
 80098f6:	1ccd      	adds	r5, r1, #3
 80098f8:	f025 0503 	bic.w	r5, r5, #3
 80098fc:	3508      	adds	r5, #8
 80098fe:	2d0c      	cmp	r5, #12
 8009900:	bf38      	it	cc
 8009902:	250c      	movcc	r5, #12
 8009904:	2d00      	cmp	r5, #0
 8009906:	4606      	mov	r6, r0
 8009908:	db01      	blt.n	800990e <_malloc_r+0x1a>
 800990a:	42a9      	cmp	r1, r5
 800990c:	d903      	bls.n	8009916 <_malloc_r+0x22>
 800990e:	230c      	movs	r3, #12
 8009910:	6033      	str	r3, [r6, #0]
 8009912:	2000      	movs	r0, #0
 8009914:	bd70      	pop	{r4, r5, r6, pc}
 8009916:	f000 f87d 	bl	8009a14 <__malloc_lock>
 800991a:	4a21      	ldr	r2, [pc, #132]	; (80099a0 <_malloc_r+0xac>)
 800991c:	6814      	ldr	r4, [r2, #0]
 800991e:	4621      	mov	r1, r4
 8009920:	b991      	cbnz	r1, 8009948 <_malloc_r+0x54>
 8009922:	4c20      	ldr	r4, [pc, #128]	; (80099a4 <_malloc_r+0xb0>)
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	b91b      	cbnz	r3, 8009930 <_malloc_r+0x3c>
 8009928:	4630      	mov	r0, r6
 800992a:	f000 f863 	bl	80099f4 <_sbrk_r>
 800992e:	6020      	str	r0, [r4, #0]
 8009930:	4629      	mov	r1, r5
 8009932:	4630      	mov	r0, r6
 8009934:	f000 f85e 	bl	80099f4 <_sbrk_r>
 8009938:	1c43      	adds	r3, r0, #1
 800993a:	d124      	bne.n	8009986 <_malloc_r+0x92>
 800993c:	230c      	movs	r3, #12
 800993e:	6033      	str	r3, [r6, #0]
 8009940:	4630      	mov	r0, r6
 8009942:	f000 f868 	bl	8009a16 <__malloc_unlock>
 8009946:	e7e4      	b.n	8009912 <_malloc_r+0x1e>
 8009948:	680b      	ldr	r3, [r1, #0]
 800994a:	1b5b      	subs	r3, r3, r5
 800994c:	d418      	bmi.n	8009980 <_malloc_r+0x8c>
 800994e:	2b0b      	cmp	r3, #11
 8009950:	d90f      	bls.n	8009972 <_malloc_r+0x7e>
 8009952:	600b      	str	r3, [r1, #0]
 8009954:	50cd      	str	r5, [r1, r3]
 8009956:	18cc      	adds	r4, r1, r3
 8009958:	4630      	mov	r0, r6
 800995a:	f000 f85c 	bl	8009a16 <__malloc_unlock>
 800995e:	f104 000b 	add.w	r0, r4, #11
 8009962:	1d23      	adds	r3, r4, #4
 8009964:	f020 0007 	bic.w	r0, r0, #7
 8009968:	1ac3      	subs	r3, r0, r3
 800996a:	d0d3      	beq.n	8009914 <_malloc_r+0x20>
 800996c:	425a      	negs	r2, r3
 800996e:	50e2      	str	r2, [r4, r3]
 8009970:	e7d0      	b.n	8009914 <_malloc_r+0x20>
 8009972:	428c      	cmp	r4, r1
 8009974:	684b      	ldr	r3, [r1, #4]
 8009976:	bf16      	itet	ne
 8009978:	6063      	strne	r3, [r4, #4]
 800997a:	6013      	streq	r3, [r2, #0]
 800997c:	460c      	movne	r4, r1
 800997e:	e7eb      	b.n	8009958 <_malloc_r+0x64>
 8009980:	460c      	mov	r4, r1
 8009982:	6849      	ldr	r1, [r1, #4]
 8009984:	e7cc      	b.n	8009920 <_malloc_r+0x2c>
 8009986:	1cc4      	adds	r4, r0, #3
 8009988:	f024 0403 	bic.w	r4, r4, #3
 800998c:	42a0      	cmp	r0, r4
 800998e:	d005      	beq.n	800999c <_malloc_r+0xa8>
 8009990:	1a21      	subs	r1, r4, r0
 8009992:	4630      	mov	r0, r6
 8009994:	f000 f82e 	bl	80099f4 <_sbrk_r>
 8009998:	3001      	adds	r0, #1
 800999a:	d0cf      	beq.n	800993c <_malloc_r+0x48>
 800999c:	6025      	str	r5, [r4, #0]
 800999e:	e7db      	b.n	8009958 <_malloc_r+0x64>
 80099a0:	20000548 	.word	0x20000548
 80099a4:	2000054c 	.word	0x2000054c

080099a8 <_realloc_r>:
 80099a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099aa:	4607      	mov	r7, r0
 80099ac:	4614      	mov	r4, r2
 80099ae:	460e      	mov	r6, r1
 80099b0:	b921      	cbnz	r1, 80099bc <_realloc_r+0x14>
 80099b2:	4611      	mov	r1, r2
 80099b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099b8:	f7ff bf9c 	b.w	80098f4 <_malloc_r>
 80099bc:	b922      	cbnz	r2, 80099c8 <_realloc_r+0x20>
 80099be:	f7ff ff4b 	bl	8009858 <_free_r>
 80099c2:	4625      	mov	r5, r4
 80099c4:	4628      	mov	r0, r5
 80099c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099c8:	f000 f826 	bl	8009a18 <_malloc_usable_size_r>
 80099cc:	42a0      	cmp	r0, r4
 80099ce:	d20f      	bcs.n	80099f0 <_realloc_r+0x48>
 80099d0:	4621      	mov	r1, r4
 80099d2:	4638      	mov	r0, r7
 80099d4:	f7ff ff8e 	bl	80098f4 <_malloc_r>
 80099d8:	4605      	mov	r5, r0
 80099da:	2800      	cmp	r0, #0
 80099dc:	d0f2      	beq.n	80099c4 <_realloc_r+0x1c>
 80099de:	4631      	mov	r1, r6
 80099e0:	4622      	mov	r2, r4
 80099e2:	f7ff ff15 	bl	8009810 <memcpy>
 80099e6:	4631      	mov	r1, r6
 80099e8:	4638      	mov	r0, r7
 80099ea:	f7ff ff35 	bl	8009858 <_free_r>
 80099ee:	e7e9      	b.n	80099c4 <_realloc_r+0x1c>
 80099f0:	4635      	mov	r5, r6
 80099f2:	e7e7      	b.n	80099c4 <_realloc_r+0x1c>

080099f4 <_sbrk_r>:
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4c06      	ldr	r4, [pc, #24]	; (8009a10 <_sbrk_r+0x1c>)
 80099f8:	2300      	movs	r3, #0
 80099fa:	4605      	mov	r5, r0
 80099fc:	4608      	mov	r0, r1
 80099fe:	6023      	str	r3, [r4, #0]
 8009a00:	f7f8 fff0 	bl	80029e4 <_sbrk>
 8009a04:	1c43      	adds	r3, r0, #1
 8009a06:	d102      	bne.n	8009a0e <_sbrk_r+0x1a>
 8009a08:	6823      	ldr	r3, [r4, #0]
 8009a0a:	b103      	cbz	r3, 8009a0e <_sbrk_r+0x1a>
 8009a0c:	602b      	str	r3, [r5, #0]
 8009a0e:	bd38      	pop	{r3, r4, r5, pc}
 8009a10:	20007980 	.word	0x20007980

08009a14 <__malloc_lock>:
 8009a14:	4770      	bx	lr

08009a16 <__malloc_unlock>:
 8009a16:	4770      	bx	lr

08009a18 <_malloc_usable_size_r>:
 8009a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a1c:	1f18      	subs	r0, r3, #4
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	bfbc      	itt	lt
 8009a22:	580b      	ldrlt	r3, [r1, r0]
 8009a24:	18c0      	addlt	r0, r0, r3
 8009a26:	4770      	bx	lr

08009a28 <_init>:
 8009a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a2a:	bf00      	nop
 8009a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a2e:	bc08      	pop	{r3}
 8009a30:	469e      	mov	lr, r3
 8009a32:	4770      	bx	lr

08009a34 <_fini>:
 8009a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a36:	bf00      	nop
 8009a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a3a:	bc08      	pop	{r3}
 8009a3c:	469e      	mov	lr, r3
 8009a3e:	4770      	bx	lr
