Running: /home/sseki/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/sseki/ise/Cartelet/v1/testbench_isim_beh.exe" -prj "/home/sseki/ise/Cartelet/v1/testbench_beh.prj" "work.testbench" 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/ipcore_dir/mem.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/types.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/alu.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/sender.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/receiver.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/sram_sim_clk.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/sram_clk.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/cpu_clk.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/cpu.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/top.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/sram_sim.vhd" into library work
Parsing VHDL file "/home/sseki/ise/Cartelet/v1/top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 123476 KB
Fuse CPU Usage: 1130 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package types
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_adv_clock_divide_by_2_v of entity dcm_adv_clock_divide_by_2 [dcm_adv_clock_divide_by_2_defaul...]
Compiling architecture dcm_adv_maximum_period_check_v of entity dcm_adv_maximum_period_check [\dcm_adv_maximum_period_check(" ...]
Compiling architecture dcm_adv_maximum_period_check_v of entity dcm_adv_maximum_period_check [\dcm_adv_maximum_period_check(" ...]
Compiling architecture dcm_adv_clock_lost_v of entity dcm_adv_clock_lost [dcm_adv_clock_lost_default]
Compiling architecture dcm_adv_v of entity DCM_ADV [\DCM_ADV(true," ",true,false,2.0...]
Compiling architecture behavioral of entity cpu_clk [cpu_clk_default]
Compiling architecture dcm_adv_v of entity DCM_ADV [\DCM_ADV(true," ",true,false,2.0...]
Compiling architecture behavioral of entity sram_clk [sram_clk_default]
Compiling architecture struct of entity SENDER [\SENDER(('0','0','0','0','0','0'...]
Compiling architecture struct of entity RECEIVER [\RECEIVER(('0','0','0','0','0','...]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture mem_a of entity mem [mem_default]
Compiling architecture struct of entity ALU [alu_default]
Compiling architecture struct of entity CPU [cpu_default]
Compiling architecture struct of entity TOP [\TOP(('0','0','0','0','0','0','0...]
Compiling architecture dcm_adv_v of entity DCM_ADV [\DCM_ADV(true," ",true,false,2.0...]
Compiling architecture behavioral of entity sram_sim_clk [sram_sim_clk_default]
Compiling architecture behaviour of entity sram_sim [sram_sim_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 59 VHDL Units
Built simulation executable /home/sseki/ise/Cartelet/v1/testbench_isim_beh.exe
Fuse Memory Usage: 1243076 KB
Fuse CPU Usage: 1630 ms
GCC CPU Usage: 90 ms
