# SOFT130022-Computer-Architecture
The goal of these 3 consecutive projects is to simulate the execution of a five-stage pipelined processor, namely FETCH, DECODE, EXECUTE, MEMORY and WRITE BACK.

Project No. | Description | Related Code
------------|-------------|-------------
0 | A sequential 5-stage pipelined simulator that can do operand forwarding or bypassing.|[sim-pipe.c](https://github.com/luzhoutao/SOFT130022-Computer-Architecture/blob/master/simplesim-3.0/sim-pipe.c), [sim-pipe.h](https://github.com/luzhoutao/SOFT130022-Computer-Architecture/blob/master/simplesim-3.0/sim-pipe.h)
1 | A sequential pipeline simulator with cache simulation modules. | [sim-pipe.c](https://github.com/luzhoutao/SOFT130022-Computer-Architecture/blob/master/simplesim-3.0/sim-pipe.c), [sim-pipe.h](https://github.com/luzhoutao/SOFT130022-Computer-Architecture/blob/master/simplesim-3.0/sim-pipe.h), [mycache.h](https://github.com/luzhoutao/SOFT130022-Computer-Architecture/blob/master/simplesim-3.0/mycache.h)
2 | A parallel version of the 5-stage pipelined simulator with cache simulation. | [sim-pipe_multiproc.c](https://github.com/luzhoutao/SOFT130022-Computer-Architecture/blob/master/simplesim-3.0/sim-pipe_multiproc.c)
