

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Shift_win32'
================================================================
* Date:           Tue Oct 21 00:21:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.010 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_win32  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 5 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln167_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln167"   --->   Operation 38 'read' 'zext_ln167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Shift_win_row.i.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%n2_2 = load i6 %n2" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 41 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_2, i32 5" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp, void %Shift_win_row.split.i.i, void %Update_linebuf_row.i.i.preheader.exitStub" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 44 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_2, i32 3, i32 4" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 45 'partselect' 'lshr_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i2 %lshr_ln2" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 46 'zext' 'zext_ln167_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %lshr_ln2, i2 %lshr_ln2, i2 0" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i6 %or_ln" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 48 'zext' 'zext_ln184' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln184 = add i7 %zext_ln184, i7 %zext_ln167_read" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 49 'add' 'add_ln184' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i7 %add_ln184" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 50 'zext' 'zext_ln184_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_addr = getelementptr i32 %linebuf, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 51 'getelementptr' 'linebuf_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr i32 %linebuf_1, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 52 'getelementptr' 'linebuf_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr i32 %linebuf_2, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 53 'getelementptr' 'linebuf_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr i32 %linebuf_3, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 54 'getelementptr' 'linebuf_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr i32 %linebuf_4, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 55 'getelementptr' 'linebuf_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr i32 %linebuf_5, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 56 'getelementptr' 'linebuf_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr i32 %linebuf_6, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 57 'getelementptr' 'linebuf_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr i32 %linebuf_7, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 58 'getelementptr' 'linebuf_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr i32 %linebuf_8, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 59 'getelementptr' 'linebuf_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr i32 %linebuf_9, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 60 'getelementptr' 'linebuf_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%linebuf_10_addr = getelementptr i32 %linebuf_10, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 61 'getelementptr' 'linebuf_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%linebuf_11_addr = getelementptr i32 %linebuf_11, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 62 'getelementptr' 'linebuf_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%linebuf_12_addr = getelementptr i32 %linebuf_12, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 63 'getelementptr' 'linebuf_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%linebuf_13_addr = getelementptr i32 %linebuf_13, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 64 'getelementptr' 'linebuf_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%linebuf_14_addr = getelementptr i32 %linebuf_14, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 65 'getelementptr' 'linebuf_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%linebuf_15_addr = getelementptr i32 %linebuf_15, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 66 'getelementptr' 'linebuf_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%linebuf_16_addr = getelementptr i32 %linebuf_16, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 67 'getelementptr' 'linebuf_16_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%linebuf_17_addr = getelementptr i32 %linebuf_17, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 68 'getelementptr' 'linebuf_17_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%linebuf_18_addr = getelementptr i32 %linebuf_18, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 69 'getelementptr' 'linebuf_18_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%linebuf_19_addr = getelementptr i32 %linebuf_19, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 70 'getelementptr' 'linebuf_19_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%linebuf_20_addr = getelementptr i32 %linebuf_20, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 71 'getelementptr' 'linebuf_20_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%linebuf_21_addr = getelementptr i32 %linebuf_21, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 72 'getelementptr' 'linebuf_21_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%linebuf_22_addr = getelementptr i32 %linebuf_22, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 73 'getelementptr' 'linebuf_22_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%linebuf_23_addr = getelementptr i32 %linebuf_23, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 74 'getelementptr' 'linebuf_23_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%linebuf_24_addr = getelementptr i32 %linebuf_24, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 75 'getelementptr' 'linebuf_24_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%linebuf_25_addr = getelementptr i32 %linebuf_25, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 76 'getelementptr' 'linebuf_25_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%linebuf_26_addr = getelementptr i32 %linebuf_26, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 77 'getelementptr' 'linebuf_26_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%linebuf_27_addr = getelementptr i32 %linebuf_27, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 78 'getelementptr' 'linebuf_27_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%linebuf_28_addr = getelementptr i32 %linebuf_28, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 79 'getelementptr' 'linebuf_28_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%linebuf_29_addr = getelementptr i32 %linebuf_29, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 80 'getelementptr' 'linebuf_29_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%linebuf_30_addr = getelementptr i32 %linebuf_30, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 81 'getelementptr' 'linebuf_30_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%linebuf_31_addr = getelementptr i32 %linebuf_31, i64 0, i64 %zext_ln184_1" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 82 'getelementptr' 'linebuf_31_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%win_4_addr = getelementptr i32 %win_4, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 83 'getelementptr' 'win_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%win_9_addr = getelementptr i32 %win_9, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 84 'getelementptr' 'win_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%win_14_addr = getelementptr i32 %win_14, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 85 'getelementptr' 'win_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%win_19_addr = getelementptr i32 %win_19, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 86 'getelementptr' 'win_19_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%win_24_addr = getelementptr i32 %win_24, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 87 'getelementptr' 'win_24_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%win_1_addr = getelementptr i32 %win_1, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 88 'getelementptr' 'win_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%win_6_addr = getelementptr i32 %win_6, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 89 'getelementptr' 'win_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%win_11_addr = getelementptr i32 %win_11, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 90 'getelementptr' 'win_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%win_16_addr = getelementptr i32 %win_16, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 91 'getelementptr' 'win_16_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%win_21_addr = getelementptr i32 %win_21, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 92 'getelementptr' 'win_21_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%win_2_addr = getelementptr i32 %win_2, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 93 'getelementptr' 'win_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%win_7_addr = getelementptr i32 %win_7, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 94 'getelementptr' 'win_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%win_12_addr = getelementptr i32 %win_12, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 95 'getelementptr' 'win_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%win_17_addr = getelementptr i32 %win_17, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 96 'getelementptr' 'win_17_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%win_22_addr = getelementptr i32 %win_22, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 97 'getelementptr' 'win_22_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%win_3_addr = getelementptr i32 %win_3, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 98 'getelementptr' 'win_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%win_8_addr = getelementptr i32 %win_8, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 99 'getelementptr' 'win_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%win_13_addr = getelementptr i32 %win_13, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 100 'getelementptr' 'win_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%win_18_addr = getelementptr i32 %win_18, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 101 'getelementptr' 'win_18_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%win_23_addr = getelementptr i32 %win_23, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 102 'getelementptr' 'win_23_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.67ns)   --->   "%win_4_load = load i2 %win_4_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 103 'load' 'win_4_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 104 [2/2] (0.67ns)   --->   "%win_9_load = load i2 %win_9_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 104 'load' 'win_9_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 105 [2/2] (0.67ns)   --->   "%win_14_load = load i2 %win_14_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 105 'load' 'win_14_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 106 [2/2] (0.67ns)   --->   "%win_19_load = load i2 %win_19_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 106 'load' 'win_19_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 107 [2/2] (0.67ns)   --->   "%win_24_load = load i2 %win_24_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 107 'load' 'win_24_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 108 [2/2] (0.67ns)   --->   "%win_1_load = load i2 %win_1_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 108 'load' 'win_1_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 109 [2/2] (0.67ns)   --->   "%win_6_load = load i2 %win_6_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 109 'load' 'win_6_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 110 [2/2] (0.67ns)   --->   "%win_11_load = load i2 %win_11_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 110 'load' 'win_11_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 111 [2/2] (0.67ns)   --->   "%win_16_load = load i2 %win_16_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 111 'load' 'win_16_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 112 [2/2] (0.67ns)   --->   "%win_21_load = load i2 %win_21_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 112 'load' 'win_21_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 113 [2/2] (0.67ns)   --->   "%win_2_load = load i2 %win_2_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 113 'load' 'win_2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 114 [2/2] (0.67ns)   --->   "%win_7_load = load i2 %win_7_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 114 'load' 'win_7_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 115 [2/2] (0.67ns)   --->   "%win_12_load = load i2 %win_12_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 115 'load' 'win_12_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 116 [2/2] (0.67ns)   --->   "%win_17_load = load i2 %win_17_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 116 'load' 'win_17_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 117 [2/2] (0.67ns)   --->   "%win_22_load = load i2 %win_22_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 117 'load' 'win_22_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 118 [2/2] (0.67ns)   --->   "%win_3_load = load i2 %win_3_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 118 'load' 'win_3_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 119 [2/2] (0.67ns)   --->   "%win_8_load = load i2 %win_8_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 119 'load' 'win_8_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 120 [2/2] (0.67ns)   --->   "%win_13_load = load i2 %win_13_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 120 'load' 'win_13_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 121 [2/2] (0.67ns)   --->   "%win_18_load = load i2 %win_18_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 121 'load' 'win_18_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 122 [2/2] (0.67ns)   --->   "%win_23_load = load i2 %win_23_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 122 'load' 'win_23_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%linebuf_3_load = load i7 %linebuf_3_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 123 'load' 'linebuf_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%linebuf_2_load = load i7 %linebuf_2_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 124 'load' 'linebuf_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%linebuf_1_load = load i7 %linebuf_1_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 125 'load' 'linebuf_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%linebuf_load = load i7 %linebuf_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 126 'load' 'linebuf_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%f2_addr = getelementptr i32 %f2, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 127 'getelementptr' 'f2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.67ns)   --->   "%f2_load = load i2 %f2_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 128 'load' 'f2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%win_29_addr = getelementptr i32 %win_29, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 129 'getelementptr' 'win_29_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%win_34_addr = getelementptr i32 %win_34, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 130 'getelementptr' 'win_34_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%win_39_addr = getelementptr i32 %win_39, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 131 'getelementptr' 'win_39_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%win_44_addr = getelementptr i32 %win_44, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 132 'getelementptr' 'win_44_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%win_49_addr = getelementptr i32 %win_49, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 133 'getelementptr' 'win_49_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%win_26_addr = getelementptr i32 %win_26, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 134 'getelementptr' 'win_26_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%win_31_addr = getelementptr i32 %win_31, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 135 'getelementptr' 'win_31_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%win_36_addr = getelementptr i32 %win_36, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 136 'getelementptr' 'win_36_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%win_41_addr = getelementptr i32 %win_41, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 137 'getelementptr' 'win_41_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%win_46_addr = getelementptr i32 %win_46, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 138 'getelementptr' 'win_46_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%win_27_addr = getelementptr i32 %win_27, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 139 'getelementptr' 'win_27_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%win_32_addr = getelementptr i32 %win_32, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 140 'getelementptr' 'win_32_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%win_37_addr = getelementptr i32 %win_37, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 141 'getelementptr' 'win_37_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%win_42_addr = getelementptr i32 %win_42, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 142 'getelementptr' 'win_42_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%win_47_addr = getelementptr i32 %win_47, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 143 'getelementptr' 'win_47_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%win_28_addr = getelementptr i32 %win_28, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 144 'getelementptr' 'win_28_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%win_33_addr = getelementptr i32 %win_33, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 145 'getelementptr' 'win_33_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%win_38_addr = getelementptr i32 %win_38, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 146 'getelementptr' 'win_38_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%win_43_addr = getelementptr i32 %win_43, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 147 'getelementptr' 'win_43_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%win_48_addr = getelementptr i32 %win_48, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 148 'getelementptr' 'win_48_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (0.67ns)   --->   "%win_29_load = load i2 %win_29_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 149 'load' 'win_29_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 150 [2/2] (0.67ns)   --->   "%win_34_load = load i2 %win_34_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 150 'load' 'win_34_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 151 [2/2] (0.67ns)   --->   "%win_39_load = load i2 %win_39_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 151 'load' 'win_39_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 152 [2/2] (0.67ns)   --->   "%win_44_load = load i2 %win_44_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 152 'load' 'win_44_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 153 [2/2] (0.67ns)   --->   "%win_49_load = load i2 %win_49_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 153 'load' 'win_49_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 154 [2/2] (0.67ns)   --->   "%win_26_load = load i2 %win_26_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 154 'load' 'win_26_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 155 [2/2] (0.67ns)   --->   "%win_31_load = load i2 %win_31_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 155 'load' 'win_31_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 156 [2/2] (0.67ns)   --->   "%win_36_load = load i2 %win_36_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 156 'load' 'win_36_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 157 [2/2] (0.67ns)   --->   "%win_41_load = load i2 %win_41_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 157 'load' 'win_41_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 158 [2/2] (0.67ns)   --->   "%win_46_load = load i2 %win_46_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 158 'load' 'win_46_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 159 [2/2] (0.67ns)   --->   "%win_27_load = load i2 %win_27_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 159 'load' 'win_27_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 160 [2/2] (0.67ns)   --->   "%win_32_load = load i2 %win_32_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 160 'load' 'win_32_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 161 [2/2] (0.67ns)   --->   "%win_37_load = load i2 %win_37_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 161 'load' 'win_37_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 162 [2/2] (0.67ns)   --->   "%win_42_load = load i2 %win_42_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 162 'load' 'win_42_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 163 [2/2] (0.67ns)   --->   "%win_47_load = load i2 %win_47_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 163 'load' 'win_47_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 164 [2/2] (0.67ns)   --->   "%win_28_load = load i2 %win_28_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 164 'load' 'win_28_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 165 [2/2] (0.67ns)   --->   "%win_33_load = load i2 %win_33_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 165 'load' 'win_33_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 166 [2/2] (0.67ns)   --->   "%win_38_load = load i2 %win_38_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 166 'load' 'win_38_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 167 [2/2] (0.67ns)   --->   "%win_43_load = load i2 %win_43_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 167 'load' 'win_43_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 168 [2/2] (0.67ns)   --->   "%win_48_load = load i2 %win_48_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 168 'load' 'win_48_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 169 [2/2] (1.23ns)   --->   "%linebuf_7_load = load i7 %linebuf_7_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 169 'load' 'linebuf_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 170 [2/2] (1.23ns)   --->   "%linebuf_6_load = load i7 %linebuf_6_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 170 'load' 'linebuf_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 171 [2/2] (1.23ns)   --->   "%linebuf_5_load = load i7 %linebuf_5_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 171 'load' 'linebuf_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 172 [2/2] (1.23ns)   --->   "%linebuf_4_load = load i7 %linebuf_4_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 172 'load' 'linebuf_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 173 'getelementptr' 'f2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (0.67ns)   --->   "%f2_1_load = load i2 %f2_1_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 174 'load' 'f2_1_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%win_54_addr = getelementptr i32 %win_54, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 175 'getelementptr' 'win_54_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%win_59_addr = getelementptr i32 %win_59, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 176 'getelementptr' 'win_59_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%win_64_addr = getelementptr i32 %win_64, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 177 'getelementptr' 'win_64_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%win_69_addr = getelementptr i32 %win_69, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 178 'getelementptr' 'win_69_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%win_74_addr = getelementptr i32 %win_74, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 179 'getelementptr' 'win_74_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%win_51_addr = getelementptr i32 %win_51, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 180 'getelementptr' 'win_51_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%win_56_addr = getelementptr i32 %win_56, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 181 'getelementptr' 'win_56_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%win_61_addr = getelementptr i32 %win_61, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 182 'getelementptr' 'win_61_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%win_66_addr = getelementptr i32 %win_66, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 183 'getelementptr' 'win_66_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%win_71_addr = getelementptr i32 %win_71, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 184 'getelementptr' 'win_71_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%win_52_addr = getelementptr i32 %win_52, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 185 'getelementptr' 'win_52_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%win_57_addr = getelementptr i32 %win_57, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 186 'getelementptr' 'win_57_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%win_62_addr = getelementptr i32 %win_62, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 187 'getelementptr' 'win_62_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%win_67_addr = getelementptr i32 %win_67, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 188 'getelementptr' 'win_67_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%win_72_addr = getelementptr i32 %win_72, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 189 'getelementptr' 'win_72_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%win_53_addr = getelementptr i32 %win_53, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 190 'getelementptr' 'win_53_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%win_58_addr = getelementptr i32 %win_58, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 191 'getelementptr' 'win_58_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%win_63_addr = getelementptr i32 %win_63, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 192 'getelementptr' 'win_63_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%win_68_addr = getelementptr i32 %win_68, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 193 'getelementptr' 'win_68_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%win_73_addr = getelementptr i32 %win_73, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 194 'getelementptr' 'win_73_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (0.67ns)   --->   "%win_54_load = load i2 %win_54_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 195 'load' 'win_54_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 196 [2/2] (0.67ns)   --->   "%win_59_load = load i2 %win_59_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 196 'load' 'win_59_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 197 [2/2] (0.67ns)   --->   "%win_64_load = load i2 %win_64_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 197 'load' 'win_64_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 198 [2/2] (0.67ns)   --->   "%win_69_load = load i2 %win_69_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 198 'load' 'win_69_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 199 [2/2] (0.67ns)   --->   "%win_74_load = load i2 %win_74_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 199 'load' 'win_74_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 200 [2/2] (0.67ns)   --->   "%win_51_load = load i2 %win_51_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 200 'load' 'win_51_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 201 [2/2] (0.67ns)   --->   "%win_56_load = load i2 %win_56_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 201 'load' 'win_56_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 202 [2/2] (0.67ns)   --->   "%win_61_load = load i2 %win_61_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 202 'load' 'win_61_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 203 [2/2] (0.67ns)   --->   "%win_66_load = load i2 %win_66_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 203 'load' 'win_66_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 204 [2/2] (0.67ns)   --->   "%win_71_load = load i2 %win_71_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 204 'load' 'win_71_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 205 [2/2] (0.67ns)   --->   "%win_52_load = load i2 %win_52_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 205 'load' 'win_52_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 206 [2/2] (0.67ns)   --->   "%win_57_load = load i2 %win_57_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 206 'load' 'win_57_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 207 [2/2] (0.67ns)   --->   "%win_62_load = load i2 %win_62_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 207 'load' 'win_62_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 208 [2/2] (0.67ns)   --->   "%win_67_load = load i2 %win_67_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 208 'load' 'win_67_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 209 [2/2] (0.67ns)   --->   "%win_72_load = load i2 %win_72_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 209 'load' 'win_72_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 210 [2/2] (0.67ns)   --->   "%win_53_load = load i2 %win_53_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 210 'load' 'win_53_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 211 [2/2] (0.67ns)   --->   "%win_58_load = load i2 %win_58_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 211 'load' 'win_58_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 212 [2/2] (0.67ns)   --->   "%win_63_load = load i2 %win_63_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 212 'load' 'win_63_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 213 [2/2] (0.67ns)   --->   "%win_68_load = load i2 %win_68_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 213 'load' 'win_68_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 214 [2/2] (0.67ns)   --->   "%win_73_load = load i2 %win_73_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 214 'load' 'win_73_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 215 [2/2] (1.23ns)   --->   "%linebuf_11_load = load i7 %linebuf_11_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 215 'load' 'linebuf_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 216 [2/2] (1.23ns)   --->   "%linebuf_10_load = load i7 %linebuf_10_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 216 'load' 'linebuf_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 217 [2/2] (1.23ns)   --->   "%linebuf_9_load = load i7 %linebuf_9_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 217 'load' 'linebuf_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 218 [2/2] (1.23ns)   --->   "%linebuf_8_load = load i7 %linebuf_8_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 218 'load' 'linebuf_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 219 'getelementptr' 'f2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (0.67ns)   --->   "%f2_2_load = load i2 %f2_2_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 220 'load' 'f2_2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%win_79_addr = getelementptr i32 %win_79, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 221 'getelementptr' 'win_79_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%win_84_addr = getelementptr i32 %win_84, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 222 'getelementptr' 'win_84_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%win_89_addr = getelementptr i32 %win_89, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 223 'getelementptr' 'win_89_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%win_94_addr = getelementptr i32 %win_94, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 224 'getelementptr' 'win_94_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%win_99_addr = getelementptr i32 %win_99, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 225 'getelementptr' 'win_99_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%win_76_addr = getelementptr i32 %win_76, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 226 'getelementptr' 'win_76_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%win_81_addr = getelementptr i32 %win_81, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 227 'getelementptr' 'win_81_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%win_86_addr = getelementptr i32 %win_86, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 228 'getelementptr' 'win_86_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%win_91_addr = getelementptr i32 %win_91, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 229 'getelementptr' 'win_91_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%win_96_addr = getelementptr i32 %win_96, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 230 'getelementptr' 'win_96_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%win_77_addr = getelementptr i32 %win_77, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 231 'getelementptr' 'win_77_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%win_82_addr = getelementptr i32 %win_82, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 232 'getelementptr' 'win_82_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%win_87_addr = getelementptr i32 %win_87, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 233 'getelementptr' 'win_87_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%win_92_addr = getelementptr i32 %win_92, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 234 'getelementptr' 'win_92_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%win_97_addr = getelementptr i32 %win_97, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 235 'getelementptr' 'win_97_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%win_78_addr = getelementptr i32 %win_78, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 236 'getelementptr' 'win_78_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%win_83_addr = getelementptr i32 %win_83, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 237 'getelementptr' 'win_83_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%win_88_addr = getelementptr i32 %win_88, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 238 'getelementptr' 'win_88_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%win_93_addr = getelementptr i32 %win_93, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 239 'getelementptr' 'win_93_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%win_98_addr = getelementptr i32 %win_98, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 240 'getelementptr' 'win_98_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 241 [2/2] (0.67ns)   --->   "%win_79_load = load i2 %win_79_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 241 'load' 'win_79_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 242 [2/2] (0.67ns)   --->   "%win_84_load = load i2 %win_84_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 242 'load' 'win_84_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 243 [2/2] (0.67ns)   --->   "%win_89_load = load i2 %win_89_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 243 'load' 'win_89_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 244 [2/2] (0.67ns)   --->   "%win_94_load = load i2 %win_94_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 244 'load' 'win_94_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 245 [2/2] (0.67ns)   --->   "%win_99_load = load i2 %win_99_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 245 'load' 'win_99_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 246 [2/2] (0.67ns)   --->   "%win_76_load = load i2 %win_76_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 246 'load' 'win_76_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 247 [2/2] (0.67ns)   --->   "%win_81_load = load i2 %win_81_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 247 'load' 'win_81_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 248 [2/2] (0.67ns)   --->   "%win_86_load = load i2 %win_86_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 248 'load' 'win_86_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 249 [2/2] (0.67ns)   --->   "%win_91_load = load i2 %win_91_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 249 'load' 'win_91_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 250 [2/2] (0.67ns)   --->   "%win_96_load = load i2 %win_96_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 250 'load' 'win_96_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 251 [2/2] (0.67ns)   --->   "%win_77_load = load i2 %win_77_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 251 'load' 'win_77_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 252 [2/2] (0.67ns)   --->   "%win_82_load = load i2 %win_82_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 252 'load' 'win_82_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 253 [2/2] (0.67ns)   --->   "%win_87_load = load i2 %win_87_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 253 'load' 'win_87_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 254 [2/2] (0.67ns)   --->   "%win_92_load = load i2 %win_92_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 254 'load' 'win_92_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 255 [2/2] (0.67ns)   --->   "%win_97_load = load i2 %win_97_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 255 'load' 'win_97_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 256 [2/2] (0.67ns)   --->   "%win_78_load = load i2 %win_78_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 256 'load' 'win_78_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 257 [2/2] (0.67ns)   --->   "%win_83_load = load i2 %win_83_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 257 'load' 'win_83_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 258 [2/2] (0.67ns)   --->   "%win_88_load = load i2 %win_88_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 258 'load' 'win_88_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 259 [2/2] (0.67ns)   --->   "%win_93_load = load i2 %win_93_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 259 'load' 'win_93_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 260 [2/2] (0.67ns)   --->   "%win_98_load = load i2 %win_98_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 260 'load' 'win_98_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 261 [2/2] (1.23ns)   --->   "%linebuf_15_load = load i7 %linebuf_15_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 261 'load' 'linebuf_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 262 [2/2] (1.23ns)   --->   "%linebuf_14_load = load i7 %linebuf_14_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 262 'load' 'linebuf_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 263 [2/2] (1.23ns)   --->   "%linebuf_13_load = load i7 %linebuf_13_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 263 'load' 'linebuf_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 264 [2/2] (1.23ns)   --->   "%linebuf_12_load = load i7 %linebuf_12_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 264 'load' 'linebuf_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 265 'getelementptr' 'f2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 266 [2/2] (0.67ns)   --->   "%f2_3_load = load i2 %f2_3_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 266 'load' 'f2_3_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%win_104_addr = getelementptr i32 %win_104, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 267 'getelementptr' 'win_104_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%win_109_addr = getelementptr i32 %win_109, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 268 'getelementptr' 'win_109_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%win_114_addr = getelementptr i32 %win_114, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 269 'getelementptr' 'win_114_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%win_119_addr = getelementptr i32 %win_119, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 270 'getelementptr' 'win_119_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%win_124_addr = getelementptr i32 %win_124, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 271 'getelementptr' 'win_124_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%win_101_addr = getelementptr i32 %win_101, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 272 'getelementptr' 'win_101_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%win_106_addr = getelementptr i32 %win_106, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 273 'getelementptr' 'win_106_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%win_111_addr = getelementptr i32 %win_111, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 274 'getelementptr' 'win_111_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%win_116_addr = getelementptr i32 %win_116, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 275 'getelementptr' 'win_116_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%win_121_addr = getelementptr i32 %win_121, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 276 'getelementptr' 'win_121_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%win_102_addr = getelementptr i32 %win_102, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 277 'getelementptr' 'win_102_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%win_107_addr = getelementptr i32 %win_107, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 278 'getelementptr' 'win_107_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%win_112_addr = getelementptr i32 %win_112, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 279 'getelementptr' 'win_112_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%win_117_addr = getelementptr i32 %win_117, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 280 'getelementptr' 'win_117_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%win_122_addr = getelementptr i32 %win_122, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 281 'getelementptr' 'win_122_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%win_103_addr = getelementptr i32 %win_103, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 282 'getelementptr' 'win_103_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%win_108_addr = getelementptr i32 %win_108, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 283 'getelementptr' 'win_108_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%win_113_addr = getelementptr i32 %win_113, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 284 'getelementptr' 'win_113_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%win_118_addr = getelementptr i32 %win_118, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 285 'getelementptr' 'win_118_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%win_123_addr = getelementptr i32 %win_123, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 286 'getelementptr' 'win_123_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 287 [2/2] (0.67ns)   --->   "%win_104_load = load i2 %win_104_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 287 'load' 'win_104_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 288 [2/2] (0.67ns)   --->   "%win_109_load = load i2 %win_109_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 288 'load' 'win_109_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 289 [2/2] (0.67ns)   --->   "%win_114_load = load i2 %win_114_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 289 'load' 'win_114_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 290 [2/2] (0.67ns)   --->   "%win_119_load = load i2 %win_119_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 290 'load' 'win_119_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 291 [2/2] (0.67ns)   --->   "%win_124_load = load i2 %win_124_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 291 'load' 'win_124_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 292 [2/2] (0.67ns)   --->   "%win_101_load = load i2 %win_101_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 292 'load' 'win_101_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 293 [2/2] (0.67ns)   --->   "%win_106_load = load i2 %win_106_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 293 'load' 'win_106_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 294 [2/2] (0.67ns)   --->   "%win_111_load = load i2 %win_111_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 294 'load' 'win_111_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 295 [2/2] (0.67ns)   --->   "%win_116_load = load i2 %win_116_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 295 'load' 'win_116_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 296 [2/2] (0.67ns)   --->   "%win_121_load = load i2 %win_121_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 296 'load' 'win_121_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 297 [2/2] (0.67ns)   --->   "%win_102_load = load i2 %win_102_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 297 'load' 'win_102_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 298 [2/2] (0.67ns)   --->   "%win_107_load = load i2 %win_107_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 298 'load' 'win_107_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 299 [2/2] (0.67ns)   --->   "%win_112_load = load i2 %win_112_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 299 'load' 'win_112_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 300 [2/2] (0.67ns)   --->   "%win_117_load = load i2 %win_117_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 300 'load' 'win_117_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 301 [2/2] (0.67ns)   --->   "%win_122_load = load i2 %win_122_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 301 'load' 'win_122_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 302 [2/2] (0.67ns)   --->   "%win_103_load = load i2 %win_103_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 302 'load' 'win_103_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 303 [2/2] (0.67ns)   --->   "%win_108_load = load i2 %win_108_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 303 'load' 'win_108_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 304 [2/2] (0.67ns)   --->   "%win_113_load = load i2 %win_113_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 304 'load' 'win_113_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 305 [2/2] (0.67ns)   --->   "%win_118_load = load i2 %win_118_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 305 'load' 'win_118_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 306 [2/2] (0.67ns)   --->   "%win_123_load = load i2 %win_123_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 306 'load' 'win_123_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 307 [2/2] (1.23ns)   --->   "%linebuf_19_load = load i7 %linebuf_19_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 307 'load' 'linebuf_19_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 308 [2/2] (1.23ns)   --->   "%linebuf_18_load = load i7 %linebuf_18_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 308 'load' 'linebuf_18_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 309 [2/2] (1.23ns)   --->   "%linebuf_17_load = load i7 %linebuf_17_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 309 'load' 'linebuf_17_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 310 [2/2] (1.23ns)   --->   "%linebuf_16_load = load i7 %linebuf_16_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 310 'load' 'linebuf_16_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 311 'getelementptr' 'f2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 312 [2/2] (0.67ns)   --->   "%f2_4_load = load i2 %f2_4_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 312 'load' 'f2_4_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%win_129_addr = getelementptr i32 %win_129, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 313 'getelementptr' 'win_129_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%win_134_addr = getelementptr i32 %win_134, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 314 'getelementptr' 'win_134_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%win_139_addr = getelementptr i32 %win_139, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 315 'getelementptr' 'win_139_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%win_144_addr = getelementptr i32 %win_144, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 316 'getelementptr' 'win_144_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%win_149_addr = getelementptr i32 %win_149, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 317 'getelementptr' 'win_149_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%win_126_addr = getelementptr i32 %win_126, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 318 'getelementptr' 'win_126_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%win_131_addr = getelementptr i32 %win_131, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 319 'getelementptr' 'win_131_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%win_136_addr = getelementptr i32 %win_136, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 320 'getelementptr' 'win_136_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%win_141_addr = getelementptr i32 %win_141, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 321 'getelementptr' 'win_141_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%win_146_addr = getelementptr i32 %win_146, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 322 'getelementptr' 'win_146_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%win_127_addr = getelementptr i32 %win_127, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 323 'getelementptr' 'win_127_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%win_132_addr = getelementptr i32 %win_132, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 324 'getelementptr' 'win_132_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%win_137_addr = getelementptr i32 %win_137, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 325 'getelementptr' 'win_137_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%win_142_addr = getelementptr i32 %win_142, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 326 'getelementptr' 'win_142_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%win_147_addr = getelementptr i32 %win_147, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 327 'getelementptr' 'win_147_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%win_128_addr = getelementptr i32 %win_128, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 328 'getelementptr' 'win_128_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%win_133_addr = getelementptr i32 %win_133, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 329 'getelementptr' 'win_133_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%win_138_addr = getelementptr i32 %win_138, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 330 'getelementptr' 'win_138_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%win_143_addr = getelementptr i32 %win_143, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 331 'getelementptr' 'win_143_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%win_148_addr = getelementptr i32 %win_148, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 332 'getelementptr' 'win_148_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 333 [2/2] (0.67ns)   --->   "%win_129_load = load i2 %win_129_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 333 'load' 'win_129_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 334 [2/2] (0.67ns)   --->   "%win_134_load = load i2 %win_134_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 334 'load' 'win_134_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 335 [2/2] (0.67ns)   --->   "%win_139_load = load i2 %win_139_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 335 'load' 'win_139_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 336 [2/2] (0.67ns)   --->   "%win_144_load = load i2 %win_144_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 336 'load' 'win_144_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 337 [2/2] (0.67ns)   --->   "%win_149_load = load i2 %win_149_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 337 'load' 'win_149_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 338 [2/2] (0.67ns)   --->   "%win_126_load = load i2 %win_126_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 338 'load' 'win_126_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 339 [2/2] (0.67ns)   --->   "%win_131_load = load i2 %win_131_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 339 'load' 'win_131_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 340 [2/2] (0.67ns)   --->   "%win_136_load = load i2 %win_136_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 340 'load' 'win_136_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 341 [2/2] (0.67ns)   --->   "%win_141_load = load i2 %win_141_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 341 'load' 'win_141_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 342 [2/2] (0.67ns)   --->   "%win_146_load = load i2 %win_146_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 342 'load' 'win_146_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 343 [2/2] (0.67ns)   --->   "%win_127_load = load i2 %win_127_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 343 'load' 'win_127_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 344 [2/2] (0.67ns)   --->   "%win_132_load = load i2 %win_132_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 344 'load' 'win_132_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 345 [2/2] (0.67ns)   --->   "%win_137_load = load i2 %win_137_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 345 'load' 'win_137_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 346 [2/2] (0.67ns)   --->   "%win_142_load = load i2 %win_142_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 346 'load' 'win_142_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 347 [2/2] (0.67ns)   --->   "%win_147_load = load i2 %win_147_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 347 'load' 'win_147_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 348 [2/2] (0.67ns)   --->   "%win_128_load = load i2 %win_128_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 348 'load' 'win_128_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 349 [2/2] (0.67ns)   --->   "%win_133_load = load i2 %win_133_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 349 'load' 'win_133_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 350 [2/2] (0.67ns)   --->   "%win_138_load = load i2 %win_138_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 350 'load' 'win_138_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 351 [2/2] (0.67ns)   --->   "%win_143_load = load i2 %win_143_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 351 'load' 'win_143_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 352 [2/2] (0.67ns)   --->   "%win_148_load = load i2 %win_148_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 352 'load' 'win_148_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 353 [2/2] (1.23ns)   --->   "%linebuf_23_load = load i7 %linebuf_23_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 353 'load' 'linebuf_23_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 354 [2/2] (1.23ns)   --->   "%linebuf_22_load = load i7 %linebuf_22_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 354 'load' 'linebuf_22_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 355 [2/2] (1.23ns)   --->   "%linebuf_21_load = load i7 %linebuf_21_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 355 'load' 'linebuf_21_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 356 [2/2] (1.23ns)   --->   "%linebuf_20_load = load i7 %linebuf_20_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 356 'load' 'linebuf_20_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 357 'getelementptr' 'f2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 358 [2/2] (0.67ns)   --->   "%f2_5_load = load i2 %f2_5_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 358 'load' 'f2_5_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%win_154_addr = getelementptr i32 %win_154, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 359 'getelementptr' 'win_154_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%win_159_addr = getelementptr i32 %win_159, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 360 'getelementptr' 'win_159_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%win_164_addr = getelementptr i32 %win_164, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 361 'getelementptr' 'win_164_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%win_169_addr = getelementptr i32 %win_169, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 362 'getelementptr' 'win_169_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%win_174_addr = getelementptr i32 %win_174, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 363 'getelementptr' 'win_174_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%win_151_addr = getelementptr i32 %win_151, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 364 'getelementptr' 'win_151_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%win_156_addr = getelementptr i32 %win_156, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 365 'getelementptr' 'win_156_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%win_161_addr = getelementptr i32 %win_161, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 366 'getelementptr' 'win_161_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%win_166_addr = getelementptr i32 %win_166, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 367 'getelementptr' 'win_166_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%win_171_addr = getelementptr i32 %win_171, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 368 'getelementptr' 'win_171_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%win_152_addr = getelementptr i32 %win_152, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 369 'getelementptr' 'win_152_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%win_157_addr = getelementptr i32 %win_157, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 370 'getelementptr' 'win_157_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%win_162_addr = getelementptr i32 %win_162, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 371 'getelementptr' 'win_162_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%win_167_addr = getelementptr i32 %win_167, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 372 'getelementptr' 'win_167_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%win_172_addr = getelementptr i32 %win_172, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 373 'getelementptr' 'win_172_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%win_153_addr = getelementptr i32 %win_153, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 374 'getelementptr' 'win_153_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%win_158_addr = getelementptr i32 %win_158, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 375 'getelementptr' 'win_158_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%win_163_addr = getelementptr i32 %win_163, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 376 'getelementptr' 'win_163_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%win_168_addr = getelementptr i32 %win_168, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 377 'getelementptr' 'win_168_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%win_173_addr = getelementptr i32 %win_173, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 378 'getelementptr' 'win_173_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 379 [2/2] (0.67ns)   --->   "%win_154_load = load i2 %win_154_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 379 'load' 'win_154_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 380 [2/2] (0.67ns)   --->   "%win_159_load = load i2 %win_159_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 380 'load' 'win_159_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 381 [2/2] (0.67ns)   --->   "%win_164_load = load i2 %win_164_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 381 'load' 'win_164_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 382 [2/2] (0.67ns)   --->   "%win_169_load = load i2 %win_169_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 382 'load' 'win_169_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 383 [2/2] (0.67ns)   --->   "%win_174_load = load i2 %win_174_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 383 'load' 'win_174_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 384 [2/2] (0.67ns)   --->   "%win_151_load = load i2 %win_151_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 384 'load' 'win_151_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 385 [2/2] (0.67ns)   --->   "%win_156_load = load i2 %win_156_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 385 'load' 'win_156_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 386 [2/2] (0.67ns)   --->   "%win_161_load = load i2 %win_161_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 386 'load' 'win_161_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 387 [2/2] (0.67ns)   --->   "%win_166_load = load i2 %win_166_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 387 'load' 'win_166_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 388 [2/2] (0.67ns)   --->   "%win_171_load = load i2 %win_171_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 388 'load' 'win_171_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 389 [2/2] (0.67ns)   --->   "%win_152_load = load i2 %win_152_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 389 'load' 'win_152_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 390 [2/2] (0.67ns)   --->   "%win_157_load = load i2 %win_157_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 390 'load' 'win_157_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 391 [2/2] (0.67ns)   --->   "%win_162_load = load i2 %win_162_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 391 'load' 'win_162_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 392 [2/2] (0.67ns)   --->   "%win_167_load = load i2 %win_167_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 392 'load' 'win_167_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 393 [2/2] (0.67ns)   --->   "%win_172_load = load i2 %win_172_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 393 'load' 'win_172_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 394 [2/2] (0.67ns)   --->   "%win_153_load = load i2 %win_153_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 394 'load' 'win_153_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 395 [2/2] (0.67ns)   --->   "%win_158_load = load i2 %win_158_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 395 'load' 'win_158_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 396 [2/2] (0.67ns)   --->   "%win_163_load = load i2 %win_163_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 396 'load' 'win_163_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 397 [2/2] (0.67ns)   --->   "%win_168_load = load i2 %win_168_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 397 'load' 'win_168_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 398 [2/2] (0.67ns)   --->   "%win_173_load = load i2 %win_173_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 398 'load' 'win_173_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 399 [2/2] (1.23ns)   --->   "%linebuf_27_load = load i7 %linebuf_27_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 399 'load' 'linebuf_27_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 400 [2/2] (1.23ns)   --->   "%linebuf_26_load = load i7 %linebuf_26_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 400 'load' 'linebuf_26_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 401 [2/2] (1.23ns)   --->   "%linebuf_25_load = load i7 %linebuf_25_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 401 'load' 'linebuf_25_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 402 [2/2] (1.23ns)   --->   "%linebuf_24_load = load i7 %linebuf_24_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 402 'load' 'linebuf_24_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 403 'getelementptr' 'f2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 404 [2/2] (0.67ns)   --->   "%f2_6_load = load i2 %f2_6_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 404 'load' 'f2_6_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%win_179_addr = getelementptr i32 %win_179, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 405 'getelementptr' 'win_179_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%win_184_addr = getelementptr i32 %win_184, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 406 'getelementptr' 'win_184_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%win_189_addr = getelementptr i32 %win_189, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 407 'getelementptr' 'win_189_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%win_194_addr = getelementptr i32 %win_194, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 408 'getelementptr' 'win_194_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%win_199_addr = getelementptr i32 %win_199, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 409 'getelementptr' 'win_199_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%win_176_addr = getelementptr i32 %win_176, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 410 'getelementptr' 'win_176_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%win_181_addr = getelementptr i32 %win_181, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 411 'getelementptr' 'win_181_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%win_186_addr = getelementptr i32 %win_186, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 412 'getelementptr' 'win_186_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%win_191_addr = getelementptr i32 %win_191, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 413 'getelementptr' 'win_191_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%win_196_addr = getelementptr i32 %win_196, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 414 'getelementptr' 'win_196_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%win_177_addr = getelementptr i32 %win_177, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 415 'getelementptr' 'win_177_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%win_182_addr = getelementptr i32 %win_182, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 416 'getelementptr' 'win_182_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%win_187_addr = getelementptr i32 %win_187, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 417 'getelementptr' 'win_187_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%win_192_addr = getelementptr i32 %win_192, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 418 'getelementptr' 'win_192_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%win_197_addr = getelementptr i32 %win_197, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 419 'getelementptr' 'win_197_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%win_178_addr = getelementptr i32 %win_178, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 420 'getelementptr' 'win_178_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%win_183_addr = getelementptr i32 %win_183, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 421 'getelementptr' 'win_183_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%win_188_addr = getelementptr i32 %win_188, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 422 'getelementptr' 'win_188_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%win_193_addr = getelementptr i32 %win_193, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 423 'getelementptr' 'win_193_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%win_198_addr = getelementptr i32 %win_198, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 424 'getelementptr' 'win_198_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 425 [2/2] (0.67ns)   --->   "%win_179_load = load i2 %win_179_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 425 'load' 'win_179_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 426 [2/2] (0.67ns)   --->   "%win_184_load = load i2 %win_184_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 426 'load' 'win_184_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 427 [2/2] (0.67ns)   --->   "%win_189_load = load i2 %win_189_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 427 'load' 'win_189_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 428 [2/2] (0.67ns)   --->   "%win_194_load = load i2 %win_194_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 428 'load' 'win_194_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 429 [2/2] (0.67ns)   --->   "%win_199_load = load i2 %win_199_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 429 'load' 'win_199_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 430 [2/2] (0.67ns)   --->   "%win_176_load = load i2 %win_176_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 430 'load' 'win_176_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 431 [2/2] (0.67ns)   --->   "%win_181_load = load i2 %win_181_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 431 'load' 'win_181_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 432 [2/2] (0.67ns)   --->   "%win_186_load = load i2 %win_186_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 432 'load' 'win_186_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 433 [2/2] (0.67ns)   --->   "%win_191_load = load i2 %win_191_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 433 'load' 'win_191_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 434 [2/2] (0.67ns)   --->   "%win_196_load = load i2 %win_196_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 434 'load' 'win_196_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 435 [2/2] (0.67ns)   --->   "%win_177_load = load i2 %win_177_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 435 'load' 'win_177_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 436 [2/2] (0.67ns)   --->   "%win_182_load = load i2 %win_182_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 436 'load' 'win_182_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 437 [2/2] (0.67ns)   --->   "%win_187_load = load i2 %win_187_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 437 'load' 'win_187_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 438 [2/2] (0.67ns)   --->   "%win_192_load = load i2 %win_192_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 438 'load' 'win_192_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 439 [2/2] (0.67ns)   --->   "%win_197_load = load i2 %win_197_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 439 'load' 'win_197_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 440 [2/2] (0.67ns)   --->   "%win_178_load = load i2 %win_178_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 440 'load' 'win_178_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 441 [2/2] (0.67ns)   --->   "%win_183_load = load i2 %win_183_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 441 'load' 'win_183_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 442 [2/2] (0.67ns)   --->   "%win_188_load = load i2 %win_188_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 442 'load' 'win_188_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 443 [2/2] (0.67ns)   --->   "%win_193_load = load i2 %win_193_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 443 'load' 'win_193_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 444 [2/2] (0.67ns)   --->   "%win_198_load = load i2 %win_198_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 444 'load' 'win_198_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 445 [2/2] (1.23ns)   --->   "%linebuf_31_load = load i7 %linebuf_31_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 445 'load' 'linebuf_31_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 446 [2/2] (1.23ns)   --->   "%linebuf_30_load = load i7 %linebuf_30_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 446 'load' 'linebuf_30_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 447 [2/2] (1.23ns)   --->   "%linebuf_29_load = load i7 %linebuf_29_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 447 'load' 'linebuf_29_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 448 [2/2] (1.23ns)   --->   "%linebuf_28_load = load i7 %linebuf_28_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 448 'load' 'linebuf_28_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 449 'getelementptr' 'f2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 450 [2/2] (0.67ns)   --->   "%f2_7_load = load i2 %f2_7_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 450 'load' 'f2_7_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 451 [1/1] (0.78ns)   --->   "%add_ln167 = add i6 %n2_2, i6 8" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 451 'add' 'add_ln167' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.42ns)   --->   "%store_ln167 = store i6 %add_ln167, i6 %n2" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 452 'store' 'store_ln167' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 896 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 453 'speclooptripcount' 'speclooptripcount_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 454 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/2] (0.67ns)   --->   "%win_4_load = load i2 %win_4_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 455 'load' 'win_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 456 [1/2] (0.67ns)   --->   "%win_9_load = load i2 %win_9_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 456 'load' 'win_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 457 [1/2] (0.67ns)   --->   "%win_14_load = load i2 %win_14_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 457 'load' 'win_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 458 [1/2] (0.67ns)   --->   "%win_19_load = load i2 %win_19_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 458 'load' 'win_19_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 459 [1/2] (0.67ns)   --->   "%win_24_load = load i2 %win_24_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 459 'load' 'win_24_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%win_addr = getelementptr i32 %win, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 460 'getelementptr' 'win_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%win_5_addr = getelementptr i32 %win_5, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 461 'getelementptr' 'win_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%win_10_addr = getelementptr i32 %win_10, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 462 'getelementptr' 'win_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%win_15_addr = getelementptr i32 %win_15, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 463 'getelementptr' 'win_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%win_20_addr = getelementptr i32 %win_20, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 464 'getelementptr' 'win_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/2] (0.67ns)   --->   "%win_1_load = load i2 %win_1_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 465 'load' 'win_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 466 [1/2] (0.67ns)   --->   "%win_6_load = load i2 %win_6_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 466 'load' 'win_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 467 [1/2] (0.67ns)   --->   "%win_11_load = load i2 %win_11_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 467 'load' 'win_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 468 [1/2] (0.67ns)   --->   "%win_16_load = load i2 %win_16_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 468 'load' 'win_16_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 469 [1/2] (0.67ns)   --->   "%win_21_load = load i2 %win_21_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 469 'load' 'win_21_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 470 [1/2] (0.67ns)   --->   "%win_2_load = load i2 %win_2_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 470 'load' 'win_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 471 [1/2] (0.67ns)   --->   "%win_7_load = load i2 %win_7_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 471 'load' 'win_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 472 [1/2] (0.67ns)   --->   "%win_12_load = load i2 %win_12_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 472 'load' 'win_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 473 [1/2] (0.67ns)   --->   "%win_17_load = load i2 %win_17_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 473 'load' 'win_17_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 474 [1/2] (0.67ns)   --->   "%win_22_load = load i2 %win_22_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 474 'load' 'win_22_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 475 [1/2] (0.67ns)   --->   "%win_3_load = load i2 %win_3_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 475 'load' 'win_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 476 [1/2] (0.67ns)   --->   "%win_8_load = load i2 %win_8_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 476 'load' 'win_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 477 [1/2] (0.67ns)   --->   "%win_13_load = load i2 %win_13_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 477 'load' 'win_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 478 [1/2] (0.67ns)   --->   "%win_18_load = load i2 %win_18_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 478 'load' 'win_18_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 479 [1/2] (0.67ns)   --->   "%win_23_load = load i2 %win_23_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 479 'load' 'win_23_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 480 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_1_load, i2 %win_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 480 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 481 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_6_load, i2 %win_5_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 481 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 482 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_11_load, i2 %win_10_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 482 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 483 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_16_load, i2 %win_15_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 483 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 484 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_21_load, i2 %win_20_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 484 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 485 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_2_load, i2 %win_1_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 485 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 486 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_7_load, i2 %win_6_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 486 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 487 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_12_load, i2 %win_11_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 487 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 488 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_17_load, i2 %win_16_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 488 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 489 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_22_load, i2 %win_21_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 489 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 490 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_3_load, i2 %win_2_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 490 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 491 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_8_load, i2 %win_7_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 491 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 492 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_13_load, i2 %win_12_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 492 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 493 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_18_load, i2 %win_17_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 493 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 494 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_23_load, i2 %win_22_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 494 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 495 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_4_load, i2 %win_3_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 495 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 496 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_9_load, i2 %win_8_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 496 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 497 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_14_load, i2 %win_13_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 497 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 498 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_19_load, i2 %win_18_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 498 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 499 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_24_load, i2 %win_23_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 499 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 500 [1/2] (1.23ns)   --->   "%linebuf_3_load = load i7 %linebuf_3_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 500 'load' 'linebuf_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 501 [1/2] (1.23ns)   --->   "%linebuf_2_load = load i7 %linebuf_2_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 501 'load' 'linebuf_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 502 [1/2] (1.23ns)   --->   "%linebuf_1_load = load i7 %linebuf_1_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 502 'load' 'linebuf_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 503 [1/2] (1.23ns)   --->   "%linebuf_load = load i7 %linebuf_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 503 'load' 'linebuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 504 [1/2] (0.67ns)   --->   "%f2_load = load i2 %f2_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 504 'load' 'f2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 505 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_3_load, i2 %win_4_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 505 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 506 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_2_load, i2 %win_9_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 506 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 507 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_1_load, i2 %win_14_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 507 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 508 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_load, i2 %win_19_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 508 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 509 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_load, i2 %win_24_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 509 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 510 [1/2] (0.67ns)   --->   "%win_29_load = load i2 %win_29_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 510 'load' 'win_29_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 511 [1/2] (0.67ns)   --->   "%win_34_load = load i2 %win_34_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 511 'load' 'win_34_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 512 [1/2] (0.67ns)   --->   "%win_39_load = load i2 %win_39_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 512 'load' 'win_39_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 513 [1/2] (0.67ns)   --->   "%win_44_load = load i2 %win_44_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 513 'load' 'win_44_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 514 [1/2] (0.67ns)   --->   "%win_49_load = load i2 %win_49_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 514 'load' 'win_49_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%win_25_addr = getelementptr i32 %win_25, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 515 'getelementptr' 'win_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%win_30_addr = getelementptr i32 %win_30, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 516 'getelementptr' 'win_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%win_35_addr = getelementptr i32 %win_35, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 517 'getelementptr' 'win_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%win_40_addr = getelementptr i32 %win_40, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 518 'getelementptr' 'win_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%win_45_addr = getelementptr i32 %win_45, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 519 'getelementptr' 'win_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/2] (0.67ns)   --->   "%win_26_load = load i2 %win_26_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 520 'load' 'win_26_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 521 [1/2] (0.67ns)   --->   "%win_31_load = load i2 %win_31_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 521 'load' 'win_31_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 522 [1/2] (0.67ns)   --->   "%win_36_load = load i2 %win_36_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 522 'load' 'win_36_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 523 [1/2] (0.67ns)   --->   "%win_41_load = load i2 %win_41_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 523 'load' 'win_41_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 524 [1/2] (0.67ns)   --->   "%win_46_load = load i2 %win_46_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 524 'load' 'win_46_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 525 [1/2] (0.67ns)   --->   "%win_27_load = load i2 %win_27_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 525 'load' 'win_27_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 526 [1/2] (0.67ns)   --->   "%win_32_load = load i2 %win_32_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 526 'load' 'win_32_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 527 [1/2] (0.67ns)   --->   "%win_37_load = load i2 %win_37_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 527 'load' 'win_37_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 528 [1/2] (0.67ns)   --->   "%win_42_load = load i2 %win_42_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 528 'load' 'win_42_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 529 [1/2] (0.67ns)   --->   "%win_47_load = load i2 %win_47_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 529 'load' 'win_47_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 530 [1/2] (0.67ns)   --->   "%win_28_load = load i2 %win_28_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 530 'load' 'win_28_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 531 [1/2] (0.67ns)   --->   "%win_33_load = load i2 %win_33_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 531 'load' 'win_33_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 532 [1/2] (0.67ns)   --->   "%win_38_load = load i2 %win_38_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 532 'load' 'win_38_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 533 [1/2] (0.67ns)   --->   "%win_43_load = load i2 %win_43_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 533 'load' 'win_43_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 534 [1/2] (0.67ns)   --->   "%win_48_load = load i2 %win_48_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 534 'load' 'win_48_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 535 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_26_load, i2 %win_25_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 535 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 536 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_31_load, i2 %win_30_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 536 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 537 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_36_load, i2 %win_35_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 537 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 538 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_41_load, i2 %win_40_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 538 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 539 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_46_load, i2 %win_45_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 539 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 540 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_27_load, i2 %win_26_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 540 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 541 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_32_load, i2 %win_31_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 541 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 542 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_37_load, i2 %win_36_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 542 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 543 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_42_load, i2 %win_41_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 543 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 544 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_47_load, i2 %win_46_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 544 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 545 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_28_load, i2 %win_27_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 545 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 546 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_33_load, i2 %win_32_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 546 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 547 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_38_load, i2 %win_37_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 547 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 548 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_43_load, i2 %win_42_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 548 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 549 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_48_load, i2 %win_47_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 549 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 550 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_29_load, i2 %win_28_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 550 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 551 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_34_load, i2 %win_33_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 551 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 552 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_39_load, i2 %win_38_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 552 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 553 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_44_load, i2 %win_43_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 553 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 554 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_49_load, i2 %win_48_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 554 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 555 [1/2] (1.23ns)   --->   "%linebuf_7_load = load i7 %linebuf_7_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 555 'load' 'linebuf_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 556 [1/2] (1.23ns)   --->   "%linebuf_6_load = load i7 %linebuf_6_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 556 'load' 'linebuf_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 557 [1/2] (1.23ns)   --->   "%linebuf_5_load = load i7 %linebuf_5_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 557 'load' 'linebuf_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 558 [1/2] (1.23ns)   --->   "%linebuf_4_load = load i7 %linebuf_4_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 558 'load' 'linebuf_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 559 [1/2] (0.67ns)   --->   "%f2_1_load = load i2 %f2_1_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 559 'load' 'f2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 560 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_7_load, i2 %win_29_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 560 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 561 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_6_load, i2 %win_34_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 561 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 562 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_5_load, i2 %win_39_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 562 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 563 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_4_load, i2 %win_44_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 563 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 564 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_1_load, i2 %win_49_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 564 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 565 [1/2] (0.67ns)   --->   "%win_54_load = load i2 %win_54_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 565 'load' 'win_54_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 566 [1/2] (0.67ns)   --->   "%win_59_load = load i2 %win_59_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 566 'load' 'win_59_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 567 [1/2] (0.67ns)   --->   "%win_64_load = load i2 %win_64_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 567 'load' 'win_64_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 568 [1/2] (0.67ns)   --->   "%win_69_load = load i2 %win_69_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 568 'load' 'win_69_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 569 [1/2] (0.67ns)   --->   "%win_74_load = load i2 %win_74_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 569 'load' 'win_74_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%win_50_addr = getelementptr i32 %win_50, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 570 'getelementptr' 'win_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%win_55_addr = getelementptr i32 %win_55, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 571 'getelementptr' 'win_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%win_60_addr = getelementptr i32 %win_60, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 572 'getelementptr' 'win_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%win_65_addr = getelementptr i32 %win_65, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 573 'getelementptr' 'win_65_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%win_70_addr = getelementptr i32 %win_70, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 574 'getelementptr' 'win_70_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/2] (0.67ns)   --->   "%win_51_load = load i2 %win_51_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 575 'load' 'win_51_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 576 [1/2] (0.67ns)   --->   "%win_56_load = load i2 %win_56_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 576 'load' 'win_56_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 577 [1/2] (0.67ns)   --->   "%win_61_load = load i2 %win_61_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 577 'load' 'win_61_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 578 [1/2] (0.67ns)   --->   "%win_66_load = load i2 %win_66_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 578 'load' 'win_66_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 579 [1/2] (0.67ns)   --->   "%win_71_load = load i2 %win_71_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 579 'load' 'win_71_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 580 [1/2] (0.67ns)   --->   "%win_52_load = load i2 %win_52_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 580 'load' 'win_52_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 581 [1/2] (0.67ns)   --->   "%win_57_load = load i2 %win_57_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 581 'load' 'win_57_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 582 [1/2] (0.67ns)   --->   "%win_62_load = load i2 %win_62_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 582 'load' 'win_62_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 583 [1/2] (0.67ns)   --->   "%win_67_load = load i2 %win_67_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 583 'load' 'win_67_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 584 [1/2] (0.67ns)   --->   "%win_72_load = load i2 %win_72_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 584 'load' 'win_72_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 585 [1/2] (0.67ns)   --->   "%win_53_load = load i2 %win_53_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 585 'load' 'win_53_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 586 [1/2] (0.67ns)   --->   "%win_58_load = load i2 %win_58_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 586 'load' 'win_58_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 587 [1/2] (0.67ns)   --->   "%win_63_load = load i2 %win_63_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 587 'load' 'win_63_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 588 [1/2] (0.67ns)   --->   "%win_68_load = load i2 %win_68_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 588 'load' 'win_68_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 589 [1/2] (0.67ns)   --->   "%win_73_load = load i2 %win_73_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 589 'load' 'win_73_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 590 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_51_load, i2 %win_50_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 590 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 591 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_56_load, i2 %win_55_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 591 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 592 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_61_load, i2 %win_60_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 592 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 593 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_66_load, i2 %win_65_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 593 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 594 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_71_load, i2 %win_70_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 594 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 595 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_52_load, i2 %win_51_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 595 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 596 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_57_load, i2 %win_56_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 596 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 597 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_62_load, i2 %win_61_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 597 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 598 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_67_load, i2 %win_66_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 598 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 599 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_72_load, i2 %win_71_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 599 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 600 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_53_load, i2 %win_52_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 600 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 601 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_58_load, i2 %win_57_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 601 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 602 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_63_load, i2 %win_62_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 602 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 603 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_68_load, i2 %win_67_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 603 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 604 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_73_load, i2 %win_72_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 604 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 605 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_54_load, i2 %win_53_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 605 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 606 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_59_load, i2 %win_58_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 606 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 607 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_64_load, i2 %win_63_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 607 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 608 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_69_load, i2 %win_68_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 608 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 609 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_74_load, i2 %win_73_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 609 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 610 [1/2] (1.23ns)   --->   "%linebuf_11_load = load i7 %linebuf_11_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 610 'load' 'linebuf_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 611 [1/2] (1.23ns)   --->   "%linebuf_10_load = load i7 %linebuf_10_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 611 'load' 'linebuf_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 612 [1/2] (1.23ns)   --->   "%linebuf_9_load = load i7 %linebuf_9_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 612 'load' 'linebuf_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 613 [1/2] (1.23ns)   --->   "%linebuf_8_load = load i7 %linebuf_8_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 613 'load' 'linebuf_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 614 [1/2] (0.67ns)   --->   "%f2_2_load = load i2 %f2_2_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 614 'load' 'f2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 615 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_11_load, i2 %win_54_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 615 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 616 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_10_load, i2 %win_59_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 616 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 617 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_9_load, i2 %win_64_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 617 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 618 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_8_load, i2 %win_69_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 618 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 619 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_2_load, i2 %win_74_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 619 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 620 [1/2] (0.67ns)   --->   "%win_79_load = load i2 %win_79_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 620 'load' 'win_79_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 621 [1/2] (0.67ns)   --->   "%win_84_load = load i2 %win_84_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 621 'load' 'win_84_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 622 [1/2] (0.67ns)   --->   "%win_89_load = load i2 %win_89_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 622 'load' 'win_89_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 623 [1/2] (0.67ns)   --->   "%win_94_load = load i2 %win_94_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 623 'load' 'win_94_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 624 [1/2] (0.67ns)   --->   "%win_99_load = load i2 %win_99_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 624 'load' 'win_99_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%win_75_addr = getelementptr i32 %win_75, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 625 'getelementptr' 'win_75_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%win_80_addr = getelementptr i32 %win_80, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 626 'getelementptr' 'win_80_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%win_85_addr = getelementptr i32 %win_85, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 627 'getelementptr' 'win_85_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%win_90_addr = getelementptr i32 %win_90, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 628 'getelementptr' 'win_90_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%win_95_addr = getelementptr i32 %win_95, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 629 'getelementptr' 'win_95_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/2] (0.67ns)   --->   "%win_76_load = load i2 %win_76_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 630 'load' 'win_76_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 631 [1/2] (0.67ns)   --->   "%win_81_load = load i2 %win_81_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 631 'load' 'win_81_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 632 [1/2] (0.67ns)   --->   "%win_86_load = load i2 %win_86_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 632 'load' 'win_86_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 633 [1/2] (0.67ns)   --->   "%win_91_load = load i2 %win_91_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 633 'load' 'win_91_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 634 [1/2] (0.67ns)   --->   "%win_96_load = load i2 %win_96_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 634 'load' 'win_96_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 635 [1/2] (0.67ns)   --->   "%win_77_load = load i2 %win_77_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 635 'load' 'win_77_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 636 [1/2] (0.67ns)   --->   "%win_82_load = load i2 %win_82_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 636 'load' 'win_82_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 637 [1/2] (0.67ns)   --->   "%win_87_load = load i2 %win_87_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 637 'load' 'win_87_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 638 [1/2] (0.67ns)   --->   "%win_92_load = load i2 %win_92_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 638 'load' 'win_92_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 639 [1/2] (0.67ns)   --->   "%win_97_load = load i2 %win_97_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 639 'load' 'win_97_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 640 [1/2] (0.67ns)   --->   "%win_78_load = load i2 %win_78_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 640 'load' 'win_78_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 641 [1/2] (0.67ns)   --->   "%win_83_load = load i2 %win_83_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 641 'load' 'win_83_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 642 [1/2] (0.67ns)   --->   "%win_88_load = load i2 %win_88_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 642 'load' 'win_88_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 643 [1/2] (0.67ns)   --->   "%win_93_load = load i2 %win_93_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 643 'load' 'win_93_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 644 [1/2] (0.67ns)   --->   "%win_98_load = load i2 %win_98_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 644 'load' 'win_98_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 645 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_76_load, i2 %win_75_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 645 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 646 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_81_load, i2 %win_80_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 646 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 647 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_86_load, i2 %win_85_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 647 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 648 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_91_load, i2 %win_90_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 648 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 649 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_96_load, i2 %win_95_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 649 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 650 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_77_load, i2 %win_76_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 650 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 651 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_82_load, i2 %win_81_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 651 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 652 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_87_load, i2 %win_86_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 652 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 653 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_92_load, i2 %win_91_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 653 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 654 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_97_load, i2 %win_96_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 654 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 655 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_78_load, i2 %win_77_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 655 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 656 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_83_load, i2 %win_82_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 656 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 657 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_88_load, i2 %win_87_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 657 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 658 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_93_load, i2 %win_92_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 658 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 659 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_98_load, i2 %win_97_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 659 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 660 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_79_load, i2 %win_78_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 660 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 661 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_84_load, i2 %win_83_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 661 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 662 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_89_load, i2 %win_88_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 662 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 663 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_94_load, i2 %win_93_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 663 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 664 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_99_load, i2 %win_98_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 664 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 665 [1/2] (1.23ns)   --->   "%linebuf_15_load = load i7 %linebuf_15_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 665 'load' 'linebuf_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 666 [1/2] (1.23ns)   --->   "%linebuf_14_load = load i7 %linebuf_14_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 666 'load' 'linebuf_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 667 [1/2] (1.23ns)   --->   "%linebuf_13_load = load i7 %linebuf_13_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 667 'load' 'linebuf_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 668 [1/2] (1.23ns)   --->   "%linebuf_12_load = load i7 %linebuf_12_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 668 'load' 'linebuf_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 669 [1/2] (0.67ns)   --->   "%f2_3_load = load i2 %f2_3_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 669 'load' 'f2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 670 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_15_load, i2 %win_79_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 670 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 671 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_14_load, i2 %win_84_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 671 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 672 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_13_load, i2 %win_89_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 672 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 673 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_12_load, i2 %win_94_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 673 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 674 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_3_load, i2 %win_99_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 674 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 675 [1/2] (0.67ns)   --->   "%win_104_load = load i2 %win_104_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 675 'load' 'win_104_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 676 [1/2] (0.67ns)   --->   "%win_109_load = load i2 %win_109_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 676 'load' 'win_109_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 677 [1/2] (0.67ns)   --->   "%win_114_load = load i2 %win_114_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 677 'load' 'win_114_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 678 [1/2] (0.67ns)   --->   "%win_119_load = load i2 %win_119_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 678 'load' 'win_119_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 679 [1/2] (0.67ns)   --->   "%win_124_load = load i2 %win_124_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 679 'load' 'win_124_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%win_100_addr = getelementptr i32 %win_100, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 680 'getelementptr' 'win_100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%win_105_addr = getelementptr i32 %win_105, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 681 'getelementptr' 'win_105_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%win_110_addr = getelementptr i32 %win_110, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 682 'getelementptr' 'win_110_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%win_115_addr = getelementptr i32 %win_115, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 683 'getelementptr' 'win_115_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%win_120_addr = getelementptr i32 %win_120, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 684 'getelementptr' 'win_120_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/2] (0.67ns)   --->   "%win_101_load = load i2 %win_101_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 685 'load' 'win_101_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 686 [1/2] (0.67ns)   --->   "%win_106_load = load i2 %win_106_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 686 'load' 'win_106_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 687 [1/2] (0.67ns)   --->   "%win_111_load = load i2 %win_111_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 687 'load' 'win_111_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 688 [1/2] (0.67ns)   --->   "%win_116_load = load i2 %win_116_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 688 'load' 'win_116_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 689 [1/2] (0.67ns)   --->   "%win_121_load = load i2 %win_121_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 689 'load' 'win_121_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 690 [1/2] (0.67ns)   --->   "%win_102_load = load i2 %win_102_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 690 'load' 'win_102_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 691 [1/2] (0.67ns)   --->   "%win_107_load = load i2 %win_107_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 691 'load' 'win_107_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 692 [1/2] (0.67ns)   --->   "%win_112_load = load i2 %win_112_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 692 'load' 'win_112_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 693 [1/2] (0.67ns)   --->   "%win_117_load = load i2 %win_117_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 693 'load' 'win_117_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 694 [1/2] (0.67ns)   --->   "%win_122_load = load i2 %win_122_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 694 'load' 'win_122_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 695 [1/2] (0.67ns)   --->   "%win_103_load = load i2 %win_103_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 695 'load' 'win_103_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 696 [1/2] (0.67ns)   --->   "%win_108_load = load i2 %win_108_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 696 'load' 'win_108_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 697 [1/2] (0.67ns)   --->   "%win_113_load = load i2 %win_113_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 697 'load' 'win_113_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 698 [1/2] (0.67ns)   --->   "%win_118_load = load i2 %win_118_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 698 'load' 'win_118_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 699 [1/2] (0.67ns)   --->   "%win_123_load = load i2 %win_123_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 699 'load' 'win_123_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 700 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_101_load, i2 %win_100_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 700 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 701 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_106_load, i2 %win_105_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 701 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 702 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_111_load, i2 %win_110_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 702 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 703 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_116_load, i2 %win_115_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 703 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 704 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_121_load, i2 %win_120_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 704 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 705 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_102_load, i2 %win_101_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 705 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 706 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_107_load, i2 %win_106_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 706 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 707 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_112_load, i2 %win_111_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 707 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 708 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_117_load, i2 %win_116_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 708 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 709 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_122_load, i2 %win_121_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 709 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 710 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_103_load, i2 %win_102_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 710 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 711 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_108_load, i2 %win_107_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 711 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 712 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_113_load, i2 %win_112_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 712 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 713 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_118_load, i2 %win_117_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 713 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 714 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_123_load, i2 %win_122_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 714 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 715 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_104_load, i2 %win_103_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 715 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 716 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_109_load, i2 %win_108_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 716 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 717 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_114_load, i2 %win_113_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 717 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 718 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_119_load, i2 %win_118_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 718 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 719 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_124_load, i2 %win_123_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 719 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 720 [1/2] (1.23ns)   --->   "%linebuf_19_load = load i7 %linebuf_19_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 720 'load' 'linebuf_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 721 [1/2] (1.23ns)   --->   "%linebuf_18_load = load i7 %linebuf_18_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 721 'load' 'linebuf_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 722 [1/2] (1.23ns)   --->   "%linebuf_17_load = load i7 %linebuf_17_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 722 'load' 'linebuf_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 723 [1/2] (1.23ns)   --->   "%linebuf_16_load = load i7 %linebuf_16_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 723 'load' 'linebuf_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 724 [1/2] (0.67ns)   --->   "%f2_4_load = load i2 %f2_4_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 724 'load' 'f2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 725 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_19_load, i2 %win_104_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 725 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 726 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_18_load, i2 %win_109_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 726 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 727 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_17_load, i2 %win_114_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 727 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 728 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_16_load, i2 %win_119_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 728 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 729 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_4_load, i2 %win_124_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 729 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 730 [1/2] (0.67ns)   --->   "%win_129_load = load i2 %win_129_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 730 'load' 'win_129_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 731 [1/2] (0.67ns)   --->   "%win_134_load = load i2 %win_134_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 731 'load' 'win_134_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 732 [1/2] (0.67ns)   --->   "%win_139_load = load i2 %win_139_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 732 'load' 'win_139_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 733 [1/2] (0.67ns)   --->   "%win_144_load = load i2 %win_144_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 733 'load' 'win_144_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 734 [1/2] (0.67ns)   --->   "%win_149_load = load i2 %win_149_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 734 'load' 'win_149_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%win_125_addr = getelementptr i32 %win_125, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 735 'getelementptr' 'win_125_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%win_130_addr = getelementptr i32 %win_130, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 736 'getelementptr' 'win_130_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%win_135_addr = getelementptr i32 %win_135, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 737 'getelementptr' 'win_135_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%win_140_addr = getelementptr i32 %win_140, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 738 'getelementptr' 'win_140_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%win_145_addr = getelementptr i32 %win_145, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 739 'getelementptr' 'win_145_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/2] (0.67ns)   --->   "%win_126_load = load i2 %win_126_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 740 'load' 'win_126_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 741 [1/2] (0.67ns)   --->   "%win_131_load = load i2 %win_131_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 741 'load' 'win_131_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 742 [1/2] (0.67ns)   --->   "%win_136_load = load i2 %win_136_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 742 'load' 'win_136_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 743 [1/2] (0.67ns)   --->   "%win_141_load = load i2 %win_141_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 743 'load' 'win_141_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 744 [1/2] (0.67ns)   --->   "%win_146_load = load i2 %win_146_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 744 'load' 'win_146_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 745 [1/2] (0.67ns)   --->   "%win_127_load = load i2 %win_127_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 745 'load' 'win_127_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 746 [1/2] (0.67ns)   --->   "%win_132_load = load i2 %win_132_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 746 'load' 'win_132_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 747 [1/2] (0.67ns)   --->   "%win_137_load = load i2 %win_137_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 747 'load' 'win_137_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 748 [1/2] (0.67ns)   --->   "%win_142_load = load i2 %win_142_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 748 'load' 'win_142_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 749 [1/2] (0.67ns)   --->   "%win_147_load = load i2 %win_147_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 749 'load' 'win_147_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 750 [1/2] (0.67ns)   --->   "%win_128_load = load i2 %win_128_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 750 'load' 'win_128_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 751 [1/2] (0.67ns)   --->   "%win_133_load = load i2 %win_133_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 751 'load' 'win_133_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 752 [1/2] (0.67ns)   --->   "%win_138_load = load i2 %win_138_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 752 'load' 'win_138_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 753 [1/2] (0.67ns)   --->   "%win_143_load = load i2 %win_143_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 753 'load' 'win_143_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 754 [1/2] (0.67ns)   --->   "%win_148_load = load i2 %win_148_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 754 'load' 'win_148_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 755 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_126_load, i2 %win_125_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 755 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 756 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_131_load, i2 %win_130_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 756 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 757 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_136_load, i2 %win_135_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 757 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 758 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_141_load, i2 %win_140_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 758 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 759 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_146_load, i2 %win_145_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 759 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 760 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_127_load, i2 %win_126_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 760 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 761 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_132_load, i2 %win_131_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 761 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 762 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_137_load, i2 %win_136_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 762 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 763 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_142_load, i2 %win_141_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 763 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 764 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_147_load, i2 %win_146_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 764 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 765 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_128_load, i2 %win_127_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 765 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 766 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_133_load, i2 %win_132_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 766 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 767 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_138_load, i2 %win_137_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 767 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 768 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_143_load, i2 %win_142_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 768 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 769 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_148_load, i2 %win_147_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 769 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 770 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_129_load, i2 %win_128_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 770 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 771 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_134_load, i2 %win_133_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 771 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 772 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_139_load, i2 %win_138_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 772 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 773 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_144_load, i2 %win_143_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 773 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 774 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_149_load, i2 %win_148_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 774 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 775 [1/2] (1.23ns)   --->   "%linebuf_23_load = load i7 %linebuf_23_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 775 'load' 'linebuf_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 776 [1/2] (1.23ns)   --->   "%linebuf_22_load = load i7 %linebuf_22_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 776 'load' 'linebuf_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 777 [1/2] (1.23ns)   --->   "%linebuf_21_load = load i7 %linebuf_21_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 777 'load' 'linebuf_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 778 [1/2] (1.23ns)   --->   "%linebuf_20_load = load i7 %linebuf_20_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 778 'load' 'linebuf_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 779 [1/2] (0.67ns)   --->   "%f2_5_load = load i2 %f2_5_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 779 'load' 'f2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 780 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_23_load, i2 %win_129_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 780 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 781 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_22_load, i2 %win_134_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 781 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 782 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_21_load, i2 %win_139_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 782 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 783 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_20_load, i2 %win_144_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 783 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 784 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_5_load, i2 %win_149_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 784 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 785 [1/2] (0.67ns)   --->   "%win_154_load = load i2 %win_154_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 785 'load' 'win_154_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 786 [1/2] (0.67ns)   --->   "%win_159_load = load i2 %win_159_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 786 'load' 'win_159_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 787 [1/2] (0.67ns)   --->   "%win_164_load = load i2 %win_164_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 787 'load' 'win_164_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 788 [1/2] (0.67ns)   --->   "%win_169_load = load i2 %win_169_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 788 'load' 'win_169_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 789 [1/2] (0.67ns)   --->   "%win_174_load = load i2 %win_174_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 789 'load' 'win_174_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%win_150_addr = getelementptr i32 %win_150, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 790 'getelementptr' 'win_150_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%win_155_addr = getelementptr i32 %win_155, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 791 'getelementptr' 'win_155_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%win_160_addr = getelementptr i32 %win_160, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 792 'getelementptr' 'win_160_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%win_165_addr = getelementptr i32 %win_165, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 793 'getelementptr' 'win_165_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%win_170_addr = getelementptr i32 %win_170, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 794 'getelementptr' 'win_170_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/2] (0.67ns)   --->   "%win_151_load = load i2 %win_151_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 795 'load' 'win_151_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 796 [1/2] (0.67ns)   --->   "%win_156_load = load i2 %win_156_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 796 'load' 'win_156_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 797 [1/2] (0.67ns)   --->   "%win_161_load = load i2 %win_161_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 797 'load' 'win_161_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 798 [1/2] (0.67ns)   --->   "%win_166_load = load i2 %win_166_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 798 'load' 'win_166_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 799 [1/2] (0.67ns)   --->   "%win_171_load = load i2 %win_171_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 799 'load' 'win_171_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 800 [1/2] (0.67ns)   --->   "%win_152_load = load i2 %win_152_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 800 'load' 'win_152_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 801 [1/2] (0.67ns)   --->   "%win_157_load = load i2 %win_157_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 801 'load' 'win_157_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 802 [1/2] (0.67ns)   --->   "%win_162_load = load i2 %win_162_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 802 'load' 'win_162_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 803 [1/2] (0.67ns)   --->   "%win_167_load = load i2 %win_167_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 803 'load' 'win_167_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 804 [1/2] (0.67ns)   --->   "%win_172_load = load i2 %win_172_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 804 'load' 'win_172_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 805 [1/2] (0.67ns)   --->   "%win_153_load = load i2 %win_153_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 805 'load' 'win_153_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 806 [1/2] (0.67ns)   --->   "%win_158_load = load i2 %win_158_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 806 'load' 'win_158_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 807 [1/2] (0.67ns)   --->   "%win_163_load = load i2 %win_163_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 807 'load' 'win_163_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 808 [1/2] (0.67ns)   --->   "%win_168_load = load i2 %win_168_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 808 'load' 'win_168_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 809 [1/2] (0.67ns)   --->   "%win_173_load = load i2 %win_173_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 809 'load' 'win_173_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 810 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_151_load, i2 %win_150_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 810 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 811 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_156_load, i2 %win_155_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 811 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 812 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_161_load, i2 %win_160_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 812 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 813 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_166_load, i2 %win_165_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 813 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 814 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_171_load, i2 %win_170_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 814 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 815 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_152_load, i2 %win_151_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 815 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 816 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_157_load, i2 %win_156_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 816 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 817 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_162_load, i2 %win_161_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 817 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 818 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_167_load, i2 %win_166_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 818 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 819 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_172_load, i2 %win_171_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 819 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 820 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_153_load, i2 %win_152_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 820 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 821 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_158_load, i2 %win_157_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 821 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 822 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_163_load, i2 %win_162_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 822 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 823 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_168_load, i2 %win_167_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 823 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 824 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_173_load, i2 %win_172_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 824 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 825 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_154_load, i2 %win_153_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 825 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 826 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_159_load, i2 %win_158_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 826 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 827 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_164_load, i2 %win_163_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 827 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 828 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_169_load, i2 %win_168_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 828 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 829 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_174_load, i2 %win_173_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 829 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 830 [1/2] (1.23ns)   --->   "%linebuf_27_load = load i7 %linebuf_27_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 830 'load' 'linebuf_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 831 [1/2] (1.23ns)   --->   "%linebuf_26_load = load i7 %linebuf_26_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 831 'load' 'linebuf_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 832 [1/2] (1.23ns)   --->   "%linebuf_25_load = load i7 %linebuf_25_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 832 'load' 'linebuf_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 833 [1/2] (1.23ns)   --->   "%linebuf_24_load = load i7 %linebuf_24_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 833 'load' 'linebuf_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 834 [1/2] (0.67ns)   --->   "%f2_6_load = load i2 %f2_6_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 834 'load' 'f2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 835 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_27_load, i2 %win_154_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 835 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 836 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_26_load, i2 %win_159_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 836 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 837 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_25_load, i2 %win_164_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 837 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 838 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_24_load, i2 %win_169_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 838 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 839 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_6_load, i2 %win_174_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 839 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 840 [1/2] (0.67ns)   --->   "%win_179_load = load i2 %win_179_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 840 'load' 'win_179_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 841 [1/2] (0.67ns)   --->   "%win_184_load = load i2 %win_184_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 841 'load' 'win_184_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 842 [1/2] (0.67ns)   --->   "%win_189_load = load i2 %win_189_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 842 'load' 'win_189_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 843 [1/2] (0.67ns)   --->   "%win_194_load = load i2 %win_194_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 843 'load' 'win_194_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 844 [1/2] (0.67ns)   --->   "%win_199_load = load i2 %win_199_addr" [src/srcnn.cpp:174->src/srcnn.cpp:437]   --->   Operation 844 'load' 'win_199_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%win_175_addr = getelementptr i32 %win_175, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 845 'getelementptr' 'win_175_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%win_180_addr = getelementptr i32 %win_180, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 846 'getelementptr' 'win_180_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%win_185_addr = getelementptr i32 %win_185, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 847 'getelementptr' 'win_185_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%win_190_addr = getelementptr i32 %win_190, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 848 'getelementptr' 'win_190_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%win_195_addr = getelementptr i32 %win_195, i64 0, i64 %zext_ln167_1" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 849 'getelementptr' 'win_195_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/2] (0.67ns)   --->   "%win_176_load = load i2 %win_176_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 850 'load' 'win_176_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 851 [1/2] (0.67ns)   --->   "%win_181_load = load i2 %win_181_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 851 'load' 'win_181_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 852 [1/2] (0.67ns)   --->   "%win_186_load = load i2 %win_186_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 852 'load' 'win_186_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 853 [1/2] (0.67ns)   --->   "%win_191_load = load i2 %win_191_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 853 'load' 'win_191_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 854 [1/2] (0.67ns)   --->   "%win_196_load = load i2 %win_196_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 854 'load' 'win_196_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 855 [1/2] (0.67ns)   --->   "%win_177_load = load i2 %win_177_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 855 'load' 'win_177_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 856 [1/2] (0.67ns)   --->   "%win_182_load = load i2 %win_182_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 856 'load' 'win_182_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 857 [1/2] (0.67ns)   --->   "%win_187_load = load i2 %win_187_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 857 'load' 'win_187_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 858 [1/2] (0.67ns)   --->   "%win_192_load = load i2 %win_192_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 858 'load' 'win_192_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 859 [1/2] (0.67ns)   --->   "%win_197_load = load i2 %win_197_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 859 'load' 'win_197_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 860 [1/2] (0.67ns)   --->   "%win_178_load = load i2 %win_178_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 860 'load' 'win_178_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 861 [1/2] (0.67ns)   --->   "%win_183_load = load i2 %win_183_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 861 'load' 'win_183_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 862 [1/2] (0.67ns)   --->   "%win_188_load = load i2 %win_188_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 862 'load' 'win_188_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 863 [1/2] (0.67ns)   --->   "%win_193_load = load i2 %win_193_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 863 'load' 'win_193_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 864 [1/2] (0.67ns)   --->   "%win_198_load = load i2 %win_198_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 864 'load' 'win_198_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 865 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_176_load, i2 %win_175_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 865 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 866 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_181_load, i2 %win_180_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 866 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 867 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_186_load, i2 %win_185_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 867 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 868 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_191_load, i2 %win_190_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 868 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 869 [1/1] (0.67ns)   --->   "%store_ln175 = store i32 %win_196_load, i2 %win_195_addr" [src/srcnn.cpp:175->src/srcnn.cpp:437]   --->   Operation 869 'store' 'store_ln175' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 870 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_177_load, i2 %win_176_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 870 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 871 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_182_load, i2 %win_181_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 871 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 872 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_187_load, i2 %win_186_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 872 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 873 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_192_load, i2 %win_191_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 873 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 874 [1/1] (0.67ns)   --->   "%store_ln176 = store i32 %win_197_load, i2 %win_196_addr" [src/srcnn.cpp:176->src/srcnn.cpp:437]   --->   Operation 874 'store' 'store_ln176' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 875 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_178_load, i2 %win_177_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 875 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 876 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_183_load, i2 %win_182_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 876 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 877 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_188_load, i2 %win_187_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 877 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 878 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_193_load, i2 %win_192_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 878 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 879 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %win_198_load, i2 %win_197_addr" [src/srcnn.cpp:177->src/srcnn.cpp:437]   --->   Operation 879 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 880 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_179_load, i2 %win_178_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 880 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 881 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_184_load, i2 %win_183_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 881 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 882 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_189_load, i2 %win_188_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 882 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 883 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_194_load, i2 %win_193_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 883 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 884 [1/1] (0.67ns)   --->   "%store_ln178 = store i32 %win_199_load, i2 %win_198_addr" [src/srcnn.cpp:178->src/srcnn.cpp:437]   --->   Operation 884 'store' 'store_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 885 [1/2] (1.23ns)   --->   "%linebuf_31_load = load i7 %linebuf_31_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 885 'load' 'linebuf_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 886 [1/2] (1.23ns)   --->   "%linebuf_30_load = load i7 %linebuf_30_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 886 'load' 'linebuf_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 887 [1/2] (1.23ns)   --->   "%linebuf_29_load = load i7 %linebuf_29_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 887 'load' 'linebuf_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 888 [1/2] (1.23ns)   --->   "%linebuf_28_load = load i7 %linebuf_28_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 888 'load' 'linebuf_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 889 [1/2] (0.67ns)   --->   "%f2_7_load = load i2 %f2_7_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 889 'load' 'f2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 890 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_31_load, i2 %win_179_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 890 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 891 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_30_load, i2 %win_184_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 891 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 892 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_29_load, i2 %win_189_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 892 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 893 [1/1] (0.67ns)   --->   "%store_ln184 = store i32 %linebuf_28_load, i2 %win_194_addr" [src/srcnn.cpp:184->src/srcnn.cpp:437]   --->   Operation 893 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 894 [1/1] (0.67ns)   --->   "%store_ln186 = store i32 %f2_7_load, i2 %win_199_addr" [src/srcnn.cpp:186->src/srcnn.cpp:437]   --->   Operation 894 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%br_ln167 = br void %Shift_win_row.i.i" [src/srcnn.cpp:167->src/srcnn.cpp:437]   --->   Operation 895 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.010ns
The critical path consists of the following:
	'alloca' operation ('n2') [242]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:167->src/srcnn.cpp:437) on local variable 'n2' [279]  (0.000 ns)
	'add' operation ('add_ln184', src/srcnn.cpp:184->src/srcnn.cpp:437) [290]  (0.773 ns)
	'getelementptr' operation ('linebuf_3_addr', src/srcnn.cpp:184->src/srcnn.cpp:437) [295]  (0.000 ns)
	'load' operation ('linebuf_3_load', src/srcnn.cpp:184->src/srcnn.cpp:437) on array 'linebuf_3' [389]  (1.237 ns)

 <State 2>: 1.914ns
The critical path consists of the following:
	'load' operation ('linebuf_3_load', src/srcnn.cpp:184->src/srcnn.cpp:437) on array 'linebuf_3' [389]  (1.237 ns)
	'store' operation ('store_ln184', src/srcnn.cpp:184->src/srcnn.cpp:437) of variable 'linebuf_3_load', src/srcnn.cpp:184->src/srcnn.cpp:437 on array 'win_4' [395]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
