

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Jul 14 20:25:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT8
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3422|  3422|  3422|  3422|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |  3420|  3420|        46|          5|          1|   676|    yes   |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    842|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     57|    4363|   8889|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   2612|    -|
|Register         |        0|      -|    6681|   1440|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     57|   11044|  13783|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     25|      10|     25|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nbkb_U1   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U2   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U3   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U4   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U5   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U6   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U7   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U8   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U9   |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U10  |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U11  |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nbkb_U12  |cnn_fadd_32ns_32nbkb  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32ndEe_U24  |cnn_fcmp_32ns_32ndEe  |        0|      0|   66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U25  |cnn_fcmp_32ns_32ndEe  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ncud_U13  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U14  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U15  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U16  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U17  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U18  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U19  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U20  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U21  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U22  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ncud_U23  |cnn_fmul_32ns_32ncud  |        0|      3|  128|  320|    0|
    |cnn_urem_5ns_5ns_eOg_U26  |cnn_urem_5ns_5ns_eOg  |        0|      0|   99|   55|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     57| 4363| 8889|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_10_fu_1580_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_11_fu_1589_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_1_fu_1514_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_2_fu_1444_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_3_fu_1504_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_4_fu_1561_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_6_fu_1465_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_7_fu_1566_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_8_fu_1575_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_9_fu_1523_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_1412_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln30_1_fu_1686_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln30_2_fu_1706_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln30_3_fu_1866_p2     |     +    |      0|  0|  14|           2|          10|
    |add_ln30_4_fu_1888_p2     |     +    |      0|  0|  14|           2|          10|
    |add_ln30_5_fu_2032_p2     |     +    |      0|  0|  14|           3|          10|
    |add_ln30_6_fu_2054_p2     |     +    |      0|  0|  14|           3|          10|
    |add_ln30_fu_1434_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_1354_p2        |     +    |      0|  0|  14|          10|           1|
    |c_fu_1455_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_1342_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_1498_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_1555_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_fu_1406_p2       |     -    |      0|  0|  13|          11|          11|
    |sub_ln30_fu_1736_p2       |     -    |      0|  0|  14|          10|          10|
    |and_ln29_125_fu_1839_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_126_fu_1945_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_127_fu_2006_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_128_fu_2111_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_129_fu_2172_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_1658_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_1360_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_251_fu_1646_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_252_fu_1821_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_253_fu_1827_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_254_fu_1927_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_255_fu_1933_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_256_fu_1988_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_257_fu_1994_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_258_fu_2093_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_259_fu_2099_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_260_fu_2154_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_261_fu_2160_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_1640_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_1348_p2       |   icmp   |      0|  0|  13|          10|          10|
    |or_ln29_125_fu_1833_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_126_fu_1939_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_127_fu_2000_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_128_fu_2105_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_129_fu_2166_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_1652_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_1759_p2        |    or    |      0|  0|  10|          10|           1|
    |select_ln29_1_fu_1845_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_2_fu_1951_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_3_fu_2012_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_4_fu_2117_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_5_fu_2178_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_1782_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln30_1_fu_1374_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_1418_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_1426_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln30_fu_1366_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 842|         486|         531|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter9                   |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_1100_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_1078_p4  |   9|          2|   10|         20|
    |ap_phi_mux_r_0_phi_fu_1089_p4             |   9|          2|    5|         10|
    |c_0_reg_1096                              |   9|          2|    5|         10|
    |conv_out_0_address0                       |  21|          4|    9|         36|
    |conv_out_0_address1                       |  21|          4|    9|         36|
    |conv_out_0_d0                             |  21|          4|   32|        128|
    |conv_out_0_d1                             |  21|          4|   32|        128|
    |conv_out_10_address0                      |  21|          4|    9|         36|
    |conv_out_10_address1                      |  21|          4|    9|         36|
    |conv_out_10_d0                            |  21|          4|   32|        128|
    |conv_out_10_d1                            |  21|          4|   32|        128|
    |conv_out_11_address0                      |  21|          4|    9|         36|
    |conv_out_11_address1                      |  21|          4|    9|         36|
    |conv_out_11_d0                            |  21|          4|   32|        128|
    |conv_out_11_d1                            |  21|          4|   32|        128|
    |conv_out_12_address0                      |  21|          4|    9|         36|
    |conv_out_12_address1                      |  21|          4|    9|         36|
    |conv_out_12_d0                            |  21|          4|   32|        128|
    |conv_out_12_d1                            |  21|          4|   32|        128|
    |conv_out_1_address0                       |  21|          4|    9|         36|
    |conv_out_1_address1                       |  21|          4|    9|         36|
    |conv_out_1_d0                             |  21|          4|   32|        128|
    |conv_out_1_d1                             |  21|          4|   32|        128|
    |conv_out_2_address0                       |  21|          4|    9|         36|
    |conv_out_2_address1                       |  21|          4|    9|         36|
    |conv_out_2_d0                             |  21|          4|   32|        128|
    |conv_out_2_d1                             |  21|          4|   32|        128|
    |conv_out_3_address0                       |  21|          4|    9|         36|
    |conv_out_3_address1                       |  21|          4|    9|         36|
    |conv_out_3_d0                             |  21|          4|   32|        128|
    |conv_out_3_d1                             |  21|          4|   32|        128|
    |conv_out_4_address0                       |  21|          4|    9|         36|
    |conv_out_4_address1                       |  21|          4|    9|         36|
    |conv_out_4_d0                             |  21|          4|   32|        128|
    |conv_out_4_d1                             |  21|          4|   32|        128|
    |conv_out_5_address0                       |  21|          4|    9|         36|
    |conv_out_5_address1                       |  21|          4|    9|         36|
    |conv_out_5_d0                             |  21|          4|   32|        128|
    |conv_out_5_d1                             |  21|          4|   32|        128|
    |conv_out_6_address0                       |  21|          4|    9|         36|
    |conv_out_6_address1                       |  21|          4|    9|         36|
    |conv_out_6_d0                             |  21|          4|   32|        128|
    |conv_out_6_d1                             |  21|          4|   32|        128|
    |conv_out_7_address0                       |  21|          4|    9|         36|
    |conv_out_7_address1                       |  21|          4|    9|         36|
    |conv_out_7_d0                             |  21|          4|   32|        128|
    |conv_out_7_d1                             |  21|          4|   32|        128|
    |conv_out_8_address0                       |  21|          4|    9|         36|
    |conv_out_8_address1                       |  21|          4|    9|         36|
    |conv_out_8_d0                             |  21|          4|   32|        128|
    |conv_out_8_d1                             |  21|          4|   32|        128|
    |conv_out_9_address0                       |  21|          4|    9|         36|
    |conv_out_9_address1                       |  21|          4|    9|         36|
    |conv_out_9_d0                             |  21|          4|   32|        128|
    |conv_out_9_d1                             |  21|          4|   32|        128|
    |grp_fu_1107_p0                            |  33|          6|   32|        192|
    |grp_fu_1107_p1                            |  33|          6|   32|        192|
    |grp_fu_1112_p0                            |  33|          6|   32|        192|
    |grp_fu_1112_p1                            |  33|          6|   32|        192|
    |grp_fu_1117_p0                            |  33|          6|   32|        192|
    |grp_fu_1117_p1                            |  33|          6|   32|        192|
    |grp_fu_1122_p0                            |  33|          6|   32|        192|
    |grp_fu_1122_p1                            |  33|          6|   32|        192|
    |grp_fu_1127_p0                            |  33|          6|   32|        192|
    |grp_fu_1127_p1                            |  33|          6|   32|        192|
    |grp_fu_1132_p0                            |  33|          6|   32|        192|
    |grp_fu_1132_p1                            |  33|          6|   32|        192|
    |grp_fu_1137_p0                            |  33|          6|   32|        192|
    |grp_fu_1137_p1                            |  33|          6|   32|        192|
    |grp_fu_1141_p0                            |  33|          6|   32|        192|
    |grp_fu_1141_p1                            |  33|          6|   32|        192|
    |grp_fu_1145_p0                            |  33|          6|   32|        192|
    |grp_fu_1145_p1                            |  33|          6|   32|        192|
    |grp_fu_1149_p0                            |  33|          6|   32|        192|
    |grp_fu_1149_p1                            |  33|          6|   32|        192|
    |grp_fu_1153_p0                            |  33|          6|   32|        192|
    |grp_fu_1153_p1                            |  33|          6|   32|        192|
    |grp_fu_1157_p0                            |  33|          6|   32|        192|
    |grp_fu_1157_p1                            |  33|          6|   32|        192|
    |grp_fu_1167_p1                            |  33|          6|   32|        192|
    |grp_fu_1173_p0                            |  15|          3|   32|         96|
    |grp_fu_1173_p1                            |  33|          6|   32|        192|
    |grp_fu_1179_p0                            |  15|          3|   32|         96|
    |grp_fu_1179_p1                            |  33|          6|   32|        192|
    |grp_fu_1185_p0                            |  15|          3|   32|         96|
    |grp_fu_1185_p1                            |  33|          6|   32|        192|
    |grp_fu_1191_p0                            |  15|          3|   32|         96|
    |grp_fu_1191_p1                            |  33|          6|   32|        192|
    |grp_fu_1197_p0                            |  21|          4|   32|        128|
    |grp_fu_1197_p1                            |  33|          6|   32|        192|
    |grp_fu_1203_p0                            |  15|          3|   32|         96|
    |grp_fu_1203_p1                            |  33|          6|   32|        192|
    |grp_fu_1209_p0                            |  27|          5|   32|        160|
    |grp_fu_1209_p1                            |  33|          6|   32|        192|
    |grp_fu_1215_p0                            |  15|          3|   32|         96|
    |grp_fu_1215_p1                            |  33|          6|   32|        192|
    |grp_fu_1221_p0                            |  27|          5|   32|        160|
    |grp_fu_1221_p1                            |  33|          6|   32|        192|
    |grp_fu_1227_p1                            |  27|          5|   32|        160|
    |grp_fu_1281_p0                            |  21|          4|   32|        128|
    |grp_fu_1287_p0                            |  21|          4|   32|        128|
    |indvar_flatten_reg_1074                   |   9|          2|   10|         20|
    |input_r_address0                          |  33|          6|   10|         60|
    |input_r_address1                          |  27|          5|   10|         50|
    |r_0_reg_1085                              |   9|          2|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |2612|        490| 2600|      12432|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln23_11_reg_2317     |  11|   0|   11|          0|
    |add_ln23_4_reg_2287      |  11|   0|   11|          0|
    |add_ln23_8_reg_2302      |  11|   0|   11|          0|
    |add_ln30_reg_2232        |   5|   0|    5|          0|
    |add_ln8_reg_2202         |  10|   0|   10|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |   1|   0|    1|          0|
    |c_0_reg_1096             |   5|   0|    5|          0|
    |c_reg_2249               |   5|   0|    5|          0|
    |icmp_ln8_reg_2198        |   1|   0|    1|          0|
    |indvar_flatten_reg_1074  |  10|   0|   10|          0|
    |r_0_reg_1085             |   5|   0|    5|          0|
    |reg_1308                 |  32|   0|   32|          0|
    |reg_1317                 |  32|   0|   32|          0|
    |reg_1330                 |  32|   0|   32|          0|
    |reg_1336                 |  32|   0|   32|          0|
    |select_ln30_1_reg_2215   |   5|   0|    5|          0|
    |select_ln30_2_reg_2226   |   5|   0|    5|          0|
    |select_ln30_reg_2207     |   5|   0|    5|          0|
    |sub_ln23_1_reg_2265      |   9|   0|   11|          2|
    |sub_ln23_reg_2221        |   9|   0|   11|          2|
    |sub_ln30_reg_2889        |   9|   0|   10|          1|
    |tmp_0_0_1_reg_2307       |  32|   0|   32|          0|
    |tmp_0_0_2_reg_2377       |  32|   0|   32|          0|
    |tmp_0_1_1_reg_2437       |  32|   0|   32|          0|
    |tmp_0_1_2_reg_2442       |  32|   0|   32|          0|
    |tmp_0_1_reg_2382         |  32|   0|   32|          0|
    |tmp_0_2_1_reg_2497       |  32|   0|   32|          0|
    |tmp_0_2_2_reg_2552       |  32|   0|   32|          0|
    |tmp_0_2_reg_2492         |  32|   0|   32|          0|
    |tmp_1_0_1_reg_2327       |  32|   0|   32|          0|
    |tmp_1_0_2_reg_2387       |  32|   0|   32|          0|
    |tmp_1_1_1_reg_2447       |  32|   0|   32|          0|
    |tmp_1_1_2_reg_2452       |  32|   0|   32|          0|
    |tmp_1_1_reg_2392         |  32|   0|   32|          0|
    |tmp_1_2_1_reg_2507       |  32|   0|   32|          0|
    |tmp_1_2_2_reg_2562       |  32|   0|   32|          0|
    |tmp_1_2_reg_2502         |  32|   0|   32|          0|
    |tmp_1_reg_2322           |  32|   0|   32|          0|
    |tmp_2_0_1_reg_2337       |  32|   0|   32|          0|
    |tmp_2_0_2_reg_2397       |  32|   0|   32|          0|
    |tmp_2_1_1_reg_2457       |  32|   0|   32|          0|
    |tmp_2_1_2_reg_2462       |  32|   0|   32|          0|
    |tmp_2_1_reg_2402         |  32|   0|   32|          0|
    |tmp_2_2_1_reg_2572       |  32|   0|   32|          0|
    |tmp_2_2_2_reg_2577       |  32|   0|   32|          0|
    |tmp_2_2_reg_2512         |  32|   0|   32|          0|
    |tmp_2_reg_2332           |  32|   0|   32|          0|
    |tmp_3_0_1_reg_2347       |  32|   0|   32|          0|
    |tmp_3_0_2_reg_2407       |  32|   0|   32|          0|
    |tmp_3_1_1_reg_2467       |  32|   0|   32|          0|
    |tmp_3_1_2_reg_2517       |  32|   0|   32|          0|
    |tmp_3_1_reg_2412         |  32|   0|   32|          0|
    |tmp_3_2_1_reg_2587       |  32|   0|   32|          0|
    |tmp_3_2_2_reg_2592       |  32|   0|   32|          0|
    |tmp_3_2_reg_2522         |  32|   0|   32|          0|
    |tmp_3_reg_2342           |  32|   0|   32|          0|
    |tmp_4_0_1_reg_2357       |  32|   0|   32|          0|
    |tmp_4_0_2_reg_2417       |  32|   0|   32|          0|
    |tmp_4_19_reg_2352        |  32|   0|   32|          0|
    |tmp_4_1_1_reg_2477       |  32|   0|   32|          0|
    |tmp_4_1_2_reg_2527       |  32|   0|   32|          0|
    |tmp_4_1_reg_2472         |  32|   0|   32|          0|
    |tmp_4_2_1_reg_2602       |  32|   0|   32|          0|
    |tmp_4_2_2_reg_2607       |  32|   0|   32|          0|
    |tmp_4_2_reg_2532         |  32|   0|   32|          0|
    |tmp_4_reg_2292           |  32|   0|   32|          0|
    |tmp_5_0_1_reg_2422       |  32|   0|   32|          0|
    |tmp_5_0_2_reg_2427       |  32|   0|   32|          0|
    |tmp_5_1_1_reg_2487       |  32|   0|   32|          0|
    |tmp_5_1_2_reg_2537       |  32|   0|   32|          0|
    |tmp_5_1_reg_2482         |  32|   0|   32|          0|
    |tmp_5_20_reg_2362        |  32|   0|   32|          0|
    |tmp_5_2_1_reg_2617       |  32|   0|   32|          0|
    |tmp_5_2_2_reg_2622       |  32|   0|   32|          0|
    |tmp_5_2_reg_2542         |  32|   0|   32|          0|
    |urem_ln30_reg_2885       |   5|   0|    5|          0|
    |w_sum_2_reg_2857         |  32|   0|   32|          0|
    |w_sum_3_reg_2864         |  32|   0|   32|          0|
    |w_sum_4_0_0_1_reg_2627   |  32|   0|   32|          0|
    |w_sum_4_0_0_2_reg_2657   |  32|   0|   32|          0|
    |w_sum_4_0_1_1_reg_2717   |  32|   0|   32|          0|
    |w_sum_4_0_1_2_reg_2747   |  32|   0|   32|          0|
    |w_sum_4_0_1_reg_2687     |  32|   0|   32|          0|
    |w_sum_4_0_2_1_reg_2807   |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_2777     |  32|   0|   32|          0|
    |w_sum_4_1_0_1_reg_2632   |  32|   0|   32|          0|
    |w_sum_4_1_0_2_reg_2662   |  32|   0|   32|          0|
    |w_sum_4_1_1_1_reg_2722   |  32|   0|   32|          0|
    |w_sum_4_1_1_2_reg_2752   |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_2692     |  32|   0|   32|          0|
    |w_sum_4_1_2_1_reg_2812   |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_2782     |  32|   0|   32|          0|
    |w_sum_4_1_reg_2557       |  32|   0|   32|          0|
    |w_sum_4_2_0_1_reg_2637   |  32|   0|   32|          0|
    |w_sum_4_2_0_2_reg_2667   |  32|   0|   32|          0|
    |w_sum_4_2_1_1_reg_2727   |  32|   0|   32|          0|
    |w_sum_4_2_1_2_reg_2757   |  32|   0|   32|          0|
    |w_sum_4_2_1_reg_2697     |  32|   0|   32|          0|
    |w_sum_4_2_2_1_reg_2817   |  32|   0|   32|          0|
    |w_sum_4_2_2_2_reg_2837   |  32|   0|   32|          0|
    |w_sum_4_2_2_reg_2787     |  32|   0|   32|          0|
    |w_sum_4_2_reg_2567       |  32|   0|   32|          0|
    |w_sum_4_3_0_1_reg_2642   |  32|   0|   32|          0|
    |w_sum_4_3_0_2_reg_2672   |  32|   0|   32|          0|
    |w_sum_4_3_1_1_reg_2732   |  32|   0|   32|          0|
    |w_sum_4_3_1_2_reg_2762   |  32|   0|   32|          0|
    |w_sum_4_3_1_reg_2702     |  32|   0|   32|          0|
    |w_sum_4_3_2_1_reg_2822   |  32|   0|   32|          0|
    |w_sum_4_3_2_2_reg_2842   |  32|   0|   32|          0|
    |w_sum_4_3_2_reg_2792     |  32|   0|   32|          0|
    |w_sum_4_3_reg_2582       |  32|   0|   32|          0|
    |w_sum_4_4_0_1_reg_2647   |  32|   0|   32|          0|
    |w_sum_4_4_0_2_reg_2677   |  32|   0|   32|          0|
    |w_sum_4_4_1_1_reg_2737   |  32|   0|   32|          0|
    |w_sum_4_4_1_2_reg_2767   |  32|   0|   32|          0|
    |w_sum_4_4_1_reg_2707     |  32|   0|   32|          0|
    |w_sum_4_4_2_1_reg_2827   |  32|   0|   32|          0|
    |w_sum_4_4_2_2_reg_2847   |  32|   0|   32|          0|
    |w_sum_4_4_2_reg_2797     |  32|   0|   32|          0|
    |w_sum_4_4_reg_2597       |  32|   0|   32|          0|
    |w_sum_4_5_0_1_reg_2652   |  32|   0|   32|          0|
    |w_sum_4_5_0_2_reg_2682   |  32|   0|   32|          0|
    |w_sum_4_5_1_1_reg_2742   |  32|   0|   32|          0|
    |w_sum_4_5_1_2_reg_2772   |  32|   0|   32|          0|
    |w_sum_4_5_1_reg_2712     |  32|   0|   32|          0|
    |w_sum_4_5_2_1_reg_2832   |  32|   0|   32|          0|
    |w_sum_4_5_2_2_reg_2852   |  32|   0|   32|          0|
    |w_sum_4_5_2_reg_2802     |  32|   0|   32|          0|
    |w_sum_4_5_reg_2612       |  32|   0|   32|          0|
    |w_sum_4_reg_2871         |  32|   0|   32|          0|
    |w_sum_5_reg_2878         |  32|   0|   32|          0|
    |w_sum_6_reg_2547         |  32|   0|   32|          0|
    |zext_ln23_12_reg_2276    |   5|   0|   11|          6|
    |zext_ln23_6_reg_2238     |   5|   0|   11|          6|
    |zext_ln23_9_reg_2254     |   5|   0|   11|          6|
    |icmp_ln8_reg_2198        |  64|  32|    1|          0|
    |select_ln30_1_reg_2215   |  64|  32|    5|          0|
    |select_ln30_reg_2207     |  64|  32|    5|          0|
    |tmp_0_0_2_reg_2377       |  64|  32|   32|          0|
    |tmp_0_1_1_reg_2437       |  64|  32|   32|          0|
    |tmp_0_1_2_reg_2442       |  64|  32|   32|          0|
    |tmp_0_1_reg_2382         |  64|  32|   32|          0|
    |tmp_0_2_1_reg_2497       |  64|  32|   32|          0|
    |tmp_0_2_2_reg_2552       |  64|  32|   32|          0|
    |tmp_0_2_reg_2492         |  64|  32|   32|          0|
    |tmp_1_0_2_reg_2387       |  64|  32|   32|          0|
    |tmp_1_1_1_reg_2447       |  64|  32|   32|          0|
    |tmp_1_1_2_reg_2452       |  64|  32|   32|          0|
    |tmp_1_1_reg_2392         |  64|  32|   32|          0|
    |tmp_1_2_1_reg_2507       |  64|  32|   32|          0|
    |tmp_1_2_2_reg_2562       |  64|  32|   32|          0|
    |tmp_1_2_reg_2502         |  64|  32|   32|          0|
    |tmp_2_0_2_reg_2397       |  64|  32|   32|          0|
    |tmp_2_1_1_reg_2457       |  64|  32|   32|          0|
    |tmp_2_1_2_reg_2462       |  64|  32|   32|          0|
    |tmp_2_1_reg_2402         |  64|  32|   32|          0|
    |tmp_2_2_1_reg_2572       |  64|  32|   32|          0|
    |tmp_2_2_2_reg_2577       |  64|  32|   32|          0|
    |tmp_2_2_reg_2512         |  64|  32|   32|          0|
    |tmp_3_0_2_reg_2407       |  64|  32|   32|          0|
    |tmp_3_1_1_reg_2467       |  64|  32|   32|          0|
    |tmp_3_1_2_reg_2517       |  64|  32|   32|          0|
    |tmp_3_1_reg_2412         |  64|  32|   32|          0|
    |tmp_3_2_1_reg_2587       |  64|  32|   32|          0|
    |tmp_3_2_2_reg_2592       |  64|  32|   32|          0|
    |tmp_3_2_reg_2522         |  64|  32|   32|          0|
    |tmp_4_0_2_reg_2417       |  64|  32|   32|          0|
    |tmp_4_1_1_reg_2477       |  64|  32|   32|          0|
    |tmp_4_1_2_reg_2527       |  64|  32|   32|          0|
    |tmp_4_1_reg_2472         |  64|  32|   32|          0|
    |tmp_4_2_1_reg_2602       |  64|  32|   32|          0|
    |tmp_4_2_2_reg_2607       |  64|  32|   32|          0|
    |tmp_4_2_reg_2532         |  64|  32|   32|          0|
    |tmp_5_0_2_reg_2427       |  64|  32|   32|          0|
    |tmp_5_1_1_reg_2487       |  64|  32|   32|          0|
    |tmp_5_1_2_reg_2537       |  64|  32|   32|          0|
    |tmp_5_1_reg_2482         |  64|  32|   32|          0|
    |tmp_5_2_1_reg_2617       |  64|  32|   32|          0|
    |tmp_5_2_2_reg_2622       |  64|  32|   32|          0|
    |tmp_5_2_reg_2542         |  64|  32|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |6681|1440| 5179|         23|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0      | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0           | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0            |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1      | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1           | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1            |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_0_address0   | out |    9|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0        | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0        | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0         | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_address1   | out |    9|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce1        | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we1        | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d1         | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0   | out |    9|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0        | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0        | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0         | out |   32|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_address1   | out |    9|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce1        | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we1        | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d1         | out |   32|  ap_memory |  conv_out_1  |     array    |
|conv_out_2_address0   | out |    9|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_ce0        | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_we0        | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_d0         | out |   32|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_address1   | out |    9|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_ce1        | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_we1        | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_d1         | out |   32|  ap_memory |  conv_out_2  |     array    |
|conv_out_3_address0   | out |    9|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_ce0        | out |    1|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_we0        | out |    1|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_d0         | out |   32|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_address1   | out |    9|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_ce1        | out |    1|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_we1        | out |    1|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_d1         | out |   32|  ap_memory |  conv_out_3  |     array    |
|conv_out_4_address0   | out |    9|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_ce0        | out |    1|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_we0        | out |    1|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_d0         | out |   32|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_address1   | out |    9|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_ce1        | out |    1|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_we1        | out |    1|  ap_memory |  conv_out_4  |     array    |
|conv_out_4_d1         | out |   32|  ap_memory |  conv_out_4  |     array    |
|conv_out_5_address0   | out |    9|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_ce0        | out |    1|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_we0        | out |    1|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_d0         | out |   32|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_address1   | out |    9|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_ce1        | out |    1|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_we1        | out |    1|  ap_memory |  conv_out_5  |     array    |
|conv_out_5_d1         | out |   32|  ap_memory |  conv_out_5  |     array    |
|conv_out_6_address0   | out |    9|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_ce0        | out |    1|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_we0        | out |    1|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_d0         | out |   32|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_address1   | out |    9|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_ce1        | out |    1|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_we1        | out |    1|  ap_memory |  conv_out_6  |     array    |
|conv_out_6_d1         | out |   32|  ap_memory |  conv_out_6  |     array    |
|conv_out_7_address0   | out |    9|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_ce0        | out |    1|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_we0        | out |    1|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_d0         | out |   32|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_address1   | out |    9|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_ce1        | out |    1|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_we1        | out |    1|  ap_memory |  conv_out_7  |     array    |
|conv_out_7_d1         | out |   32|  ap_memory |  conv_out_7  |     array    |
|conv_out_8_address0   | out |    9|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_ce0        | out |    1|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_we0        | out |    1|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_d0         | out |   32|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_address1   | out |    9|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_ce1        | out |    1|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_we1        | out |    1|  ap_memory |  conv_out_8  |     array    |
|conv_out_8_d1         | out |   32|  ap_memory |  conv_out_8  |     array    |
|conv_out_9_address0   | out |    9|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_ce0        | out |    1|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_we0        | out |    1|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_d0         | out |   32|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_address1   | out |    9|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_ce1        | out |    1|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_we1        | out |    1|  ap_memory |  conv_out_9  |     array    |
|conv_out_9_d1         | out |   32|  ap_memory |  conv_out_9  |     array    |
|conv_out_10_address0  | out |    9|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_ce0       | out |    1|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_we0       | out |    1|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_d0        | out |   32|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_address1  | out |    9|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_ce1       | out |    1|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_we1       | out |    1|  ap_memory |  conv_out_10 |     array    |
|conv_out_10_d1        | out |   32|  ap_memory |  conv_out_10 |     array    |
|conv_out_11_address0  | out |    9|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_ce0       | out |    1|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_we0       | out |    1|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_d0        | out |   32|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_address1  | out |    9|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_ce1       | out |    1|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_we1       | out |    1|  ap_memory |  conv_out_11 |     array    |
|conv_out_11_d1        | out |   32|  ap_memory |  conv_out_11 |     array    |
|conv_out_12_address0  | out |    9|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_ce0       | out |    1|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_we0       | out |    1|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_d0        | out |   32|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_address1  | out |    9|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_ce1       | out |    1|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_we1       | out |    1|  ap_memory |  conv_out_12 |     array    |
|conv_out_12_d1        | out |   32|  ap_memory |  conv_out_12 |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

