Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Jun 10 20:17:23 2016
| Host         : XHDCBALAKR30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/yuv_filter_timing_routed.rpt
| Design       : yuv_filter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.772        0.000                      0                 1812        0.035        0.000                      0                 1812        4.020        0.000                       0                   758  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.772        0.000                      0                 1812        0.035        0.000                      0                 1812        4.020        0.000                       0                   758  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U/p/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 4.968ns (68.166%)  route 2.320ns (31.834%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=764, unset)          1.840     1.840    yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     5.849 r  yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U/p/P[8]
                         net (fo=4, routed)           0.766     6.614    yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U/p_n_97
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.738 r  yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_DSP48_4_U/grp_fu_631_p2__1_carry__1_i_3/O
                         net (fo=1, routed)           0.569     7.307    yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5_n_21
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.827 r  yuv_filter_rgb2yuv11_U0/grp_fu_631_p2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.827    yuv_filter_rgb2yuv11_U0/grp_fu_631_p2__1_carry__1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.142 r  yuv_filter_rgb2yuv11_U0/grp_fu_631_p2__1_carry__2/O[3]
                         net (fo=33, routed)          0.986     9.128    yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U/C[15]
    DSP48_X1Y16          DSP48E1                                      r  yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U/p/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=764, unset)          1.668    11.668    yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U/ap_clk
    DSP48_X1Y16          DSP48E1                                      r  yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U/p/CLK
                         clock pessimism              0.151    11.819    
                         clock uncertainty           -0.035    11.783    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.884     9.899    yuv_filter_rgb2yuv11_U0/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4/yuv_filter_mac_muladd_8s_8ns_16ns_16_1_DSP48_2_U/p
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 yuv_filter_yuv_scale_U0/tmp_12_i_reg_339_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_scale_channels_ch3_U/U_FIFO_yuv_filter_p_scale_channels_ch3_ram/SRL_SIG_reg[2][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.245%)  route 0.248ns (63.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=764, unset)          0.555     0.555    yuv_filter_yuv_scale_U0/ap_clk
    SLICE_X40Y54         FDRE                                         r  yuv_filter_yuv_scale_U0/tmp_12_i_reg_339_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  yuv_filter_yuv_scale_U0/tmp_12_i_reg_339_reg[2]/Q
                         net (fo=1, routed)           0.248     0.944    p_scale_channels_ch3_U/U_FIFO_yuv_filter_p_scale_channels_ch3_ram/tmp_12_i_reg_339_reg[7][2]
    SLICE_X50Y53         SRL16E                                       r  p_scale_channels_ch3_U/U_FIFO_yuv_filter_p_scale_channels_ch3_ram/SRL_SIG_reg[2][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=764, unset)          0.820     0.820    p_scale_channels_ch3_U/U_FIFO_yuv_filter_p_scale_channels_ch3_ram/ap_clk
    SLICE_X50Y53         SRL16E                                       r  p_scale_channels_ch3_U/U_FIFO_yuv_filter_p_scale_channels_ch3_ram/SRL_SIG_reg[2][2]_srl3/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.909    p_scale_channels_ch3_U/U_FIFO_yuv_filter_p_scale_channels_ch3_ram/SRL_SIG_reg[2][2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            5.244         10.000      4.756      DSP48_X3Y22   yuv_filter_yuv2rgb_U0/tmp_5_reg_682_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y48  U_scale_channel_U/U_FIFO_yuv_filter_U_scale_channel_ram/SRL_SIG_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y48  U_scale_channel_U/U_FIFO_yuv_filter_U_scale_channel_ram/SRL_SIG_reg[2][0]_srl3/CLK



