[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5686       tick       3709376       1636921       1585167       3709376 
      2   5686       tick       5440664       2504297       2487963       5440664 
      3   5686       tick       5436234       2504075       2486725       5436234 
      4   5686       tick       5439664       2504191       2484518       5439664 
      5   5686       tick       5439273       2504830       2487832       5439273 
      6   5686       tick       5442538       2505736       2488542       5442538 
      7   5686       tick       5431017       2503265       2483639       5431017 
      8   5686       tick       5451394       2508497       2489234       5451394 
      9   5686       tick       5435517       2503383       2487597       5435517 
     10   5686       tick       5446457       2506336       2485050       5446457 
     11   5686       tick       5432330       2501941       2482895       5432330 
     12   5686       tick       5428679       2500531       2482517       5428679 
     13   5686       tick       5426624       2499638       2480126       5426624 
     14   5686       tick       5430706       2502582       2474674       5430706 
     15   5686       tick       5425458       2499741       2472110       5425458 
     16   5686       tick       5440741       2503985       2476095       5440741 
     17   5686       tick       5440712       2503859       2466639       5440712 
     18   5686       tick       5430927       2500592       2469853       5430927 
     19   5686       exit       1940445        892042        884779       1940445 
