$date
	Thu Jul 06 12:11:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decode_tb $end
$var wire 8 ! y [7:0] $end
$var reg 1 " a0 $end
$var reg 1 # a1 $end
$var reg 1 $ a2 $end
$scope module d1 $end
$var wire 1 " a0 $end
$var wire 1 # a1 $end
$var wire 1 $ a2 $end
$var wire 8 % y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
0$
0#
0"
b1 !
$end
#1
b10 !
b10 %
1$
#2
b100 !
b100 %
0$
1#
#3
b1000 !
b1000 %
1$
#4
b10000 !
b10000 %
0$
0#
1"
#5
b100000 !
b100000 %
1$
#6
b1000000 !
b1000000 %
0$
1#
#7
b10000000 !
b10000000 %
1$
#8
