Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Aug 23 11:26:20 2017
| Host             : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command          : report_power -file ADC_test_power_routed.rpt -pb ADC_test_power_summary_routed.pb -rpx ADC_test_power_routed.rpx
| Design           : ADC_test
| Device           : xc7k160tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.961 |
| Dynamic (W)              | 1.842 |
| Device Static (W)        | 0.119 |
| Total Off-Chip Power (W) | 0.044 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 81.3  |
| Junction Temperature (C) | 28.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.044 |       26 |       --- |             --- |
| Slice Logic             |     0.006 |     1049 |       --- |             --- |
|   LUT as Logic          |     0.005 |      375 |    101400 |            0.37 |
|   Register              |    <0.001 |      518 |    202800 |            0.26 |
|   CARRY4                |    <0.001 |       34 |     25350 |            0.13 |
|   LUT as Shift Register |    <0.001 |        3 |     35000 |           <0.01 |
|   Others                |     0.000 |       32 |       --- |             --- |
| Signals                 |     0.005 |      893 |       --- |             --- |
| MMCM                    |     0.389 |        4 |         8 |           50.00 |
| I/O                     |     1.399 |      109 |       400 |           27.25 |
| Static Power            |     0.119 |          |           |                 |
| Total                   |     1.961 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.126 |       0.079 |      0.047 |
| Vccaux    |       1.800 |     0.254 |       0.235 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.554 |       0.553 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------+-----------------------------------------------+-----------------+
| Clock                                           | Domain                                        | Constraint (ns) |
+-------------------------------------------------+-----------------------------------------------+-----------------+
| AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 | AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0 |            10.0 |
| AD9783_inst1/spi_trigger_reg_n_0                | AD9783_inst1/spi_trigger_reg_n_0              |            10.0 |
| ADC2/LTC2195_SPI_inst/spi_clk                   | ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0         |            10.0 |
| ADC2/spi_data[7]                                | ADC2/spi_data_reg_n_0_[7]                     |            10.0 |
| ADC2/spi_data[8]                                | ADC2/spi_data_reg_n_0_[8]                     |            10.0 |
| ADC2/spi_data[9]                                | ADC2/spi_data_reg_n_0_[9]                     |            10.0 |
| ADC2/spi_trigger_reg_n_0                        | ADC2/spi_trigger_reg_n_0                      |            10.0 |
| MMCME2_BASE_inst_n_2                            | AD9783_inst0/MMCME2_BASE_inst_n_2             |             5.0 |
| MMCME2_BASE_inst_n_2_1                          | AD9783_inst1/MMCME2_BASE_inst_n_2             |             5.0 |
| clk                                             | clk                                           |            10.0 |
| clkDLYi                                         | AD9783_inst0/clkDLYi                          |             5.0 |
| clkFB                                           | AD9783_inst0/clkFB                            |            10.0 |
| clkFB_1                                         | AD9783_inst1/clkFB                            |            10.0 |
| clkFB_2                                         | ADC1/clkFB                                    |            10.0 |
| clkFB_3                                         | ADC2/clkFB                                    |            10.0 |
| clkPS_int_1                                     | ADC2/clkPS_int                                |            10.0 |
| clk_div_int                                     | ADC1/clk_div_int                              |            10.0 |
| clk_div_int_1                                   | ADC2/clk_div_int                              |            10.0 |
| clk_int                                         | ADC1/clk_int                                  |             1.3 |
| clk_int_1                                       | ADC2/clk_int                                  |             1.3 |
| rstLEDclk/clk__0                                | rstLEDclk/clk                                 |            10.0 |
| rst_in                                          | rst_in                                        |            10.0 |
+-------------------------------------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| ADC_test             |     1.842 |
|   AD9783_inst0       |     0.751 |
|     AD_9783_SPI_inst |     0.006 |
|   AD9783_inst1       |     0.715 |
|     AD_9783_SPI_inst |     0.002 |
|   ADC1               |     0.149 |
|     LTC2195_SPI_inst |     0.002 |
|   ADC2               |     0.190 |
|     LTC2195_SPI_inst |     0.005 |
|   ledClk             |    <0.001 |
|   rstLEDclk          |    <0.001 |
+----------------------+-----------+


