Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 20:37:43 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file H4_timing_summary_routed.rpt -rpx H4_timing_summary_routed.rpx -warn_on_violation
| Design       : H4
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.160        0.000                      0                   92        0.152        0.000                      0                   92        2.777        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.127}        6.254           159.898         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.160        0.000                      0                   92        0.152        0.000                      0                   92        2.777        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 tap_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 2.007ns (33.112%)  route 4.054ns (66.888%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.189 - 6.254 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.945     5.324    CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  tap_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.223     5.547 r  tap_reg[5][4]/Q
                         net (fo=4, routed)           0.457     6.004    M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/I0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.047 r  M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.047    M4/inst2_mult/inst3_mult/S[1]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.355 r  M4/inst2_mult/inst3_mult/carry_chain_type_A[0].carry_inst0/O[3]
                         net (fo=2, routed)           0.529     6.884    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/I2
    SLICE_X43Y10         LUT5 (Prop_lut5_I2_O)        0.129     7.013 r  M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/LUT5/O
                         net (fo=1, routed)           0.000     7.013    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst33_out
    SLICE_X43Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.186     7.199 r  M4/inst2_mult/inst3_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[3]
                         net (fo=2, routed)           0.348     7.547    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/I2
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.120     7.667 r  M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/LUT6/O
                         net (fo=1, routed)           0.000     7.667    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7__0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.862 r  M4/inst2_mult/inst3_mult/last_row_carry_chain[0].carry_inst2/CO[3]
                         net (fo=2, routed)           0.388     8.249    M4/inst2_mult/prod3[7]
    SLICE_X42Y9          LUT5 (Prop_lut5_I3_O)        0.043     8.292 r  M4/inst2_mult/lut_inst4/O
                         net (fo=4, routed)           0.456     8.748    M4/inst2_mult/lut_inst6/I0
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.049     8.797 r  M4/inst2_mult/lut_inst6/LUT5/O
                         net (fo=2, routed)           0.106     8.903    M4/prod2[15]
    SLICE_X43Y11         LUT5 (Prop_lut5_I3_O)        0.136     9.039 r  M4/lut_inst8/O
                         net (fo=4, routed)           0.451     9.491    M4/lut_inst9/I0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.047     9.538 r  M4/lut_inst9/LUT5/O
                         net (fo=5, routed)           0.256     9.794    M1/O[4][18]
    SLICE_X42Y11         LUT4 (Prop_lut4_I1_O)        0.134     9.928 r  M1/Y[27]_i_16/O
                         net (fo=3, routed)           0.390    10.318    M2/tap_reg[5][11]_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.043    10.361 r  M2/Y[31]_i_12/O
                         net (fo=2, routed)           0.286    10.647    M4/tap_reg[2][11]_2
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.043    10.690 r  M4/Y[31]_i_4/O
                         net (fo=2, routed)           0.387    11.077    M2/tap_reg[5][11]_3[0]
    SLICE_X39Y11         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.308    11.385 r  M2/Y_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.385    p_0_in[31]
    SLICE_X39Y11         FDRE                                         r  Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.807    11.189    CLK_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  Y_reg[31]/C
                         clock pessimism              0.342    11.532    
                         clock uncertainty           -0.035    11.496    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.049    11.545    Y_reg[31]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 tap_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 2.101ns (34.725%)  route 3.949ns (65.275%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.189 - 6.254 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.945     5.324    CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  tap_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.223     5.547 r  tap_reg[5][4]/Q
                         net (fo=4, routed)           0.457     6.004    M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/I0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.047 r  M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.047    M4/inst2_mult/inst3_mult/S[1]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.355 r  M4/inst2_mult/inst3_mult/carry_chain_type_A[0].carry_inst0/O[3]
                         net (fo=2, routed)           0.529     6.884    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/I2
    SLICE_X43Y10         LUT5 (Prop_lut5_I2_O)        0.129     7.013 r  M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/LUT5/O
                         net (fo=1, routed)           0.000     7.013    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst33_out
    SLICE_X43Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.186     7.199 r  M4/inst2_mult/inst3_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[3]
                         net (fo=2, routed)           0.348     7.547    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/I2
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.120     7.667 r  M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/LUT6/O
                         net (fo=1, routed)           0.000     7.667    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7__0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.862 r  M4/inst2_mult/inst3_mult/last_row_carry_chain[0].carry_inst2/CO[3]
                         net (fo=2, routed)           0.388     8.249    M4/inst2_mult/prod3[7]
    SLICE_X42Y9          LUT5 (Prop_lut5_I3_O)        0.043     8.292 r  M4/inst2_mult/lut_inst4/O
                         net (fo=4, routed)           0.456     8.748    M4/inst2_mult/lut_inst6/I0
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.049     8.797 r  M4/inst2_mult/lut_inst6/LUT5/O
                         net (fo=2, routed)           0.106     8.903    M4/prod2[15]
    SLICE_X43Y11         LUT5 (Prop_lut5_I3_O)        0.136     9.039 r  M4/lut_inst8/O
                         net (fo=4, routed)           0.451     9.491    M4/lut_inst9/I0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.047     9.538 r  M4/lut_inst9/LUT5/O
                         net (fo=5, routed)           0.256     9.794    M1/O[4][18]
    SLICE_X42Y11         LUT4 (Prop_lut4_I1_O)        0.134     9.928 r  M1/Y[27]_i_16/O
                         net (fo=3, routed)           0.390    10.318    M2/tap_reg[5][11]_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.043    10.361 r  M2/Y[31]_i_12/O
                         net (fo=2, routed)           0.282    10.643    M2/Y_reg[27]_1
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.043    10.686 r  M2/Y[27]_i_2/O
                         net (fo=2, routed)           0.286    10.972    M2/Y[27]_i_2_n_0
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.043    11.015 r  M2/Y[27]_i_6/O
                         net (fo=1, routed)           0.000    11.015    M2/Y[27]_i_6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.208 r  M2/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    M2/Y_reg[27]_i_1_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.374 r  M2/Y_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.374    p_0_in[29]
    SLICE_X39Y11         FDRE                                         r  Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.807    11.189    CLK_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  Y_reg[29]/C
                         clock pessimism              0.342    11.532    
                         clock uncertainty           -0.035    11.496    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.049    11.545    Y_reg[29]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 tap_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.970ns (32.701%)  route 4.054ns (67.299%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.189 - 6.254 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.945     5.324    CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  tap_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.223     5.547 r  tap_reg[5][4]/Q
                         net (fo=4, routed)           0.457     6.004    M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/I0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.047 r  M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.047    M4/inst2_mult/inst3_mult/S[1]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.355 r  M4/inst2_mult/inst3_mult/carry_chain_type_A[0].carry_inst0/O[3]
                         net (fo=2, routed)           0.529     6.884    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/I2
    SLICE_X43Y10         LUT5 (Prop_lut5_I2_O)        0.129     7.013 r  M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/LUT5/O
                         net (fo=1, routed)           0.000     7.013    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst33_out
    SLICE_X43Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.186     7.199 r  M4/inst2_mult/inst3_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[3]
                         net (fo=2, routed)           0.348     7.547    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/I2
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.120     7.667 r  M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/LUT6/O
                         net (fo=1, routed)           0.000     7.667    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7__0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.862 r  M4/inst2_mult/inst3_mult/last_row_carry_chain[0].carry_inst2/CO[3]
                         net (fo=2, routed)           0.388     8.249    M4/inst2_mult/prod3[7]
    SLICE_X42Y9          LUT5 (Prop_lut5_I3_O)        0.043     8.292 r  M4/inst2_mult/lut_inst4/O
                         net (fo=4, routed)           0.456     8.748    M4/inst2_mult/lut_inst6/I0
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.049     8.797 r  M4/inst2_mult/lut_inst6/LUT5/O
                         net (fo=2, routed)           0.106     8.903    M4/prod2[15]
    SLICE_X43Y11         LUT5 (Prop_lut5_I3_O)        0.136     9.039 r  M4/lut_inst8/O
                         net (fo=4, routed)           0.451     9.491    M4/lut_inst9/I0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.047     9.538 r  M4/lut_inst9/LUT5/O
                         net (fo=5, routed)           0.256     9.794    M1/O[4][18]
    SLICE_X42Y11         LUT4 (Prop_lut4_I1_O)        0.134     9.928 r  M1/Y[27]_i_16/O
                         net (fo=3, routed)           0.390    10.318    M2/tap_reg[5][11]_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.043    10.361 r  M2/Y[31]_i_12/O
                         net (fo=2, routed)           0.286    10.647    M4/tap_reg[2][11]_2
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.043    10.690 r  M4/Y[31]_i_4/O
                         net (fo=2, routed)           0.387    11.077    M2/tap_reg[5][11]_3[0]
    SLICE_X39Y11         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.271    11.348 r  M2/Y_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.348    p_0_in[30]
    SLICE_X39Y11         FDRE                                         r  Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.807    11.189    CLK_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  Y_reg[30]/C
                         clock pessimism              0.342    11.532    
                         clock uncertainty           -0.035    11.496    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.049    11.545    Y_reg[30]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 tap_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.046ns (34.126%)  route 3.949ns (65.874%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.189 - 6.254 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.945     5.324    CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  tap_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.223     5.547 r  tap_reg[5][4]/Q
                         net (fo=4, routed)           0.457     6.004    M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/I0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.047 r  M4/inst2_mult/inst3_mult/Type_A[1].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.047    M4/inst2_mult/inst3_mult/S[1]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.355 r  M4/inst2_mult/inst3_mult/carry_chain_type_A[0].carry_inst0/O[3]
                         net (fo=2, routed)           0.529     6.884    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/I2
    SLICE_X43Y10         LUT5 (Prop_lut5_I2_O)        0.129     7.013 r  M4/inst2_mult/inst3_mult/Type_B[0].lut_inst3/LUT5/O
                         net (fo=1, routed)           0.000     7.013    M4/inst2_mult/inst3_mult/Type_B[0].lut_inst33_out
    SLICE_X43Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.186     7.199 r  M4/inst2_mult/inst3_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[3]
                         net (fo=2, routed)           0.348     7.547    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/I2
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.120     7.667 r  M4/inst2_mult/inst3_mult/last_row[0].lut_inst7/LUT6/O
                         net (fo=1, routed)           0.000     7.667    M4/inst2_mult/inst3_mult/last_row[0].lut_inst7__0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.862 r  M4/inst2_mult/inst3_mult/last_row_carry_chain[0].carry_inst2/CO[3]
                         net (fo=2, routed)           0.388     8.249    M4/inst2_mult/prod3[7]
    SLICE_X42Y9          LUT5 (Prop_lut5_I3_O)        0.043     8.292 r  M4/inst2_mult/lut_inst4/O
                         net (fo=4, routed)           0.456     8.748    M4/inst2_mult/lut_inst6/I0
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.049     8.797 r  M4/inst2_mult/lut_inst6/LUT5/O
                         net (fo=2, routed)           0.106     8.903    M4/prod2[15]
    SLICE_X43Y11         LUT5 (Prop_lut5_I3_O)        0.136     9.039 r  M4/lut_inst8/O
                         net (fo=4, routed)           0.451     9.491    M4/lut_inst9/I0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.047     9.538 r  M4/lut_inst9/LUT5/O
                         net (fo=5, routed)           0.256     9.794    M1/O[4][18]
    SLICE_X42Y11         LUT4 (Prop_lut4_I1_O)        0.134     9.928 r  M1/Y[27]_i_16/O
                         net (fo=3, routed)           0.390    10.318    M2/tap_reg[5][11]_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.043    10.361 r  M2/Y[31]_i_12/O
                         net (fo=2, routed)           0.282    10.643    M2/Y_reg[27]_1
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.043    10.686 r  M2/Y[27]_i_2/O
                         net (fo=2, routed)           0.286    10.972    M2/Y[27]_i_2_n_0
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.043    11.015 r  M2/Y[27]_i_6/O
                         net (fo=1, routed)           0.000    11.015    M2/Y[27]_i_6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.208 r  M2/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    M2/Y_reg[27]_i_1_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.319 r  M2/Y_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.319    p_0_in[28]
    SLICE_X39Y11         FDRE                                         r  Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.807    11.189    CLK_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  Y_reg[28]/C
                         clock pessimism              0.342    11.532    
                         clock uncertainty           -0.035    11.496    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.049    11.545    Y_reg[28]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 tap_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.584ns (27.059%)  route 4.270ns (72.941%))
  Logic Levels:           13  (CARRY4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.190 - 6.254 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.948     5.327    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.259     5.586 r  tap_reg[2][0]/Q
                         net (fo=19, routed)          0.838     6.424    M2/inst2_mult/inst1_mult/Type_A[2].lut_inst0/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.467 r  M2/inst2_mult/inst1_mult/Type_A[2].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.467    M2/inst2_mult/inst1_mult/S[2]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.650 r  M2/inst2_mult/inst1_mult/carry_chain_type_A[0].carry_inst0/CO[3]
                         net (fo=2, routed)           0.480     7.130    M2/inst2_mult/inst1_mult/Type_B[0].B_steps1[0].lut_inst4/I2
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.043     7.173 r  M2/inst2_mult/inst1_mult/Type_B[0].B_steps1[0].lut_inst4/LUT6/O
                         net (fo=1, routed)           0.000     7.173    M2/inst2_mult/inst1_mult/p_2_out
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.366 r  M2/inst2_mult/inst1_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/CO[3]
                         net (fo=2, routed)           0.621     7.987    M2/inst2_mult/inst1_mult/last_row[1].lut_inst7/I2
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.043     8.030 r  M2/inst2_mult/inst1_mult/last_row[1].lut_inst7/LUT6/O
                         net (fo=1, routed)           0.000     8.030    M2/inst2_mult/inst1_mult/last_row[1].lut_inst7__0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.210 r  M2/inst2_mult/inst1_mult/last_row_carry_chain[0].carry_inst2/CO[3]
                         net (fo=2, routed)           0.750     8.960    M2/inst2_mult/prod1[7]
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.043     9.003 r  M2/inst2_mult/lut_inst21/O
                         net (fo=2, routed)           0.249     9.253    M2/prod2[8]
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.043     9.296 r  M2/lut_inst4/O
                         net (fo=5, routed)           0.592     9.888    M2/O[2][17]
    SLICE_X38Y8          LUT5 (Prop_lut5_I3_O)        0.043     9.931 r  M2/Y[23]_i_13/O
                         net (fo=2, routed)           0.361    10.292    M4/tap_reg[2][8]_3
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.043    10.335 r  M4/Y[23]_i_5/O
                         net (fo=2, routed)           0.377    10.712    M2/tap_reg[5][9]_0[0]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.043    10.755 r  M2/Y[23]_i_9/O
                         net (fo=1, routed)           0.000    10.755    M2/Y[23]_i_9_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.014 r  M2/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    M2/Y_reg[23]_i_1_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.180 r  M2/Y_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.180    p_0_in[25]
    SLICE_X39Y10         FDRE                                         r  Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.808    11.190    CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  Y_reg[25]/C
                         clock pessimism              0.342    11.533    
                         clock uncertainty           -0.035    11.497    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.049    11.546    Y_reg[25]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 tap_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.178ns (37.265%)  route 3.667ns (62.735%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.190 - 6.254 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.948     5.327    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.259     5.586 r  tap_reg[2][0]/Q
                         net (fo=19, routed)          0.396     5.982    M2/inst2_mult/inst2_mult/Type_A[0].lut_inst0/I0
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.043     6.025 r  M2/inst2_mult/inst2_mult/Type_A[0].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.025    M2/inst2_mult/inst2_mult/S[0]
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.243 r  M2/inst2_mult/inst2_mult/carry_chain_type_A[0].carry_inst0/O[1]
                         net (fo=2, routed)           0.453     6.696    M2/inst2_mult/inst2_mult/Type_B[0].B_steps[0].lut_inst2/I2
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.123     6.819 r  M2/inst2_mult/inst2_mult/Type_B[0].B_steps[0].lut_inst2/LUT6/O
                         net (fo=1, routed)           0.000     6.819    M2/inst2_mult/inst2_mult/p_8_out
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     7.037 r  M2/inst2_mult/inst2_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[1]
                         net (fo=2, routed)           0.453     7.490    M2/inst2_mult/inst2_mult/lut_inst5/I2
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.123     7.613 r  M2/inst2_mult/inst2_mult/lut_inst5/LUT6/O
                         net (fo=1, routed)           0.000     7.613    M2/inst2_mult/inst2_mult/lut_inst5_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     7.909 r  M2/inst2_mult/inst2_mult/last_row_carry_chain[0].carry_inst2/O[3]
                         net (fo=3, routed)           0.446     8.355    M2/inst2_mult/prod2_0[6]
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.120     8.475 r  M2/inst2_mult/lut_inst4/O
                         net (fo=4, routed)           0.361     8.836    M2/inst2_mult/lut_inst6/I0
    SLICE_X41Y12         LUT5 (Prop_lut5_I0_O)        0.054     8.890 r  M2/inst2_mult/lut_inst6/LUT5/O
                         net (fo=2, routed)           0.256     9.146    M2/prod2[15]
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.137     9.283 r  M2/lut_inst8/O
                         net (fo=5, routed)           0.376     9.660    M2/lut_inst9/I0
    SLICE_X40Y13         LUT5 (Prop_lut5_I0_O)        0.051     9.711 r  M2/lut_inst9/LUT5/O
                         net (fo=5, routed)           0.375    10.085    M2/O[2][25]
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.138    10.223 r  M2/Y[27]_i_10/O
                         net (fo=2, routed)           0.248    10.471    M2/Y_reg[27]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I5_O)        0.043    10.514 r  M2/Y[27]_i_4/O
                         net (fo=2, routed)           0.302    10.816    M2/Y[27]_i_4_n_0
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.043    10.859 r  M2/Y[27]_i_8/O
                         net (fo=1, routed)           0.000    10.859    M2/Y[27]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    11.171 r  M2/Y_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.171    p_0_in[27]
    SLICE_X39Y10         FDRE                                         r  Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.808    11.190    CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  Y_reg[27]/C
                         clock pessimism              0.342    11.533    
                         clock uncertainty           -0.035    11.497    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.049    11.546    Y_reg[27]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 tap_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.148ns (36.941%)  route 3.667ns (63.059%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.190 - 6.254 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.948     5.327    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.259     5.586 r  tap_reg[2][0]/Q
                         net (fo=19, routed)          0.396     5.982    M2/inst2_mult/inst2_mult/Type_A[0].lut_inst0/I0
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.043     6.025 r  M2/inst2_mult/inst2_mult/Type_A[0].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.025    M2/inst2_mult/inst2_mult/S[0]
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     6.243 r  M2/inst2_mult/inst2_mult/carry_chain_type_A[0].carry_inst0/O[1]
                         net (fo=2, routed)           0.453     6.696    M2/inst2_mult/inst2_mult/Type_B[0].B_steps[0].lut_inst2/I2
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.123     6.819 r  M2/inst2_mult/inst2_mult/Type_B[0].B_steps[0].lut_inst2/LUT6/O
                         net (fo=1, routed)           0.000     6.819    M2/inst2_mult/inst2_mult/p_8_out
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     7.037 r  M2/inst2_mult/inst2_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[1]
                         net (fo=2, routed)           0.453     7.490    M2/inst2_mult/inst2_mult/lut_inst5/I2
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.123     7.613 r  M2/inst2_mult/inst2_mult/lut_inst5/LUT6/O
                         net (fo=1, routed)           0.000     7.613    M2/inst2_mult/inst2_mult/lut_inst5_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     7.909 r  M2/inst2_mult/inst2_mult/last_row_carry_chain[0].carry_inst2/O[3]
                         net (fo=3, routed)           0.446     8.355    M2/inst2_mult/prod2_0[6]
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.120     8.475 r  M2/inst2_mult/lut_inst4/O
                         net (fo=4, routed)           0.361     8.836    M2/inst2_mult/lut_inst6/I0
    SLICE_X41Y12         LUT5 (Prop_lut5_I0_O)        0.054     8.890 r  M2/inst2_mult/lut_inst6/LUT5/O
                         net (fo=2, routed)           0.256     9.146    M2/prod2[15]
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.137     9.283 r  M2/lut_inst8/O
                         net (fo=5, routed)           0.376     9.660    M2/lut_inst9/I0
    SLICE_X40Y13         LUT5 (Prop_lut5_I0_O)        0.051     9.711 r  M2/lut_inst9/LUT5/O
                         net (fo=5, routed)           0.375    10.085    M2/O[2][25]
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.138    10.223 r  M2/Y[27]_i_10/O
                         net (fo=2, routed)           0.248    10.471    M2/Y_reg[27]_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I5_O)        0.043    10.514 r  M2/Y[27]_i_4/O
                         net (fo=2, routed)           0.302    10.816    M2/Y[27]_i_4_n_0
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.043    10.859 r  M2/Y[27]_i_8/O
                         net (fo=1, routed)           0.000    10.859    M2/Y[27]_i_8_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    11.141 r  M2/Y_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.141    p_0_in[26]
    SLICE_X39Y10         FDRE                                         r  Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.808    11.190    CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  Y_reg[26]/C
                         clock pessimism              0.342    11.533    
                         clock uncertainty           -0.035    11.497    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.049    11.546    Y_reg[26]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 tap_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.529ns (26.367%)  route 4.270ns (73.633%))
  Logic Levels:           13  (CARRY4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.190 - 6.254 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.948     5.327    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.259     5.586 r  tap_reg[2][0]/Q
                         net (fo=19, routed)          0.838     6.424    M2/inst2_mult/inst1_mult/Type_A[2].lut_inst0/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.467 r  M2/inst2_mult/inst1_mult/Type_A[2].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.467    M2/inst2_mult/inst1_mult/S[2]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.650 r  M2/inst2_mult/inst1_mult/carry_chain_type_A[0].carry_inst0/CO[3]
                         net (fo=2, routed)           0.480     7.130    M2/inst2_mult/inst1_mult/Type_B[0].B_steps1[0].lut_inst4/I2
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.043     7.173 r  M2/inst2_mult/inst1_mult/Type_B[0].B_steps1[0].lut_inst4/LUT6/O
                         net (fo=1, routed)           0.000     7.173    M2/inst2_mult/inst1_mult/p_2_out
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.366 r  M2/inst2_mult/inst1_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/CO[3]
                         net (fo=2, routed)           0.621     7.987    M2/inst2_mult/inst1_mult/last_row[1].lut_inst7/I2
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.043     8.030 r  M2/inst2_mult/inst1_mult/last_row[1].lut_inst7/LUT6/O
                         net (fo=1, routed)           0.000     8.030    M2/inst2_mult/inst1_mult/last_row[1].lut_inst7__0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.210 r  M2/inst2_mult/inst1_mult/last_row_carry_chain[0].carry_inst2/CO[3]
                         net (fo=2, routed)           0.750     8.960    M2/inst2_mult/prod1[7]
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.043     9.003 r  M2/inst2_mult/lut_inst21/O
                         net (fo=2, routed)           0.249     9.253    M2/prod2[8]
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.043     9.296 r  M2/lut_inst4/O
                         net (fo=5, routed)           0.592     9.888    M2/O[2][17]
    SLICE_X38Y8          LUT5 (Prop_lut5_I3_O)        0.043     9.931 r  M2/Y[23]_i_13/O
                         net (fo=2, routed)           0.361    10.292    M4/tap_reg[2][8]_3
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.043    10.335 r  M4/Y[23]_i_5/O
                         net (fo=2, routed)           0.377    10.712    M2/tap_reg[5][9]_0[0]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.043    10.755 r  M2/Y[23]_i_9/O
                         net (fo=1, routed)           0.000    10.755    M2/Y[23]_i_9_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.014 r  M2/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    M2/Y_reg[23]_i_1_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.125 r  M2/Y_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.125    p_0_in[24]
    SLICE_X39Y10         FDRE                                         r  Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.808    11.190    CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  Y_reg[24]/C
                         clock pessimism              0.342    11.533    
                         clock uncertainty           -0.035    11.497    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.049    11.546    Y_reg[24]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 tap_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.942ns (33.607%)  route 3.837ns (66.393%))
  Logic Levels:           13  (CARRY4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 11.191 - 6.254 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.948     5.327    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.259     5.586 r  tap_reg[2][0]/Q
                         net (fo=19, routed)          0.596     6.182    M2/inst1_mult/inst2_mult/Type_A[1].lut_inst0/I0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.225 r  M2/inst1_mult/inst2_mult/Type_A[1].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.225    M2/inst1_mult/inst2_mult/S[1]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.533 r  M2/inst1_mult/inst2_mult/carry_chain_type_A[0].carry_inst0/O[3]
                         net (fo=2, routed)           0.442     6.975    M2/inst1_mult/inst2_mult/Type_B[0].lut_inst3/I2
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.129     7.104 r  M2/inst1_mult/inst2_mult/Type_B[0].lut_inst3/LUT5/O
                         net (fo=1, routed)           0.000     7.104    M2/inst1_mult/inst2_mult/Type_B[0].lut_inst33_out
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.186     7.290 r  M2/inst1_mult/inst2_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[3]
                         net (fo=2, routed)           0.540     7.830    M2/inst1_mult/inst2_mult/last_row[0].lut_inst7/I2
    SLICE_X36Y10         LUT5 (Prop_lut5_I2_O)        0.127     7.957 r  M2/inst1_mult/inst2_mult/last_row[0].lut_inst7/LUT5/O
                         net (fo=1, routed)           0.000     7.957    M2/inst1_mult/inst2_mult/last_row[0].lut_inst71_out
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.182     8.139 r  M2/inst1_mult/inst2_mult/last_row_carry_chain[0].carry_inst2/O[3]
                         net (fo=3, routed)           0.346     8.485    M2/inst1_mult/prod2[6]
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.120     8.605 r  M2/inst1_mult/lut_inst4/O
                         net (fo=4, routed)           0.448     9.053    M2/inst1_mult/lut_inst6/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.043     9.096 r  M2/inst1_mult/lut_inst6/LUT6/O
                         net (fo=2, routed)           0.522     9.617    M2/prod1[14]
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.043     9.660 r  M2/lut_inst3/O
                         net (fo=5, routed)           0.330     9.990    M2/O[2][15]
    SLICE_X41Y8          LUT5 (Prop_lut5_I3_O)        0.043    10.033 r  M2/Y[19]_i_11/O
                         net (fo=2, routed)           0.305    10.338    M2/Y_reg[19]
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.043    10.381 r  M2/Y[19]_i_4/O
                         net (fo=2, routed)           0.308    10.689    M2/Y[19]_i_4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    10.939 r  M2/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    M2/Y_reg[19]_i_1_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.105 r  M2/Y_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.105    p_0_in[21]
    SLICE_X39Y9          FDRE                                         r  Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809    11.191    CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Y_reg[21]/C
                         clock pessimism              0.342    11.534    
                         clock uncertainty           -0.035    11.498    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.049    11.547    Y_reg[21]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 tap_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            Y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.254ns  (CLK rise@6.254ns - CLK rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.925ns (33.411%)  route 3.837ns (66.589%))
  Logic Levels:           13  (CARRY4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 11.191 - 6.254 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.948     5.327    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.259     5.586 r  tap_reg[2][0]/Q
                         net (fo=19, routed)          0.596     6.182    M2/inst1_mult/inst2_mult/Type_A[1].lut_inst0/I0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.225 r  M2/inst1_mult/inst2_mult/Type_A[1].lut_inst0/LUT6/O
                         net (fo=1, routed)           0.000     6.225    M2/inst1_mult/inst2_mult/S[1]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.533 r  M2/inst1_mult/inst2_mult/carry_chain_type_A[0].carry_inst0/O[3]
                         net (fo=2, routed)           0.442     6.975    M2/inst1_mult/inst2_mult/Type_B[0].lut_inst3/I2
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.129     7.104 r  M2/inst1_mult/inst2_mult/Type_B[0].lut_inst3/LUT5/O
                         net (fo=1, routed)           0.000     7.104    M2/inst1_mult/inst2_mult/Type_B[0].lut_inst33_out
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.186     7.290 r  M2/inst1_mult/inst2_mult/Type_B[0].carry_chain_type_B[0].carry_inst1/O[3]
                         net (fo=2, routed)           0.540     7.830    M2/inst1_mult/inst2_mult/last_row[0].lut_inst7/I2
    SLICE_X36Y10         LUT5 (Prop_lut5_I2_O)        0.127     7.957 r  M2/inst1_mult/inst2_mult/last_row[0].lut_inst7/LUT5/O
                         net (fo=1, routed)           0.000     7.957    M2/inst1_mult/inst2_mult/last_row[0].lut_inst71_out
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.182     8.139 r  M2/inst1_mult/inst2_mult/last_row_carry_chain[0].carry_inst2/O[3]
                         net (fo=3, routed)           0.346     8.485    M2/inst1_mult/prod2[6]
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.120     8.605 r  M2/inst1_mult/lut_inst4/O
                         net (fo=4, routed)           0.448     9.053    M2/inst1_mult/lut_inst6/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.043     9.096 r  M2/inst1_mult/lut_inst6/LUT6/O
                         net (fo=2, routed)           0.522     9.617    M2/prod1[14]
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.043     9.660 r  M2/lut_inst3/O
                         net (fo=5, routed)           0.330     9.990    M2/O[2][15]
    SLICE_X41Y8          LUT5 (Prop_lut5_I3_O)        0.043    10.033 r  M2/Y[19]_i_11/O
                         net (fo=2, routed)           0.305    10.338    M2/Y_reg[19]
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.043    10.381 r  M2/Y[19]_i_4/O
                         net (fo=2, routed)           0.308    10.689    M2/Y[19]_i_4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    10.939 r  M2/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    M2/Y_reg[19]_i_1_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.088 r  M2/Y_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.088    p_0_in[23]
    SLICE_X39Y9          FDRE                                         r  Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        6.254     6.254 r  
    AU32                                              0.000     6.254 r  CLK (IN)
                         net (fo=0)                   0.000     6.254    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.789 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     9.299    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.382 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.809    11.191    CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Y_reg[23]/C
                         clock pessimism              0.342    11.534    
                         clock uncertainty           -0.035    11.498    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.049    11.547    Y_reg[23]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tap_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.832     2.280    CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  tap_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.100     2.380 r  tap_reg[4][2]/Q
                         net (fo=1, routed)           0.095     2.475    tap_reg[4]__0[2]
    SLICE_X35Y6          FDRE                                         r  tap_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.095     2.786    CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  tap_reg[5][2]/C
                         clock pessimism             -0.505     2.280    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.043     2.323    tap_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tap_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.635%)  route 0.119ns (54.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.789     2.237    CLK_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  tap_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.100     2.337 r  tap_reg[3][13]/Q
                         net (fo=6, routed)           0.119     2.456    tap_reg_n_0_[3][13]
    SLICE_X44Y11         FDRE                                         r  tap_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.053     2.744    CLK_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  tap_reg[4][13]/C
                         clock pessimism             -0.490     2.253    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.041     2.294    tap_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tap_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.874%)  route 0.139ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.822     2.270    CLK_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  tap_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.100     2.370 r  tap_reg[2][4]/Q
                         net (fo=21, routed)          0.139     2.509    tap_reg_n_0_[2][4]
    SLICE_X39Y14         FDRE                                         r  tap_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.086     2.777    CLK_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  tap_reg[3][4]/C
                         clock pessimism             -0.470     2.306    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.040     2.346    tap_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tap_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     2.273    CLK_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  tap_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.118     2.391 r  tap_reg[1][1]/Q
                         net (fo=1, routed)           0.102     2.494    tap_reg[1]__0[1]
    SLICE_X40Y10         FDRE                                         r  tap_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.087     2.778    CLK_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  tap_reg[2][1]/C
                         clock pessimism             -0.491     2.286    
    SLICE_X40Y10         FDRE (Hold_fdre_C_D)         0.037     2.323    tap_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tap_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.107%)  route 0.138ns (53.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     2.273    CLK_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  tap_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.118     2.391 r  tap_reg[1][0]/Q
                         net (fo=1, routed)           0.138     2.529    tap_reg[1]__0[0]
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.088     2.779    CLK_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  tap_reg[2][0]/C
                         clock pessimism             -0.491     2.287    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.040     2.327    tap_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tap_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.832     2.280    CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  tap_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.100     2.380 r  tap_reg[4][12]/Q
                         net (fo=1, routed)           0.148     2.528    tap_reg[4]__0[12]
    SLICE_X35Y6          FDRE                                         r  tap_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.095     2.786    CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  tap_reg[5][12]/C
                         clock pessimism             -0.505     2.280    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.041     2.321    tap_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tap_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.557%)  route 0.159ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.824     2.272    CLK_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  tap_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.118     2.390 r  tap_reg[4][6]/Q
                         net (fo=1, routed)           0.159     2.549    tap_reg[4]__0[6]
    SLICE_X42Y11         FDRE                                         r  tap_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.085     2.776    CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  tap_reg[5][6]/C
                         clock pessimism             -0.470     2.305    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.032     2.337    tap_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tap_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.474%)  route 0.182ns (64.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     2.273    CLK_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  tap_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.100     2.373 r  tap_reg[4][5]/Q
                         net (fo=1, routed)           0.182     2.555    tap_reg[4]__0[5]
    SLICE_X42Y11         FDRE                                         r  tap_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.085     2.776    CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  tap_reg[5][5]/C
                         clock pessimism             -0.470     2.305    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.037     2.342    tap_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.191%)  route 0.149ns (55.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.790     2.238    CLK_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.118     2.356 r  tap_reg[2][12]/Q
                         net (fo=14, routed)          0.149     2.505    tap_reg_n_0_[2][12]
    SLICE_X44Y11         FDRE                                         r  tap_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.053     2.744    CLK_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  tap_reg[3][12]/C
                         clock pessimism             -0.490     2.253    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.038     2.291    tap_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Destination:            tap_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.127ns period=6.254ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.679%)  route 0.165ns (62.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.789     2.237    CLK_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  tap_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.100     2.337 r  tap_reg[2][13]/Q
                         net (fo=13, routed)          0.165     2.502    tap_reg_n_0_[2][13]
    SLICE_X44Y13         FDRE                                         r  tap_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.050     2.741    CLK_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  tap_reg[3][13]/C
                         clock pessimism             -0.503     2.237    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.041     2.278    tap_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.127 }
Period(ns):         6.254
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.254       4.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X44Y16   tap_reg[1][14]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X44Y16   tap_reg[1][15]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X40Y8    tap_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X40Y8    tap_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X43Y6    tap_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X40Y7    tap_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X44Y10   tap_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X40Y7    tap_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.254       5.554      SLICE_X44Y10   tap_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y10   tap_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y10   tap_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y11   tap_reg[1][9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y10   tap_reg[3][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y10   tap_reg[3][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y11   tap_reg[3][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y11   tap_reg[4][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y11   tap_reg[5][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X43Y6    tap_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X40Y10   tap_reg[2][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X40Y8    tap_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X40Y8    tap_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X43Y6    tap_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X40Y7    tap_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X40Y7    tap_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y11   tap_reg[1][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X40Y9    tap_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X46Y12   tap_reg[2][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X46Y12   tap_reg[2][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.127       2.777      SLICE_X44Y13   tap_reg[2][13]/C



