Timeout: 3600, Memory_limit: 64000
	10000.000000 (abstract query)
	10000.000000 (concrete query)

Config:
	(concrete bit-width limit: 0)
	(fineness: 2)
	(interpret-ex-cc-level: 2)
	(forward-check:	0)
	(full projection)
	(prioritization:	single)

#STAT# num_bits= 59 num_regs= 29 num_total_bits= 122
1  59
2  24
3  5

System
  int : 20222
  bool : 35566
  sum : 55788
  bool_op : 27554
  int_op : 30
    !  61
    !=_int  9
    &&  258
    ==  60
    ==_int  401
    ?:  16554
    ?:_int  9807
    {}  13
    |_2  16
    |_9  1
    ||  404


Property
  int : 0
  bool : 61
  sum : 61
  bool_op : 26
  int_op : 0
    !  16
    &&  9
    ==  1

Partial interpretation info:
  depth: 0
  count: 0
  count (d=0): 0

  depth (prop): 0
  count (prop): 0
  count (d=0) (prop): 0

	# of Inst.                  : 55952	(864 bytes each)
	  ExInst::hm_ExInst.size()  : 0	(984 bytes each)
	  SigInst::hm_SigInst.size(): 198	(904 bytes each)
	  NumInst::hm_NumInst.size(): 312	(888 bytes each)
	  OpInst::hm_OpInst.size()  : 1044	(944 bytes each)
	  OpInst::hm_ITEInst.size() : 26361	(944 bytes each)
	  OpInst::hm_ETCInst.size() : 218	(944 bytes each)
	Total                       : 28133

	Memory (est.)               : 46.103027 MB
	  ExInst                    : 0.000000 MB
	  SigInst                   : 0.170700 MB
	  NumInst                   : 0.264221 MB
	  OpInst::OP                : 0.939880 MB
	  OpInst::ITE               : 23.731979 MB
	  OpInst::ETC               : 0.196259 MB

	(maximum function composition in T: 1)

---------------------------------------------------------------------------------------------
 Reachability Analysis Begins
---------------------------------------------------------------------------------------------
Loop_FrameNumber_#ReachabilityIterations_#RefinementIterations
---------------------------------------------------------------------------------------------
Loop_0_0_0
---------------------------------------------------------------------------------------------
[Basis Step]:
	F[0] = I
	SAT_a ? [ F[0] && !P ]: UNSAT

[First Step]:
	SAT_a ? [ F[0] & T & !P ]: UNSAT

[RES_1]       0	: 0	: 0 s: 0
[RES_0]    L  0 : 0 s: 0, mem: 74, time: 0.238382
[RES_1]       0	: 1	: 0 0 s: 0
[RES_0]    L  1 : 0 0 s: 0, mem: 75, time: 0.238646
---------------------------------------------------------------------------------------------
Loop_1_0_0
---------------------------------------------------------------------------------------------
	F[1] = P
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 76, time: 0.244066
---------------------------------------------------------------------------------------------
Loop_1_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(11 + 3 -> 11 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 1	: 0 2 s: 2
[RES_0]    L  1 : 0 4 s: 4, mem: 76, time: 0.246791
---------------------------------------------------------------------------------------------
Loop_1_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(12 + 3 -> 12 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s43_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 1	: 0 3 s: 3
[RES_0]    L  1 : 0 6 s: 6, mem: 76, time: 0.249698
---------------------------------------------------------------------------------------------
Loop_1_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(15 + 4 -> 15 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 1	: 0 4 s: 4
[RES_0]    L  1 : 0 8 s: 8, mem: 77, time: 0.259839
---------------------------------------------------------------------------------------------
Loop_1_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(15 + 4 -> 15 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s32_Sta_reg_MemData
		[1] w1	(_s32_Sta_reg_MemData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 1	: 0 5 s: 5
[RES_0]    L  1 : 0 10 s: 10, mem: 77, time: 0.262662
---------------------------------------------------------------------------------------------
Loop_1_5_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: UNSAT
[RES_1]       0	: 1	: 0 5 s: 5
[RES_0]    L  1 : 0 10 s: 10, mem: 77, time: 0.262719
	[Forward propagation]:
[RES_1]       0	: 2	: 0 5 0 s: 5
[RES_0]    L  2 : 0 10 0 s: 10, mem: 78, time: 0.2853
---------------------------------------------------------------------------------------------
Loop_2_0_0
---------------------------------------------------------------------------------------------
	F[2] = P
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 5 1 s: 6
[RES_0]    L  2 : 0 10 3 s: 13, mem: 78, time: 0.338344
---------------------------------------------------------------------------------------------
Loop_2_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(15 + 3 -> 15 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 5 2 s: 7
[RES_0]    L  2 : 0 10 6 s: 16, mem: 78, time: 0.393186
---------------------------------------------------------------------------------------------
Loop_2_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(17 + 5 -> 17 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(18 + 5 -> 18 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(19 + 3 -> 19 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 6 1 s: 7
[RES_0]    L  2 : 0 12 2 s: 14, mem: 79, time: 0.448345
---------------------------------------------------------------------------------------------
Loop_2_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(18 + 5 -> 18 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_Proc_3_CacheState == 2'd2)
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(19 + 5 -> 19 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeProc_CacheState == 2'd2)
		[1] w2	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(25 + 4 -> 25 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 7 2 s: 9
[RES_0]    L  2 : 0 14 4 s: 18, mem: 81, time: 0.494515
---------------------------------------------------------------------------------------------
Loop_2_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(21 + 5 -> 21 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(23 + 5 -> 23 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s74_Sta_reg_WbMsg_Cmd
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(25 + 5 -> 25 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(29 + 4 -> 29 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s32_Sta_reg_MemData
		[1] w1	(_s32_Sta_reg_MemData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 9 3 s: 12
[RES_0]    L  2 : 0 18 6 s: 24, mem: 83, time: 0.763949
---------------------------------------------------------------------------------------------
Loop_2_5_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(30 + 3 -> 30 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 9 4 s: 13
[RES_0]    L  2 : 0 18 9 s: 27, mem: 83, time: 0.836227
---------------------------------------------------------------------------------------------
Loop_2_6_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(31 + 3 -> 31 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 9 5 s: 14
[RES_0]    L  2 : 0 18 12 s: 30, mem: 83, time: 0.901474
---------------------------------------------------------------------------------------------
Loop_2_7_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(32 + 3 -> 32 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 2	: 0 9 6 s: 15
[RES_0]    L  2 : 0 18 15 s: 33, mem: 83, time: 1.02081
---------------------------------------------------------------------------------------------
Loop_2_8_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: UNSAT
[RES_1]       0	: 2	: 0 9 6 s: 15
[RES_0]    L  2 : 0 18 15 s: 33, mem: 83, time: 1.02089
	[Forward propagation]:
[RES_1]       0	: 3	: 0 6 9 0 s: 15
[RES_0]    L  3 : 0 12 21 0 s: 33, mem: 84, time: 1.17124
---------------------------------------------------------------------------------------------
Loop_3_0_0
---------------------------------------------------------------------------------------------
	F[3] = P
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(38 + 5 -> 38 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(40 + 5 -> 40 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(21 + 3 -> 21 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 3	: 0 6 11 1 s: 18
[RES_0]    L  3 : 0 12 27 3 s: 42, mem: 84, time: 1.40679
---------------------------------------------------------------------------------------------
Loop_3_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(42 + 5 -> 42 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(43 + 5 -> 43 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(25 + 3 -> 25 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 3	: 0 6 13 2 s: 21
[RES_0]    L  3 : 0 12 33 6 s: 51, mem: 84, time: 1.64616
---------------------------------------------------------------------------------------------
Loop_3_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(45 + 5 -> 45 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(46 + 5 -> 46 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(29 + 3 -> 29 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       0	: 3	: 0 6 15 3 s: 24
[RES_0]    L  3 : 0 12 39 9 s: 60, mem: 84, time: 1.88385
---------------------------------------------------------------------------------------------
Loop_3_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(27 + 6 -> 27 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(28 + 6 -> 28 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(50 + 5 -> 50 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(30 + 6 -> 30 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_2_Cmd == 3'd3)
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(31 + 6 -> 31 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4)
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(53 + 5 -> 53 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s43_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(33 + 6 -> 33 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_3_Cmd == 3'd3)
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(34 + 6 -> 34 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4)
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(56 + 5 -> 56 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_Proc_3_CacheState == 2'd2)
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #287
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #287
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s12_Sta_reg_Dir_Pending$next == _s12_Sta_reg_Dir_Pending$next_rhs) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323) && (_s21_Sta_reg_HomeProc_InvMarked$next == _s21_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s22_Sta_reg_HomeProc_ProcCmd$next == _s22_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s32_Sta_reg_MemData$next == _s32_Sta_reg_MemData$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 4)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 19)
		(cc core: 19 -> 6)
UNSAT

		[MUS(s)]:
		[1] ((_s20_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 9'd15) && !(ReductionOr_1_2(_s20_Sta_reg_HomeProc_CacheState)) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323))

	[Lemmas]: 
		[1] !(((_s20_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 9'd15) && !(ReductionOr_1_2(_s20_Sta_reg_HomeProc_CacheState)) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323)))
#57049
#Lemmas = 3
[RES_1]       1	: 3	: 0 9 9 3 s: 21
[RES_0]    L  3 : 0 18 18 9 s: 45, mem: 96, time: 2.42314
---------------------------------------------------------------------------------------------
Loop_3_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(38 + 5 -> 38 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(60 + 5 -> 60 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 2)
	(38 + 4 -> 38 + 2)
	(4 -> 2 -> 2)
	(4 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 3	: 0 10 10 4 s: 24
[RES_0]    L  3 : 0 20 21 12 s: 53, mem: 96, time: 2.71423
---------------------------------------------------------------------------------------------
Loop_3_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #275
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #275
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(64 + 7 -> 64 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_CacheData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_CacheData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(40 + 4 -> 40 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s32_Sta_reg_MemData
		[1] w1	(_s32_Sta_reg_MemData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 3	: 0 10 10 5 s: 25
[RES_0]    L  3 : 0 20 22 14 s: 56, mem: 97, time: 3.35781
---------------------------------------------------------------------------------------------
Loop_3_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(41 + 3 -> 41 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 3	: 0 10 10 6 s: 26
[RES_0]    L  3 : 0 20 22 17 s: 59, mem: 97, time: 3.52145
---------------------------------------------------------------------------------------------
Loop_3_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(42 + 3 -> 42 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 3	: 0 10 10 7 s: 27
[RES_0]    L  3 : 0 20 22 20 s: 62, mem: 97, time: 3.61904
---------------------------------------------------------------------------------------------
Loop_3_4_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(43 + 3 -> 43 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 3	: 0 10 10 8 s: 28
[RES_0]    L  3 : 0 20 22 23 s: 65, mem: 97, time: 3.69048
---------------------------------------------------------------------------------------------
Loop_3_5_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: UNSAT
[RES_1]       1	: 3	: 0 10 10 8 s: 28
[RES_0]    L  3 : 0 20 22 23 s: 65, mem: 97, time: 3.69063
	[Forward propagation]:
[RES_1]       1	: 4	: 0 9 6 12 1 s: 28
[RES_0]    L  4 : 0 18 13 31 3 s: 65, mem: 97, time: 4.47515
---------------------------------------------------------------------------------------------
Loop_4_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(78 + 6 -> 78 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(80 + 6 -> 80 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(55 + 5 -> 55 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(82 + 6 -> 82 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(59 + 5 -> 59 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(84 + 6 -> 84 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(62 + 5 -> 62 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(64 + 5 -> 64 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(27 + 3 -> 27 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 10 15 2 s: 36
[RES_0]    L  4 : 0 18 25 40 6 s: 89, mem: 99, time: 6.20185
---------------------------------------------------------------------------------------------
Loop_4_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(90 + 6 -> 90 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(92 + 6 -> 92 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(68 + 5 -> 68 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(94 + 6 -> 94 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(95 + 6 -> 95 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(71 + 5 -> 71 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(74 + 5 -> 74 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(76 + 5 -> 76 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(33 + 3 -> 33 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 14 18 3 s: 44
[RES_0]    L  4 : 0 18 37 49 9 s: 113, mem: 99, time: 8.48595
---------------------------------------------------------------------------------------------
Loop_4_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(102 + 6 -> 102 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(103 + 6 -> 103 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(82 + 5 -> 82 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(106 + 6 -> 106 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(107 + 6 -> 107 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(86 + 5 -> 86 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(87 + 5 -> 87 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(88 + 5 -> 88 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(39 + 3 -> 39 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 18 21 4 s: 52
[RES_0]    L  4 : 0 18 49 58 12 s: 137, mem: 100, time: 10.6267
---------------------------------------------------------------------------------------------
Loop_4_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #255
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #255
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(41 + 10 -> 41 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_0_Cmd == 3'd1)
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(113 + 6 -> 113 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(114 + 6 -> 114 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(92 + 5 -> 92 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #246
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #246
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(99 + 11 -> 99 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #252
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #252
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(43 + 10 -> 43 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_3_Cmd == 3'd1)
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(118 + 6 -> 118 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_3_Cmd == 3'd3)
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(119 + 6 -> 119 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(102 + 5 -> 102 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #250
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #250
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(45 + 10 -> 45 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_UniMsg_1_Cmd == 3'd1)
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(122 + 6 -> 122 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(123 + 6 -> 123 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(105 + 5 -> 105 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #253
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #253
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(47 + 10 -> 47 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_2_Cmd == 3'd1)
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(126 + 6 -> 126 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_2_Cmd == 3'd3)
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(127 + 6 -> 127 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(108 + 5 -> 108 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(48 + 4 -> 48 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 17 26 5 s: 57
[RES_0]    L  4 : 0 18 42 73 16 s: 149, mem: 105, time: 13.8195
---------------------------------------------------------------------------------------------
Loop_4_4_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #245
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #245
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(112 + 11 -> 112 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s19_Sta_reg_HomeProc_CacheData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s19_Sta_reg_HomeProc_CacheData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 2)
	(50 + 4 -> 50 + 2)
	(4 -> 2 -> 2)
	(4 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s32_Sta_reg_MemData)
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s32_Sta_reg_MemData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 17 27 6 s: 59
[RES_0]    L  4 : 0 18 42 77 19 s: 156, mem: 105, time: 14.6248
---------------------------------------------------------------------------------------------
Loop_4_5_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(114 + 5 -> 114 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(115 + 5 -> 115 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(134 + 6 -> 134 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(117 + 5 -> 117 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(118 + 5 -> 118 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(55 + 3 -> 55 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 18 30 7 s: 64
[RES_0]    L  4 : 0 18 45 86 22 s: 171, mem: 106, time: 15.8719
---------------------------------------------------------------------------------------------
Loop_4_6_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(120 + 5 -> 120 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(139 + 6 -> 139 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(122 + 5 -> 122 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(123 + 5 -> 123 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(124 + 5 -> 124 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(60 + 3 -> 60 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 19 33 8 s: 69
[RES_0]    L  4 : 0 18 48 95 25 s: 186, mem: 106, time: 17.1291
---------------------------------------------------------------------------------------------
Loop_4_7_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(126 + 5 -> 126 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(145 + 6 -> 145 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(128 + 5 -> 128 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(129 + 5 -> 129 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(130 + 5 -> 130 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(65 + 3 -> 65 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 4	: 0 9 20 36 9 s: 74
[RES_0]    L  4 : 0 18 51 104 28 s: 201, mem: 106, time: 18.5184
---------------------------------------------------------------------------------------------
Loop_4_8_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: UNSAT
[RES_1]       1	: 4	: 0 9 20 36 9 s: 74
[RES_0]    L  4 : 0 18 51 104 28 s: 201, mem: 106, time: 18.5185
	[Forward propagation]:
[RES_1]       1	: 5	: 0 9 20 36 9 0 s: 74
[RES_0]    L  5 : 0 18 51 104 28 0 s: 201, mem: 107, time: 21.2602
---------------------------------------------------------------------------------------------
Loop_5_0_1
---------------------------------------------------------------------------------------------
	F[5] = P
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #246
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #246
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(154 + 12 -> 154 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(133 + 11 -> 133 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(134 + 6 -> 134 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(135 + 6 -> 135 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(71 + 5 -> 71 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(161 + 12 -> 161 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(140 + 11 -> 140 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(141 + 6 -> 141 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(76 + 5 -> 76 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(143 + 6 -> 143 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(79 + 5 -> 79 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(81 + 5 -> 81 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(22 + 3 -> 22 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 5	: 0 9 21 38 12 1 s: 81
[RES_0]    L  5 : 0 18 54 110 37 3 s: 222, mem: 110, time: 28.0247
---------------------------------------------------------------------------------------------
Loop_5_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(147 + 6 -> 147 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(148 + 6 -> 148 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(87 + 5 -> 87 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(172 + 12 -> 172 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(151 + 11 -> 151 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(152 + 6 -> 152 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(90 + 5 -> 90 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(154 + 6 -> 154 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(92 + 5 -> 92 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(94 + 5 -> 94 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(28 + 3 -> 28 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 5	: 0 9 21 39 15 2 s: 86
[RES_0]    L  5 : 0 18 54 113 46 6 s: 237, mem: 110, time: 35.4386
---------------------------------------------------------------------------------------------
Loop_5_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(180 + 12 -> 180 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(159 + 11 -> 159 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(160 + 6 -> 160 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(161 + 6 -> 161 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(99 + 5 -> 99 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(163 + 6 -> 163 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(103 + 5 -> 103 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(165 + 6 -> 165 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(106 + 5 -> 106 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(107 + 5 -> 107 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(34 + 3 -> 34 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       1	: 5	: 0 9 21 40 18 3 s: 91
[RES_0]    L  5 : 0 18 54 116 55 9 s: 252, mem: 111, time: 42.992
---------------------------------------------------------------------------------------------
Loop_5_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #276
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #276
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(170 + 7 -> 170 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #279
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #279
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(172 + 7 -> 172 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #278
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #278
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(174 + 7 -> 174 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #277
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #277
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(176 + 7 -> 176 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(115 + 5 -> 115 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(118 + 5 -> 118 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #54
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #54
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #255
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #255
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #292
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #292
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(47 + 11 -> 47 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_0_CacheState != _s37_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState != _s37_Sta_reg_Proc_0_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #292
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #292
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(47 + 11 -> 47 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(200 + 10 -> 200 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #251
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #251
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #292
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #292
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s12_Sta_reg_Dir_Pending$next == _s12_Sta_reg_Dir_Pending$next_rhs) && (_s32_Sta_reg_MemData$next == _s32_Sta_reg_MemData$next_rhs) && (_s35_Sta_reg_Proc_0_CacheState$next == w$2179) && (_s36_Sta_reg_Proc_0_InvMarked$next == _s36_Sta_reg_Proc_0_InvMarked$next_rhs) && (_s37_Sta_reg_Proc_0_ProcCmd$next == _s37_Sta_reg_Proc_0_ProcCmd$next_rhs) && (_s50_Sta_reg_RpMsg_0_Cmd$next == _s50_Sta_reg_RpMsg_0_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s35_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 9'd248) && (_s35_Sta_reg_Proc_0_CacheState$next == w$2179))

	[Lemmas]: 
		[1] !(((_s35_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 9'd248) && (_s35_Sta_reg_Proc_0_CacheState$next == w$2179)))
#58081
#Lemmas = 4
[RES_1]       2	: 5	: 0 11 22 44 20 3 s: 100
[RES_0]    L  5 : 0 22 57 128 61 9 s: 277, mem: 116, time: 44.5076
---------------------------------------------------------------------------------------------
Loop_5_0_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(181 + 6 -> 181 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(121 + 5 -> 121 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #53
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #53
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #246
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #246
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(204 + 11 -> 204 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #250
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #250
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #291
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #291
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(48 + 11 -> 48 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_Proc_1_CacheState != _s41_Sta_reg_Proc_1_ProcCmd)
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState != _s41_Sta_reg_Proc_1_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #291
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #291
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s12_Sta_reg_Dir_Pending$next == _s12_Sta_reg_Dir_Pending$next_rhs) && (_s32_Sta_reg_MemData$next == _s32_Sta_reg_MemData$next_rhs) && (_s39_Sta_reg_Proc_1_CacheState$next == w$2239) && (_s40_Sta_reg_Proc_1_InvMarked$next == _s40_Sta_reg_Proc_1_InvMarked$next_rhs) && (_s41_Sta_reg_Proc_1_ProcCmd$next == _s41_Sta_reg_Proc_1_ProcCmd$next_rhs) && (_s51_Sta_reg_RpMsg_1_Cmd$next == _s51_Sta_reg_RpMsg_1_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s39_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 9'd249) && (_s39_Sta_reg_Proc_1_CacheState$next == w$2239))

	[Lemmas]: 
		[1] !(((_s39_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 9'd249) && (_s39_Sta_reg_Proc_1_CacheState$next == w$2239)))
#58132
#Lemmas = 5
[RES_1]       3	: 5	: 0 12 22 44 21 3 s: 102
[RES_0]    L  5 : 0 24 57 128 64 9 s: 282, mem: 117, time: 47.2096
---------------------------------------------------------------------------------------------
Loop_5_0_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(185 + 6 -> 185 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(124 + 5 -> 124 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #52
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #52
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #245
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #245
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(211 + 11 -> 211 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #249
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #249
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #290
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #290
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(49 + 11 -> 49 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s43_Sta_reg_Proc_2_CacheState != _s45_Sta_reg_Proc_2_ProcCmd)
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState != _s45_Sta_reg_Proc_2_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #290
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #290
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s12_Sta_reg_Dir_Pending$next == _s12_Sta_reg_Dir_Pending$next_rhs) && (_s32_Sta_reg_MemData$next == _s32_Sta_reg_MemData$next_rhs) && (_s43_Sta_reg_Proc_2_CacheState$next == w$2298) && (_s44_Sta_reg_Proc_2_InvMarked$next == _s44_Sta_reg_Proc_2_InvMarked$next_rhs) && (_s45_Sta_reg_Proc_2_ProcCmd$next == _s45_Sta_reg_Proc_2_ProcCmd$next_rhs) && (_s52_Sta_reg_RpMsg_2_Cmd$next == _s52_Sta_reg_RpMsg_2_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s43_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 9'd250) && (_s43_Sta_reg_Proc_2_CacheState$next == w$2298))

	[Lemmas]: 
		[1] !(((_s43_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 9'd250) && (_s43_Sta_reg_Proc_2_CacheState$next == w$2298)))
#58193
#Lemmas = 6
[RES_1]       4	: 5	: 0 13 22 44 22 3 s: 104
[RES_0]    L  5 : 0 26 57 128 67 9 s: 287, mem: 118, time: 49.6874
---------------------------------------------------------------------------------------------
Loop_5_0_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(189 + 6 -> 189 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(127 + 5 -> 127 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(134 + 11 -> 134 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(137 + 5 -> 137 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #248
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #248
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #289
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #289
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(50 + 11 -> 50 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_Proc_3_CacheState != _s49_Sta_reg_Proc_3_ProcCmd)
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState != _s49_Sta_reg_Proc_3_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #289
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #289
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s12_Sta_reg_Dir_Pending$next == _s12_Sta_reg_Dir_Pending$next_rhs) && (_s32_Sta_reg_MemData$next == _s32_Sta_reg_MemData$next_rhs) && (_s47_Sta_reg_Proc_3_CacheState$next == w$2356) && (_s48_Sta_reg_Proc_3_InvMarked$next == _s48_Sta_reg_Proc_3_InvMarked$next_rhs) && (_s49_Sta_reg_Proc_3_ProcCmd$next == _s49_Sta_reg_Proc_3_ProcCmd$next_rhs) && (_s53_Sta_reg_RpMsg_3_Cmd$next == _s53_Sta_reg_RpMsg_3_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s47_Sta_reg_Proc_3_CacheState$next == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_i1_io_en_a == 9'd251) && (_s47_Sta_reg_Proc_3_CacheState$next == w$2356))

	[Lemmas]: 
		[1] !(((_s47_Sta_reg_Proc_3_CacheState$next == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_i1_io_en_a == 9'd251) && (_s47_Sta_reg_Proc_3_CacheState$next == w$2356)))
#58266
#Lemmas = 7
[RES_1]       5	: 5	: 0 14 21 44 25 3 s: 107
[RES_0]    L  5 : 0 28 54 128 77 9 s: 296, mem: 121, time: 52.2937
---------------------------------------------------------------------------------------------
Loop_5_0_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(194 + 6 -> 194 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(140 + 5 -> 140 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(50 + 4 -> 50 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 5	: 0 14 20 44 25 4 s: 107
[RES_0]    L  5 : 0 28 51 128 76 13 s: 296, mem: 121, time: 54.2246
---------------------------------------------------------------------------------------------
Loop_5_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #244
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #244
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(144 + 11 -> 144 + 7)
	(11 -> 7 -> 3)
	(11 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s19_Sta_reg_HomeProc_CacheData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s19_Sta_reg_HomeProc_CacheData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #222
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #222
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(228 + 9 -> 228 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(200 + 8 -> 200 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #221
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #221
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(231 + 9 -> 231 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(202 + 8 -> 202 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #220
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #220
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(234 + 9 -> 234 + 5)
	(9 -> 5 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(204 + 8 -> 204 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #219
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #219
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(238 + 10 -> 238 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(207 + 10 -> 207 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #217
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #217
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(240 + 9 -> 240 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(209 + 8 -> 209 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #216
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #216
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(242 + 9 -> 242 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(211 + 8 -> 211 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #215
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #215
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(245 + 10 -> 245 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(214 + 10 -> 214 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #214
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #214
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(247 + 9 -> 247 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(216 + 8 -> 216 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #212
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #212
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(249 + 9 -> 249 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(218 + 8 -> 218 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #211
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #211
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(252 + 10 -> 252 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(222 + 10 -> 222 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #210
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #210
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(254 + 9 -> 254 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(224 + 8 -> 224 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #209
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #209
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(256 + 9 -> 256 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(226 + 8 -> 226 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(157 + 5 -> 157 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #277
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #277
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(259 + 6 -> 259 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(229 + 7 -> 229 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s43_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #276
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #276
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(261 + 6 -> 261 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(231 + 7 -> 231 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_Proc_3_CacheState == 2'd2)
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #279
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #279
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(232 + 7 -> 232 + 2)
	(7 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s37_Sta_reg_Proc_0_ProcCmd$next)
	(7 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s37_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s37_Sta_reg_Proc_0_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #278
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #278
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(233 + 7 -> 233 + 2)
	(7 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s41_Sta_reg_Proc_1_ProcCmd$next)
	(7 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s41_Sta_reg_Proc_1_ProcCmd))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s41_Sta_reg_Proc_1_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #278
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #278
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(265 + 6 -> 265 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(235 + 7 -> 235 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #279
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #279
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(267 + 6 -> 267 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(237 + 7 -> 237 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(164 + 5 -> 164 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s74_Sta_reg_WbMsg_Cmd
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(165 + 5 -> 165 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(55 + 4 -> 55 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s32_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s32_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 5	: 0 14 32 24 26 5 s: 101
[RES_0]    L  5 : 0 28 91 66 77 17 s: 279, mem: 122, time: 67.5499
---------------------------------------------------------------------------------------------
Loop_5_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(241 + 6 -> 241 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(168 + 5 -> 168 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(169 + 5 -> 169 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(58 + 3 -> 58 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 5	: 0 14 31 25 27 6 s: 103
[RES_0]    L  5 : 0 28 88 69 80 20 s: 285, mem: 122, time: 70.3701
---------------------------------------------------------------------------------------------
Loop_5_3_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(245 + 6 -> 245 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(172 + 5 -> 172 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(173 + 5 -> 173 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(61 + 3 -> 61 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 5	: 0 14 30 26 28 7 s: 105
[RES_0]    L  5 : 0 28 85 72 83 23 s: 291, mem: 122, time: 72.959
---------------------------------------------------------------------------------------------
Loop_5_4_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(249 + 6 -> 249 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(176 + 5 -> 176 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(177 + 5 -> 177 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(64 + 3 -> 64 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 5	: 0 14 29 27 29 8 s: 107
[RES_0]    L  5 : 0 28 82 75 86 26 s: 297, mem: 122, time: 75.8024
---------------------------------------------------------------------------------------------
Loop_5_5_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: UNSAT
[RES_1]       5	: 5	: 0 14 29 27 29 8 s: 107
[RES_0]    L  5 : 0 28 82 75 86 26 s: 297, mem: 122, time: 75.8027
	[Forward propagation]:
[RES_1]       5	: 6	: 0 14 25 15 39 13 0 s: 106
[RES_0]    L  6 : 0 28 70 40 114 41 0 s: 293, mem: 124, time: 88.6726
---------------------------------------------------------------------------------------------
Loop_6_0_5
---------------------------------------------------------------------------------------------
	F[6] = P
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(111 + 10 -> 111 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(73 + 5 -> 73 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(114 + 10 -> 114 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(77 + 5 -> 77 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(28 + 3 -> 28 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 15 39 14 1 s: 108
[RES_0]    L  6 : 0 28 70 40 114 44 3 s: 299, mem: 124, time: 90.839
---------------------------------------------------------------------------------------------
Loop_6_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(81 + 5 -> 81 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(118 + 10 -> 118 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(83 + 5 -> 83 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(32 + 3 -> 32 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 15 38 15 2 s: 109
[RES_0]    L  6 : 0 28 70 40 111 47 6 s: 302, mem: 124, time: 93.0049
---------------------------------------------------------------------------------------------
Loop_6_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(87 + 5 -> 87 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(122 + 10 -> 122 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(89 + 5 -> 89 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(36 + 3 -> 36 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 15 37 16 3 s: 110
[RES_0]    L  6 : 0 28 70 40 108 50 9 s: 305, mem: 124, time: 95.3509
---------------------------------------------------------------------------------------------
Loop_6_3_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #275
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #275
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(94 + 7 -> 94 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #279
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #279
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(156 + 6 -> 156 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(128 + 7 -> 128 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #278
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #278
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(159 + 6 -> 159 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(131 + 7 -> 131 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #277
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #277
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(162 + 6 -> 162 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(134 + 7 -> 134 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #276
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #276
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(165 + 6 -> 165 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(137 + 7 -> 137 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(101 + 5 -> 101 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(104 + 5 -> 104 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(107 + 5 -> 107 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(108 + 5 -> 108 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(109 + 5 -> 109 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(110 + 5 -> 110 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(111 + 5 -> 111 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(48 + 4 -> 48 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s32_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 19 37 23 4 s: 122
[RES_0]    L  6 : 0 28 70 52 108 71 13 s: 342, mem: 128, time: 101.082
---------------------------------------------------------------------------------------------
Loop_6_4_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #207
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #207
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(178 + 9 -> 178 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s59_Sta_reg_UniMsg_0_Data && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s59_Sta_reg_UniMsg_0_Data && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(149 + 9 -> 149 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s34_Sta_reg_Proc_0_CacheData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s34_Sta_reg_Proc_0_CacheData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(180 + 9 -> 180 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_UniMsg_1_Data && (_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s63_Sta_reg_UniMsg_1_Data && (_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(151 + 8 -> 151 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_Proc_1_CacheData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s38_Sta_reg_Proc_1_CacheData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #205
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #205
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(182 + 9 -> 182 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s67_Sta_reg_UniMsg_2_Data && (_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s67_Sta_reg_UniMsg_2_Data && (_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(153 + 8 -> 153 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_2_CacheData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s42_Sta_reg_Proc_2_CacheData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(184 + 9 -> 184 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s71_Sta_reg_UniMsg_3_Data && (_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s71_Sta_reg_UniMsg_3_Data && (_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(155 + 8 -> 155 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_Proc_3_CacheData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s46_Sta_reg_Proc_3_CacheData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(117 + 5 -> 117 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(118 + 5 -> 118 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_WbMsg_Data && _s74_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s75_Sta_reg_WbMsg_Data && _s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(119 + 5 -> 119 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_ShWbMsg_Data && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s55_Sta_reg_ShWbMsg_Data && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #244
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #244
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(124 + 11 -> 124 + 7)
	(11 -> 7 -> 3)
	(11 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(53 + 4 -> 53 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s32_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s32_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 23 40 26 5 s: 133
[RES_0]    L  6 : 0 28 70 68 116 80 17 s: 379, mem: 130, time: 110.057
---------------------------------------------------------------------------------------------
Loop_6_5_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(126 + 5 -> 126 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(127 + 5 -> 127 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(56 + 3 -> 56 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 23 38 27 6 s: 133
[RES_0]    L  6 : 0 28 70 68 110 83 20 s: 379, mem: 130, time: 112.972
---------------------------------------------------------------------------------------------
Loop_6_6_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(129 + 5 -> 129 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(130 + 5 -> 130 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(59 + 3 -> 59 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 23 36 28 7 s: 133
[RES_0]    L  6 : 0 28 70 68 104 86 23 s: 379, mem: 130, time: 115.163
---------------------------------------------------------------------------------------------
Loop_6_7_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(132 + 5 -> 132 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(133 + 5 -> 133 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(62 + 3 -> 62 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 6	: 0 14 25 23 34 29 8 s: 133
[RES_0]    L  6 : 0 28 70 68 98 89 26 s: 379, mem: 130, time: 117.979
---------------------------------------------------------------------------------------------
Loop_6_8_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: UNSAT
[RES_1]       5	: 6	: 0 14 25 23 34 29 8 s: 133
[RES_0]    L  6 : 0 28 70 68 98 89 26 s: 379, mem: 130, time: 117.979
	[Forward propagation]:
[RES_1]       5	: 7	: 0 14 25 23 26 37 8 0 s: 133
[RES_0]    L  7 : 0 28 70 68 74 113 26 0 s: 379, mem: 132, time: 129.113
---------------------------------------------------------------------------------------------
Loop_7_0_5
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(179 + 9 -> 179 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(181 + 10 -> 181 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(145 + 6 -> 145 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(74 + 5 -> 74 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(77 + 5 -> 77 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(23 + 3 -> 23 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 14 25 23 27 36 9 1 s: 135
[RES_0]    L  7 : 0 28 70 68 77 110 29 3 s: 385, mem: 134, time: 134.438
---------------------------------------------------------------------------------------------
Loop_7_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(186 + 9 -> 186 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(150 + 6 -> 150 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(82 + 5 -> 82 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(83 + 5 -> 83 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(27 + 3 -> 27 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 14 25 23 27 35 10 2 s: 136
[RES_0]    L  7 : 0 28 70 68 77 107 32 6 s: 388, mem: 134, time: 140.019
---------------------------------------------------------------------------------------------
Loop_7_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(191 + 9 -> 191 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(155 + 6 -> 155 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(88 + 5 -> 88 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(89 + 5 -> 89 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(31 + 3 -> 31 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 14 25 23 27 34 11 3 s: 137
[RES_0]    L  7 : 0 28 70 68 77 104 35 9 s: 391, mem: 134, time: 144.904
---------------------------------------------------------------------------------------------
Loop_7_3_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #275
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #275
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(159 + 5 -> 159 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(95 + 7 -> 95 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s19_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(161 + 5 -> 161 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #276
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #276
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(200 + 6 -> 200 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s71_Sta_reg_UniMsg_3_Data) && _s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s71_Sta_reg_UniMsg_3_Data) && _s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(164 + 7 -> 164 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s46_Sta_reg_Proc_3_CacheData) && _s0_Sta_reg_CurrData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s46_Sta_reg_Proc_3_CacheData) && _s0_Sta_reg_CurrData && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(165 + 5 -> 165 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #279
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #279
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(204 + 6 -> 204 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s59_Sta_reg_UniMsg_0_Data) && _s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s59_Sta_reg_UniMsg_0_Data) && _s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(168 + 7 -> 168 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s34_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s34_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #277
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #277
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(207 + 6 -> 207 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s67_Sta_reg_UniMsg_2_Data) && _s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s67_Sta_reg_UniMsg_2_Data) && _s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(171 + 7 -> 171 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s42_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s42_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #278
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #278
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(173 + 7 -> 173 + 4)
	(7 -> 4 -> 4)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s41_Sta_reg_Proc_1_ProcCmd$next)
	(7 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s38_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s41_Sta_reg_Proc_1_ProcCmd))
		[1] w2	(!(_s38_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s41_Sta_reg_Proc_1_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #278
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #278
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(211 + 6 -> 211 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_UniMsg_1_Data) && _s0_Sta_reg_CurrData && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s63_Sta_reg_UniMsg_1_Data) && _s0_Sta_reg_CurrData && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(175 + 7 -> 175 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s38_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s38_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(176 + 5 -> 176 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(177 + 5 -> 177 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(178 + 5 -> 178 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(108 + 5 -> 108 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(180 + 5 -> 180 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(181 + 5 -> 181 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(182 + 5 -> 182 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(183 + 5 -> 183 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(184 + 5 -> 184 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(116 + 5 -> 116 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(186 + 5 -> 186 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(187 + 5 -> 187 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(188 + 5 -> 188 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(189 + 5 -> 189 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(190 + 5 -> 190 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(124 + 5 -> 124 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(125 + 5 -> 125 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(126 + 5 -> 126 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(127 + 5 -> 127 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(128 + 5 -> 128 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(196 + 5 -> 196 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #188
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #188
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #19
	(adding required pred. from inp_c to ab. cube) #283
	(adding from pre_c to cc. cube) #19
	(adding pred. from inp_c to cc. cube) #283
	(abstract cube) 21	(21 + 0 + 0 + 0 + 0)
	(concrete cube) 21	(21 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 21 -> 1)
	(54 + 21 -> 54 + 1)
	(21 -> 1 -> 1)
	(21 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeProc_ProcCmd != _s49_Sta_reg_Proc_3_ProcCmd)
		[1] w2	((_s22_Sta_reg_HomeProc_ProcCmd != _s49_Sta_reg_Proc_3_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #283
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #283
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 18 -> 1)
	(54 + 18 -> 54 + 1)
	(18 -> 1 -> 1)
	(18 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 17 -> 3)
	(274 + 17 -> 274 + 3)
	(17 -> 3 -> 2)
	(17 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(275 + 14 -> 275 + 5)
	(14 -> 5 -> 2)
	(14 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(261 + 9 -> 261 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(236 + 8 -> 236 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #205
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #205
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(263 + 9 -> 263 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(238 + 8 -> 238 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(265 + 9 -> 265 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(240 + 8 -> 240 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #207
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #207
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(267 + 9 -> 267 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(242 + 9 -> 242 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(202 + 5 -> 202 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(131 + 5 -> 131 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(44 + 4 -> 44 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s32_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 16 27 27 34 43 19 4 s: 170
[RES_0]    L  7 : 0 32 76 84 103 133 62 13 s: 503, mem: 141, time: 177.198
---------------------------------------------------------------------------------------------
Loop_7_4_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #207
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #207
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(246 + 9 -> 246 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s59_Sta_reg_UniMsg_0_Data && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s59_Sta_reg_UniMsg_0_Data && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(208 + 9 -> 208 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s34_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s34_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(248 + 9 -> 248 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_UniMsg_1_Data && (_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s63_Sta_reg_UniMsg_1_Data && (_s41_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(210 + 8 -> 210 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s38_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #205
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #205
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(250 + 9 -> 250 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s67_Sta_reg_UniMsg_2_Data && (_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s67_Sta_reg_UniMsg_2_Data && (_s45_Sta_reg_Proc_2_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(212 + 8 -> 212 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_2_CacheData && !(_s0_Sta_reg_CurrData) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s42_Sta_reg_Proc_2_CacheData && !(_s0_Sta_reg_CurrData) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(252 + 9 -> 252 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s71_Sta_reg_UniMsg_3_Data && (_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s71_Sta_reg_UniMsg_3_Data && (_s49_Sta_reg_Proc_3_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(214 + 8 -> 214 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_Proc_3_CacheData && !(_s0_Sta_reg_CurrData) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s46_Sta_reg_Proc_3_CacheData && !(_s0_Sta_reg_CurrData) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(137 + 5 -> 137 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(138 + 5 -> 138 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(139 + 5 -> 139 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_WbMsg_Data && _s74_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s75_Sta_reg_WbMsg_Data && _s74_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(220 + 9 -> 220 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(145 + 11 -> 145 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(49 + 4 -> 49 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 16 27 27 38 47 22 5 s: 182
[RES_0]    L  7 : 0 32 76 84 123 148 74 17 s: 554, mem: 141, time: 190.984
---------------------------------------------------------------------------------------------
Loop_7_5_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(223 + 6 -> 223 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(148 + 5 -> 148 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(149 + 5 -> 149 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(52 + 3 -> 52 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 16 27 27 37 46 23 6 s: 182
[RES_0]    L  7 : 0 32 76 84 120 145 77 20 s: 554, mem: 142, time: 196.848
---------------------------------------------------------------------------------------------
Loop_7_6_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(227 + 6 -> 227 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(152 + 5 -> 152 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(153 + 5 -> 153 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(55 + 3 -> 55 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 16 27 27 36 45 24 7 s: 182
[RES_0]    L  7 : 0 32 76 84 117 142 80 23 s: 554, mem: 142, time: 202.213
---------------------------------------------------------------------------------------------
Loop_7_7_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(231 + 6 -> 231 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(156 + 5 -> 156 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(157 + 5 -> 157 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(58 + 3 -> 58 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 7	: 0 16 27 27 35 44 25 8 s: 182
[RES_0]    L  7 : 0 32 76 84 114 139 83 26 s: 554, mem: 142, time: 207.898
---------------------------------------------------------------------------------------------
Loop_7_8_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: UNSAT
[RES_1]       5	: 7	: 0 16 27 27 35 44 25 8 s: 182
[RES_0]    L  7 : 0 32 76 84 114 139 83 26 s: 554, mem: 142, time: 207.899
	[Forward propagation]:
[RES_1]       5	: 8	: 0 16 26 28 23 30 51 8 0 s: 182
[RES_0]    L  8 : 0 32 73 87 66 89 181 26 0 s: 554, mem: 143, time: 233.458
---------------------------------------------------------------------------------------------
Loop_8_0_5
---------------------------------------------------------------------------------------------
	F[8] = P
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(274 + 8 -> 274 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(199 + 10 -> 199 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(88 + 5 -> 88 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(277 + 8 -> 277 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(202 + 10 -> 202 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(92 + 5 -> 92 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(23 + 3 -> 23 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 8	: 0 16 26 28 23 30 51 9 1 s: 184
[RES_0]    L  8 : 0 32 73 87 66 89 181 29 3 s: 560, mem: 145, time: 240.052
---------------------------------------------------------------------------------------------
Loop_8_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(96 + 5 -> 96 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(282 + 8 -> 282 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(207 + 10 -> 207 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(98 + 5 -> 98 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(27 + 3 -> 27 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 8	: 0 16 26 28 23 30 50 10 2 s: 185
[RES_0]    L  8 : 0 32 73 87 66 89 178 32 6 s: 563, mem: 145, time: 243.458
---------------------------------------------------------------------------------------------
Loop_8_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(102 + 5 -> 102 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(287 + 8 -> 287 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(212 + 10 -> 212 + 6)
	(10 -> 6 -> 2)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(104 + 5 -> 104 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(31 + 3 -> 31 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       5	: 8	: 0 16 26 28 23 30 49 11 3 s: 186
[RES_0]    L  8 : 0 32 73 87 66 89 175 35 9 s: 566, mem: 145, time: 248.152
---------------------------------------------------------------------------------------------
Loop_8_3_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #275
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #275
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #207
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #207
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(291 + 10 -> 291 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s19_Sta_reg_HomeProc_CacheData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(217 + 6 -> 217 + 4)
	(6 -> 4 -> 3)
	(6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s19_Sta_reg_HomeProc_CacheData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(293 + 5 -> 293 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(219 + 5 -> 219 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(111 + 7 -> 111 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s19_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #280
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #280
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(297 + 11 -> 297 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(298 + 5 -> 298 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s74_Sta_reg_WbMsg_Cmd)
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(223 + 5 -> 223 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(300 + 6 -> 300 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s74_Sta_reg_WbMsg_Cmd && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(225 + 5 -> 225 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(302 + 6 -> 302 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s74_Sta_reg_WbMsg_Cmd && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(227 + 5 -> 227 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(304 + 6 -> 304 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s74_Sta_reg_WbMsg_Cmd && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(229 + 5 -> 229 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(306 + 6 -> 306 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s74_Sta_reg_WbMsg_Cmd && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(231 + 5 -> 231 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(119 + 5 -> 119 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(233 + 5 -> 233 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(234 + 5 -> 234 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(235 + 5 -> 235 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(236 + 5 -> 236 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(237 + 5 -> 237 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(127 + 5 -> 127 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(315 + 6 -> 315 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(240 + 5 -> 240 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #280
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #280
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(317 + 11 -> 317 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(318 + 5 -> 318 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(243 + 5 -> 243 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(320 + 6 -> 320 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(245 + 5 -> 245 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(322 + 6 -> 322 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(247 + 5 -> 247 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(324 + 6 -> 324 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(249 + 5 -> 249 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(135 + 5 -> 135 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(251 + 6 -> 251 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(137 + 5 -> 137 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(253 + 6 -> 253 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(139 + 5 -> 139 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(255 + 6 -> 255 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(141 + 5 -> 141 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(257 + 6 -> 257 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(143 + 5 -> 143 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #207
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #207
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #288
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #288
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(400 + 15 -> 400 + 6)
	(15 -> 6 -> 3)
	(15 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_CacheState) && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_CacheState) && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 16 -> 2)
	(375 + 16 -> 375 + 2)
	(16 -> 2 -> 2)
	(16 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_CacheState) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_CacheState) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #288
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #288
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(414 + 13 -> 414 + 3)
	(13 -> 3 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next == _s37_Sta_reg_Proc_0_ProcCmd$next)
	(13 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s20_Sta_reg_HomeProc_CacheState == _s37_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s20_Sta_reg_HomeProc_CacheState == _s37_Sta_reg_Proc_0_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #191
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #191
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 18 -> 1)
	(54 + 18 -> 54 + 1)
	(18 -> 1 -> 1)
	(18 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeProc_ProcCmd != _s37_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s22_Sta_reg_HomeProc_ProcCmd != _s37_Sta_reg_Proc_0_ProcCmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 15 -> 1)
	(54 + 15 -> 54 + 1)
	(15 -> 1 -> 1)
	(15 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeProc_ProcCmd != 2'd0)
		[1] w2	((_s22_Sta_reg_HomeProc_ProcCmd != 2'd0) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(417 + 14 -> 417 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_ProcCmd != 2'd0) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s22_Sta_reg_HomeProc_ProcCmd != 2'd0) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(404 + 13 -> 404 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_ProcCmd != _s20_Sta_reg_HomeProc_CacheState) && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_ProcCmd != _s20_Sta_reg_HomeProc_CacheState) && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(377 + 14 -> 377 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_ProcCmd != _s20_Sta_reg_HomeProc_CacheState) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s22_Sta_reg_HomeProc_ProcCmd != _s20_Sta_reg_HomeProc_CacheState) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #288
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #288
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #191
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #191
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(54 + 13 -> 54 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s11_Sta_reg_Dir_Local
		[1] w1	(_s11_Sta_reg_Dir_Local && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(421 + 12 -> 421 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s11_Sta_reg_Dir_Local && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2))
		[1] w2	(_s11_Sta_reg_Dir_Local && (_s37_Sta_reg_Proc_0_ProcCmd == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #187
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #187
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s11_Sta_reg_Dir_Local$next == _s11_Sta_reg_Dir_Local$next_rhs) && (_s12_Sta_reg_Dir_Pending$next == _s12_Sta_reg_Dir_Pending$next_rhs) && (_s21_Sta_reg_HomeProc_InvMarked$next == _s21_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s22_Sta_reg_HomeProc_ProcCmd$next == _s22_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s32_Sta_reg_MemData$next == _s32_Sta_reg_MemData$next_rhs) && (_s35_Sta_reg_Proc_0_CacheState$next == w$2179) && (_s37_Sta_reg_Proc_0_ProcCmd$next == _s37_Sta_reg_Proc_0_ProcCmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 9)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 14)
		(cc core: 14 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s20_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 9'd247) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323))

	[Lemmas]: 
		[1] !(((_s20_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 9'd247) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323)))
#60256
#Lemmas = 8
[RES_1]       6	: 8	: 0 19 29 30 25 30 62 19 3 s: 217
[RES_0]    L  8 : 0 38 82 95 72 90 212 63 9 s: 661, mem: 152, time: 283.561
---------------------------------------------------------------------------------------------
Loop_8_0_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(260 + 5 -> 260 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(146 + 5 -> 146 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(45 + 4 -> 45 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s32_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 8	: 0 19 29 30 25 29 62 19 4 s: 217
[RES_0]    L  8 : 0 38 82 95 72 87 212 62 13 s: 661, mem: 152, time: 284.995
---------------------------------------------------------------------------------------------
Loop_8_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(148 + 5 -> 148 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(149 + 5 -> 149 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(150 + 5 -> 150 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s74_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s75_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(266 + 9 -> 266 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(156 + 11 -> 156 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(50 + 4 -> 50 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 8	: 0 19 29 30 25 29 59 22 5 s: 218
[RES_0]    L  8 : 0 38 82 95 72 87 200 74 17 s: 665, mem: 152, time: 289.242
---------------------------------------------------------------------------------------------
Loop_8_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(158 + 5 -> 158 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(159 + 5 -> 159 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(53 + 3 -> 53 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 8	: 0 19 29 30 25 29 57 23 6 s: 218
[RES_0]    L  8 : 0 38 82 95 72 87 194 77 20 s: 665, mem: 152, time: 291.573
---------------------------------------------------------------------------------------------
Loop_8_3_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(161 + 5 -> 161 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(162 + 5 -> 162 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(56 + 3 -> 56 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 8	: 0 19 29 30 25 29 55 24 7 s: 218
[RES_0]    L  8 : 0 38 82 95 72 87 188 80 23 s: 665, mem: 152, time: 293.521
---------------------------------------------------------------------------------------------
Loop_8_4_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(164 + 5 -> 164 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(165 + 5 -> 165 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(59 + 3 -> 59 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 8	: 0 19 29 30 25 29 53 25 8 s: 218
[RES_0]    L  8 : 0 38 82 95 72 87 182 83 26 s: 665, mem: 152, time: 295.804
---------------------------------------------------------------------------------------------
Loop_8_5_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: UNSAT
[RES_1]       6	: 8	: 0 19 29 30 25 29 53 25 8 s: 218
[RES_0]    L  8 : 0 38 82 95 72 87 182 83 26 s: 665, mem: 152, time: 295.805
	[Forward propagation]:
[RES_1]       6	: 9	: 0 19 29 30 25 18 42 47 8 0 s: 218
[RES_0]    L  9 : 0 38 82 95 72 54 141 157 26 0 s: 665, mem: 152, time: 316.58
---------------------------------------------------------------------------------------------
Loop_9_0_6
---------------------------------------------------------------------------------------------
	F[9] = P
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(389 + 9 -> 389 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s24_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(312 + 8 -> 312 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(313 + 11 -> 313 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(203 + 10 -> 203 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(393 + 9 -> 393 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next == _s24_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(316 + 11 -> 316 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(205 + 6 -> 205 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(86 + 5 -> 86 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(319 + 8 -> 319 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(208 + 10 -> 208 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(90 + 5 -> 90 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(24 + 3 -> 24 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 16 43 48 9 1 s: 220
[RES_0]    L  9 : 0 38 82 95 72 48 144 160 29 3 s: 671, mem: 154, time: 333.266
---------------------------------------------------------------------------------------------
Loop_9_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(401 + 9 -> 401 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s24_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(324 + 11 -> 324 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(212 + 6 -> 212 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s66_Sta_reg_UniMsg_2_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(95 + 5 -> 95 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(327 + 8 -> 327 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(215 + 10 -> 215 + 7)
	(10 -> 7 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(97 + 5 -> 97 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(28 + 3 -> 28 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s43_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s43_Sta_reg_Proc_2_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 15 43 48 10 2 s: 221
[RES_0]    L  9 : 0 38 82 95 72 45 144 160 32 6 s: 674, mem: 155, time: 345.97
---------------------------------------------------------------------------------------------
Loop_9_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(409 + 9 -> 409 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_3_Cmd$next == _s24_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_3_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_3_Cmd == _s24_Sta_reg_HomeUniMsg_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(332 + 11 -> 332 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(219 + 6 -> 219 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(102 + 5 -> 102 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(335 + 8 -> 335 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(222 + 10 -> 222 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s47_Sta_reg_Proc_3_CacheState$next == _s20_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s47_Sta_reg_Proc_3_CacheState == _s20_Sta_reg_HomeProc_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(104 + 5 -> 104 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s47_Sta_reg_Proc_3_CacheState == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(32 + 3 -> 32 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s35_Sta_reg_Proc_0_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_0_CacheState == 2'd2) && (_s35_Sta_reg_Proc_0_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 14 43 48 11 3 s: 222
[RES_0]    L  9 : 0 38 82 95 72 42 144 160 35 9 s: 677, mem: 155, time: 356.718
---------------------------------------------------------------------------------------------
Loop_9_3_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #275
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #275
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(225 + 5 -> 225 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(110 + 7 -> 110 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s19_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #280
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #280
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(419 + 9 -> 419 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(343 + 11 -> 343 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(228 + 5 -> 228 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(114 + 5 -> 114 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(346 + 6 -> 346 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(231 + 5 -> 231 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #280
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #280
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(348 + 12 -> 348 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(233 + 5 -> 233 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(350 + 6 -> 350 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s66_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(235 + 5 -> 235 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(352 + 6 -> 352 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(237 + 5 -> 237 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(354 + 6 -> 354 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s24_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(239 + 5 -> 239 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(122 + 5 -> 122 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #281
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #281
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(357 + 14 -> 357 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(242 + 5 -> 242 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(126 + 5 -> 126 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(244 + 6 -> 244 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(128 + 5 -> 128 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(246 + 6 -> 246 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(130 + 5 -> 130 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(248 + 6 -> 248 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(132 + 5 -> 132 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s35_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(250 + 6 -> 250 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(134 + 5 -> 134 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(135 + 5 -> 135 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(45 + 4 -> 45 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 13 38 51 19 4 s: 228
[RES_0]    L  9 : 0 38 82 95 72 39 128 166 62 13 s: 695, mem: 157, time: 380.845
---------------------------------------------------------------------------------------------
Loop_9_4_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(137 + 5 -> 137 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(138 + 5 -> 138 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(139 + 5 -> 139 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s74_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s75_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #247
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #247
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(257 + 9 -> 257 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(145 + 11 -> 145 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(50 + 4 -> 50 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 13 37 48 22 5 s: 228
[RES_0]    L  9 : 0 38 82 95 72 39 124 154 74 17 s: 695, mem: 157, time: 384.326
---------------------------------------------------------------------------------------------
Loop_9_5_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(260 + 6 -> 260 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(148 + 5 -> 148 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(149 + 5 -> 149 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(53 + 3 -> 53 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 13 36 47 23 6 s: 228
[RES_0]    L  9 : 0 38 82 95 72 39 121 151 77 20 s: 695, mem: 157, time: 389.21
---------------------------------------------------------------------------------------------
Loop_9_6_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(264 + 6 -> 264 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_2_Cmd$next == _s62_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_2_Cmd == _s62_Sta_reg_UniMsg_1_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(152 + 5 -> 152 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(153 + 5 -> 153 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s43_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(56 + 3 -> 56 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s43_Sta_reg_Proc_2_CacheState$next == _s39_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s43_Sta_reg_Proc_2_CacheState == 2'd2) && (_s43_Sta_reg_Proc_2_CacheState == _s39_Sta_reg_Proc_1_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 13 35 46 24 7 s: 228
[RES_0]    L  9 : 0 38 82 95 72 39 118 148 80 23 s: 695, mem: 158, time: 395.056
---------------------------------------------------------------------------------------------
Loop_9_7_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(268 + 6 -> 268 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s62_Sta_reg_UniMsg_1_Cmd$next == _s70_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s62_Sta_reg_UniMsg_1_Cmd == _s70_Sta_reg_UniMsg_3_Cmd) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(156 + 5 -> 156 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s39_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(157 + 5 -> 157 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s62_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s47_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(59 + 3 -> 59 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s39_Sta_reg_Proc_1_CacheState$next == _s47_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s39_Sta_reg_Proc_1_CacheState == 2'd2) && (_s39_Sta_reg_Proc_1_CacheState == _s47_Sta_reg_Proc_3_CacheState) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 9	: 0 19 29 30 25 13 34 45 25 8 s: 228
[RES_0]    L  9 : 0 38 82 95 72 39 115 145 83 26 s: 695, mem: 158, time: 400.565
---------------------------------------------------------------------------------------------
Loop_9_8_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: UNSAT
[RES_1]       6	: 9	: 0 19 29 30 25 13 34 45 25 8 s: 228
[RES_0]    L  9 : 0 38 82 95 72 39 115 145 83 26 s: 695, mem: 158, time: 400.566
	[Forward propagation]:
[RES_1]       6	: 10	: 0 19 29 30 25 8 4 15 23 19 56 s: 228
[RES_0]    L  10 : 0 38 82 95 72 24 13 45 75 59 192 s: 695, mem: 160, time: 458.094
---------------------------------------------------------------------------------------------
Loop_10_0_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #281
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #281
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(616 + 7 -> 616 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s74_Sta_reg_WbMsg_Cmd && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(502 + 12 -> 502 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s74_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(383 + 5 -> 383 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s74_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(251 + 5 -> 251 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s75_Sta_reg_WbMsg_Data) && _s74_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #280
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #280
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(620 + 7 -> 620 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(506 + 11 -> 506 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(386 + 5 -> 386 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeProc_CacheState$next != _s54_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(255 + 5 -> 255 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s55_Sta_reg_ShWbMsg_Data) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #280
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #280
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(509 + 11 -> 509 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(389 + 5 -> 389 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(259 + 5 -> 259 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s25_Sta_reg_HomeUniMsg_Data) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(261 + 5 -> 261 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s20_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(150 + 4 -> 150 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s32_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 10	: 0 19 29 30 25 8 3 15 22 22 57 s: 230
[RES_0]    L  10 : 0 38 82 95 72 24 10 45 69 70 196 s: 701, mem: 162, time: 464.828
---------------------------------------------------------------------------------------------
Loop_10_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(263 + 5 -> 263 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s25_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(264 + 5 -> 264 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s55_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #9
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #9
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(265 + 5 -> 265 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s74_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s75_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s74_Sta_reg_WbMsg_Cmd && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(154 + 4 -> 154 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s32_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s79_$formal$./flash.sv:224482$40937_EN) && _s87_id200)))
[RES_1]       6	: 10	: 0 19 29 30 25 8 3 15 19 24 58 s: 230
[RES_0]    L  10 : 0 38 82 95 72 24 10 45 57 78 200 s: 701, mem: 162, time: 465.638
---------------------------------------------------------------------------------------------
Loop_10_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: UNSAT
[RES_1]       6	: 10	: 0 19 29 30 25 8 3 15 19 24 58 s: 230
[RES_0]    L  10 : 0 38 82 95 72 24 10 45 57 78 200 s: 701, mem: 162, time: 465.638
	[Forward propagation]:
		Property holds
[RES_1]       6	: 10	: 0 19 29 30 25 8 1 0 36 24 58 s: 230
[RES_0]    L  10 : 0 38 82 95 72 24 4 0 108 78 200 s: 701, mem: 163, time: 478.83

-----------
Refinements
-----------
[1]	((_i2_reset || b$203) && (_i2_reset$next || b$203$next))
[2]	!(_s87_id200$next)
[3]	!(((_s20_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 9'd15) && !(ReductionOr_1_2(_s20_Sta_reg_HomeProc_CacheState)) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323)))
[4]	!(((_s35_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s58_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 9'd248) && (_s35_Sta_reg_Proc_0_CacheState$next == w$2179)))
[5]	!(((_s39_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s62_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 9'd249) && (_s39_Sta_reg_Proc_1_CacheState$next == w$2239)))
[6]	!(((_s43_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s66_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 9'd250) && (_s43_Sta_reg_Proc_2_CacheState$next == w$2298)))
[7]	!(((_s47_Sta_reg_Proc_3_CacheState$next == 2'd2) && (_s70_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_i1_io_en_a == 9'd251) && (_s47_Sta_reg_Proc_3_CacheState$next == w$2356)))
[8]	!(((_s20_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s24_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 9'd247) && (_s20_Sta_reg_HomeProc_CacheState$next == w$323)))
-----------
[RES_0]    refinement-lemmas-check successful!
F[0]	c#0
F[1]	c#19
F[2]	c#29
F[3]	c#30
F[4]	c#25
F[5]	c#8
F[6]	c#1
F[7]	c#0
F[8]	c#36
F[9]	c#24
F[10]	c#58
F[11]	c#0


[RES_0]    reachability-lemmas-check successful!
[RES_0]    DP-lemmas-check successful!
[RES_0]    initial-state-check successful!
[RES_0]    property-check successful!

	(fallback to non-inc solver, ab, depth: 1, t:2994470 usec)
[MUS_0]    	(non-inc result: --var-elim --keep-ite unsat, t: 11771551 usec)
[RES_0]    inductive-invariant-check successful!
 s: 701, mem: 164, time: 494.03
Frames explored (6 datapath refinements) : 
3 5 5 5 5 8 
CEXT lengths (6 feasibility checks) : 
4 6 6 6 6 9 
DP lemmas (6 feasibility checks) : 
3 1 1 1 1 1 
Block= 77 BlockT= 87 BlockS= 77 BlockU= 10 Oblig= 1052 ObligT= 1052 ObligS= 506 ObligU= 546 FPT= 1406 FPS= 1044 FPU= 362 CallT= 8682 CallS= 5817 CallU= 2864 MUST= 564 MUSS= 12 MUSU= 552 sMUST= 0 sMUSS= 0 sMUSU= 0 dMUST= 65 dMUSS= 36 dMUSU= 29 rMUST= 3070 rMUSS= 1422 rMUSU= 1648 All_clauses= 546 All_literals= 1672 Clauses= 230 Literals= 701 DPLemmas= 8 DPrefsNoDPL= 0 DPRefs= 6

pme_fail: 0, pme_succ: 0, lit_before: 0, lit_after: 0
coi_before: 0, coi_after: 0
mus_before: 3458 mus_lit: 1126 mus_cls: 546 mus_cnt: 546
S+M	Call = 9246 (sat=5829, 63.04%)
SAT	Call = 8682 (sat=5817, 67.00%)
MUS	Call = 564 (sat=12, 2.13%)

Detailed Stats:

  (reachability)
	#Frame Restrictions:	546
	#TB                :	583
	#cubes-subsumed    :	316
	#context reset     :	0
	#Y2 reset          :	0
	#frame solver reset:	8
	avg-sz-frame-restriction:  	3.06

	avg-sz-ab-cube:  	6.35
		%t1-ab-cube:   	100.00%	[sel: 100.00% ]
		%t2-ab-cube:   	0.00%	[sel: 0.00% ]
		%t3-ab-cube:   	0.00%	[sel: 0.00% ]
		%t4-ab-cube:   	0.00%	[sel: 0.00% ]

		ab-cube info:	
			s == s:	0.49%	[sel: 6.04% ]
			s == n:	46.51%	[sel: 42.94% ]
			s == o:	0.00%	[sel: 0.00% ]
			n == o:	0.00%	[sel: 0.00% ]
			o == o:	0.00%	[sel: 0.00% ]
			s != s:	0.46%	[sel: 0.60% ]
			s != n:	2.62%	[sel: 0.12% ]
			s != o:	0.00%	[sel: 0.00% ]
			n != o:	0.00%	[sel: 0.00% ]
			o != o:	0.00%	[sel: 0.00% ]
			s bool:	47.68%	[sel: 17.64% ]
			up    :	2.24%	[sel: 32.66% ]
			oth   :	0.00%	[sel: 0.00% ]

		%coi-ab-cube  :	100.00%	[sel: 100.00% ]
			s (==):	0.49%	[sel: 6.04% ]
			s (!=):	0.46%	[sel: 0.60% ]
			n (==):	46.51%	[sel: 42.94% ]
			n (!=):	2.62%	[sel: 0.12% ]
			other :	49.92%	[sel: 50.30% ]
		%pred-ab-cube :	0.00%	[sel: 0.00% ]
		%fproj-ab-cube:	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%proj-ab-cube :	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%subs-ab-cube :	0.00%	[sel: 0.00% ]
	avg-#sv-ab-cube:  	4.00
	avg-tsb-ab-cube:  	7.00
	relevancy:       	17.78%

	avg-sz-cc-cube:  	6.00
		%coi-cc-cube  :	100.00%
		%pred-cc-cube :	0.00%
		%fproj-cc-cube:	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%
		%proj-cc-cube :	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%

	tb_cube_time:     	4.79 (0.97%)
		cube_eval_time: 	2.16 (0.44%)
		cube_pred_time: 	0.00 (0.00%)
		cube_fproj_time:	0.00 (0.00%)
		cube_proj_time: 	0.00 (0.00%)
		cube _subs_time:	0.00 (0.00%)
		sum:            	2.16 (45.04% of tb_cube_time)

	tb_ct_time:      	0.44 (0.09%)
		ct isblocked_time:  	0.00 (0.00%)
		ct isinitial_time:  	0.27 (0.06%)
		ct containment_time:	0.01 (0.00%)
		ct fastforward_time:	0.00 (0.00%)
		sum:                	0.28 (63.69% of tb_ct_time)

	setcontain_time:	0.00 (0.00%)

	updatesolver_time:	0.17 (0.03%)

	tb_time:	333.27 (67.46%)
		tb_reach_time:    	93.22 (18.87%)
		tb_val_time:    	1.05 (0.21%) [ cti_val_time: 0.08 (0.02%) ]
		tb_cube_time:      	4.79 (0.97%)
		tb_mus_time:      	233.16 (47.20%)
			tb_mus_core_time:      	60.98 (12.34%)
			tb_mus_min_time:      	172.07 (34.83%)
		tb_ct_time:       	0.44 (0.09%)
		tb_extra_time:    	0.00 (0.00%)
		sum:           	331.61 (99.50% of tb_time)


  (refinement)
	sim_time:		0.00 (0.00%) 	 [0.00% of dpr_time]

  pre_time:	0.11 (0.02%)
  cti_time:	0.12 (0.02%)	[cti_i_time:	0.04 (0.01%) ]
  tb_time:	333.27 (67.46%)
  fp_time:	144.64 (29.28%)	[fp_extra_time:	0.00 (0.00%) ]
  refine_time:	0.36 (0.07%)
  sol_set_time:	0.23 (0.05%)
  inv_time:	15.20 (3.08%)	[induct_time:	0.00 (0.00%) ]
  draw_time:	0.00 (0.00%)
  sum:		493.91 (99.98%)

  extra_time:	0.00 (0.00%)

  timeout_time:	2.99 (0.61%)

[simplified] 0 (ex), 0 (cc), 6 (ot)

===     HOLD     ===

Averroes finished.

br-#mus         546           
        hard        soft         out           
           
      159.05        6.33        2.47               (br-core)           
      159.05        2.47        2.06                (br-min)          

         sat       unsat           
                                          #Calls           
           0         546   (br-core)           
           0           0  (br-core2)           
        1422        1102    (br-min)           
                                      Time (sec)           
        0.03       60.18   (br-core)           
        0.00        0.00  (br-core2)           
       22.37      143.87    (br-min)           
                                    Avg. Time (microsec)           
           0      110211   (br-core)           
           0           0  (br-core2)           
       15732      130552    (br-min)           
                                    Max Time (microsec)           
        5853      708966   (br-core)           
           0           0  (br-core2)           
      287008      827686    (br-min)          

                      ab                      bv           
         sat       unsat         sat       unsat           
                                                      #Calls           
         367         273           0           6   (oneshot)           
        5414        2010          24          23       (inc)           
           0         546          12           6    (assume)           
                       1                       0   (timeout)          

                                                  Time (sec)           
        0.07       11.81        0.00        0.00   (oneshot)           
      111.72      278.79        0.04        0.02       (inc)           
        0.00       60.16        0.03        0.01    (assume)           
                    2.99                    0.00   (timeout)          

                                                Avg. Time (microsec)
         200       43243           0          29   (oneshot)           
       20634      138700        1734        1010       (inc)           
           0      110174        2675        2042    (assume)           
                 2994470                       0   (timeout)           
           
      Result        Time        Mem.       #Refs           
                     sec          MB                       
           h      494.03         164           6