Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  9 20:35:28 2022
| Host         : DESKTOP-PT2MS6K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task1_control_sets_placed.rpt
| Design       : task1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   203 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |              25 |           18 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+-------------------------------+------------------+----------------+--------------+
|          Clock Signal          | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------+-------------------------------+------------------+----------------+--------------+
|  S/dividend_reg[0]_LDC_i_1_n_0 |               | S/dividend_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  S/divisor_reg[3]_LDC_i_1_n_0  |               | S/divisor_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  S/divisor_reg[2]_LDC_i_1_n_0  |               | S/divisor_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  S/divisor_reg[0]_LDC_i_1_n_0  |               | S/divisor_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  S/divisor_reg[1]_LDC_i_1_n_0  |               | S/divisor_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  S/dividend_reg[3]_LDC_i_1_n_0 |               | S/dividend_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  S/dividend_reg[2]_LDC_i_1_n_0 |               | S/dividend_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  S/dividend_reg[1]_LDC_i_1_n_0 |               | S/dividend_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  error_reg_i_1_n_0             |               |                               |                1 |              1 |         1.00 |
|  subs_read_reg_i_1_n_0         |               |                               |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/divisor_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | S/dividend_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  subs_CLK_reg_i_1_n_0          |               |                               |                1 |              1 |         1.00 |
|  quotient_CLK                  |               | quotient_zero                 |                1 |              4 |         4.00 |
|  remainder_reg[3]_i_2_n_0      |               |                               |                1 |              4 |         4.00 |
|  next_state                    |               |                               |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                 |               | reset_IBUF                    |                1 |              5 |         5.00 |
+--------------------------------+---------------+-------------------------------+------------------+----------------+--------------+


