From a7cef9fc9d53b1750bdc75a24465fe8a58c41125 Mon Sep 17 00:00:00 2001
From: Manoj Ashok <amanoj@ami.com>
Date: Tue, 24 Sep 2024 20:15:42 +0530
Subject: [PATCH] Intel CRB related dts/dtsi files

Signed-off-by: Manoj Ashok <amanoj@ami.com>
---
 arch/arm/boot/dts/aspeed/Makefile             |   21 +-
 .../dts/aspeed/aspeed-bmc-intel-ast2500.dts   |  517 ++++
 .../aspeed/aspeed-bmc-intel-ast2600-acm.dts   |   46 +
 .../dts/aspeed/aspeed-bmc-intel-ast2600.dts   | 1008 +++++++
 .../dts/aspeed/aspeed-bmc-intel-avc-2s.dts    |  420 +++
 .../dts/aspeed/aspeed-bmc-intel-avc-xpv1s.dts |  258 ++
 .../dts/aspeed/aspeed-bmc-intel-avc-xpv2s.dts |  246 ++
 .../boot/dts/aspeed/aspeed-bmc-intel-avc.dts  |  276 ++
 .../boot/dts/aspeed/aspeed-bmc-intel-bhs.dtsi |  640 +++++
 .../dts/aspeed/aspeed-bmc-intel-bnc-xpv.dts   |  286 ++
 .../boot/dts/aspeed/aspeed-bmc-intel-bnc.dts  |  330 +++
 .../dts/aspeed/aspeed-bmc-intel-bncm-fab1.dts |  155 +
 .../dts/aspeed/aspeed-bmc-intel-bncm-nl1.dts  |   17 +
 .../dts/aspeed/aspeed-bmc-intel-bncm-nl2.dts  |   17 +
 .../dts/aspeed/aspeed-bmc-intel-bncm-nl3.dts  |   17 +
 .../boot/dts/aspeed/aspeed-bmc-intel-bncm.dts |  155 +
 .../dts/aspeed/aspeed-bmc-intel-bncm.dtsi     |  227 ++
 .../boot/dts/aspeed/aspeed-bmc-intel-bsc.dts  |    9 +
 .../boot/dts/aspeed/aspeed-bmc-intel-jnc.dts  |    9 +
 .../boot/dts/aspeed/aspeed-bmc-intel-kvl.dts  |  245 ++
 .../boot/dts/aspeed/aspeed-bmc-intel-oks.dtsi |  613 ++++
 .../dts/aspeed/aspeed-bmc-intel-s2600wf.dts   |  362 ++-
 arch/arm/boot/dts/aspeed/aspeed-g6.dtsi       | 2504 +++++++++--------
 .../aspeed/openbmc-flash-layout-ami-64mb.dtsi |   34 +
 .../openbmc-flash-layout-intel-64MB.dtsi      |   38 +
 .../openbmc-flash-layout-intel-bhs-128MB.dtsi |   59 +
 include/dt-bindings/mmbi/protocols.h          |   14 +
 27 files changed, 7398 insertions(+), 1125 deletions(-)
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2500.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600-acm.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-2s.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv1s.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv2s.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bhs.dtsi
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc-xpv.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-fab1.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl1.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl2.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl3.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dtsi
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bsc.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-jnc.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-kvl.dts
 create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-intel-oks.dtsi
 create mode 100644 arch/arm/boot/dts/aspeed/openbmc-flash-layout-ami-64mb.dtsi
 create mode 100644 arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-64MB.dtsi
 create mode 100644 arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-bhs-128MB.dtsi
 create mode 100644 include/dt-bindings/mmbi/protocols.h

diff --git a/arch/arm/boot/dts/aspeed/Makefile b/arch/arm/boot/dts/aspeed/Makefile
index c4f064e4b073..99ac9fa2c684 100644
--- a/arch/arm/boot/dts/aspeed/Makefile
+++ b/arch/arm/boot/dts/aspeed/Makefile
@@ -70,4 +70,23 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
 	aspeed-bmc-ufispace-ncplite.dtb \
 	aspeed-bmc-vegman-n110.dtb \
 	aspeed-bmc-vegman-rx20.dtb \
-	aspeed-bmc-vegman-sx20.dtb
+	aspeed-bmc-vegman-sx20.dtb \
+	aspeed-bmc-intel-kvl.dtb \
+	aspeed-bmc-intel-jnc.dtb \
+	aspeed-bmc-intel-bsc.dtb \
+	aspeed-bmc-intel-bncm.dtb \
+	aspeed-bmc-intel-bncm-nl3.dtb \
+	aspeed-bmc-intel-bncm-nl2.dtb \
+	aspeed-bmc-intel-bncm-nl1.dtb \
+	aspeed-bmc-intel-bncm-fab1.dtb \
+	aspeed-bmc-intel-bnc.dtb \
+	aspeed-bmc-intel-bnc-xpv.dtb \
+	aspeed-bmc-intel-avc.dtb \
+	aspeed-bmc-intel-avc-xpv2s.dtb \
+	aspeed-bmc-intel-avc-xpv1s.dtb \
+	aspeed-bmc-intel-avc-2s.dtb \
+	aspeed-bmc-intel-ast2600.dtb \
+	aspeed-bmc-intel-ast2600-acm.dtb \
+	aspeed-bmc-intel-ast2500.dtb \
+	aspeed-bmc-intel-s2600wf.dtb 
+
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2500.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2500.dts
new file mode 100644
index 000000000000..81244935a3fd
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2500.dts
@@ -0,0 +1,517 @@
+/dts-v1/;
+
+#include "aspeed-g5.dtsi"
+#include <dt-bindings/gpio/aspeed-gpio.h>
+#include <dt-bindings/i2c/i2c.h>
+
+/ {
+	model = "Intel AST2500 BMC";
+	compatible = "intel,ast2500-bmc", "aspeed,ast2500";
+
+	aliases {
+		serial4 = &uart5;
+	};
+
+	chosen {
+		stdout-path = &uart5;
+		bootargs = "console=ttyS4,115200 earlyprintk";
+	};
+
+	memory@80000000 {
+		reg = <0x80000000 0x20000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		vga_memory: framebuffer@7f000000 {
+			no-map;
+			reg = <0x7f000000 0x01000000>;
+		};
+
+		gfx_memory: framebuffer {
+			size = <0x01000000>;
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		ramoops@9eff0000{
+			compatible = "ramoops";
+			reg = <0x9eff0000 0x10000>;
+			record-size = <0x2000>;
+			console-size = <0x2000>;
+		};
+	};
+
+	vga-shared-memory {
+		compatible = "aspeed,ast2500-vga-sharedmem";
+		reg = <0x9ff00000 0x100000>;
+	};
+
+	iio-hwmon {
+		compatible = "iio-hwmon";
+		io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>,
+			<&adc 4>, <&adc 5>, <&adc 6>, <&adc 7>,
+			<&adc 8>, <&adc 9>, <&adc 10>, <&adc 11>,
+			<&adc 12>, <&adc 13>, <&adc 14>, <&adc 15>;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		identify {
+			default-state = "on";
+			gpios = <&gpio ASPEED_GPIO(S, 6) GPIO_ACTIVE_LOW>;
+		};
+
+		status_amber {
+			default-state = "off";
+			gpios = <&gpio ASPEED_GPIO(S, 5) GPIO_ACTIVE_LOW>;
+		};
+
+		status_green {
+			default-state = "keep";
+			gpios = <&gpio ASPEED_GPIO(S, 4) GPIO_ACTIVE_LOW>;
+		};
+
+		fan1_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(C, 4) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan2_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(C, 5) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan3_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(C, 6) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan4_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(C, 7) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan5_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(D, 0) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan6_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(D, 1) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan7_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(D, 2) GPIO_ACTIVE_HIGH>;
+		};
+
+		fan8_fault {
+			default-state = "off";
+			gpios = <&sgpio ASPEED_GPIO(D, 3) GPIO_ACTIVE_HIGH>;
+		};
+	};
+
+	beeper {
+		compatible = "pwm-beeper";
+		pwms = <&timer 6 1000000 0>;
+	};
+};
+
+&fmc {
+	status = "okay";
+	flash@0 {
+		status = "okay";
+		m25p,fast-read;
+#include "openbmc-flash-layout-intel-64MB.dtsi"
+	};
+};
+
+&espi {
+	status = "okay";
+};
+
+&jtag {
+	status = "okay";
+};
+
+&peci_legacy0 {
+	status = "okay";
+	gpios = <&gpio ASPEED_GPIO(F, 6) 0>;
+};
+
+&syscon {
+	uart-clock-high-speed;
+	status = "okay";
+
+	misc_control {
+		compatible = "aspeed,bmc-misc";
+		uart_port_debug {
+			offset = <0x2c>;
+			bit-mask = <0x1>;
+			bit-shift = <10>;
+			read-only;
+		};
+		p2a-bridge {
+			offset = <0x180>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+		boot-2nd-flash {
+			offset = <0x70>;
+			bit-mask = <0x1>;
+			bit-shift = <17>;
+			read-only;
+		};
+		chip_id {
+			offset = <0x150>;
+			bit-mask = <0x0fffffff 0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <64>;
+			hash-data = "d44f9b804976fa23c2e25d62f16154d26520a7e24c5555095fd1b55c027804f1570dcd16189739c640cd7d9a6ce14944a2c4eaf1dc429eed6940e8a83498a474";
+		};
+		silicon_id {
+			offset = <0x7c>;
+			bit-mask = <0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <32>;
+		};
+	};
+};
+
+&adc {
+	status = "okay";
+};
+
+&gpio {
+	status = "okay";
+	gpio-line-names =
+	/*A0-A7*/	"","","","","","","","",
+	/*B0-B7*/	"FM_BMC_BOARD_SKU_ID0_N","FM_BMC_BOARD_SKU_ID1_N","FM_BMC_BOARD_SKU_ID2_N","FM_BMC_BOARD_SKU_ID3_N","FM_BMC_BOARD_SKU_ID4_N","","","",
+	/*C0-C7*/	"","","","","","","","",
+	/*D0-D7*/	"","","","","","","","",
+	/*E0-E7*/	"RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","","DEBUG_EN_N","","",
+	/*F0-F7*/	"NMI_OUT","","","","CPU_ERR0","CPU_ERR1","PLTRST_N","PRDY_N",
+	/*G0-G7*/	"CPU_ERR2","CPU_CATERR","PCH_BMC_THERMTRIP","LCP_ENTER_BUTTON","LCP_LEFT_BUTTON","FM_BMC_BOARD_SKU_ID5_N","","",
+	/*H0-H7*/	"","","","FM_NODE_ID_1","FM_NODE_ID_2","FM_NODE_ID_3","FM_NODE_ID_4","FM_240VA_STATUS",
+	/*I0-I7*/	"FM_SYS_FAN0_PRSNT_D_N","FM_SYS_FAN1_PRSNT_D_N","FM_SYS_FAN2_PRSNT_D_N","FM_SYS_FAN3_PRSNT_D_N","FM_SYS_FAN4_PRSNT_D_N","FM_SYS_FAN5_PRSNT_D_N","","",
+	/*J0-J7*/	"","","","","","","","",
+	/*K0-K7*/	"","","","","","","","",
+	/*L0-L7*/	"","","","","","","","",
+	/*M0-M7*/	"","","","","","","","",
+	/*N0-N7*/	"","","","","","","","",
+	/*O0-O7*/	"","","","","","","","",
+	/*P0-P7*/	"","","","","","","","",
+	/*Q0-Q7*/	"","","","","","","","PWR_DEBUG_N",
+	/*R0-R7*/	"","XDP_PRST_N","","","","","","CHASSIS_INTRUSION",
+	/*S0-S7*/	"REMOTE_DEBUG_ENABLE","SYSPWROK","RSMRST_N","","","","","",
+	/*T0-T7*/	"","","","","","","","",
+	/*U0-U7*/	"","","","","","","","",
+	/*V0-V7*/	"","","","","","","","",
+	/*W0-W7*/	"","","","","","","","",
+	/*X0-X7*/	"","","","","","","","",
+	/*Y0-Y7*/	"SIO_S3","SIO_S5","","SIO_ONCONTROL","","","","",
+	/*Z0-Z7*/	"","SIO_POWER_GOOD","","","","","","",
+	/*AA0-AA7*/	"P3VBAT_BRIDGE_EN","","","","PREQ_N","TCK_MUX_SEL","SMI","POST_COMPLETE",
+	/*AB0-AB7*/	"","NMI_BUTTON","ID_BUTTON","PS_PWROK","","","","",
+	/*AC0-AC7*/	"","","","","","","","";
+};
+
+&sgpio {
+	ngpios = <80>;
+	bus-frequency = <2000000>;
+	status = "okay";
+	/* SGPIO lines. even: input, odd: output */
+	gpio-line-names =
+	/*A0-A7*/	"CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","CPU1_FIVR_FAULT","","CPU1_MEM_ABCD_VRHOT","","CPU1_MEM_EFGH_VRHOT","","","","","",
+	/*B0-B7*/	"CPU1_MISMATCH","LED_CPU1_CH1_DIMM1_FAULT","CPU1_MEM_THERM_EVENT","LED_CPU1_CH1_DIMM2_FAULT","CPU2_PRESENCE","LED_CPU1_CH2_DIMM1_FAULT","CPU2_THERMTRIP","LED_CPU1_CH2_DIMM2_FAULT","CPU2_VRHOT","LED_CPU1_CH3_DIMM1_FAULT","CPU2_FIVR_FAULT","LED_CPU1_CH3_DIMM2_FAULT","CPU2_MEM_ABCD_VRHOT","LED_CPU1_CH4_DIMM1_FAULT","CPU2_MEM_EFGH_VRHOT","LED_CPU1_CH4_DIMM2_FAULT",
+	/*C0-C7*/	"","LED_CPU1_CH5_DIMM1_FAULT","","LED_CPU1_CH5_DIMM2_FAULT","CPU2_MISMATCH","LED_CPU1_CH6_DIMM1_FAULT","CPU2_MEM_THERM_EVENT","LED_CPU1_CH6_DIMM2_FAULT","","LED_FAN1_FAULT","","LED_FAN2_FAULT","","LED_FAN3_FAULT","","LED_FAN4_FAULT",
+	/*D0-D7*/	"","LED_FAN5_FAULT","","LED_FAN6_FAULT","","LED_FAN7_FAULT","","LED_FAN8_FAULT","","LED_CPU2_CH1_DIMM1_FAULT","","LED_CPU2_CH1_DIMM2_FAULT","","LED_CPU2_CH2_DIMM1_FAULT","","LED_CPU2_CH2_DIMM2_FAULT",
+	/*E0-E7*/	"","LED_CPU2_CH3_DIMM1_FAULT","","LED_CPU2_CH3_DIMM2_FAULT","","LED_CPU2_CH4_DIMM1_FAULT","","LED_CPU2_CH4_DIMM2_FAULT","","LED_CPU2_CH5_DIMM1_FAULT","","LED_CPU2_CH5_DIMM2_FAULT","","LED_CPU2_CH6_DIMM1_FAULT","","LED_CPU2_CH6_DIMM2_FAULT",
+	/*F0-F7*/	"SGPIO_PLD_MINOR_REV_BIT0","LED_CPU3_CH1_DIMM1_FAULT","SGPIO_PLD_MINOR_REV_BIT1","LED_CPU3_CH1_DIMM2_FAULT","SGPIO_PLD_MINOR_REV_BIT2","LED_CPU3_CH2_DIMM1_FAULT","SGPIO_PLD_MINOR_REV_BIT3","LED_CPU3_CH2_DIMM2_FAULT","SGPIO_PLD_MAJOR_REV_BIT0","LED_CPU3_CH3_DIMM1_FAULT","SGPIO_PLD_MAJOR_REV_BIT1","LED_CPU3_CH3_DIMM2_FAULT","SGPIO_PLD_MAJOR_REV_BIT2","LED_CPU3_CH4_DIMM1_FAULT","SGPIO_PLD_MAJOR_REV_BIT3","LED_CPU3_CH4_DIMM2_FAULT",
+	/*G0-G7*/	"MAIN_PLD_MINOR_REV_BIT0","LED_CPU3_CH5_DIMM1_FAULT","MAIN_PLD_MINOR_REV_BIT1","LED_CPU3_CH5_DIMM2_FAULT","MAIN_PLD_MINOR_REV_BIT2","LED_CPU3_CH6_DIMM1_FAULT","MAIN_PLD_MINOR_REV_BIT3","LED_CPU3_CH6_DIMM2_FAULT","MAIN_PLD_MAJOR_REV_BIT0","LED_CPU4_CH1_DIMM1_FAULT","MAIN_PLD_MAJOR_REV_BIT1","LED_CPU4_CH1_DIMM2_FAULT","MAIN_PLD_MAJOR_REV_BIT2","LED_CPU4_CH2_DIMM1_FAULT","MAIN_PLD_MAJOR_REV_BIT3","LED_CPU4_CH2_DIMM2_FAULT",
+	/*H0-H7*/	"","LED_CPU4_CH3_DIMM1_FAULT","","LED_CPU4_CH3_DIMM2_FAULT","","LED_CPU4_CH4_DIMM1_FAULT","","LED_CPU4_CH4_DIMM2_FAULT","","LED_CPU4_CH5_DIMM1_FAULT","","LED_CPU4_CH5_DIMM2_FAULT","","LED_CPU4_CH6_DIMM1_FAULT","","LED_CPU4_CH6_DIMM2_FAULT",
+	/*I0-I7*/	"","","","","","","","","","","","","","","","",
+	/*J0-J7*/	"","","","","","","","","","","","","","","","";
+};
+
+&kcs3 {
+	aspeed,lpc-io-reg = <0xCA2>;
+	status = "okay";
+};
+
+&kcs4 {
+	aspeed,lpc-io-reg = <0xCA4>;
+	status = "okay";
+};
+
+&sio_regs {
+	status = "okay";
+	sio_status {
+		offset = <0x10C>;
+		bit-mask = <0x1F>;
+		bit-shift = <4>;
+	};
+};
+
+&lpc_sio {
+	status = "okay";
+};
+
+&lpc_snoop {
+	snoop-ports = <0x80>;
+	status = "okay";
+};
+
+&mbox {
+	status = "okay";
+};
+
+&uart_routing {
+	status = "okay";
+};
+
+/**
+ * SAFS through SPI1 is available only on Wilson Point.
+ * These pins are used as fan presence checking gpios in WFP
+ * so commenting it out for now.
+ * &spi1 {
+ *	status = "okay";
+ *
+ *	flash@0 {
+ *		m25p,fast-read;
+ *		status = "okay";
+ *	};
+ *};
+ */
+
+&uart1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_txd1_default
+			&pinctrl_rxd1_default
+			&pinctrl_nrts1_default
+			&pinctrl_ndtr1_default
+			&pinctrl_ndsr1_default
+			&pinctrl_ncts1_default
+			&pinctrl_ndcd1_default
+			&pinctrl_nri1_default>;
+};
+
+&uart2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_txd2_default
+			&pinctrl_rxd2_default
+			&pinctrl_nrts2_default
+			&pinctrl_ndtr2_default
+			&pinctrl_ndsr2_default
+			&pinctrl_ncts2_default
+			&pinctrl_ndcd2_default
+			&pinctrl_nri2_default>;
+};
+
+&uart3 {
+	status = "okay";
+};
+
+&uart4 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <>;
+};
+
+&uart5 {
+	status = "okay";
+};
+
+&mac1 {
+	status = "okay";
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;
+};
+
+&mac0 {
+	status = "okay";
+	use-ncsi;
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rmii1_default>;
+};
+
+&i2c0 {
+	multi-master;
+	general-call;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c1 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c2 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c3 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+
+	rtc-pch@44 {
+		compatible = "rtc,pchc620";
+		reg = <0x44>;
+	};
+};
+
+&i2c4 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c5 {
+	bus-frequency = <1000000>;
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c6 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c7 {
+	multi-master;
+	#retries = <3>;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c9 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c11 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c13 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&gfx {
+	status = "okay";
+	memory-region = <&gfx_memory>;
+};
+
+&vuart {
+	status = "okay";
+};
+
+&pwm_tacho {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default
+			 &pinctrl_pwm2_default &pinctrl_pwm3_default
+			 &pinctrl_pwm4_default &pinctrl_pwm5_default
+			 &pinctrl_pwm6_default &pinctrl_pwm7_default>;
+
+	fan@0 {
+		reg = <0x00>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x00 0x01>;
+	};
+	fan@1 {
+		reg = <0x01>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x02 0x03>;
+	};
+	fan@2 {
+		reg = <0x02>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x04 0x05>;
+	};
+	fan@3 {
+		reg = <0x03>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x06 0x07>;
+	};
+	fan@4 {
+		reg = <0x04>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x08 0x09>;
+	};
+	fan@5 {
+		reg = <0x05>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x0A 0x0B>;
+	};
+	fan@6 {
+		reg = <0x06>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x0C 0x0D>;
+	};
+	fan@7 {
+		reg = <0x07>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x0E 0x0F>;
+	};
+
+};
+
+&timer {
+/*
+ *	Available settings:
+ *	fttmr010,pwm-outputs = <5>, <6>, <7>, <8>;
+ *	pinctrl-0 = <&pinctrl_timer5_default &pinctrl_timer6_default
+ *			&pinctrl_timer7_default &pinctrl_timer8_default>;
+ */
+	fttmr010,pwm-outputs = <6>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_timer6_default>;
+	#pwm-cells = <3>;
+	status = "okay";
+};
+
+&video {
+	status = "okay";
+	memory-region = <&video_engine_memory>;
+};
+
+&vhub {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600-acm.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600-acm.dts
new file mode 100644
index 000000000000..d4260df33e42
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600-acm.dts
@@ -0,0 +1,46 @@
+// SPDX-License-Identifier: GPL-2.0+
+
+#include "aspeed-bmc-intel-ast2600.dts"
+
+&mac3 {
+	status = "okay";
+	use-ncsi;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rmii4_default>;
+	clocks = <&syscon ASPEED_CLK_GATE_MAC4CLK>,
+		 <&syscon ASPEED_CLK_MAC4RCLK>;
+	clock-names = "MACCLK", "RCLK";
+	phy-mode = "rmii";
+	phy-handle = <&ethphy2>;
+};
+
+&gpio0 {
+	gpio-line-names =
+	/*A0-A7*/	"","","","","SMB_CPU_PIROM_SCL","SMB_CPU_PIROM_SDA","SMB_IPMB_STBY_LVC3_R_SCL","SMB_IPMB_STBY_LVC3_R_SDA",
+	/*B0-B7*/	"FM_1200VA_OC","NMI_OUT","IRQ_SMB3_M2_ALERT_N","","RGMII_BMC_RMM4_LVC3_R_MDC","RGMII_BMC_RMM4_LVC3_R_MDIO","FM_BMC_BMCINIT_R","FP_ID_LED_N",
+	/*C0-C7*/	"FM_FORCE_BMC_UPDATE_N","RST_RGMII_PHYRST_N","FM_TPM_EN_PULSE","FM_BMC_CRASHLOG_TRIG_N","IRQ_BMC_PCH_NMI_R","FM_CPU1_DISABLE_COD_N","FM_4S_8S_N_MODE","FM_STANDALONE_MODE_N",
+	/*D0-D7*/	"CPU_ERR0","CPU_ERR1","CPU_ERR2","PRDY_N","FM_SPD_SWITCH_CTRL_N","","","",
+	/*E0-E7*/	"FM_SKT1_FAULT_LED","FM_SKT0_FAULT_LED","CLK_50M_CKMNG_BMCB","FM_BMC_BOARD_REV_ID2_N","","","","",
+	/*F0-F7*/	"FM_BMC_BOARD_SKU_ID0_N","FM_BMC_BOARD_SKU_ID1_N","FM_BMC_BOARD_SKU_ID2_N","FM_BMC_BOARD_SKU_ID3_N","FM_BMC_BOARD_SKU_ID4_N","FM_BMC_BOARD_SKU_ID5_N","ID_BUTTON","PS_PWROK",
+	/*G0-G7*/	"FM_SMB_BMC_NVME_LVC3_ALERT_N","RST_BMC_I2C_M2_R_N","FP_LED_STATUS_GREEN_N","FP_LED_STATUS_AMBER_N","FM_BMC_BOARD_REV_ID0_N","FM_BMC_BOARD_REV_ID1_N","FM_BMC_CPU_FBRK_OUT_R_N","DBP_PRESENT_IN_R2_N",
+	/*H0-H7*/	"SGPIO_BMC_CLK_R","SGPIO_BMC_LD_R","SGPIO_BMC_DOUT_R","SGPIO_BMC_DIN","PLTRST_N","CPU_CATERR","PCH_BMC_THERMTRIP","",
+	/*I0-I7*/	"JTAG_ASD_NTRST_R_N","JTAG_ASD_TDI_R","JTAG_ASD_TCK_R","JTAG_ASD_TMS_R","JTAG_ASD_TDO","FM_BMC_PWRBTN_OUT_R_N","FM_BMC_PWR_BTN_N","",
+	/*J0-J7*/	"SMB_CHASSENSOR_STBY_LVC3_SCL","SMB_CHASSENSOR_STBY_LVC3_SDA","FM_NODE_ID0","FM_NODE_ID1","","","","",
+	/*K0-K7*/	"SMB_HSBP_STBY_LVC3_R_SCL","SMB_HSBP_STBY_LVC3_R_SDA","SMB_SMLINK0_STBY_LVC3_R2_SCL","SMB_SMLINK0_STBY_LVC3_R2_SDA","SMB_TEMPSENSOR_STBY_LVC3_R_SCL","SMB_TEMPSENSOR_STBY_LVC3_R_SDA","SMB_PMBUS_SML1_STBY_LVC3_R_SCL","SMB_PMBUS_SML1_STBY_LVC3_R_SDA",
+	/*L0-L7*/	"SMB_PCIE_STBY_LVC3_R_SCL","SMB_PCIE_STBY_LVC3_R_SDA","SMB_HOST_STBY_BMC_LVC3_R_SCL","SMB_HOST_STBY_BMC_LVC3_R_SDA","PREQ_N","TCK_MUX_SEL","V_BMC_GFX_HSYNC_R","V_BMC_GFX_VSYNC_R",
+	/*M0-M7*/	"SPA_CTS_N","SPA_DCD_N","SPA_DSR_N","PU_SPA_RI_N","SPA_DTR_N","SPA_RTS_N","SPA_SOUT","SPA_SIN",
+	/*N0-N7*/	"SPB_CTS_N","SPB_DCD_N","SPB_DSR_N","PU_SPB_RI_N","SPB_DTR_N","SPB_RTS_N","SPB_SOUT","SPB_SIN",
+	/*O0-O7*/	"FAN_BMC_PWM0","FAN_BMC_PWM1","FAN_BMC_PWM2","FAN_BMC_PWM3","FAN_BMC_PWM4","FAN_BMC_PWM5","NMI_BUTTON","SPEAKER_BMC_R",
+	/*P0-P7*/	"RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","FAN_BMC_PWM6","FAN_BMC_PWM7","FAN_BMC_PWM8","FAN_BMC_PWM9",
+	/*Q0-Q7*/	"FAN_BMC_TACH0","FAN_BMC_TACH1","FAN_BMC_TACH2","FAN_BMC_TACH3","FAN_BMC_TACH4","FAN_BMC_TACH5","FAN_BMC_TACH6","FAN_BMC_TACH7",
+	/*R0-R7*/	"FAN_BMC_TACH8","FAN_BMC_TACH9","","","","","","",
+	/*S0-S7*/	"RST_BMC_PCIE_MUX_N","FM_BMC_EUP_LOT6_N","","FM_BMC_DEBUG_EN_N","","A_P3V_BAT_SCALED_EN","REMOTE_DEBUG_ENABLE","FM_PCHHOT_N",
+	/*T0-T7*/	"A_P12V_PSU_SCALED","A_P12V_AUX_SCALED","A_P3V3_SCALED","A_P5V_SCALED","A_PVNN_PCH_AUX_SENSOR","A_P1V05_PCH_AUX_SENSOR","A_P1V8_AUX_SENSOR","A_P3V_BAT_SCALED",
+	/*U0-U7*/	"A_PVCCIN_CPU0_SENSOR","A_PVCCIN_CPU1_SENSOR","A_PVCCINFAON_CPU0_SENSOR","A_PVCCINFAON_CPU1_SENSOR","A_PVCCFA_EHV_FIVRA_CPU0_SENSOR","A_PVCCFA_EHV_FIVRA_CPU1_SENSOR","A_PVCCD_HV_CPU0_SENSOR","A_PVCCD_HV_CPU1_SENSOR",
+	/*V0-V7*/	"SIO_S3","SIO_S5","TP_BMC_SIO_PWREQ_N","SIO_ONCONTROL","SIO_POWER_GOOD","LED_BMC_HB_LED_N","FM_BMC_SUSACK_N","",
+	/*W0-W7*/	"LPC_LAD0_ESPI_R_IO0","LPC_LAD1_ESPI_R_IO1","LPC_LAD2_ESPI_R_IO2","LPC_LAD3_ESPI_R_IO3","CLK_24M_66M_LPC0_ESPI_BMC","LPC_LFRAME_N_ESPI_CS0_BMC_N","IRQ_LPC_SERIRQ_ESPI_ALERT_N","RST_LPC_LRST_ESPI_RST_BMC_R_N",
+	/*X0-X7*/	"","SMI","POST_COMPLETE","","","","","",
+	/*Y0-Y7*/	"","IRQ_SML0_ALERT_BMC_R2_N","","IRQ_SML1_PMBUS_BMC_ALERT_N","SPI_BMC_BOOT_R_IO2","SPI_BMC_BOOT_R_IO3","PU_SPI_BMC_BOOT_ABR","PU_SPI_BMC_BOOT_WP_N",
+	/*Z0-Z7*/	"PWRGD_P3V3_RISER1","PWRGD_P3V3_RISER2","","HW_STRAP_5","HW_STRAP_6","HW_STRAP_7","HW_STRAP_2","HW_STRAP_3";
+};
+
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600.dts
new file mode 100644
index 000000000000..9314ecfbdcc9
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-ast2600.dts
@@ -0,0 +1,1008 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-g6.dtsi"
+#include <dt-bindings/gpio/aspeed-gpio.h>
+#include <dt-bindings/i2c/i2c.h>
+
+/ {
+	model = "AST2600 EVB";
+	compatible = "aspeed,ast2600";
+
+	chosen {
+		stdout-path = &uart5;
+		bootargs = "console=ttyS4,115200n8 root=/dev/ram rw init=/linuxrc earlyprintk";
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x40000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		gfx_memory: framebuffer {
+			size = <0x01000000>;
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		espi_mmbi_memory: espi_mmbi_memory {
+			no-map;
+			reg = <0x9EFF0000 0x10000>; /* 64K */
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		video_memory: video {
+			size = <0x04000000>;
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			no-map;
+		};
+	};
+
+	vga-shared-memory {
+		compatible = "aspeed,ast2500-vga-sharedmem";
+		reg = <0x9f700000 0x100000>;
+	};
+
+	iio-hwmon {
+		compatible = "iio-hwmon";
+		io-channels = <&adc0 0>, <&adc0 1>, <&adc0 2>, <&adc0 3>,
+			<&adc0 4>, <&adc0 5>, <&adc0 6>, <&adc0 7>,
+			<&adc1 0>, <&adc1 1>, <&adc1 2>, <&adc1 3>,
+			<&adc1 4>, <&adc1 5>, <&adc1 6>, <&adc1 7>;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		identify {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(B, 7) GPIO_ACTIVE_LOW>;
+		};
+
+		status_amber {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(G, 3) GPIO_ACTIVE_LOW>;
+		};
+
+		status_green {
+			default-state = "keep";
+			gpios = <&gpio0 ASPEED_GPIO(G, 2) GPIO_ACTIVE_LOW>;
+		};
+
+		status_susack {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(V, 6) GPIO_ACTIVE_LOW>;
+		};
+
+		fan1_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 41 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan2_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 43 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan3_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 45 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan4_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 47 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan5_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 49 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan6_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 51 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan7_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 53 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan8_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 55 GPIO_ACTIVE_HIGH>;
+		};
+	};
+
+	beeper {
+		compatible = "pwm-beeper";
+		pwms = <&pwm_tacho 7 1000000 0>;
+	};
+
+	smart {
+		compatible = "intel,smart";
+		status = "okay";
+		smbalert-gpio = <&gpio0 ASPEED_GPIO(Y, 3) GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&fmc {
+	fmc-spi-cmd-mode;
+	status = "okay";
+	flash@0 {
+		status = "okay";
+		spi-max-frequency = <50000000>;
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+		m25p,fast-read;
+#include "openbmc-flash-layout-ami-64mb.dtsi"
+	};
+};
+
+&spi1 {
+        status = "okay";
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_spi1_default>;
+
+        flash3: flash@0 {
+                status = "okay";
+                m25p,fast-read;
+                label = "pnor";
+                spi-max-frequency = <50000000>;
+                reg = <0>;
+        };
+};
+
+
+&espi {
+	status = "okay";
+	oob,dma-mode;
+	oob,dma-tx-desc-num = <0x2>;
+	oob,dma-rx-desc-num = <0x8>;
+};
+
+&mmbi {
+	status = "okay";
+
+	host-map-addr = <0xFE0B0000>;
+	memory-region = <&espi_mmbi_memory>;
+};
+
+&mctp {
+	status = "okay";
+};
+
+&peci_legacy0 {
+	status = "okay";
+	gpios = <&gpio0 ASPEED_GPIO(F, 6) 0>;
+};
+
+&syscon {
+	uart-clock-high-speed;
+	status = "okay";
+
+	misc_control {
+		compatible = "aspeed,bmc-misc";
+		uart_port_debug {
+			offset = <0xc8>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+
+		uart1_port_debug {
+			offset = <0xd8>;
+			bit-mask = <0x1>;
+			bit-shift = <3>;
+			read-only;
+		};
+
+		p2a-bridge {
+			offset = <0xC20>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+
+		boot-2nd-flash {
+			offset = <0x500>;
+			bit-mask = <0x1>;
+			bit-shift = <31>;
+			read-only;
+		};
+
+		chip_id {
+			offset = <0x5b0>;
+			bit-mask = <0xffffffff 0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <64>;
+			hash-data = "d44f9b804976fa23c2e25d62f16154d26520a7e24c5555095fd1b55c027804f1570dcd16189739c640cd7d9a6ce14944a2c4eaf1dc429eed6940e8a83498a474";
+		};
+		silicon_id {
+			offset = <0x14>;
+			bit-mask = <0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <32>;
+		};
+	};
+};
+
+#if 0
+ GPIO Alias: (runtime alias -> schematic name)
+	ID_BUTTON -> FP_ID_BTN_N
+	CPU_CATERR -> FM_PLT_BMC_THERMTRIP_N
+	PCH_BMC_THERMTRIP -> FM_PLT_BMC_THERMTRIP_N
+	RESET_BUTTON -> FP_BMC_RST_BTN_N
+	RESET_OUT -> RST_BMC_RSTBTN_OUT_R_N
+	POWER_BUTTON -> FP_BMC_PWR_BTN_R_N
+	POWER_OUT -> FM_BMC_PWR_BTN_N
+	PREQ_N -> DBP_ASD_BMC_PREQ_R_N
+	POST_COMPLETE -> FM_BIOS_POST_CMPLT_BMC_N
+	CPU_ERR0 -> FM_CPU_ERR0_LVT3_N
+	CPU_ERR1 -> FM_CPU_ERR1_LVT3_N
+	CPU_ERR2 -> FM_CPU_ERR2_LVT3_N
+	DEBUG_EN_N -> FM_JTAG_TCK_MUX_SEL_R
+	NMI_OUT -> IRQ_BMC_CPU_NMI_R
+	PLTRST_N -> RST_PLTRST_BMC_N
+	PRDY_N -> DBP_ASD_BMC_PRDY_R_N
+	PWR_DEBUG_N ->
+	XDP_PRST_N ->
+	SYSPWROK ->
+	RSMRST_N ->
+	SIO_S3 -> FM_SLPS3_R_N
+	SIO_S5 -> FM_SLPS4_R_N
+	SIO_ONCONTROL -> FM_BMC_ONCTL_R_N
+	SIO_POWER_GOOD -> PWRGD_CPU0_LVC3_R
+	PS_PWROK -> PWRGD_BMC_PS_PWROK_R
+	P3VBAT_BRIDGE_EN ->
+	TCK_MUX_SEL ->
+	SMI -> IRQ_SMI_ACTIVE_BMC_N
+	NMI_BUTTON -> FP_NMI_BTN_N
+#endif
+&gpio0 {
+	status = "okay";
+	gpio-line-names =
+	/*A0-A7*/	"","","","","SMB_CPU_PIROM_SCL","SMB_CPU_PIROM_SDA","SMB_IPMB_STBY_LVC3_R_SCL","SMB_IPMB_STBY_LVC3_R_SDA",
+	/*B0-B7*/	"FM_1200VA_OC","NMI_OUT","IRQ_SMB3_M2_ALERT_N","","RGMII_BMC_RMM4_LVC3_R_MDC","RGMII_BMC_RMM4_LVC3_R_MDIO","FM_BMC_BMCINIT_R","FP_ID_LED_N",
+	/*C0-C7*/	"FM_FORCE_BMC_UPDATE_N","RST_RGMII_PHYRST_N","FM_TPM_EN_PULSE","FM_BMC_CRASHLOG_TRIG_N","IRQ_BMC_PCH_NMI_R","FM_CPU1_DISABLE_COD_N","FM_4S_8S_N_MODE","FM_STANDALONE_MODE_N",
+	/*D0-D7*/	"CPU_ERR0","CPU_ERR1","CPU_ERR2","PRDY_N","FM_SPD_SWITCH_CTRL_N","","","",
+	/*E0-E7*/	"FM_SKT1_FAULT_LED","FM_SKT0_FAULT_LED","CLK_50M_CKMNG_BMCB","FM_BMC_BOARD_REV_ID2_N","","","","",
+	/*F0-F7*/	"FM_BMC_BOARD_SKU_ID0_N","FM_BMC_BOARD_SKU_ID1_N","FM_BMC_BOARD_SKU_ID2_N","FM_BMC_BOARD_SKU_ID3_N","FM_BMC_BOARD_SKU_ID4_N","FM_BMC_BOARD_SKU_ID5_N","ID_BUTTON","PS_PWROK",
+	/*G0-G7*/	"FM_SMB_BMC_NVME_LVC3_ALERT_N","RST_BMC_I2C_M2_R_N","FP_LED_STATUS_GREEN_N","FP_LED_STATUS_AMBER_N","FM_BMC_BOARD_REV_ID0_N","FM_BMC_BOARD_REV_ID1_N","FM_BMC_CPU_FBRK_OUT_R_N","DBP_PRESENT_IN_R2_N",
+	/*H0-H7*/	"SGPIO_BMC_CLK_R","SGPIO_BMC_LD_R","SGPIO_BMC_DOUT_R","SGPIO_BMC_DIN","PLTRST_N","CPU_CATERR","PCH_BMC_THERMTRIP","",
+	/*I0-I7*/	"JTAG_ASD_NTRST_R_N","JTAG_ASD_TDI_R","JTAG_ASD_TCK_R","JTAG_ASD_TMS_R","JTAG_ASD_TDO","FM_BMC_PWRBTN_OUT_R_N","FM_BMC_PWR_BTN_N","",
+	/*J0-J7*/	"SMB_CHASSENSOR_STBY_LVC3_SCL","SMB_CHASSENSOR_STBY_LVC3_SDA","FM_NODE_ID0","FM_NODE_ID1","","","","",
+	/*K0-K7*/	"SMB_HSBP_STBY_LVC3_R_SCL","SMB_HSBP_STBY_LVC3_R_SDA","SMB_SMLINK0_STBY_LVC3_R2_SCL","SMB_SMLINK0_STBY_LVC3_R2_SDA","SMB_TEMPSENSOR_STBY_LVC3_R_SCL","SMB_TEMPSENSOR_STBY_LVC3_R_SDA","SMB_PMBUS_SML1_STBY_LVC3_R_SCL","SMB_PMBUS_SML1_STBY_LVC3_R_SDA",
+	/*L0-L7*/	"SMB_PCIE_STBY_LVC3_R_SCL","SMB_PCIE_STBY_LVC3_R_SDA","SMB_HOST_STBY_BMC_LVC3_R_SCL","SMB_HOST_STBY_BMC_LVC3_R_SDA","PREQ_N","TCK_MUX_SEL","V_BMC_GFX_HSYNC_R","V_BMC_GFX_VSYNC_R",
+	/*M0-M7*/	"SPA_CTS_N","SPA_DCD_N","SPA_DSR_N","PU_SPA_RI_N","SPA_DTR_N","SPA_RTS_N","SPA_SOUT","SPA_SIN",
+	/*N0-N7*/	"SPB_CTS_N","SPB_DCD_N","SPB_DSR_N","PU_SPB_RI_N","SPB_DTR_N","SPB_RTS_N","SPB_SOUT","SPB_SIN",
+	/*O0-O7*/	"FAN_BMC_PWM0","FAN_BMC_PWM1","FAN_BMC_PWM2","FAN_BMC_PWM3","FAN_BMC_PWM4","FAN_BMC_PWM5","NMI_BUTTON","SPEAKER_BMC_R",
+	/*P0-P7*/	"RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","FAN_BMC_PWM6","FAN_BMC_PWM7","FAN_BMC_PWM8","FAN_BMC_PWM9",
+	/*Q0-Q7*/	"FAN_BMC_TACH0","FAN_BMC_TACH1","FAN_BMC_TACH2","FAN_BMC_TACH3","FAN_BMC_TACH4","FAN_BMC_TACH5","FAN_BMC_TACH6","FAN_BMC_TACH7",
+	/*R0-R7*/	"FAN_BMC_TACH8","FAN_BMC_TACH9","","","","","","",
+	/*S0-S7*/	"RST_BMC_PCIE_MUX_N","FM_BMC_EUP_LOT6_N","","","","A_P3V_BAT_SCALED_EN","REMOTE_DEBUG_ENABLE","FM_PCHHOT_N",
+	/*T0-T7*/	"A_P12V_PSU_SCALED","A_P12V_AUX_SCALED","A_P3V3_SCALED","A_P5V_SCALED","A_PVNN_PCH_AUX_SENSOR","A_P1V05_PCH_AUX_SENSOR","A_P1V8_AUX_SENSOR","A_P3V_BAT_SCALED",
+	/*U0-U7*/	"A_PVCCIN_CPU0_SENSOR","A_PVCCIN_CPU1_SENSOR","A_PVCCINFAON_CPU0_SENSOR","A_PVCCINFAON_CPU1_SENSOR","A_PVCCFA_EHV_FIVRA_CPU0_SENSOR","A_PVCCFA_EHV_FIVRA_CPU1_SENSOR","A_PVCCD_HV_CPU0_SENSOR","A_PVCCD_HV_CPU1_SENSOR",
+	/*V0-V7*/	"SIO_S3","SIO_S5","TP_BMC_SIO_PWREQ_N","SIO_ONCONTROL","SIO_POWER_GOOD","LED_BMC_HB_LED_N","FM_BMC_SUSACK_N","",
+	/*W0-W7*/	"LPC_LAD0_ESPI_R_IO0","LPC_LAD1_ESPI_R_IO1","LPC_LAD2_ESPI_R_IO2","LPC_LAD3_ESPI_R_IO3","CLK_24M_66M_LPC0_ESPI_BMC","LPC_LFRAME_N_ESPI_CS0_BMC_N","IRQ_LPC_SERIRQ_ESPI_ALERT_N","RST_LPC_LRST_ESPI_RST_BMC_R_N",
+	/*X0-X7*/	"","SMI","POST_COMPLETE","","","","","",
+	/*Y0-Y7*/	"","IRQ_SML0_ALERT_BMC_R2_N","","IRQ_SML1_PMBUS_BMC_ALERT_N","SPI_BMC_BOOT_R_IO2","SPI_BMC_BOOT_R_IO3","PU_SPI_BMC_BOOT_ABR","PU_SPI_BMC_BOOT_WP_N",
+	/*Z0-Z7*/	"PWRGD_P3V3_RISER1","PWRGD_P3V3_RISER2","","HW_STRAP_5","HW_STRAP_6","HW_STRAP_7","HW_STRAP_2","HW_STRAP_3";
+};
+
+&gpio1 {
+	status = "okay";
+	gpio-line-names = /* GPIO18 A-E */
+	/*A0-A7*/	"","","RST_EMMC_BMC_R_N","FM_SYS_FAN6_PRSNT_D_N","FM_SYS_FAN0_PRSNT_D_N","FM_SYS_FAN1_PRSNT_D_N","FM_SYS_FAN2_PRSNT_D_N","FM_SYS_FAN3_PRSNT_D_N",
+	/*B0-B7*/	"FM_SYS_FAN4_PRSNT_D_N","FM_SYS_FAN5_PRSNT_D_N","","FM_SYS_FAN7_PRSNT_D_N","RGMII_BMC_RMM4_TX_R_CLK","RGMII_BMC_RMM4_TX_R_CTRL","RGMII_BMC_RMM4_R_TXD0","RGMII_BMC_RMM4_R_TXD1",
+	/*C0-C7*/	"RGMII_BMC_RMM4_R_TXD2","RGMII_BMC_RMM4_R_TXD3","RGMII_BMC_RMM4_RX_CLK","RGMII_BMC_RMM4_RX_CTRL","RGMII_BMC_RMM4_RXD0","RGMII_BMC_RMM4_RXD1","RGMII_BMC_RMM4_RXD2","RGMII_BMC_RMM4_RXD3",
+	/*D0-D7*/	"EMMC_BMC_R_CLK","EMMC_BMC_R_CMD","EMMC_BMC_R_DATA0","EMMC_BMC_R_DATA1","EMMC_BMC_R_DATA2","EMMC_BMC_R_DATA3","EMMC_BMC_CD_N","EMMC_BMC_WP_N",
+	/*E0-E3*/	"EMMC_BMC_R_DATA4","EMMC_BMC_R_DATA5","EMMC_BMC_R_DATA6","EMMC_BMC_R_DATA7";
+};
+
+&sgpiom0 {
+	ngpios = <80>;
+	bus-frequency = <2000000>;
+	status = "okay";
+#if 0
+ SGPIO Alias: (runtime alias -> net name)
+	CPU1_PRESENCE -> FM_CPU0_SKTOCC_LVT3_N
+	CPU1_THERMTRIP -> H_CPU0_THERMTRIP_LVC1_N
+	CPU1_VRHOT -> IRQ_CPU0_VRHOT_N
+	CPU1_FIVR_FAULT -> H_CPU0_MON_FAIL_LVC1_N
+	CPU1_MEM_VRHOT -> IRQ_CPU0_MEM_VRHOT_N
+	CPU1_MEM_THERM_EVENT -> H_CPU0_MEMHOT_OUT_LVC1_N
+	CPU1_MISMATCH -> FM_CPU0_MISMATCH
+	CPU2_PRESENCE -> FM_CPU1_SKTOCC_LVT3_N
+	CPU2_THERMTRIP -> H_CPU1_THERMTRIP_LVC1_N
+	CPU2_VRHOT -> IRQ_CPU1_VRHOT_N
+	CPU2_FIVR_FAULT -> H_CPU1_MON_FAIL_LVC1_N
+	CPU2_MEM_VRHOT -> IRQ_CPU1_MEM_VRHOT_N
+	CPU2_MEM_THERM_EVENT -> H_CPU1_MEMHOT_OUT_LVC1_N
+	CPU2_MISMATCH -> FM_CPU1_MISMATCH
+#endif
+	/* SGPIO lines. even: input, odd: output */
+	gpio-line-names =
+	/*A0-A7*/	"CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","CPU1_FIVR_FAULT","","CPU1_MEM_VRHOT","","CPU1_MEM_THERM_EVENT","","FM_CPU0_PROC_ID0","","FM_CPU0_PROC_ID1","",
+	/*B0-B7*/	"CPU1_MISMATCH","LED_CPU1_CH1_DIMM1_FAULT","","LED_CPU1_CH1_DIMM2_FAULT","CPU2_PRESENCE","LED_CPU1_CH2_DIMM1_FAULT","CPU2_THERMTRIP","LED_CPU1_CH2_DIMM2_FAULT","CPU2_VRHOT","LED_CPU1_CH3_DIMM1_FAULT","CPU2_FIVR_FAULT","LED_CPU1_CH3_DIMM2_FAULT","CPU2_MEM_VRHOT","LED_CPU1_CH4_DIMM1_FAULT","CPU2_MEM_THERM_EVENT","LED_CPU1_CH4_DIMM2_FAULT",
+	/*C0-C7*/	"FM_CPU1_PROC_ID0","LED_CPU1_CH5_DIMM1_FAULT","FM_CPU1_PROC_ID1","LED_CPU1_CH5_DIMM2_FAULT","CPU2_MISMATCH","LED_CPU1_CH6_DIMM1_FAULT","","LED_CPU1_CH6_DIMM2_FAULT","","LED_FAN1_FAULT","","LED_FAN2_FAULT","","LED_FAN3_FAULT","","LED_FAN4_FAULT",
+	/*D0-D7*/	"","LED_FAN5_FAULT","","LED_FAN6_FAULT","","LED_FAN7_FAULT","","LED_FAN8_FAULT","","LED_CPU2_CH1_DIMM1_FAULT","","LED_CPU2_CH1_DIMM2_FAULT","","LED_CPU2_CH2_DIMM1_FAULT","","LED_CPU2_CH2_DIMM2_FAULT",
+	/*E0-E7*/	"","LED_CPU2_CH3_DIMM1_FAULT","","LED_CPU2_CH3_DIMM2_FAULT","","LED_CPU2_CH4_DIMM1_FAULT","","LED_CPU2_CH4_DIMM2_FAULT","","LED_CPU2_CH5_DIMM1_FAULT","","LED_CPU2_CH5_DIMM2_FAULT","","LED_CPU2_CH6_DIMM1_FAULT","","LED_CPU2_CH6_DIMM2_FAULT",
+	/*F0-F7*/	"CPU1_CPLD_CRC_ERROR","","CPU2_CPLD_CRC_ERROR","","","","","","","","","","","","","",
+	/*G0-G7*/	"MAIN_PLD_MINOR_REV_BIT0","","MAIN_PLD_MINOR_REV_BIT1","","MAIN_PLD_MINOR_REV_BIT2","","MAIN_PLD_MINOR_REV_BIT3","","MAIN_PLD_MAJOR_REV_BIT0","","MAIN_PLD_MAJOR_REV_BIT1","","MAIN_PLD_MAJOR_REV_BIT2","","MAIN_PLD_MAJOR_REV_BIT3","",
+	/*H0-H7*/	"","","WMEMX_PWR_FLT","","WCPUX_MEM_PWR_FLT","","PWRGD_P3V3_FF","","WPSU_PWR_FLT","","","","","","WPCH_PWR_FLT","",
+	/*I0-I7*/	"FM_CPU0_PKGID0","LED_CPU1_CH7_DIMM1_FAULT","FM_CPU0_PKGID1","LED_CPU1_CH7_DIMM2_FAULT","FM_CPU0_PKGID2","LED_CPU1_CH8_DIMM1_FAULT","H_CPU0_MEMTRIP_LVC1_N","LED_CPU1_CH8_DIMM2_FAULT","FM_CPU1_PKGID0","LED_CPU2_CH7_DIMM1_FAULT","FM_CPU1_PKGID1","LED_CPU2_CH7_DIMM2_FAULT","FM_CPU1_PKGID2","LED_CPU2_CH8_DIMM1_FAULT","H_CPU1_MEMTRIP_LVC1_N","LED_CPU2_CH8_DIMM2_FAULT",
+	/*J0-J7*/	"","","","","","","","","","","","","","","","";
+};
+
+&kcs3 {
+	aspeed,lpc-io-reg = <0xCA2>;
+	status = "okay";
+};
+
+&kcs4 {
+	aspeed,lpc-io-reg = <0xCA4>;
+	status = "okay";
+};
+
+&sio_regs {
+	status = "okay";
+	sio_status {
+		offset = <0x10C>;
+		bit-mask = <0x1F>;
+		bit-shift = <4>;
+	};
+};
+
+&lpc_sio {
+	status = "okay";
+};
+
+&lpc_snoop {
+	snoop-ports = <0x80>;
+	status = "okay";
+};
+
+&mbox {
+	status = "okay";
+};
+
+&mdio1 {
+	status = "okay";
+
+	ethphy1: ethernet-phy@0 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <0>;
+	};
+};
+
+&mac1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rgmii2_default>;
+	clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>,
+		 <&syscon ASPEED_CLK_MAC2RCLK>;
+	clock-names = "MACCLK", "RCLK";
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy1>;
+};
+
+&mdio2 {
+	status = "okay";
+
+	ethphy2: ethernet-phy@1 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <0>;
+	};
+};
+
+&adc0 {
+	aspeed,int-vref-microvolt = <2500000>;
+	aspeed,battery-sensing;
+	status = "okay";
+};
+
+&adc1 {
+	aspeed,int-vref-microvolt = <2500000>;
+	aspeed,battery-sensing;
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+	pinctrl-0 = <&pinctrl_txd1_default
+		     &pinctrl_rxd1_default
+		     &pinctrl_nrts1_default
+		     &pinctrl_ndtr1_default
+		     &pinctrl_ndsr1_default
+		     &pinctrl_ncts1_default
+		     &pinctrl_ndcd1_default
+		     &pinctrl_nri1_default>;
+};
+
+&uart2 {
+	status = "okay";
+	pinctrl-0 = <&pinctrl_txd2_default
+		     &pinctrl_rxd2_default
+		     &pinctrl_nrts2_default
+		     &pinctrl_ndtr2_default
+		     &pinctrl_ndsr2_default
+		     &pinctrl_ncts2_default
+		     &pinctrl_ndcd2_default
+		     &pinctrl_nri2_default>;
+};
+
+&uart3 {
+	status = "okay";
+	pinctrl-0 = <>;
+};
+
+&uart4 {
+	status = "okay";
+	pinctrl-0 = <>;
+};
+
+&uart5 {
+	status = "okay";
+};
+
+&uart_routing {
+	status = "okay";
+};
+
+&emmc_controller{
+	status = "okay";
+};
+
+&emmc {
+	non-removable;
+	bus-width = <4>;
+	max-frequency = <52000000>;
+};
+
+&i2c0 {
+	/* SMB_CHASSENSOR_STBY_LVC3 */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c4 {
+	/* SMB_HSBP_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c5 {
+	/* SMB_SMLINK0_STBY_LVC3_R2 */
+	bus-frequency = <1000000>;
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c6 {
+	/* SMB_TEMPSENSOR_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c7 {
+	/* SMB_PMBUS_SML1_STBY_LVC3_R */
+	multi-master;
+	#retries = <3>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c8 {
+	/* SMB_PCIE_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c9 {
+	/* SMB_HOST_STBY_BMC_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+
+	rtc-pch@44 {
+		compatible = "rtc,pchc620";
+		reg = <0x44>;
+	};
+};
+
+&i2c12 {
+	/* SMB_CPU_PIROM */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c13 {
+	/* SMB_IPMB_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i3c0 {
+	/* I3C_SPD_DDRABCD_CPU0_BMC */
+	status = "okay";
+	jdec-spd;
+
+	/* Renesas SPD5118 */
+	spd5118_0_0: spd@50,3C000000000 {
+		reg = <0x50 0x3C0 0x00000000>;
+		assigned-address = <0x50>;
+	};
+
+	nvdimm_0_0: nvm@58,3C0000000008 {
+		reg = <0x58 0x3C0 0x00000008>;
+		assigned-address = <0x58>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_1: spd@51,3C000000001 {
+		reg = <0x51 0x3C0 0x00000001>;
+		assigned-address = <0x51>;
+	};
+
+	nvdimm_0_1: nvm@59,3C0000000009 {
+		reg = <0x59 0x3C0 0x00000009>;
+		assigned-address = <0x59>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_2: spd@52,3C000000002 {
+		reg = <0x52 0x3C0 0x00000002>;
+		assigned-address = <0x52>;
+	};
+
+	nvdimm_0_2: nvm@5A,3C000000000A {
+		reg = <0x5A 0x3C0 0x0000000A>;
+		assigned-address = <0x5A>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_3: spd@53,3C000000003 {
+		reg = <0x53 0x3C0 0x00000003>;
+		assigned-address = <0x53>;
+	};
+
+	nvdimm_0_3: nvm@5B,3C000000000B {
+		reg = <0x5B 0x3C0 0x0000000B>;
+		assigned-address = <0x5B>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_4: spd@54,3C000000004 {
+		reg = <0x54 0x3C0 0x00000004>;
+		assigned-address = <0x54>;
+	};
+
+	nvdimm_0_4: nvm@5C,3C000000000C {
+		reg = <0x5C 0x3C0 0x0000000C>;
+		assigned-address = <0x5C>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_5: spd@55,3C000000005 {
+		reg = <0x55 0x3C0 0x00000005>;
+		assigned-address = <0x55>;
+	};
+
+	nvdimm_0_5: nvm@5D,3C000000000D {
+		reg = <0x5D 0x3C0 0x0000000D>;
+		assigned-address = <0x5D>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_6: spd@56,3C000000006 {
+		reg = <0x56 0x3C0 0x00000006>;
+		assigned-address = <0x56>;
+	};
+
+	nvdimm_0_6: nvm@5E,3C000000000E {
+		reg = <0x5E 0x3C0 0x0000000E>;
+		assigned-address = <0x5E>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_0_7: spd@57,3C000000007 {
+		reg = <0x57 0x3C0 0x00000007>;
+		assigned-address = <0x57>;
+	};
+
+	nvdimm_0_7: nvm@5F,3C000000000F {
+		reg = <0x5F 0x3C0 0x0000000F>;
+		assigned-address = <0x5F>;
+	};
+};
+
+&i3c1 {
+	/* I3C_SPD_DDREFGH_CPU0_BMC */
+	status = "okay";
+	jdec-spd;
+
+	/* Renesas SPD5118 */
+	spd5118_1_0: spd@50,3C000000000 {
+		reg = <0x50 0x3C0 0x00000000>;
+		assigned-address = <0x50>;
+	};
+
+	nvdimm_1_0: nvm@58,3C0000000008 {
+		reg = <0x58 0x3C0 0x00000008>;
+		assigned-address = <0x58>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_1: spd@51,3C000000001 {
+		reg = <0x51 0x3C0 0x00000001>;
+		assigned-address = <0x51>;
+	};
+
+	nvdimm_1_1: nvm@59,3C0000000009 {
+		reg = <0x59 0x3C0 0x00000009>;
+		assigned-address = <0x59>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_2: spd@52,3C000000002 {
+		reg = <0x52 0x3C0 0x00000002>;
+		assigned-address = <0x52>;
+	};
+
+	nvdimm_1_2: nvm@5A,3C000000000A {
+		reg = <0x5A 0x3C0 0x0000000A>;
+		assigned-address = <0x5A>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_3: spd@53,3C000000003 {
+		reg = <0x53 0x3C0 0x00000003>;
+		assigned-address = <0x53>;
+	};
+
+	nvdimm_1_3: nvm@5B,3C000000000B {
+		reg = <0x5B 0x3C0 0x0000000B>;
+		assigned-address = <0x5B>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_4: spd@54,3C000000004 {
+		reg = <0x54 0x3C0 0x00000004>;
+		assigned-address = <0x54>;
+	};
+
+	nvdimm_1_4: nvm@5C,3C000000000C {
+		reg = <0x5C 0x3C0 0x0000000C>;
+		assigned-address = <0x5C>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_5: spd@55,3C000000005 {
+		reg = <0x55 0x3C0 0x00000005>;
+		assigned-address = <0x55>;
+	};
+
+	nvdimm_1_5: nvm@5D,3C000000000D {
+		reg = <0x5D 0x3C0 0x0000000D>;
+		assigned-address = <0x5D>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_6: spd@56,3C000000006 {
+		reg = <0x56 0x3C0 0x00000006>;
+		assigned-address = <0x56>;
+	};
+
+	nvdimm_1_6: nvm@5E,3C000000000E {
+		reg = <0x5E 0x3C0 0x0000000E>;
+		assigned-address = <0x5E>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_1_7: spd@57,3C000000007 {
+		reg = <0x57 0x3C0 0x00000007>;
+		assigned-address = <0x57>;
+	};
+
+	nvdimm_1_7: nvm@5F,3C000000000F {
+		reg = <0x5F 0x3C0 0x0000000F>;
+		assigned-address = <0x5F>;
+	};
+};
+
+&i3c2 {
+	/* I3C_SPD_DDRABCD_CPU1_BMC */
+	status = "okay";
+	jdec-spd;
+
+	/* Renesas SPD5118 */
+	spd5118_2_0: spd@50,3C000000000 {
+		reg = <0x50 0x3C0 0x00000000>;
+		assigned-address = <0x50>;
+	};
+
+	nvdimm_2_0: nvm@58,3C0000000008 {
+		reg = <0x58 0x3C0 0x00000008>;
+		assigned-address = <0x58>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_1: spd@51,3C000000001 {
+		reg = <0x51 0x3C0 0x00000001>;
+		assigned-address = <0x51>;
+	};
+
+	nvdimm_2_1: nvm@59,3C0000000009 {
+		reg = <0x59 0x3C0 0x00000009>;
+		assigned-address = <0x59>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_2: spd@52,3C000000002 {
+		reg = <0x52 0x3C0 0x00000002>;
+		assigned-address = <0x52>;
+	};
+
+	nvdimm_2_2: nvm@5A,3C000000000A {
+		reg = <0x5A 0x3C0 0x0000000A>;
+		assigned-address = <0x5A>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_3: spd@53,3C000000003 {
+		reg = <0x53 0x3C0 0x00000003>;
+		assigned-address = <0x53>;
+	};
+
+	nvdimm_2_3: nvm@5B,3C000000000B {
+		reg = <0x5B 0x3C0 0x0000000B>;
+		assigned-address = <0x5B>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_4: spd@54,3C000000004 {
+		reg = <0x54 0x3C0 0x00000004>;
+		assigned-address = <0x54>;
+	};
+
+	nvdimm_2_4: nvm@5C,3C000000000C {
+		reg = <0x5C 0x3C0 0x0000000C>;
+		assigned-address = <0x5C>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_5: spd@55,3C000000005 {
+		reg = <0x55 0x3C0 0x00000005>;
+		assigned-address = <0x55>;
+	};
+
+	nvdimm_2_5: nvm@5D,3C000000000D {
+		reg = <0x5D 0x3C0 0x0000000D>;
+		assigned-address = <0x5D>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_6: spd@56,3C000000006 {
+		reg = <0x56 0x3C0 0x00000006>;
+		assigned-address = <0x56>;
+	};
+
+	nvdimm_2_6: nvm@5E,3C000000000E {
+		reg = <0x5E 0x3C0 0x0000000E>;
+		assigned-address = <0x5E>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_2_7: spd@57,3C000000007 {
+		reg = <0x57 0x3C0 0x00000007>;
+		assigned-address = <0x57>;
+	};
+
+	nvdimm_2_7: nvm@5F,3C000000000F {
+		reg = <0x5F 0x3C0 0x0000000F>;
+		assigned-address = <0x5F>;
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_DDREFGH_CPU1_BMC */
+	status = "okay";
+	jdec-spd;
+
+	/* Renesas SPD5118 */
+	spd5118_3_0: spd@50,3C000000000 {
+		reg = <0x50 0x3C0 0x00000000>;
+		assigned-address = <0x50>;
+	};
+
+	nvdimm_3_0: nvm@58,3C0000000008 {
+		reg = <0x58 0x3C0 0x00000008>;
+		assigned-address = <0x58>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_1: spd@51,3C000000001 {
+		reg = <0x51 0x3C0 0x00000001>;
+		assigned-address = <0x51>;
+	};
+
+	nvdimm_3_1: nvm@59,3C0000000009 {
+		reg = <0x59 0x3C0 0x00000009>;
+		assigned-address = <0x59>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_2: spd@52,3C000000002 {
+		reg = <0x52 0x3C0 0x00000002>;
+		assigned-address = <0x52>;
+	};
+
+	nvdimm_3_2: nvm@5A,3C000000000A {
+		reg = <0x5A 0x3C0 0x0000000A>;
+		assigned-address = <0x5A>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_3: spd@53,3C000000003 {
+		reg = <0x53 0x3C0 0x00000003>;
+		assigned-address = <0x53>;
+	};
+
+	nvdimm_3_3: nvm@5B,3C000000000B {
+		reg = <0x5B 0x3C0 0x0000000B>;
+		assigned-address = <0x5B>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_4: spd@54,3C000000004 {
+		reg = <0x54 0x3C0 0x00000004>;
+		assigned-address = <0x54>;
+	};
+
+	nvdimm_3_4: nvm@5C,3C000000000C {
+		reg = <0x5C 0x3C0 0x0000000C>;
+		assigned-address = <0x5C>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_5: spd@55,3C000000005 {
+		reg = <0x55 0x3C0 0x00000005>;
+		assigned-address = <0x55>;
+	};
+
+	nvdimm_3_5: nvm@5D,3C000000000D {
+		reg = <0x5D 0x3C0 0x0000000D>;
+		assigned-address = <0x5D>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_6: spd@56,3C000000006 {
+		reg = <0x56 0x3C0 0x00000006>;
+		assigned-address = <0x56>;
+	};
+
+	nvdimm_3_6: nvm@5E,3C000000000E {
+		reg = <0x5E 0x3C0 0x0000000E>;
+		assigned-address = <0x5E>;
+	};
+
+	/* Renesas SPD5118 */
+	spd5118_3_7: spd@57,3C000000007 {
+		reg = <0x57 0x3C0 0x00000007>;
+		assigned-address = <0x57>;
+	};
+
+	nvdimm_3_7: nvm@5F,3C000000000F {
+		reg = <0x5F 0x3C0 0x0000000F>;
+		assigned-address = <0x5F>;
+	};
+};
+
+&pcieh {
+	status = "okay";
+};
+
+&pwm_tacho {
+	status = "okay";
+	#pwm-cells = <3>;
+	aspeed,pwm-outputs = <7>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_tach0_default
+			&pinctrl_pwm1_default &pinctrl_tach1_default
+			&pinctrl_pwm2_default &pinctrl_tach2_default
+			&pinctrl_pwm3_default &pinctrl_tach3_default
+			&pinctrl_pwm4_default &pinctrl_tach4_default
+			&pinctrl_pwm5_default &pinctrl_tach5_default
+			&pinctrl_pwm12g1_default &pinctrl_tach6_default
+			&pinctrl_pwm13g1_default &pinctrl_tach7_default
+			&pinctrl_pwm14g1_default &pinctrl_tach8_default
+			&pinctrl_pwm15g1_default &pinctrl_tach9_default
+			&pinctrl_pwm7_default>;
+
+	fan@0 {
+		reg = <0x00>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x00>;
+	};
+	fan@1 {
+		reg = <0x01>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x01>;
+	};
+	fan@2 {
+		reg = <0x02>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x02>;
+	};
+	fan@3 {
+		reg = <0x03>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x03>;
+	};
+	fan@4 {
+		reg = <0x04>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x04>;
+	};
+	fan@5 {
+		reg = <0x05>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x05>;
+	};
+	fan@6 {
+		reg = <0x0c>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x06>;
+	};
+	fan@7 {
+		reg = <0x0d>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x07>;
+	};
+	fan@8 {
+		reg = <0x0e>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x08>;
+	};
+	fan@9 {
+		reg = <0x0f>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x09>;
+	};
+};
+
+&video {
+	status = "okay";
+	memory-region = <&video_engine_memory>;
+};
+
+&vhub {
+	status = "okay";
+};
+
+&jtag1 {
+	status = "okay";
+};
+
+&wdt2 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-2s.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-2s.dts
new file mode 100644
index 000000000000..0777fbe13a9e
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-2s.dts
@@ -0,0 +1,420 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Avenue City 2SPC BMC";
+	compatible = "intel,avc-2s-bmc", "aspeed,ast2600";
+
+	aliases {
+		i2c16 = &i2c6_mux_ch0;
+		i2c17 = &i2c6_mux_ch1;
+		i2c18 = &i2c9_mux_ch0;
+	};
+};
+
+&mac3 {
+	/* OCP NIC is not supported by AVC 2SPC platforms */
+	status = "disabled";
+};
+
+&i2c9 {
+	/*
+	 * WA - fix channel numbers for downstream mux channels
+	 */
+	pca9846@59 {
+		compatible = "nxp,pca9846";
+		reg = <0x59>;
+		i2c9_mux_ch0: i2c@0 {
+			reg = <0>;
+		};
+	};
+};
+
+&i2c6 {
+	/*
+	 * W/A: add SMBUS MUX via device tree instead of entity-manager
+	 * to assign fixed numbers for buses behind MUX which can be referred
+	 * later in platform configuration
+	 */
+	pca9542@73 {
+		compatible = "nxp,pca9542";
+		reg = <0x73>;
+
+		i2c6_mux_ch0: i2c@0 {
+			reg = <0>;
+		};
+
+		i2c6_mux_ch1: i2c@1 {
+			reg = <1>;
+		};
+	};
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	i3c-scl-hz = <7140000>;
+	i3c-pp-scl-high-ns = <60>;
+	sda-tx-hold-ns = <30>;
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+	i3c-scl-hz = <6000000>;
+	i3c-pp-scl-high-ns = <70>;
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c2@10 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c3@20 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c4@04 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c5@08 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c6@40 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c7@80 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv1s.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv1s.dts
new file mode 100644
index 000000000000..24d40951db1c
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv1s.dts
@@ -0,0 +1,258 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Avenue City xPV 1SPC BMC";
+	compatible = "intel,avc-xpv1s-bmc", "aspeed,ast2600";
+};
+
+&mac3 {
+	/* OCP NIC is not supported by xPV platforms */
+	status = "disabled";
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+	i3c-scl-hz = <6000000>;
+	i3c-pp-scl-high-ns = <70>;
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c2@10 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c3@20 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c4@04 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c5@08 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c6@40 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c7@80 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv2s.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv2s.dts
new file mode 100644
index 000000000000..c1a9424a357e
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc-xpv2s.dts
@@ -0,0 +1,246 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Avenue City xPV 2SPC BMC";
+	compatible = "intel,avc-xpv2s-bmc", "aspeed,ast2600";
+};
+
+&mac3 {
+	/* OCP NIC is not supported by xPV platforms */
+	status = "disabled";
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c2@10 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+		i3c3@20 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc.dts
new file mode 100644
index 000000000000..f49489a6b658
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-avc.dts
@@ -0,0 +1,276 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Avenue City BMC";
+	compatible = "intel,avc-bmc", "aspeed,ast2600";
+	aliases {
+	i2c16 = &i2c9_mux_ch2;
+	i2c18 = &i2c9_mux_ch0;
+	};
+};
+
+&i2c9 {
+	/*
+	 * WA - fix channel numbers for downstream mux channels
+	 */
+	pca9846@59 {
+		compatible = "nxp,pca9846";
+		reg = <0x59>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux_ch2: i2c@2 {
+			reg = <2>;
+		};
+	};
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+	i3c-scl-hz = <9090000>;
+	i3c-pp-scl-high-ns = <50>;
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c2@10 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c3@20 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c4@04 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c5@08 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c6@40 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+		i3c7@80 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				assigned-address = <0x50>;
+				reg = <0x50 0x3C0 0x00000000>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000001 {
+				assigned-address = <0x52>;
+				reg = <0x52 0x3C0 0x00000001>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000002 {
+				assigned-address = <0x54>;
+				reg = <0x54 0x3C0 0x00000002>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bhs.dtsi b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bhs.dtsi
new file mode 100644
index 000000000000..f76344ed0455
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bhs.dtsi
@@ -0,0 +1,640 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-g6.dtsi"
+#include <dt-bindings/gpio/aspeed-gpio.h>
+#include <dt-bindings/i2c/i2c.h>
+
+/ {
+	chosen {
+		stdout-path = &uart5;
+		bootargs = "console=ttyS4,115200n8 root=/dev/ram rw init=/linuxrc earlyprintk";
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x40000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		video_memory: video {
+			size = <0x04000000>;
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			no-map;
+		};
+
+		espi_mmbi_memory: espi_mmbi_memory {
+			no-map;
+			reg = <0x9EFF0000 0x10000>; /* 64K */
+		};
+	};
+
+	vga-shared-memory {
+		compatible = "aspeed,ast2500-vga-sharedmem";
+		reg = <0x9f700000 0x100000>;
+	};
+
+	/*
+	 * TODO BHS: ADC was removed.
+	 * Readings to be taken via I2C from CPLD
+	 */
+
+	leds {
+		compatible = "gpio-leds";
+
+		identify {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(B, 7) GPIO_ACTIVE_LOW>;
+		};
+
+		status_amber {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(G, 3) GPIO_ACTIVE_LOW>;
+		};
+
+		status_green {
+			default-state = "keep";
+			gpios = <&gpio0 ASPEED_GPIO(G, 2) GPIO_ACTIVE_LOW>;
+		};
+
+		status_susack {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(V, 6) GPIO_ACTIVE_LOW>;
+		};
+
+		fan1_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 41 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan2_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 43 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan3_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 45 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan4_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 47 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan5_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 49 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan6_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 51 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan7_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 53 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan8_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 55 GPIO_ACTIVE_HIGH>;
+		};
+	};
+
+	beeper {
+		compatible = "pwm-beeper";
+		pwms = <&pwm 7 1000000 0>;
+	};
+
+	smart {
+		compatible = "intel,smart";
+		status = "okay";
+		smbalert-gpio = <&gpio0 ASPEED_GPIO(Y, 3) GPIO_ACTIVE_HIGH>;
+	};
+
+};
+
+&fmc {
+	status = "okay";
+	flash@0 {
+		status = "okay";
+		/*
+		 * TODO BHS: setting freq to 25MHz due to possible
+		 * SI issue caused by VT on RunBMC Fab1
+		 */
+		spi-max-frequency = <25000000>;
+		spi-rx-bus-width = <2>;
+		spi-tx-bus-width = <2>;
+		m25p,fast-read;
+#include "openbmc-flash-layout-ami-64mb.dtsi"
+	};
+};
+
+/* SPI1 controller - BIOS SPI flash */
+&spi1 {
+	status = "okay";
+	flash@0 {
+		status = "okay";
+		spi-max-frequency = <25000000>; /* 25MHz */
+		spi-rx-bus-width = <1>;
+		spi-tx-bus-width = <1>;
+
+		/*
+		 * It makes an entry in sysfs which will later be
+		 * changed to real spi-nor driver on need basis.
+		 */
+		compatible = "spidev";
+	};
+};
+
+/* TODO BHS: Enable eSPI SAFS and pinctrl for it */
+
+&espi {
+	status = "okay";
+};
+
+&vwgpio {
+	gpio-count = <32>;
+	gpio-names-mask = <0x000001F1>;
+	gpio-dir-mask = <0x00000FF0>;
+	gpio-names = "VW_FM_BIOS_POST_CMPLT_N",
+		"VW_FM_DUAL_PARTITION_N", "VW_FM_STANDALONE_MODE_N",
+		"VW_FM_4S_8S_N_MODE", "VW_FM_NODE_ID_1", "VW_FM_NODE_ID_0";
+	status = "okay";
+};
+
+&mmbi {
+	status = "okay";
+
+	host-map-addr = <0xF6810000>;
+	memory-region = <&espi_mmbi_memory>;
+};
+
+&mctp {
+	status = "okay";
+};
+
+&peci_legacy0 {
+	status = "okay";
+};
+
+&syscon {
+	status = "okay";
+
+	mac1-clk-delay = <0x1f 0x10
+			  0x10 0x10
+			  0x10 0x10>;
+
+	misc_control {
+		compatible = "aspeed,bmc-misc";
+		uart_port_debug {
+			offset = <0xc8>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+
+		uart1_port_debug {
+			offset = <0xd8>;
+			bit-mask = <0x1>;
+			bit-shift = <3>;
+			read-only;
+		};
+
+		p2a-bridge {
+			offset = <0xC20>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+
+		boot-2nd-flash {
+			offset = <0x500>;
+			bit-mask = <0x1>;
+			bit-shift = <31>;
+			read-only;
+		};
+
+		chip_id {
+			offset = <0x5b0>;
+			bit-mask = <0xffffffff 0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <64>;
+			hash-data = "d44f9b804976fa23c2e25d62f16154d26520a7e24c5555095fd1b55c027804f1570dcd16189739c640cd7d9a6ce14944a2c4eaf1dc429eed6940e8a83498a474";
+		};
+
+		silicon_id {
+			offset = <0x14>;
+			bit-mask = <0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <32>;
+		};
+	};
+};
+
+#if 0
+ GPIO Alias: (runtime alias -> schematic name)
+	ID_BUTTON -> FP_ID_BTN_N
+	CPU_CATERR -> FM_CPU_CATERR_N
+	PCH_BMC_THERMTRIP -> FM_PLT_BMC_THERMTRIP_N
+	RESET_BUTTON -> FP_BMC_RST_BTN_N
+	RESET_OUT -> RST_BMC_RSTBTN_OUT_R_N
+	POWER_BUTTON -> FP_PWR_BTN_N
+	POWER_OUT -> FM_BMC_PWR_BTN_N
+	PREQ_N -> DBP_ASD_BMC_PREQ_R_N
+	POST_COMPLETE -> FM_BIOS_POST_CMPLT_BMC_N
+	CPU_ERR0 -> FM_CPU0_ERR0_LVC3_N
+	CPU_ERR1 -> FM_CPU0_ERR1_LVC3_N
+	CPU_ERR2 -> FM_CPU0_ERR2_LVC3_N
+	DEBUG_EN_N -> FM_JTAG_TCK_MUX_SEL_R
+	PLTRST_N -> RST_PLTRST_BMC_N
+	PRDY_N -> DBP_ASD_BMC_PRDY_R_N
+	PWR_DEBUG_N ->
+	XDP_PRST_N ->
+	SYSPWROK ->
+	RSMRST_N ->
+	SIO_S3 -> FM_SLPS3_R_N
+	SIO_S5 -> FM_SLPS4_R_N
+	SIO_ONCONTROL -> FM_BMC_ONCTL_R_N
+	SIO_POWER_GOOD -> PWRGD_CPU0_LVC3_R
+	PS_PWROK -> PWRGD_BMC_PS_PWROK_R
+	P3VBAT_BRIDGE_EN ->
+	TCK_MUX_SEL ->
+	NMI_BUTTON -> FP_NMI_BTN_N
+#endif
+&gpio0 {
+	status = "okay";
+	gpio-line-names =
+	/*A0-A7*/	"","","","","SMB_CPU_PIROM_SCL","SMB_CPU_PIROM_SDA","SMB_IPMB_STBY_LVC3_SCL","SMB_IPMB_STBY_LVC3_SDA",
+	/*B0-B7*/	"","","","FM_CPU1_ERR2_LVT3_N","RGMII_BMC_RMM4_LVC3_R_MDC","RGMII_BMC_RMM4_LVC3_R_MDIO","FM_BMC_BMCINIT_R","FP_ID_LED_N",
+	/*C0-C7*/	"FM_FORCE_BMC_UPDATE_N","RST_RGMII_PHYRST_N","FM_TPM_EN_PULSE","","","","FM_CPU1_ERR0_LVT3_N","FM_CPU1_ERR1_LVT3_N",
+	/*D0-D7*/	"CPU_ERR0","CPU_ERR1","CPU_ERR2","PRDY_N","FM_SPD_SWITCH_CTRL_N","","","",
+	/*E0-E7*/	"FM_SKT1_FAULT_LED","FM_SKT0_FAULT_LED","CLK_50M_CKMNG_BMCB","ID_BUTTON","","","","",
+	/*F0-F7*/	"","FM_DUAL_PARTITION_MODE_N","FM_STANDALONE_MODE_N","FM_4S_8S_N_MODE","FM_NODE_ID0","FM_NODE_ID1","","",
+	/*G0-G7*/	"FM_SMB_BMC_NVME_LVC3_ALERT_N","RST_BMC_HSBP_MUX_N","FP_LED_STATUS_GREEN_N","FP_LED_STATUS_AMBER_N","PS_PWROK","FM_PARTITION_SEL","FM_BMC_CPU_FBRK_OUT_R_N","DBP_PRESENT_IN_R2_N",
+	/*H0-H7*/	"SGPIO_BMC_CLK_R","SGPIO_BMC_LD_R","SGPIO_BMC_DOUT_R","SGPIO_BMC_DIN","PLTRST_N","CPU_CATERR","","",
+	/*I0-I7*/	"","JTAG_ASD_TDI_R","JTAG_ASD_TCK_R","JTAG_ASD_TMS_R","JTAG_ASD_TDO","FM_BMC_PWRBTN_OUT_R_N","FM_BMC_PWR_BTN_N","",
+	/*J0-J7*/	"","","","","","","","",
+	/*K0-K7*/	"","","","","","","","",
+	/*L0-L7*/	"","","","","PREQ_N","TCK_MUX_SEL","","",
+	/*M0-M7*/	"","","","","","","SPA_SOUT","SPA_SIN",
+	/*N0-N7*/	"","","","","","","SPB_SOUT","SPB_SIN",
+	/*O0-O7*/	"","","","","","","NMI_BUTTON","SPEAKER_BMC_R",
+	/*P0-P7*/	"RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","","","","LED_BMC_HB_LED_N",
+	/*Q0-Q7*/	"","","","","","","","",
+	/*R0-R7*/	"","","","","","","","",
+	/*S0-S7*/	"RST_BMC_PCIE_MUX_N","FM_BMC_TRUST_N","FM_BMC_FRU_WP_N","","PWRGD_CPU0_AUXPWRGD","A_P3V_BAT_SCALED_EN","REMOTE_DEBUG_ENABLE","",
+	/*T0-T7*/	"","","","","","","","",
+	/*U0-U7*/	"","","","","","","","",
+	/*V0-V7*/	"SIO_S3","SIO_S5","","SIO_ONCONTROL","SIO_POWER_GOOD","","","",
+	/*W0-W7*/	"LPC_LAD0_ESPI_R_IO0","LPC_LAD1_ESPI_R_IO1","LPC_LAD2_ESPI_R_IO2","LPC_LAD3_ESPI_R_IO3","CLK_24M_66M_LPC0_ESPI_BMC","LPC_LFRAME_N_ESPI_CS0_BMC_N","IRQ_LPC_SERIRQ_ESPI_ALERT_N","RST_LPC_LRST_ESPI_RST_BMC_R_N",
+	/*X0-X7*/	"","","PCH_BMC_THERMTRIP","","","","","",
+	/*Y0-Y7*/	"FM_BMC_CMOS_CLR_R_N","","FM_BMC_SAFS_EN","IRQ_SML1_PMBUS_BMC_ALERT_N","SPI_BMC_BOOT_R_IO2","SPI_BMC_BOOT_R_IO3","PU_SPI_BMC_BOOT_ABR","PU_SPI_BMC_BOOT_WP_N",
+	/*Z0-Z7*/	"","","","HW_STRAP_5","HW_STRAP_6","HW_STRAP_7","HW_STRAP_2","HW_STRAP_3";
+
+};
+
+&gpio1 {
+	status = "okay";
+	gpio-line-names = /* GPIO18 A-E */
+	/*A0-A7*/	"","","RST_EMMC_BMC_R_N","","","","","",
+	/*B0-B7*/	"","","","","RGMII_BMC_RMM4_TX_R_CLK","RGMII_BMC_RMM4_TX_R_CTRL","RGMII_BMC_RMM4_R_TXD0","RGMII_BMC_RMM4_R_TXD1",
+	/*C0-C7*/	"RGMII_BMC_RMM4_R_TXD2","RGMII_BMC_RMM4_R_TXD3","RGMII_BMC_RMM4_RX_CLK","RGMII_BMC_RMM4_RX_CTRL","RGMII_BMC_RMM4_RXD0","RGMII_BMC_RMM4_RXD1","RGMII_BMC_RMM4_RXD2","RGMII_BMC_RMM4_RXD3",
+	/*D0-D7*/	"EMMC_BMC_R_CLK","EMMC_BMC_R_CMD","EMMC_BMC_R_DATA0","EMMC_BMC_R_DATA1","EMMC_BMC_R_DATA2","EMMC_BMC_R_DATA3","EMMC_BMC_CD_N","EMMC_BMC_WP_N",
+	/*E0-E3*/	"EMMC_BMC_R_DATA4","EMMC_BMC_R_DATA5","EMMC_BMC_R_DATA6","EMMC_BMC_R_DATA7";
+};
+
+&sgpiom0 {
+	ngpios = <128>;
+	bus-frequency = <2000000>;
+	status = "okay";
+#if 0
+ SGPIO Alias: (runtime alias -> net name)
+	CPU1_PRESENCE -> FM_CPU0_SKTOCC_LVT3_N
+	CPU1_THERMTRIP -> H_CPU0_THERMTRIP_LVC1_N
+	CPU1_VRHOT -> IRQ_CPU0_VRHOT_N
+	CPU1_MEM_VRHOT -> IRQ_CPU0_MEM_VRHOT_N
+	CPU1_MEM_THERM_EVENT -> H_CPU0_MEMHOT_OUT_LVC1_N
+	CPU1_MISMATCH -> FM_CPU0_MISMATCH
+	CPU2_PRESENCE -> FM_CPU1_SKTOCC_LVT3_N
+	CPU2_THERMTRIP -> H_CPU1_THERMTRIP_LVC1_N
+	CPU2_VRHOT -> IRQ_CPU1_VRHOT_N
+	CPU2_MEM_VRHOT -> IRQ_CPU1_MEM_VRHOT_N
+	CPU2_MEM_THERM_EVENT -> H_CPU1_MEMHOT_OUT_LVC1_N
+	CPU2_MISMATCH -> FM_CPU1_MISMATCH
+#endif
+	/* SGPIO lines. even: input, odd: output */
+	gpio-line-names =
+	/*A, 0-7*/	"CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","H_CPU0_MON_FAIL_LVC1_N","","CPU1_MEM_VRHOT","","CPU1_MEM_THERM_EVENT","","FM_CPU0_PROC_ID0","","FM_CPU0_PROC_ID1","",
+	/*B, 8-15*/	"CPU1_MISMATCH","LED_CPU1_CH1_DIMM1_FAULT","","LED_CPU1_CH1_DIMM2_FAULT","CPU2_PRESENCE","LED_CPU1_CH2_DIMM1_FAULT","CPU2_THERMTRIP","LED_CPU1_CH2_DIMM2_FAULT","CPU2_VRHOT","LED_CPU1_CH3_DIMM1_FAULT","H_CPU1_MON_FAIL_LVC1_N","LED_CPU1_CH3_DIMM2_FAULT","CPU2_MEM_VRHOT","LED_CPU1_CH4_DIMM1_FAULT","CPU2_MEM_THERM_EVENT","LED_CPU1_CH4_DIMM2_FAULT",
+	/*C, 16-23*/	"FM_CPU1_PROC_ID0","LED_CPU1_CH5_DIMM1_FAULT","FM_CPU1_PROC_ID1","LED_CPU1_CH5_DIMM2_FAULT","CPU2_MISMATCH","LED_CPU1_CH6_DIMM1_FAULT","","LED_CPU1_CH6_DIMM2_FAULT","","LED_FAN1_FAULT","","LED_FAN2_FAULT","","LED_FAN3_FAULT","","LED_FAN4_FAULT",
+	/*D, 24-31*/	"","LED_FAN5_FAULT","","LED_FAN6_FAULT","","LED_FAN7_FAULT","","LED_FAN8_FAULT","","LED_CPU2_CH1_DIMM1_FAULT","","LED_CPU2_CH1_DIMM2_FAULT","","LED_CPU2_CH2_DIMM1_FAULT","","LED_CPU2_CH2_DIMM2_FAULT",
+	/*E, 32-39*/	"","LED_CPU2_CH3_DIMM1_FAULT","","LED_CPU2_CH3_DIMM2_FAULT","","LED_CPU2_CH4_DIMM1_FAULT","","LED_CPU2_CH4_DIMM2_FAULT","","LED_CPU2_CH5_DIMM1_FAULT","","LED_CPU2_CH5_DIMM2_FAULT","","LED_CPU2_CH6_DIMM1_FAULT","CPU1_CPLD_CRC_ERROR","LED_CPU2_CH6_DIMM2_FAULT",
+	/*F, 40-47*/	"CPU2_CPLD_CRC_ERROR","","CPU1_CATERR_IERR","","CPU1_CATERR_MCERR","","CPU2_CATERR_IERR","","CPU2_CATERR_MCERR","","","","","","","",
+	/*G, 48-55*/	"MAIN_PLD_MINOR_REV_BIT0","","MAIN_PLD_MINOR_REV_BIT1","","MAIN_PLD_MINOR_REV_BIT2","","MAIN_PLD_MINOR_REV_BIT3","","MAIN_PLD_MAJOR_REV_BIT0","","MAIN_PLD_MAJOR_REV_BIT1","","MAIN_PLD_MAJOR_REV_BIT2","","MAIN_PLD_MAJOR_REV_BIT3","",
+	/*H, 56-63*/	"","","WMEMX_PWR_FLT","","WCPUX_MEM_PWR_FLT","","PWRGD_P3V3_FF","","WPSU_PWR_FLT","","","","","","WPCH_PWR_FLT","",
+	/*I, 64-71*/	"FM_CPU0_PKGID0","LED_CPU1_CH7_DIMM1_FAULT","FM_CPU0_PKGID1","LED_CPU1_CH7_DIMM2_FAULT","FM_CPU0_PKGID2","LED_CPU1_CH8_DIMM1_FAULT","H_CPU0_MEMTRIP_LVC1_N","LED_CPU1_CH8_DIMM2_FAULT","FM_CPU1_PKGID0","LED_CPU2_CH7_DIMM1_FAULT","FM_CPU1_PKGID1","LED_CPU2_CH7_DIMM2_FAULT","FM_CPU1_PKGID2","LED_CPU2_CH8_DIMM1_FAULT","H_CPU1_MEMTRIP_LVC1_N","LED_CPU2_CH8_DIMM2_FAULT",
+	/*J, 72-79*/	"","","","","","","","","","","","","","","","",
+	/*K, 80-87*/	"FM_BOARD_REV_ID0","LED_CPU0_CH9_DIMM1_FAULT","FM_BOARD_REV_ID1","LED_CPU0_CH9_DIMM2_FAULT","FM_BOARD_REV_ID2","LED_CPU0_CH10_DIMM1_FAULT","FM_BOARD_SKU_ID0","LED_CPU0_CH10_DIMM2_FAULT","FM_BOARD_SKU_ID1","LED_CPU0_CH11_DIMM1_FAULT","FM_BOARD_SKU_ID2","LED_CPU0_CH11_DIMM2_FAULT","FM_BOARD_SKU_ID3","LED_CPU0_CH12_DIMM1_FAULT","FM_BOARD_SKU_ID4","LED_CPU0_CH12_DIMM2_FAULT",
+	/*L, 88-95*/	"FM_BOARD_SKU_ID5","LED_CPU1_CH9_DIMM1_FAULT","FM_BMC_VAL_EN","LED_CPU1_CH9_DIMM2_FAULT","FM_SERIAL_BOOT","LED_CPU1_CH10_DIMM1_FAULT","","LED_CPU1_CH10_DIMM2_FAULT","S0_PWROK","LED_CPU1_CH11_DIMM1_FAULT","","LED_CPU1_CH11_DIMM2_FAULT","","LED_CPU1_CH12_DIMM1_FAULT","","LED_CPU1_CH12_DIMM1_FAULT",
+	/*M, 96-103*/	"","FM_SURPRISE_RESET_N","","FM_CPU1_INTR_CLK_CONFDONE_N","","FM_GLOBAL_RESET_N","FM_1200VA_OC","BMC_BOOT_DONE","","IRQ_BMC_CPU_NMI_P0","","IRQ_BMC_CPU_NMI_P1","","","","",
+	/*N, 104-111*/	"","","","","","","","","","","","","","","","",
+	/*O, 112-119*/	"R1S_PRESENCE","","","","","","","","","","","","","","","",
+	/*P, 120-127*/	"","","","","","","","","","","","","","","","";
+};
+
+&kcs3 {
+	aspeed,lpc-io-reg = <0xCA2>;
+	status = "okay";
+};
+
+&kcs4 {
+	aspeed,lpc-io-reg = <0xCA4>;
+	status = "okay";
+};
+
+&sio_regs {
+	status = "okay";
+	sio_status {
+		offset = <0x10C>;
+		bit-mask = <0x1F>;
+		bit-shift = <4>;
+	};
+	sio29_status {
+		offset = <0x170>;
+		bit-mask = <0xFF>;
+		bit-shift = <8>;
+	};
+};
+
+&lpc_sio {
+	status = "okay";
+};
+
+&lpc_snoop {
+	snoop-ports = <0x80>;
+	status = "okay";
+};
+
+&mbox {
+	status = "okay";
+};
+
+&mdio1 {
+	status = "okay";
+
+	ethphy1: ethernet-phy@0 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <0>;
+	};
+};
+
+&mac1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rgmii2_default>;
+	clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>,
+		 <&syscon ASPEED_CLK_MAC2RCLK>;
+	clock-names = "MACCLK", "RCLK";
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy1>;
+};
+
+&mac3 {
+	status = "disable";
+	use-ncsi;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rmii4_default>;
+	clocks = <&syscon ASPEED_CLK_GATE_MAC4CLK>,
+		 <&syscon ASPEED_CLK_MAC4RCLK>;
+	clock-names = "MACCLK", "RCLK";
+};
+
+&uart1 {
+	/* Only host uses this via SUART but must be enabled in BMC devicetree
+	 * to prevent clock gating.
+	 */
+	status = "okay";
+};
+
+&uart3 {
+	status = "okay";
+	/* We don't use IO3 - this is routed to UART1 */
+	pinctrl-0 = <>;
+};
+
+&uart4 {
+	status = "okay";
+	/* We don't use IO4 - this is routed to IO1 */
+	pinctrl-0 = <>;
+};
+
+&uart5 {
+	status = "okay";
+};
+
+&uart_routing {
+	status = "okay";
+};
+
+&emmc_controller{
+	status = "okay";
+};
+
+&emmc {
+	non-removable;
+	bus-width = <4>;
+	max-frequency = <52000000>;
+};
+
+&i2c4 {
+	/* SMB_HSBP_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c5 {
+	/* SMB_PMBUS2_STBY_LVC3 */
+	/*
+	 * TODO BHS: On EGS used for SMB_SMLINK0_STBY_LVC3_R2
+	 * Updated services or remap using alias for compatibity
+	 */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	#retries = <3>;
+	status = "okay";
+};
+
+&i2c6 {
+	/* SMB_TEMPSENSOR_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c7 {
+	/* SMB_PMBUS_SML1_STBY_LVC3_R */
+	multi-master;
+	#retries = <3>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c8 {
+	/* SMB_HOST_STBY_BMC */
+	/*
+	 * TODO BHS: On EGS used for SMB_PCIE
+	 * Updated services or remap using alias for compatibity
+	 */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c9 {
+	/* SMB_PCIE_STBY_LVC3 */
+	/*
+	 * TODO BHS: On EGS used for SMB_HOST_STBY
+	 * Updated services or remap using alias for compatibity
+	 */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c10 {
+	/* SMB_BMC_SCM_LVC3 */
+	status = "okay";
+};
+
+&i2c11 {
+	/* SMB_CHASSIS_SENSOR_STBY_LVC3 */
+	/*
+	 * TODO BHS: On EGS SMB_CHASSIS_SENSOR_STBY_LVC3 is on i2c0
+	 * Updated services or remap using alias for compatibity
+	 */
+	status = "okay";
+};
+
+&i2c12 {
+	/* SMB_CPU_PIROM */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+
+	rtc@6f {
+		compatible = "nxp,pcf85053";
+		reg = <0x6f>;
+	};
+};
+
+&i2c13 {
+	/* SMB_IPMB_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c15 {
+	/* SMB_CPLD_UPDATE_BMC_LVC3 */
+	status = "okay";
+};
+
+&i3cglobal {
+	status = "okay";
+};
+
+&i3c1 {
+	/* I3C_PFR_BMC */
+	status = "okay";
+	initial-role = "target";
+	target-read-timeout = <100>;
+	dcr = <0xCC>;
+	pid = <0x020a 0x0000000b>;
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	status = "okay";
+	is-mng;
+	i3c-scl-hz = <6670000>;
+	i3c-pp-scl-high-ns = <60>;
+	i2c-scl-hz = <400000>;
+	i3c-od-scl-high-ns = <1000>;
+	sda-tx-hold-ns = <40>;
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+	status = "okay";
+	i3c-scl-hz = <8330000>;
+	i3c-pp-scl-high-ns = <50>;
+	i2c-scl-hz = <1000000>;
+	i3c-od-scl-high-ns = <400>;
+	sda-tx-hold-ns = <30>;
+	jdec-spd;
+};
+
+&i3c4 {
+	/* I3C_DEBUG_STBY_LVC18 */
+	status = "disabled";
+	i3c-scl-hz = <3000000>;
+};
+
+&i3c5 {
+	/* I3C_PCIE_BMC_LVC18 */
+	status = "disabled";
+	i3c-scl-hz = <1000000>;
+};
+
+&pcieh {
+	status = "okay";
+};
+
+/*
+ * TODO BHS: Removed PWM/TACH for fans, leaving beeper only.
+ * Need to add I2C Fan controller to DTS or JSON
+ */
+&pwm {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm7_default>;
+};
+
+&video {
+	status = "okay";
+	memory-region = <&video_engine_memory>;
+};
+
+&vhub {
+	status = "okay";
+};
+
+&jtag1 {
+	status = "okay";
+};
+
+&wdt2 {
+	status = "okay";
+};
+
+&chassis {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc-xpv.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc-xpv.dts
new file mode 100644
index 000000000000..7514f41964e8
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc-xpv.dts
@@ -0,0 +1,286 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Beechnut City xPV BMC";
+	compatible = "intel,bnc-xpv-bmc", "aspeed,ast2600";
+};
+
+&mac3 {
+	/* OCP NIC is not supported obn xPV platforms */
+	status = "disabled";
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+	i3c-scl-hz = <6000000>;
+	i3c-pp-scl-high-ns = <70>;
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c2@04 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c3@08 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc.dts
new file mode 100644
index 000000000000..68da5c74954b
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bnc.dts
@@ -0,0 +1,330 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Beechnut City BMC";
+	compatible = "intel,bnc-bmc", "aspeed,ast2600";
+	aliases {
+		i2c16 = &i2c9_mux_ch7;
+		i2c17 = &i2c9_mux_ch0;
+		i2c22 = &i2c9_mux_ch4;
+		i2c18 = &i2c9_mux0_ch0;
+		i2c19 = &i2c9_mux0_ch1;
+		i2c20 = &i2c9_mux0_ch2;
+		i2c21 = &i2c9_mux0_ch3;
+	};
+};
+
+&i2c9 {
+	/*
+	 * W/A: add SMBUS MUX via device tree instead of entity-manager
+	 * to assign fixed numbers for buses behind MUX which can be referred
+	 * later in platform configuration
+	 */
+	pca9848@70 {
+		compatible = "nxp,pca9848";
+		reg = <0x70>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux_ch7: i2c@7 {
+			reg = <7>;
+		};
+		i2c9_mux_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux_ch4: i2c@4 {
+			reg = <4>;
+		};
+	};
+
+	pca9846@59 {
+		compatible = "nxp,pca9846";
+		reg = <0x59>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux0_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux0_ch1: i2c@1 {
+			reg = <1>;
+		};
+		i2c9_mux0_ch2: i2c@2 {
+			reg = <2>;
+		};
+		i2c9_mux0_ch3: i2c@3 {
+			reg = <3>;
+		};
+	};
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c2@04 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c3@08 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-fab1.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-fab1.dts
new file mode 100644
index 000000000000..b9d8b13b169b
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-fab1.dts
@@ -0,0 +1,155 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+#include "aspeed-bmc-intel-bncm.dtsi"
+
+/ {
+	model = "Intel Beechnut City Modular BMC FAB1";
+	compatible = "intel,bncm-bmc", "aspeed,ast2600";
+	aliases {
+		i2c16 = &i2c9_mux_ch7;
+		i2c18 = &i2c9_mux0_ch0;
+		i2c19 = &i2c9_mux0_ch1;
+		i2c20 = &i2c9_mux0_ch2;
+		i2c21 = &i2c9_mux0_ch3;
+	};
+};
+
+&i2c9 {
+	/*
+	 * W/A: add SMBUS MUX via device tree instead of entity-manager
+	 * to assign fixed numbers for buses behind MUX which can be referred
+	 * later in platform configuration
+	 */
+	pca9848@70 {
+		compatible = "nxp,pca9848";
+		reg = <0x70>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux_ch7: i2c@7 {
+			reg = <7>;
+		};
+
+	};
+
+	pca9846@59 {
+		compatible = "nxp,pca9846";
+		reg = <0x59>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux0_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux0_ch1: i2c@1 {
+			reg = <1>;
+		};
+		i2c9_mux0_ch2: i2c@2 {
+			reg = <2>;
+		};
+		i2c9_mux0_ch3: i2c@3 {
+			reg = <3>;
+		};
+	};
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	i3c-scl-hz = <4550000>;
+	i3c-pp-scl-high-ns = <50>;
+	sda-tx-hold-ns = <50>;
+
+	/* HUB on Legacy Board */
+	hub0@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		cp0-io-strength = "50Ohms";
+		cp1-io-strength = "50Ohms";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+		id = <0>;
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+
+	/* HUB on non-Legacy Board */
+	hub2@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		cp0-io-strength = "50Ohms";
+		cp1-io-strength = "50Ohms";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+		id = <3>;
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl1.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl1.dts
new file mode 100644
index 000000000000..5c5c82792ae7
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl1.dts
@@ -0,0 +1,17 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+#include "aspeed-bmc-intel-bncm.dtsi"
+
+/ {
+	model = "Intel Beechnut City Modular BMC Non-Legacy 1";
+	compatible = "intel,bncm-nl1-bmc", "aspeed,ast2600";
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	initial-role = "target";
+	dcr = <0xCC>;
+	pid = <0x020a 0x0000100b>;
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl2.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl2.dts
new file mode 100644
index 000000000000..50f508e5492c
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl2.dts
@@ -0,0 +1,17 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+#include "aspeed-bmc-intel-bncm.dtsi"
+
+/ {
+	model = "Intel Beechnut City Modular BMC Non-Legacy 2";
+	compatible = "intel,bncm-nl2-bmc", "aspeed,ast2600";
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	initial-role = "target";
+	dcr = <0xCC>;
+	pid = <0x020a 0x0000200b>;
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl3.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl3.dts
new file mode 100644
index 000000000000..eaee96d30bbb
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm-nl3.dts
@@ -0,0 +1,17 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+#include "aspeed-bmc-intel-bncm.dtsi"
+
+/ {
+	model = "Intel Beechnut City Modular BMC Non-Legacy 3";
+	compatible = "intel,bncm-nl3-bmc", "aspeed,ast2600";
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	initial-role = "target";
+	dcr = <0xCC>;
+	pid = <0x020a 0x0000300b>;
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dts
new file mode 100644
index 000000000000..0110bc5360dc
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dts
@@ -0,0 +1,155 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+#include "aspeed-bmc-intel-bncm.dtsi"
+
+/ {
+	model = "Intel Beechnut City Modular BMC";
+	compatible = "intel,bncm-bmc", "aspeed,ast2600";
+	aliases {
+		i2c16 = &i2c9_mux_ch7;
+		i2c18 = &i2c9_mux0_ch0;
+		i2c19 = &i2c9_mux0_ch1;
+		i2c20 = &i2c9_mux0_ch2;
+		i2c21 = &i2c9_mux0_ch3;
+	};
+};
+
+&i2c9 {
+	/*
+	 * W/A: add SMBUS MUX via device tree instead of entity-manager
+	 * to assign fixed numbers for buses behind MUX which can be referred
+	 * later in platform configuration
+	 */
+	pca9848@70 {
+		compatible = "nxp,pca9848";
+		reg = <0x70>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux_ch7: i2c@7 {
+			reg = <7>;
+		};
+
+	};
+
+	pca9846@59 {
+		compatible = "nxp,pca9846";
+		reg = <0x59>;
+		i2c-mux-idle-disconnect;
+		i2c9_mux0_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux0_ch1: i2c@1 {
+			reg = <1>;
+		};
+		i2c9_mux0_ch2: i2c@2 {
+			reg = <2>;
+		};
+		i2c9_mux0_ch3: i2c@3 {
+			reg = <3>;
+		};
+	};
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	i3c-scl-hz = <4550000>;
+	i3c-pp-scl-high-ns = <50>;
+	sda-tx-hold-ns = <50>;
+
+	/* HUB on Legacy Board */
+	hub0@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		cp0-io-strength = "50Ohms";
+		cp1-io-strength = "50Ohms";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+		id = <0>;
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+
+	/* HUB on non-Legacy Board */
+	hub2@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		cp0-io-strength = "50Ohms";
+		cp1-io-strength = "50Ohms";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+		id = <3>;
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dtsi b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dtsi
new file mode 100644
index 000000000000..08f634a7e6a4
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bncm.dtsi
@@ -0,0 +1,227 @@
+// SPDX-License-Identifier: GPL-2.0+
+// I3C SPD Hub info for modular platforms
+//
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c2@04 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c3@08 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bsc.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bsc.dts
new file mode 100644
index 000000000000..60c7936e6b43
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-bsc.dts
@@ -0,0 +1,9 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-bmc-intel-oks.dtsi"
+
+/ {
+	model = "Intel Basin City BMC";
+	compatible = "intel,bcs-bmc", "aspeed,ast2600";
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-jnc.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-jnc.dts
new file mode 100644
index 000000000000..d226339fef8e
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-jnc.dts
@@ -0,0 +1,9 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-bmc-intel-oks.dtsi"
+
+/ {
+	model = "Intel Johnson City BMC";
+	compatible = "intel,jnc-bmc", "aspeed,ast2600";
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-kvl.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-kvl.dts
new file mode 100644
index 000000000000..d482b3bf5332
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-kvl.dts
@@ -0,0 +1,245 @@
+// SPDX-License-Identifier: GPL-2.0
+/dts-v1/;
+
+#include "aspeed-bmc-intel-bhs.dtsi"
+
+/ {
+	model = "Intel Kaseyville BMC";
+	compatible = "intel,kvl-bmc", "aspeed,ast2600";
+	aliases {
+		i2c16 = &i2c9_mux_ch7;
+		i2c17 = &i2c9_mux_ch0;
+		i2c22 = &i2c9_mux_ch4;
+		i2c18 = &i2c9_mux0_ch0;
+		i2c19 = &i2c9_mux0_ch1;
+		i2c20 = &i2c9_mux0_ch2;
+		i2c21 = &i2c9_mux0_ch3;
+	};
+};
+
+&i2c9 {
+	/*
+	 * W/A: add SMBUS MUX via device tree instead of entity-manager
+	 * to assign fixed numbers for buses behind MUX which can be referred
+	 * later in platform configuration
+	 */
+	pca9848@70 {
+		compatible = "nxp,pca9848";
+		reg = <0x70>;
+		i2c9_mux_ch7: i2c@7 {
+			reg = <7>;
+		};
+		i2c9_mux_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux_ch4: i2c@4 {
+			reg = <4>;
+		};
+	};
+
+	pca9846@59 {
+		compatible = "nxp,pca9846";
+		reg = <0x59>;
+		i2c9_mux0_ch0: i2c@0 {
+			reg = <0>;
+		};
+		i2c9_mux0_ch1: i2c@1 {
+			reg = <1>;
+		};
+		i2c9_mux0_ch2: i2c@2 {
+			reg = <2>;
+		};
+		i2c9_mux0_ch3: i2c@3 {
+			reg = <3>;
+		};
+	};
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	i3c-scl-hz = <8330000>;
+	i3c-pp-scl-high-ns = <50>;
+	sda-tx-hold-ns = <40>;
+
+	hub@0,0 {
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+		tp0145-io-strength = "50Ohms";
+		tp2367-io-strength = "50Ohms";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+	};
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+
+	/* Renesas RG3MxxB12A0 */
+	hub@70,3C000000100 {
+		reg = <0x70 0x3C0 0x00000100>;
+		assigned-address = <0x70>;
+		dcr = <0xC2>;
+
+		cp0-ldo = "disabled";
+		cp1-ldo = "disabled";
+		tp0145-ldo = "disabled";
+		tp2367-ldo = "disabled";
+		tp0145-pullup = "2k";
+		tp2367-pullup = "2k";
+
+		target-port@0 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@1 {
+			mode = "i3c";
+			pullup = "enabled";
+		};
+		target-port@2 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@3 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@4 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@5 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@6 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+		target-port@7 {
+			mode = "disabled";
+			pullup = "enabled";
+		};
+
+		i3c0@01 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+		i3c1@02 {
+			jdec-spd;
+			/* Renesas SPD5118 */
+			spd@50,3C000000000 {
+				reg = <0x50 0x3C0 0x00000000>;
+				assigned-address = <0x50>;
+			};
+			/* Renesas SPD5118 */
+			spd@51,3C000000001 {
+				reg = <0x51 0x3C0 0x00000001>;
+				assigned-address = <0x51>;
+			};
+			/* Renesas SPD5118 */
+			spd@52,3C000000002 {
+				reg = <0x52 0x3C0 0x00000002>;
+				assigned-address = <0x52>;
+			};
+			/* Renesas SPD5118 */
+			spd@53,3C000000003 {
+				reg = <0x53 0x3C0 0x00000003>;
+				assigned-address = <0x53>;
+			};
+			/* Renesas SPD5118 */
+			spd@54,3C000000004 {
+				reg = <0x54 0x3C0 0x00000004>;
+				assigned-address = <0x54>;
+			};
+			/* Renesas SPD5118 */
+			spd@55,3C000000005 {
+				reg = <0x55 0x3C0 0x00000005>;
+				assigned-address = <0x55>;
+			};
+			/* Renesas SPD5118 */
+			spd@56,3C000000006 {
+				reg = <0x56 0x3C0 0x00000006>;
+				assigned-address = <0x56>;
+			};
+			/* Renesas SPD5118 */
+			spd@57,3C000000007 {
+				reg = <0x57 0x3C0 0x00000007>;
+				assigned-address = <0x57>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-oks.dtsi b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-oks.dtsi
new file mode 100644
index 000000000000..2558ca21328a
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-oks.dtsi
@@ -0,0 +1,613 @@
+// SPDX-License-Identifier: GPL-2.0+
+/dts-v1/;
+
+#include "aspeed-g6.dtsi"
+#include <dt-bindings/gpio/aspeed-gpio.h>
+#include <dt-bindings/i2c/i2c.h>
+
+/ {
+	chosen {
+		stdout-path = &uart5;
+		bootargs = "console=ttyS4,115200n8 root=/dev/ram rw init=/linuxrc earlyprintk";
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x40000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		video_memory: video {
+			size = <0x04000000>;
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			no-map;
+		};
+
+		espi_mmbi_memory: espi_mmbi_memory {
+			no-map;
+			reg = <0x9EFF0000 0x10000>; /* 64K */
+		};
+	};
+
+	vga-shared-memory {
+		compatible = "aspeed,ast2500-vga-sharedmem";
+		reg = <0x9f700000 0x100000>;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		identify {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(B, 7) GPIO_ACTIVE_LOW>;
+		};
+
+		status_amber {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(G, 3) GPIO_ACTIVE_LOW>;
+		};
+
+		status_green {
+			default-state = "keep";
+			gpios = <&gpio0 ASPEED_GPIO(G, 2) GPIO_ACTIVE_LOW>;
+		};
+
+		status_susack {
+			default-state = "off";
+			gpios = <&gpio0 ASPEED_GPIO(V, 6) GPIO_ACTIVE_LOW>;
+		};
+
+		fan1_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 41 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan2_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 43 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan3_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 45 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan4_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 47 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan5_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 49 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan6_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 51 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan7_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 53 GPIO_ACTIVE_HIGH>;
+		};
+
+		fan8_fault {
+			default-state = "off";
+			gpios = <&sgpiom0 55 GPIO_ACTIVE_HIGH>;
+		};
+	};
+
+	beeper {
+		compatible = "pwm-beeper";
+		pwms = <&pwm 7 1000000 0>;
+	};
+
+	smart {
+		compatible = "intel,smart";
+		status = "okay";
+		smbalert-gpio = <&gpio0 ASPEED_GPIO(Y, 3) GPIO_ACTIVE_HIGH>;
+	};
+
+};
+
+&fmc {
+	status = "okay";
+	flash@0 {
+		status = "okay";
+		spi-max-frequency = <40000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		m25p,fast-read;
+#include "openbmc-flash-layout-intel-oks-128MB.dtsi"
+	};
+};
+
+/* SPI1 controller - BIOS SPI flash */
+&spi1 {
+	status = "okay";
+	flash@0 {
+		status = "okay";
+		/*
+		 * TODO: using BHS limits for possible development on N-1
+		 */
+		spi-max-frequency = <25000000>; /* 25MHz */
+		spi-rx-bus-width = <1>;
+		spi-tx-bus-width = <1>;
+
+		/*
+		 * It makes an entry in sysfs which will later be
+		 * changed to real spi-nor driver on need basis.
+		 */
+		compatible = "spidev";
+	};
+};
+
+&espi {
+	status = "okay";
+};
+
+&vwgpio {
+	gpio-count = <32>;
+	gpio-names-mask = <0x000001F1>;
+	gpio-dir-mask = <0x00000FF0>;
+	gpio-names = "VW_FM_BIOS_POST_CMPLT_N",
+		"VW_FM_DUAL_PARTITION_N", "VW_FM_STANDALONE_MODE_N",
+		"VW_FM_4S_8S_N_MODE", "VW_FM_NODE_ID_1", "VW_FM_NODE_ID_0";
+	status = "okay";
+};
+
+&mmbi {
+	status = "okay";
+
+	host-map-addr = <0xF6810000>;
+	memory-region = <&espi_mmbi_memory>;
+};
+
+&mctp {
+	status = "okay";
+};
+
+&peci_legacy0 {
+	status = "okay";
+};
+
+&syscon {
+	status = "okay";
+
+	mac1-clk-delay = <0x1f 0x10
+			  0x10 0x10
+			  0x10 0x10>;
+
+	misc_control {
+		compatible = "aspeed,bmc-misc";
+		uart_port_debug {
+			offset = <0xc8>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+
+		uart1_port_debug {
+			offset = <0xd8>;
+			bit-mask = <0x1>;
+			bit-shift = <3>;
+			read-only;
+		};
+
+		p2a-bridge {
+			offset = <0xC20>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+
+		boot-2nd-flash {
+			offset = <0x500>;
+			bit-mask = <0x1>;
+			bit-shift = <31>;
+			read-only;
+		};
+
+		chip_id {
+			offset = <0x5b0>;
+			bit-mask = <0xffffffff 0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <64>;
+			hash-data = "d44f9b804976fa23c2e25d62f16154d26520a7e24c5555095fd1b55c027804f1570dcd16189739c640cd7d9a6ce14944a2c4eaf1dc429eed6940e8a83498a474";
+		};
+
+		silicon_id {
+			offset = <0x14>;
+			bit-mask = <0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <32>;
+		};
+	};
+};
+
+#if 0
+ GPIO Alias: (runtime alias -> schematic name)
+	ID_BUTTON -> FP_ID_BTN_N
+	CPU_CATERR -> FM_CPU_CATERR_N
+	PCH_BMC_THERMTRIP -> FM_PLT_BMC_THERMTRIP_N
+	RESET_BUTTON -> FP_BMC_RST_BTN_N
+	RESET_OUT -> RST_BMC_RSTBTN_OUT_R_N
+	POWER_BUTTON -> FP_PWR_BTN_N
+	POWER_OUT -> FM_BMC_PWR_BTN_N
+	PREQ_N -> DBP_ASD_BMC_PREQ_R_N
+	POST_COMPLETE -> FM_BIOS_POST_CMPLT_BMC_N
+	CPU_ERR0 -> FM_CPU0_ERR0_LVC3_N
+	CPU_ERR1 -> FM_CPU0_ERR1_LVC3_N
+	CPU_ERR2 -> FM_CPU0_ERR2_LVC3_N
+	DEBUG_EN_N -> FM_JTAG_TCK_MUX_SEL_R
+	PLTRST_N -> RST_PLTRST_BMC_N
+	PRDY_N -> DBP_ASD_BMC_PRDY_R_N
+	PWR_DEBUG_N ->
+	XDP_PRST_N ->
+	SYSPWROK ->
+	RSMRST_N ->
+	SIO_S3 -> FM_SLPS3_R_N
+	SIO_S5 -> FM_SLPS4_R_N
+	SIO_ONCONTROL -> FM_BMC_ONCTL_R_N
+	SIO_POWER_GOOD -> PWRGD_CPU0_LVC3_R
+	PS_PWROK -> PWRGD_BMC_PS_PWROK_R
+	P3VBAT_BRIDGE_EN ->
+	TCK_MUX_SEL ->
+	NMI_BUTTON -> FP_NMI_BTN_N
+#endif
+&gpio0 {
+	status = "okay";
+	gpio-line-names =
+	/*A0-A7*/	"","","","","SMB_CPU_PIROM_SCL","SMB_CPU_PIROM_SDA","SMB_IPMB_STBY_LVC3_SCL","SMB_IPMB_STBY_LVC3_SDA",
+	/*B0-B7*/	"","","","FM_CPU1_ERR2_LVT3_N","RGMII_BMC_RMM4_LVC3_R_MDC","RGMII_BMC_RMM4_LVC3_R_MDIO","FM_BMC_BMCINIT_R","FP_ID_LED_N",
+	/*C0-C7*/	"FM_FORCE_BMC_UPDATE_N","RST_RGMII_PHYRST_N","FM_TPM_EN_PULSE","","","","FM_CPU1_ERR0_LVT3_N","FM_CPU1_ERR1_LVT3_N",
+	/*D0-D7*/	"CPU_ERR0","CPU_ERR1","CPU_ERR2","PRDY_N","FM_SPD_SWITCH_CTRL_N","","","",
+	/*E0-E7*/	"FM_SKT1_FAULT_LED","FM_SKT0_FAULT_LED","CLK_50M_CKMNG_BMCB","ID_BUTTON","","","","",
+	/*F0-F7*/	"","FM_DUAL_PARTITION_MODE_N","FM_STANDALONE_MODE_N","FM_4S_8S_N_MODE","FM_NODE_ID0","FM_NODE_ID1","","",
+	/*G0-G7*/	"FM_SMB_BMC_NVME_LVC3_ALERT_N","RST_BMC_HSBP_MUX_N","FP_LED_STATUS_GREEN_N","FP_LED_STATUS_AMBER_N","PS_PWROK","FM_PARTITION_SEL","FM_BMC_CPU_FBRK_OUT_R_N","DBP_PRESENT_IN_R2_N",
+	/*H0-H7*/	"SGPIO_BMC_CLK_R","SGPIO_BMC_LD_R","SGPIO_BMC_DOUT_R","SGPIO_BMC_DIN","PLTRST_N","CPU_CATERR","","",
+	/*I0-I7*/	"","JTAG_ASD_TDI_R","JTAG_ASD_TCK_R","JTAG_ASD_TMS_R","JTAG_ASD_TDO","FM_BMC_PWRBTN_OUT_R_N","FM_BMC_PWR_BTN_N","",
+	/*J0-J7*/	"","","","","","","","",
+	/*K0-K7*/	"","","","","","","","",
+	/*L0-L7*/	"","","","","PREQ_N","TCK_MUX_SEL","","",
+	/*M0-M7*/	"","","","","","","SPA_SOUT","SPA_SIN",
+	/*N0-N7*/	"","","","","","","SPB_SOUT","SPB_SIN",
+	/*O0-O7*/	"","","","","","","NMI_BUTTON","SPEAKER_BMC_R",
+	/*P0-P7*/	"RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","","","","LED_BMC_HB_LED_N",
+	/*Q0-Q7*/	"","","","","","","","",
+	/*R0-R7*/	"","","","","","","","",
+	/*S0-S7*/	"RST_BMC_PCIE_MUX_N","FM_BMC_TRUST_N","FM_BMC_FRU_WP_N","","PWRGD_CPU0_AUXPWRGD","A_P3V_BAT_SCALED_EN","REMOTE_DEBUG_ENABLE","",
+	/*T0-T7*/	"","","","","","","","",
+	/*U0-U7*/	"","","","","","","","",
+	/*V0-V7*/	"SIO_S3","SIO_S5","","SIO_ONCONTROL","SIO_POWER_GOOD","","","",
+	/*W0-W7*/	"LPC_LAD0_ESPI_R_IO0","LPC_LAD1_ESPI_R_IO1","LPC_LAD2_ESPI_R_IO2","LPC_LAD3_ESPI_R_IO3","CLK_24M_66M_LPC0_ESPI_BMC","LPC_LFRAME_N_ESPI_CS0_BMC_N","IRQ_LPC_SERIRQ_ESPI_ALERT_N","RST_LPC_LRST_ESPI_RST_BMC_R_N",
+	/*X0-X7*/	"","","PCH_BMC_THERMTRIP","","","","","",
+	/*Y0-Y7*/	"FM_BMC_CMOS_CLR_R_N","","FM_BMC_SAFS_EN","IRQ_SML1_PMBUS_BMC_ALERT_N","SPI_BMC_BOOT_R_IO2","SPI_BMC_BOOT_R_IO3","PU_SPI_BMC_BOOT_ABR","PU_SPI_BMC_BOOT_WP_N",
+	/*Z0-Z7*/	"","","","HW_STRAP_5","HW_STRAP_6","HW_STRAP_7","HW_STRAP_2","HW_STRAP_3";
+
+};
+
+&gpio1 {
+	status = "okay";
+	gpio-line-names = /* GPIO18 A-E */
+	/*A0-A7*/	"","","RST_EMMC_BMC_R_N","","","","","",
+	/*B0-B7*/	"","","","","RGMII_BMC_RMM4_TX_R_CLK","RGMII_BMC_RMM4_TX_R_CTRL","RGMII_BMC_RMM4_R_TXD0","RGMII_BMC_RMM4_R_TXD1",
+	/*C0-C7*/	"RGMII_BMC_RMM4_R_TXD2","RGMII_BMC_RMM4_R_TXD3","RGMII_BMC_RMM4_RX_CLK","RGMII_BMC_RMM4_RX_CTRL","RGMII_BMC_RMM4_RXD0","RGMII_BMC_RMM4_RXD1","RGMII_BMC_RMM4_RXD2","RGMII_BMC_RMM4_RXD3",
+	/*D0-D7*/	"EMMC_BMC_R_CLK","EMMC_BMC_R_CMD","EMMC_BMC_R_DATA0","EMMC_BMC_R_DATA1","EMMC_BMC_R_DATA2","EMMC_BMC_R_DATA3","EMMC_BMC_CD_N","EMMC_BMC_WP_N",
+	/*E0-E3*/	"EMMC_BMC_R_DATA4","EMMC_BMC_R_DATA5","EMMC_BMC_R_DATA6","EMMC_BMC_R_DATA7";
+};
+
+&sgpiom0 {
+	ngpios = <128>;
+	bus-frequency = <2000000>;
+	status = "okay";
+#if 0
+ SGPIO Alias: (runtime alias -> net name)
+	CPU1_PRESENCE -> FM_CPU0_SKTOCC_LVT3_N
+	CPU1_THERMTRIP -> H_CPU0_THERMTRIP_LVC1_N
+	CPU1_VRHOT -> IRQ_CPU0_VRHOT_N
+	CPU1_MEM_VRHOT -> IRQ_CPU0_MEM_VRHOT_N
+	CPU1_MEM_THERM_EVENT -> H_CPU0_MEMHOT_OUT_LVC1_N
+	CPU1_MISMATCH -> FM_CPU0_MISMATCH
+	CPU2_PRESENCE -> FM_CPU1_SKTOCC_LVT3_N
+	CPU2_THERMTRIP -> H_CPU1_THERMTRIP_LVC1_N
+	CPU2_VRHOT -> IRQ_CPU1_VRHOT_N
+	CPU2_MEM_VRHOT -> IRQ_CPU1_MEM_VRHOT_N
+	CPU2_MEM_THERM_EVENT -> H_CPU1_MEMHOT_OUT_LVC1_N
+	CPU2_MISMATCH -> FM_CPU1_MISMATCH
+#endif
+	/* SGPIO lines. even: input, odd: output */
+	gpio-line-names =
+	/*A, 0-7*/	"CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","H_CPU0_MON_FAIL_LVC1_N","","CPU1_MEM_VRHOT","","CPU1_MEM_THERM_EVENT","","FM_CPU0_PROC_ID0","","FM_CPU0_PROC_ID1","",
+	/*B, 8-15*/	"CPU1_MISMATCH","LED_CPU1_CH1_DIMM1_FAULT","","LED_CPU1_CH1_DIMM2_FAULT","CPU2_PRESENCE","LED_CPU1_CH2_DIMM1_FAULT","CPU2_THERMTRIP","LED_CPU1_CH2_DIMM2_FAULT","CPU2_VRHOT","LED_CPU1_CH3_DIMM1_FAULT","H_CPU1_MON_FAIL_LVC1_N","LED_CPU1_CH3_DIMM2_FAULT","CPU2_MEM_VRHOT","LED_CPU1_CH4_DIMM1_FAULT","CPU2_MEM_THERM_EVENT","LED_CPU1_CH4_DIMM2_FAULT",
+	/*C, 16-23*/	"FM_CPU1_PROC_ID0","LED_CPU1_CH5_DIMM1_FAULT","FM_CPU1_PROC_ID1","LED_CPU1_CH5_DIMM2_FAULT","CPU2_MISMATCH","LED_CPU1_CH6_DIMM1_FAULT","","LED_CPU1_CH6_DIMM2_FAULT","","LED_FAN1_FAULT","","LED_FAN2_FAULT","","LED_FAN3_FAULT","","LED_FAN4_FAULT",
+	/*D, 24-31*/	"","LED_FAN5_FAULT","","LED_FAN6_FAULT","","LED_FAN7_FAULT","","LED_FAN8_FAULT","","LED_CPU2_CH1_DIMM1_FAULT","","LED_CPU2_CH1_DIMM2_FAULT","","LED_CPU2_CH2_DIMM1_FAULT","","LED_CPU2_CH2_DIMM2_FAULT",
+	/*E, 32-39*/	"","LED_CPU2_CH3_DIMM1_FAULT","","LED_CPU2_CH3_DIMM2_FAULT","","LED_CPU2_CH4_DIMM1_FAULT","","LED_CPU2_CH4_DIMM2_FAULT","","LED_CPU2_CH5_DIMM1_FAULT","","LED_CPU2_CH5_DIMM2_FAULT","","LED_CPU2_CH6_DIMM1_FAULT","CPU1_CPLD_CRC_ERROR","LED_CPU2_CH6_DIMM2_FAULT",
+	/*F, 40-47*/	"CPU2_CPLD_CRC_ERROR","","CPU1_CATERR_IERR","","CPU1_CATERR_MCERR","","CPU2_CATERR_IERR","","CPU2_CATERR_MCERR","","","","","","","",
+	/*G, 48-55*/	"MAIN_PLD_MINOR_REV_BIT0","","MAIN_PLD_MINOR_REV_BIT1","","MAIN_PLD_MINOR_REV_BIT2","","MAIN_PLD_MINOR_REV_BIT3","","MAIN_PLD_MAJOR_REV_BIT0","","MAIN_PLD_MAJOR_REV_BIT1","","MAIN_PLD_MAJOR_REV_BIT2","","MAIN_PLD_MAJOR_REV_BIT3","",
+	/*H, 56-63*/	"","","WMEMX_PWR_FLT","","WCPUX_MEM_PWR_FLT","","PWRGD_P3V3_FF","","WPSU_PWR_FLT","","","","","","WPCH_PWR_FLT","",
+	/*I, 64-71*/	"FM_CPU0_PKGID0","LED_CPU1_CH7_DIMM1_FAULT","FM_CPU0_PKGID1","LED_CPU1_CH7_DIMM2_FAULT","FM_CPU0_PKGID2","LED_CPU1_CH8_DIMM1_FAULT","H_CPU0_MEMTRIP_LVC1_N","LED_CPU1_CH8_DIMM2_FAULT","FM_CPU1_PKGID0","LED_CPU2_CH7_DIMM1_FAULT","FM_CPU1_PKGID1","LED_CPU2_CH7_DIMM2_FAULT","FM_CPU1_PKGID2","LED_CPU2_CH8_DIMM1_FAULT","H_CPU1_MEMTRIP_LVC1_N","LED_CPU2_CH8_DIMM2_FAULT",
+	/*J, 72-79*/	"","","","","","","","","","","","","","","","",
+	/*K, 80-87*/	"FM_BOARD_REV_ID0","LED_CPU0_CH9_DIMM1_FAULT","FM_BOARD_REV_ID1","LED_CPU0_CH9_DIMM2_FAULT","FM_BOARD_REV_ID2","LED_CPU0_CH10_DIMM1_FAULT","FM_BOARD_SKU_ID0","LED_CPU0_CH10_DIMM2_FAULT","FM_BOARD_SKU_ID1","LED_CPU0_CH11_DIMM1_FAULT","FM_BOARD_SKU_ID2","LED_CPU0_CH11_DIMM2_FAULT","FM_BOARD_SKU_ID3","LED_CPU0_CH12_DIMM1_FAULT","FM_BOARD_SKU_ID4","LED_CPU0_CH12_DIMM2_FAULT",
+	/*L, 88-95*/	"FM_BOARD_SKU_ID5","LED_CPU1_CH9_DIMM1_FAULT","FM_BMC_VAL_EN","LED_CPU1_CH9_DIMM2_FAULT","FM_SERIAL_BOOT","LED_CPU1_CH10_DIMM1_FAULT","","LED_CPU1_CH10_DIMM2_FAULT","S0_PWROK","LED_CPU1_CH11_DIMM1_FAULT","","LED_CPU1_CH11_DIMM2_FAULT","","LED_CPU1_CH12_DIMM1_FAULT","","LED_CPU1_CH12_DIMM1_FAULT",
+	/*M, 96-103*/	"","FM_SURPRISE_RESET_N","","FM_CPU1_INTR_CLK_CONFDONE_N","","FM_GLOBAL_RESET_N","FM_1200VA_OC","BMC_BOOT_DONE","","IRQ_BMC_CPU_NMI_P0","","IRQ_BMC_CPU_NMI_P1","","","","",
+	/*N, 104-111*/	"","","","","","","","","","","","","","","","",
+	/*O, 112-119*/	"R1S_PRESENCE","","","","","","","","","","","","","","","",
+	/*P, 120-127*/	"","","","","","","","","","","","","","","","";
+};
+
+&kcs3 {
+	aspeed,lpc-io-reg = <0xCA2>;
+	status = "okay";
+};
+
+&kcs4 {
+	aspeed,lpc-io-reg = <0xCA4>;
+	status = "okay";
+};
+
+&sio_regs {
+	status = "okay";
+	sio_status {
+		offset = <0x10C>;
+		bit-mask = <0x1F>;
+		bit-shift = <4>;
+	};
+	sio29_status {
+		offset = <0x170>;
+		bit-mask = <0xFF>;
+		bit-shift = <8>;
+	};
+};
+
+&lpc_sio {
+	status = "okay";
+};
+
+&lpc_snoop {
+	snoop-ports = <0x80>;
+	status = "okay";
+};
+
+&mbox {
+	status = "okay";
+};
+
+&mdio1 {
+	status = "okay";
+
+	ethphy1: ethernet-phy@0 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <0>;
+	};
+};
+
+&mac1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rgmii2_default>;
+	clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>,
+		 <&syscon ASPEED_CLK_MAC2RCLK>;
+	clock-names = "MACCLK", "RCLK";
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy1>;
+};
+
+&mac3 {
+	status = "okay";
+	use-ncsi;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rmii4_default>;
+	clocks = <&syscon ASPEED_CLK_GATE_MAC4CLK>,
+		 <&syscon ASPEED_CLK_MAC4RCLK>;
+	clock-names = "MACCLK", "RCLK";
+};
+
+&uart1 {
+	/* Only host uses this via SUART but must be enabled in BMC devicetree
+	 * to prevent clock gating.
+	 */
+	status = "okay";
+};
+
+&uart3 {
+	status = "okay";
+	/* We don't use IO3 - this is routed to UART1 */
+	pinctrl-0 = <>;
+};
+
+&uart4 {
+	status = "okay";
+	/* We don't use IO4 - this is routed to IO1 */
+	pinctrl-0 = <>;
+};
+
+&uart5 {
+	status = "okay";
+};
+
+&uart_routing {
+	status = "okay";
+};
+
+&emmc_controller{
+	status = "okay";
+};
+
+&emmc {
+	non-removable;
+	bus-width = <4>;
+	max-frequency = <52000000>;
+};
+
+&i2c4 {
+	/* SMB_HSBP_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c5 {
+	/* SMB_PMBUS2_STBY_LVC3 */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	#retries = <3>;
+	status = "okay";
+};
+
+&i2c6 {
+	/* SMB_TEMPSENSOR_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c7 {
+	/* SMB_PMBUS_SML1_STBY_LVC3_R */
+	multi-master;
+	#retries = <3>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c8 {
+	/* SMB_HOST_STBY_BMC */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c9 {
+	/* SMB_PCIE_STBY_LVC3 */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c10 {
+	/* SMB_BMC_SCM_LVC3 */
+	status = "okay";
+};
+
+&i2c11 {
+	/* SMB_CHASSIS_SENSOR_STBY_LVC3 */
+	status = "okay";
+};
+
+&i2c12 {
+	/* SMB_CPU_PIROM */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+
+	rtc@6f {
+		compatible = "nxp,pcf85053";
+		reg = <0x6f>;
+	};
+};
+
+&i2c13 {
+	/* SMB_IPMB_STBY_LVC3_R */
+	multi-master;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
+&i2c15 {
+	/* SMB_CPLD_UPDATE_BMC_LVC3 */
+	status = "okay";
+};
+
+&i3cglobal {
+	status = "okay";
+};
+
+&i3c1 {
+	/* I3C_PFR_BMC */
+	status = "okay";
+	i3c-scl-hz = <1000000>;
+	i3c-pp-scl-high-ns = <60>;
+	i2c-scl-hz = <400000>;
+	i3c-od-scl-high-ns = <1000>;
+	sda-tx-hold-ns = <40>;
+};
+
+&i3c2 {
+	/* I3C_MNG_LVC18 */
+	status = "okay";
+	is-mng;
+	i3c-scl-hz = <6670000>;
+	i3c-pp-scl-high-ns = <60>;
+	i2c-scl-hz = <400000>;
+	i3c-od-scl-high-ns = <1000>;
+	sda-tx-hold-ns = <40>;
+};
+
+&i3c3 {
+	/* I3C_SPD_BMC */
+	status = "okay";
+	i3c-scl-hz = <8330000>;
+	i3c-pp-scl-high-ns = <50>;
+	i2c-scl-hz = <1000000>;
+	i3c-od-scl-high-ns = <400>;
+	sda-tx-hold-ns = <30>;
+	jdec-spd;
+};
+
+&i3c4 {
+	/* I3C_DEBUG_STBY_LVC18 */
+	status = "disabled";
+	i3c-scl-hz = <3000000>;
+};
+
+&i3c5 {
+	/* I3C_PCIE_BMC_LVC18 */
+	status = "disabled";
+	i3c-scl-hz = <1000000>;
+};
+
+&pcieh {
+	status = "okay";
+};
+
+&pwm {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm7_default>;
+};
+
+&video {
+	status = "okay";
+	memory-region = <&video_engine_memory>;
+};
+
+&vhub {
+	status = "okay";
+};
+
+&jtag1 {
+	status = "okay";
+};
+
+&wdt2 {
+	status = "okay";
+};
+
+&chassis {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-s2600wf.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-s2600wf.dts
index da55e7b29fac..f049368e9994 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-s2600wf.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-intel-s2600wf.dts
@@ -3,14 +3,20 @@
 /dts-v1/;
 
 #include "aspeed-g5.dtsi"
+#include <dt-bindings/gpio/aspeed-gpio.h>
+#include <dt-bindings/i2c/i2c.h>
 
 / {
-	model = "S2600WF BMC";
+	model = "Intel S2600WF BMC";
 	compatible = "intel,s2600wf-bmc", "aspeed,ast2500";
 
+	aliases {
+		serial4 = &uart5;
+	};
+
 	chosen {
 		stdout-path = &uart5;
-		bootargs = "earlycon";
+		bootargs = "console=ttyS4,115200 earlycon";
 	};
 
 	memory@80000000 {
@@ -26,6 +32,32 @@ vga_memory: framebuffer@9f000000 {
 			no-map;
 			reg = <0x9f000000 0x01000000>; /* 16M */
 		};
+
+		gfx_memory: framebuffer {
+			size = <0x01000000>;
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		ramoops@9eff0000{
+			compatible = "ramoops";
+			reg = <0x9eff0000 0x10000>;
+			record-size = <0x2000>;
+			console-size = <0x2000>;
+		};
+	};
+
+	vga-shared-memory {
+		compatible = "aspeed,ast2500-vga-sharedmem";
+		reg = <0x9ff00000 0x100000>;
 	};
 
 	iio-hwmon {
@@ -36,6 +68,29 @@ iio-hwmon {
 			<&adc 12>, <&adc 13>, <&adc 14>, <&adc 15>;
 	};
 
+	leds {
+		compatible = "gpio-leds";
+
+		identify {
+			default-state = "on";
+			gpios = <&gpio ASPEED_GPIO(S, 6) GPIO_ACTIVE_LOW>;
+		};
+
+		status_amber {
+			default-state = "off";
+			gpios = <&gpio ASPEED_GPIO(S, 5) GPIO_ACTIVE_LOW>;
+		};
+
+		status_green {
+			default-state = "keep";
+			gpios = <&gpio ASPEED_GPIO(S, 4) GPIO_ACTIVE_LOW>;
+		};
+	};
+
+	beeper {
+		compatible = "pwm-beeper";
+		pwms = <&timer 5 1000000 0>;
+	};
 };
 
 &fmc {
@@ -44,35 +99,204 @@ flash@0 {
 		status = "okay";
 		m25p,fast-read;
 		label = "bmc";
-#include "openbmc-flash-layout.dtsi"
+#include "openbmc-flash-layout-intel-64MB.dtsi"
 	};
 };
 
-&spi1 {
+&espi {
 	status = "okay";
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_spi1_default>;
+};
 
-	flash@0 {
-		status = "okay";
-		m25p,fast-read;
-		label = "pnor";
+&jtag {
+	status = "okay";
+};
+
+&peci_legacy0 {
+	status = "okay";
+	gpios = <&gpio ASPEED_GPIO(F, 6) 0>;
+};
+
+&syscon {
+	uart-clock-high-speed;
+	status = "okay";
+
+	misc_control {
+		compatible = "aspeed,bmc-misc";
+		uart_port_debug {
+			offset = <0x2c>;
+			bit-mask = <0x1>;
+			bit-shift = <10>;
+			read-only;
+		};
+		p2a-bridge {
+			offset = <0x180>;
+			bit-mask = <0x1>;
+			bit-shift = <1>;
+			read-only;
+		};
+		boot-2nd-flash {
+			offset = <0x70>;
+			bit-mask = <0x1>;
+			bit-shift = <17>;
+			read-only;
+		};
+		chip_id {
+			offset = <0x150>;
+			bit-mask = <0x0fffffff 0xffffffff>;
+			bit-shift = <0>;
+			read-only;
+			reg-width = <64>;
+			hash-data = "d44f9b804976fa23c2e25d62f16154d26520a7e24c5555095fd1b55c027804f1570dcd16189739c640cd7d9a6ce14944a2c4eaf1dc429eed6940e8a83498a474";
+		};
 	};
 };
 
-&uart5 {
+&adc {
 	status = "okay";
 };
 
-&mac0 {
+&gpio {
+	status = "okay";
+	/* Enable GPIOE0 and GPIOE2 pass-through by default */
+	pinctrl-names = "pass-through";
+	pinctrl-0 = <&pinctrl_gpie0_default
+			&pinctrl_gpie2_default>;
+	gpio-line-names =
+	/*A0-A7*/	"","","","","","","","",
+	/*B0-B7*/	"","","","","","","","",
+	/*C0-C7*/	"","","","","","","","",
+	/*D0-D7*/	"","","","","","","","",
+	/*E0-E7*/	"RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","","","","",
+	/*F0-F7*/	"NMI_OUT","","","","CPU_ERR0","CPU_ERR1","","",
+	/*G0-G7*/	"CPU_ERR2","CPU_CATERR","PCH_BMC_THERMTRIP","LCP_ENTER_BUTTON","LCP_LEFT_BUTTON","FM_BMC_BOARD_SKU_ID5_N","","",
+	/*H0-H7*/	"","","","FM_NODE_ID_1","FM_NODE_ID_2","FM_NODE_ID_3","FM_NODE_ID_4","FM_240VA_STATUS",
+	/*I0-I7*/	"FM_SYS_FAN0_PRSNT_D_N","FM_SYS_FAN1_PRSNT_D_N","FM_SYS_FAN2_PRSNT_D_N","FM_SYS_FAN3_PRSNT_D_N","FM_SYS_FAN4_PRSNT_D_N","FM_SYS_FAN5_PRSNT_D_N","","",
+	/*J0-J7*/	"","","","","","","","",
+	/*K0-K7*/	"","","","","","","","",
+	/*L0-L7*/	"","","","","","","","",
+	/*M0-M7*/	"","","","","","","","",
+	/*N0-N7*/	"","","","","","","","",
+	/*O0-O7*/	"","","","","","","","",
+	/*P0-P7*/	"","","","","","","","",
+	/*Q0-Q7*/	"","","","","","","","PWR_DEBUG_N",
+	/*R0-R7*/	"","XDP_PRST_N","","","","","","CHASSIS_INTRUSION",
+	/*S0-S7*/	"REMOTE_DEBUG_ENABLE","SYSPWROK","RSMRST_N","","","","","",
+	/*T0-T7*/	"","","","","","","","",
+	/*U0-U7*/	"","","","","","","","",
+	/*V0-V7*/	"","","","","","","","",
+	/*W0-W7*/	"","","","","","","","",
+	/*X0-X7*/	"","","","","","","","",
+	/*Y0-Y7*/	"SIO_S3","SIO_S5","","SIO_ONCONTROL","","","","",
+	/*Z0-Z7*/	"","SIO_POWER_GOOD","","","","","","",
+	/*AA0-AA7*/	"P3VBAT_BRIDGE_EN","","","","PREQ_N","TCK_MUX_SEL","SMI","POST_COMPLETE",
+	/*AB0-AB7*/	"","NMI_BUTTON","ID_BUTTON","PS_PWROK","","","","",
+	/*AC0-AC7*/	"","","","","","","","";
+};
+
+&sgpio {
+	status = "okay";
+	gpio-line-names =
+	/* SGPIO output lines */
+	/*OA0-OA7*/	"","","","","","","","",
+	/*OB0-OB7*/	"LED_CPU1_CH1_DIMM1_FAULT","LED_CPU1_CH1_DIMM2_FAULT","LED_CPU1_CH2_DIMM1_FAULT","LED_CPU1_CH2_DIMM2_FAULT","LED_CPU1_CH3_DIMM1_FAULT","LED_CPU1_CH3_DIMM2_FAULT","LED_CPU1_CH4_DIMM1_FAULT","LED_CPU1_CH4_DIMM2_FAULT",
+	/*OC0-OC7*/	"LED_CPU1_CH5_DIMM1_FAULT","LED_CPU1_CH5_DIMM2_FAULT","LED_CPU1_CH6_DIMM1_FAULT","LED_CPU1_CH6_DIMM2_FAULT","LED_FAN1_FAULT","LED_FAN2_FAULT","LED_FAN3_FAULT","LED_FAN4_FAULT",
+	/*OD0-OD7*/	"LED_FAN5_FAULT","LED_FAN6_FAULT","LED_FAN7_FAULT","LED_FAN8_FAULT","LED_CPU2_CH1_DIMM1_FAULT","LED_CPU1_CH1_DIMM2_FAULT","LED_CPU2_CH2_DIMM1_FAULT","LED_CPU2_CH2_DIMM2_FAULT",
+	/*OE0-OE7*/	"LED_CPU2_CH3_DIMM1_FAULT","LED_CPU2_CH3_DIMM2_FAULT","LED_CPU2_CH4_DIMM1_FAULT","LED_CPU2_CH4_DIMM2_FAULT","LED_CPU2_CH5_DIMM1_FAULT","LED_CPU2_CH5_DIMM2_FAULT","LED_CPU2_CH6_DIMM1_FAULT","LED_CPU2_CH6_DIMM2_FAULT",
+	/*OF0-OF7*/	"LED_CPU3_CH1_DIMM1_FAULT","LED_CPU3_CH1_DIMM2_FAULT","LED_CPU3_CH2_DIMM1_FAULT","LED_CPU3_CH2_DIMM2_FAULT","LED_CPU3_CH3_DIMM1_FAULT","LED_CPU3_CH3_DIMM2_FAULT","LED_CPU3_CH4_DIMM1_FAULT","LED_CPU3_CH4_DIMM2_FAULT",
+	/*OG0-OG7*/	"LED_CPU3_CH5_DIMM1_FAULT","LED_CPU3_CH5_DIMM2_FAULT","LED_CPU3_CH6_DIMM1_FAULT","LED_CPU3_CH6_DIMM2_FAULT","LED_CPU4_CH1_DIMM1_FAULT","LED_CPU4_CH1_DIMM2_FAULT","LED_CPU4_CH2_DIMM1_FAULT","LED_CPU4_CH2_DIMM2_FAULT",
+	/*OH0-OH7*/	"LED_CPU4_CH3_DIMM1_FAULT","LED_CPU4_CH3_DIMM2_FAULT","LED_CPU4_CH4_DIMM1_FAULT","LED_CPU4_CH4_DIMM2_FAULT","LED_CPU4_CH5_DIMM1_FAULT","LED_CPU4_CH5_DIMM2_FAULT","LED_CPU4_CH6_DIMM1_FAULT","LED_CPU4_CH6_DIMM2_FAULT",
+	/*OI0-OI7*/	"","","","","","","","",
+	/*OJ0-OJ7*/	"","","","","","","","",
+	/*DUMMY*/	"","","","","","","","",
+	/*DUMMY*/	"","","","","","","","",
+
+	/* SGPIO input lines */
+	/*IA0-IA7*/	"CPU1_PRESENCE","CPU1_THERMTRIP","CPU1_VRHOT","CPU1_FIVR_FAULT","CPU1_MEM_ABCD_VRHOT","CPU1_MEM_EFGH_VRHOT","","",
+	/*IB0-IB7*/	"CPU1_MISMATCH","CPU1_MEM_THERM_EVENT","CPU2_PRESENCE","CPU2_THERMTRIP","CPU2_VRHOT","CPU2_FIVR_FAULT","CPU2_MEM_ABCD_VRHOT","CPU2_MEM_EFGH_VRHOT",
+	/*IC0-IC7*/	"","","CPU2_MISMATCH","CPU2_MEM_THERM_EVENT","","","","",
+	/*ID0-ID7*/	"","","","","","","","",
+	/*IE0-IE7*/	"","","","","","","","",
+	/*IF0-IF7*/	"SGPIO_PLD_MINOR_REV_BIT0","SGPIO_PLD_MINOR_REV_BIT1","SGPIO_PLD_MINOR_REV_BIT2","SGPIO_PLD_MINOR_REV_BIT3","SGPIO_PLD_MAJOR_REV_BIT0","SGPIO_PLD_MAJOR_REV_BIT1","SGPIO_PLD_MAJOR_REV_BIT2","SGPIO_PLD_MAJOR_REV_BIT3",
+	/*IG0-IG7*/	"MAIN_PLD_MINOR_REV_BIT0","MAIN_PLD_MINOR_REV_BIT1","MAIN_PLD_MINOR_REV_BIT2","MAIN_PLD_MINOR_REV_BIT3","MAIN_PLD_MAJOR_REV_BIT0","MAIN_PLD_MAJOR_REV_BIT1","MAIN_PLD_MAJOR_REV_BIT2","MAIN_PLD_MAJOR_REV_BIT3",
+	/*IH0-IH7*/	"","","","","","","","",
+	/*II0-II7*/	"","","","","","","","",
+	/*IJ0-IJ7*/	"","","","","","","","";
+};
+
+&kcs3 {
+	kcs_addr = <0xCA2>;
 	status = "okay";
+};
+
+&kcs4 {
+	kcs_addr = <0xCA4>;
+	status = "okay";
+};
+
+&sio_regs {
+	status = "okay";
+	sio_status {
+		offset = <0x10C>;
+		bit-mask = <0x1F>;
+		bit-shift = <4>;
+	};
+};
+
+&lpc_sio {
+	status = "okay";
+};
+
+&lpc_snoop {
+	snoop-ports = <0x80>;
+	status = "okay";
+};
 
+&mbox {
+	status = "okay";
+};
+
+&uart_routing {
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_rmii1_default>;
-	clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>,
-		 <&syscon ASPEED_CLK_MAC1RCLK>;
-	clock-names = "MACCLK", "RCLK";
-	use-ncsi;
+	pinctrl-0 = <&pinctrl_txd1_default
+			&pinctrl_rxd1_default
+			&pinctrl_nrts1_default
+			&pinctrl_ndtr1_default
+			&pinctrl_ndsr1_default
+			&pinctrl_ncts1_default
+			&pinctrl_ndcd1_default
+			&pinctrl_nri1_default>;
+};
+
+&uart2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_txd2_default
+			&pinctrl_rxd2_default
+			&pinctrl_nrts2_default
+			&pinctrl_ndtr2_default
+			&pinctrl_ndsr2_default
+			&pinctrl_ncts2_default
+			&pinctrl_ndcd2_default
+			&pinctrl_nri2_default>;
+};
+
+&uart3 {
+	status = "okay";
+};
+
+&uart4 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <>;
+};
+
+&uart5 {
+	status = "okay";
 };
 
 &mac1 {
@@ -82,40 +306,87 @@ &mac1 {
 	pinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;
 };
 
+&mac0 {
+	status = "okay";
+	use-ncsi;
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rmii1_default>;
+};
+
+&i2c0 {
+	multi-master;
+	general-call;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
+	status = "okay";
+};
+
 &i2c1 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c2 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c3 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c4 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c5 {
+	bus-frequency = <1000000>;
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c6 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c7 {
+	multi-master;
+	#retries = <3>;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &i2c13 {
+	multi-master;
+	aspeed,dma-buf-size = <4095>;
+	aspeed,hw-timeout-ms = <300>;
 	status = "okay";
 };
 
 &gfx {
 	status = "okay";
+	memory-region = <&gfx_memory>;
+};
+
+&vuart {
+	status = "okay";
 };
 
 &pwm_tacho {
@@ -125,4 +396,61 @@ &pwm_tacho {
 			 &pinctrl_pwm2_default &pinctrl_pwm3_default
 			 &pinctrl_pwm4_default &pinctrl_pwm5_default
 			 &pinctrl_pwm6_default &pinctrl_pwm7_default>;
+
+	fan@0 {
+		reg = <0x00>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x00 0x01>;
+	};
+	fan@1 {
+		reg = <0x01>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x02 0x03>;
+	};
+	fan@2 {
+		reg = <0x02>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x04 0x05>;
+	};
+	fan@3 {
+		reg = <0x03>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x06 0x07>;
+	};
+	fan@4 {
+		reg = <0x04>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x08 0x09>;
+	};
+	fan@5 {
+		reg = <0x05>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x0A 0x0B>;
+	};
+	fan@6 {
+		reg = <0x06>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x0C 0x0D>;
+	};
+	fan@7 {
+		reg = <0x07>;
+		aspeed,fan-tach-ch = /bits/ 8 <0x0E 0x0F>;
+	};
+
+};
+
+&timer {
+/*
+ *	Available settings:
+ *	fttmr010,pwm-outputs = <5>, <6>, <7>, <8>;
+ *	pinctrl-0 = <&pinctrl_timer5_default &pinctrl_timer6_default
+ *			&pinctrl_timer7_default &pinctrl_timer8_default>;
+ */
+	fttmr010,pwm-outputs = <6>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_timer6_default>;
+	#pwm-cells = <3>;
+	status = "okay";
+};
+
+&video {
+	status = "okay";
+	memory-region = <&video_engine_memory>;
+};
+
+&vhub {
+	status = "okay";
 };
diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
index 32f70f85c966..59be90fc9977 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
+++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
@@ -4,1120 +4,1410 @@
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/interrupt-controller/aspeed-scu-ic.h>
 #include <dt-bindings/clock/ast2600-clock.h>
+#include <dt-bindings/gpio/aspeed-gpio.h>
+#include <dt-bindings/mmbi/protocols.h>
 
 / {
-	model = "Aspeed BMC";
-	compatible = "aspeed,ast2600";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	interrupt-parent = <&gic>;
-
-	aliases {
-		i2c0 = &i2c0;
-		i2c1 = &i2c1;
-		i2c2 = &i2c2;
-		i2c3 = &i2c3;
-		i2c4 = &i2c4;
-		i2c5 = &i2c5;
-		i2c6 = &i2c6;
-		i2c7 = &i2c7;
-		i2c8 = &i2c8;
-		i2c9 = &i2c9;
-		i2c10 = &i2c10;
-		i2c11 = &i2c11;
-		i2c12 = &i2c12;
-		i2c13 = &i2c13;
-		i2c14 = &i2c14;
-		i2c15 = &i2c15;
-		serial0 = &uart1;
-		serial1 = &uart2;
-		serial2 = &uart3;
-		serial3 = &uart4;
-		serial4 = &uart5;
-		serial5 = &vuart1;
-		serial6 = &vuart2;
-		mdio0 = &mdio0;
-		mdio1 = &mdio1;
-		mdio2 = &mdio2;
-		mdio3 = &mdio3;
-	};
-
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		enable-method = "aspeed,ast2600-smp";
-
-		cpu@f00 {
-			compatible = "arm,cortex-a7";
-			device_type = "cpu";
-			reg = <0xf00>;
-		};
-
-		cpu@f01 {
-			compatible = "arm,cortex-a7";
-			device_type = "cpu";
-			reg = <0xf01>;
-		};
-	};
-
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupt-parent = <&gic>;
-		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
-			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
-			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
-			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
-		clocks = <&syscon ASPEED_CLK_HPLL>;
-		arm,cpu-registers-not-fw-configured;
-		always-on;
-	};
-
-	edac: sdram@1e6e0000 {
-		compatible = "aspeed,ast2600-sdram-edac", "syscon";
-		reg = <0x1e6e0000 0x174>;
-		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
-	};
-
-	ahb {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <1>;
-		device_type = "soc";
-		ranges;
-
-		gic: interrupt-controller@40461000 {
-			compatible = "arm,cortex-a7-gic";
-			interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
-			#interrupt-cells = <3>;
-			interrupt-controller;
-			interrupt-parent = <&gic>;
-			reg = <0x40461000 0x1000>,
-			    <0x40462000 0x1000>,
-			    <0x40464000 0x2000>,
-			    <0x40466000 0x2000>;
-			};
-
-		ahbc: bus@1e600000 {
-			compatible = "aspeed,ast2600-ahbc", "syscon";
-			reg = <0x1e600000 0x100>;
-		};
-
-		fmc: spi@1e620000 {
-			reg = <0x1e620000 0xc4>, <0x20000000 0x10000000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "aspeed,ast2600-fmc";
-			clocks = <&syscon ASPEED_CLK_AHB>;
-			status = "disabled";
-			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
-			flash@0 {
-				reg = < 0 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-			flash@1 {
-				reg = < 1 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-			flash@2 {
-				reg = < 2 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-		};
-
-		spi1: spi@1e630000 {
-			reg = <0x1e630000 0xc4>, <0x30000000 0x10000000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "aspeed,ast2600-spi";
-			clocks = <&syscon ASPEED_CLK_AHB>;
-			status = "disabled";
-			flash@0 {
-				reg = < 0 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-			flash@1 {
-				reg = < 1 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-		};
-
-		spi2: spi@1e631000 {
-			reg = <0x1e631000 0xc4>, <0x50000000 0x10000000>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "aspeed,ast2600-spi";
-			clocks = <&syscon ASPEED_CLK_AHB>;
-			status = "disabled";
-			flash@0 {
-				reg = < 0 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-			flash@1 {
-				reg = < 1 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-			flash@2 {
-				reg = < 2 >;
-				compatible = "jedec,spi-nor";
-				spi-max-frequency = <50000000>;
-				spi-rx-bus-width = <2>;
-				status = "disabled";
-			};
-		};
-
-		mdio0: mdio@1e650000 {
-			compatible = "aspeed,ast2600-mdio";
-			reg = <0x1e650000 0x8>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_mdio1_default>;
-			resets = <&syscon ASPEED_RESET_MII>;
-		};
-
-		mdio1: mdio@1e650008 {
-			compatible = "aspeed,ast2600-mdio";
-			reg = <0x1e650008 0x8>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_mdio2_default>;
-			resets = <&syscon ASPEED_RESET_MII>;
-		};
-
-		mdio2: mdio@1e650010 {
-			compatible = "aspeed,ast2600-mdio";
-			reg = <0x1e650010 0x8>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_mdio3_default>;
-			resets = <&syscon ASPEED_RESET_MII>;
-		};
-
-		mdio3: mdio@1e650018 {
-			compatible = "aspeed,ast2600-mdio";
-			reg = <0x1e650018 0x8>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_mdio4_default>;
-			resets = <&syscon ASPEED_RESET_MII>;
-		};
-
-		mac0: ethernet@1e660000 {
-			compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
-			reg = <0x1e660000 0x180>;
-			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>;
-			status = "disabled";
-		};
-
-		mac1: ethernet@1e680000 {
-			compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
-			reg = <0x1e680000 0x180>;
-			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>;
-			status = "disabled";
-		};
-
-		mac2: ethernet@1e670000 {
-			compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
-			reg = <0x1e670000 0x180>;
-			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_MAC3CLK>;
-			status = "disabled";
-		};
-
-		mac3: ethernet@1e690000 {
-			compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
-			reg = <0x1e690000 0x180>;
-			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_MAC4CLK>;
-			status = "disabled";
-		};
-
-		ehci0: usb@1e6a1000 {
-			compatible = "aspeed,ast2600-ehci", "generic-ehci";
-			reg = <0x1e6a1000 0x100>;
-			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_usb2ah_default>;
-			status = "disabled";
-		};
-
-		ehci1: usb@1e6a3000 {
-			compatible = "aspeed,ast2600-ehci", "generic-ehci";
-			reg = <0x1e6a3000 0x100>;
-			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_USBPORT2CLK>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_usb2bh_default>;
-			status = "disabled";
-		};
-
-		uhci: usb@1e6b0000 {
-			compatible = "aspeed,ast2600-uhci", "generic-uhci";
-			reg = <0x1e6b0000 0x100>;
-			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
-			#ports = <2>;
-			clocks = <&syscon ASPEED_CLK_GATE_USBUHCICLK>;
-			status = "disabled";
-			/*
-			 * No default pinmux, it will follow EHCI, use an
-			 * explicit pinmux override if EHCI is not enabled.
-			 */
-		};
-
-		vhub: usb-vhub@1e6a0000 {
-			compatible = "aspeed,ast2600-usb-vhub";
-			reg = <0x1e6a0000 0x350>;
-			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
-			aspeed,vhub-downstream-ports = <7>;
-			aspeed,vhub-generic-endpoints = <21>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_usb2ad_default>;
-			status = "disabled";
-		};
-
-		udc: usb@1e6a2000 {
-			compatible = "aspeed,ast2600-udc";
-			reg = <0x1e6a2000 0x300>;
-			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&syscon ASPEED_CLK_GATE_USBPORT2CLK>;
-			pinctrl-names = "default";
-			pinctrl-0 = <&pinctrl_usb2bd_default>;
-			status = "disabled";
-		};
-
-		apb {
-			compatible = "simple-bus";
-			#address-cells = <1>;
-			#size-cells = <1>;
-			ranges;
-
-			hace: crypto@1e6d0000 {
-				compatible = "aspeed,ast2600-hace";
-				reg = <0x1e6d0000 0x200>;
-				interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_YCLK>;
-				resets = <&syscon ASPEED_RESET_HACE>;
-			};
-
-			syscon: syscon@1e6e2000 {
-				compatible = "aspeed,ast2600-scu", "syscon", "simple-mfd";
-				reg = <0x1e6e2000 0x1000>;
-				ranges = <0 0x1e6e2000 0x1000>;
-				#address-cells = <1>;
-				#size-cells = <1>;
-				#clock-cells = <1>;
-				#reset-cells = <1>;
-
-				pinctrl: pinctrl {
-					compatible = "aspeed,ast2600-pinctrl";
-				};
-
-				silicon-id@14 {
-					compatible = "aspeed,ast2600-silicon-id", "aspeed,silicon-id";
-					reg = <0x14 0x4 0x5b0 0x8>;
-				};
-
-				smp-memram@180 {
-					compatible = "aspeed,ast2600-smpmem";
-					reg = <0x180 0x40>;
-				};
-
-				scu_ic0: interrupt-controller@560 {
-					#interrupt-cells = <1>;
-					compatible = "aspeed,ast2600-scu-ic0";
-					reg = <0x560 0x4>;
-					interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
-					interrupt-controller;
-				};
-
-				scu_ic1: interrupt-controller@570 {
-					#interrupt-cells = <1>;
-					compatible = "aspeed,ast2600-scu-ic1";
-					reg = <0x570 0x4>;
-					interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
-					interrupt-controller;
-				};
-			};
-
-			rng: hwrng@1e6e2524 {
-				compatible = "timeriomem_rng";
-				reg = <0x1e6e2524 0x4>;
-				period = <1>;
-				quality = <100>;
-			};
-
-			gfx: display@1e6e6000 {
-				compatible = "aspeed,ast2600-gfx", "syscon";
-				reg = <0x1e6e6000 0x1000>;
-				reg-io-width = <4>;
-				clocks = <&syscon ASPEED_CLK_GATE_D1CLK>;
-				resets = <&syscon ASPEED_RESET_GRAPHICS>;
-				syscon = <&syscon>;
-				status = "disabled";
-				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
-			};
-
-			xdma: xdma@1e6e7000 {
-				compatible = "aspeed,ast2600-xdma";
-				reg = <0x1e6e7000 0x100>;
-				clocks = <&syscon ASPEED_CLK_GATE_BCLK>;
-				resets = <&syscon ASPEED_RESET_DEV_XDMA>, <&syscon ASPEED_RESET_RC_XDMA>;
-				reset-names = "device", "root-complex";
-				interrupts-extended = <&gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
-						      <&scu_ic0 ASPEED_AST2600_SCU_IC0_PCIE_PERST_LO_TO_HI>;
-				aspeed,pcie-device = "bmc";
-				aspeed,scu = <&syscon>;
-				status = "disabled";
-			};
-
-			adc0: adc@1e6e9000 {
-				compatible = "aspeed,ast2600-adc0";
-				reg = <0x1e6e9000 0x100>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				resets = <&syscon ASPEED_RESET_ADC>;
-				interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
-				#io-channel-cells = <1>;
-				status = "disabled";
-			};
-
-			adc1: adc@1e6e9100 {
-				compatible = "aspeed,ast2600-adc1";
-				reg = <0x1e6e9100 0x100>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				resets = <&syscon ASPEED_RESET_ADC>;
-				interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
-				#io-channel-cells = <1>;
-				status = "disabled";
-			};
-
-			sbc: secure-boot-controller@1e6f2000 {
-				compatible = "aspeed,ast2600-sbc";
-				reg = <0x1e6f2000 0x1000>;
-			};
-
-			acry: crypto@1e6fa000 {
-				compatible = "aspeed,ast2600-acry";
-				reg = <0x1e6fa000 0x400>, <0x1e710000 0x1800>;
-				interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_RSACLK>;
-				aspeed,ahbc = <&ahbc>;
-			};
-
-			video: video@1e700000 {
-				compatible = "aspeed,ast2600-video-engine";
-				reg = <0x1e700000 0x1000>;
-				clocks = <&syscon ASPEED_CLK_GATE_VCLK>,
-					 <&syscon ASPEED_CLK_GATE_ECLK>;
-				clock-names = "vclk", "eclk";
-				interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
-				status = "disabled";
-			};
-
-			gpio0: gpio@1e780000 {
-				#gpio-cells = <2>;
-				gpio-controller;
-				compatible = "aspeed,ast2600-gpio";
-				reg = <0x1e780000 0x400>;
-				interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-ranges = <&pinctrl 0 0 208>;
-				ngpios = <208>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			sgpiom0: sgpiom@1e780500 {
-				#gpio-cells = <2>;
-				gpio-controller;
-				compatible = "aspeed,ast2600-sgpiom";
-				reg = <0x1e780500 0x100>;
-				interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				#interrupt-cells = <2>;
-				interrupt-controller;
-				bus-frequency = <12000000>;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_sgpm1_default>;
-				status = "disabled";
-			};
-
-			sgpiom1: sgpiom@1e780600 {
-				#gpio-cells = <2>;
-				gpio-controller;
-				compatible = "aspeed,ast2600-sgpiom";
-				reg = <0x1e780600 0x100>;
-				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				#interrupt-cells = <2>;
-				interrupt-controller;
-				bus-frequency = <12000000>;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_sgpm2_default>;
-				status = "disabled";
-			};
-
-			gpio1: gpio@1e780800 {
-				#gpio-cells = <2>;
-				gpio-controller;
-				compatible = "aspeed,ast2600-gpio";
-				reg = <0x1e780800 0x800>;
-				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
-				gpio-ranges = <&pinctrl 0 208 36>;
-				ngpios = <36>;
-				clocks = <&syscon ASPEED_CLK_APB1>;
-				interrupt-controller;
-				#interrupt-cells = <2>;
-			};
-
-			rtc: rtc@1e781000 {
-				compatible = "aspeed,ast2600-rtc";
-				reg = <0x1e781000 0x18>;
-				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
-				status = "disabled";
-			};
-
-			timer: timer@1e782000 {
-				compatible = "aspeed,ast2600-timer";
-				reg = <0x1e782000 0x90>;
-				interrupts-extended = <&gic  GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
-						<&gic  GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB1>;
-				clock-names = "PCLK";
-				status = "disabled";
+        model = "Aspeed BMC";
+        compatible = "aspeed,ast2600";
+        #address-cells = <1>;
+        #size-cells = <1>;
+        interrupt-parent = <&gic>;
+
+        aliases {
+                i2c0 = &i2c0;
+                i2c1 = &i2c1;
+                i2c2 = &i2c2;
+                i2c3 = &i2c3;
+                i2c4 = &i2c4;
+                i2c5 = &i2c5;
+                i2c6 = &i2c6;
+                i2c7 = &i2c7;
+                i2c8 = &i2c8;
+                i2c9 = &i2c9;
+                i2c10 = &i2c10;
+                i2c11 = &i2c11;
+                i2c12 = &i2c12;
+                i2c13 = &i2c13;
+                i2c14 = &i2c14;
+                i2c15 = &i2c15;
+                i3c0 = &i3c0;
+                i3c1 = &i3c1;
+                i3c2 = &i3c2;
+                i3c3 = &i3c3;
+                i3c4 = &i3c4;
+                i3c5 = &i3c5;
+                serial0 = &uart1;
+                serial1 = &uart2;
+                serial2 = &uart3;
+                serial3 = &uart4;
+                serial4 = &uart5;
+                serial5 = &vuart1;
+                serial6 = &vuart2;
+                mdio0 = &mdio0;
+                mdio1 = &mdio1;
+                mdio2 = &mdio2;
+                mdio3 = &mdio3;
+        };
+
+
+        cpus {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                enable-method = "aspeed,ast2600-smp";
+
+                cpu@f00 {
+                        compatible = "arm,cortex-a7";
+                        device_type = "cpu";
+                        reg = <0xf00>;
+                };
+
+                cpu@f01 {
+                        compatible = "arm,cortex-a7";
+                        device_type = "cpu";
+                        reg = <0xf01>;
+                };
+        };
+
+        timer {
+                compatible = "arm,armv7-timer";
+                interrupt-parent = <&gic>;
+                interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+                             <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+                             <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+                             <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
+                clocks = <&syscon ASPEED_CLK_HPLL>;
+                arm,cpu-registers-not-fw-configured;
+                always-on;
+        };
+
+        edac: sdram@1e6e0000 {
+                compatible = "aspeed,ast2600-sdram-edac", "syscon";
+                reg = <0x1e6e0000 0x174>;
+                interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
+        };
+
+        ahb {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <1>;
+                device_type = "soc";
+                ranges;
+
+                gic: interrupt-controller@40461000 {
+                        compatible = "arm,cortex-a7-gic";
+                        interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
+                        #interrupt-cells = <3>;
+                        interrupt-controller;
+                        interrupt-parent = <&gic>;
+                        reg = <0x40461000 0x1000>,
+                            <0x40462000 0x1000>,
+                            <0x40464000 0x2000>,
+                            <0x40466000 0x2000>;
                         };
 
-			uart1: serial@1e783000 {
-				compatible = "ns16550a";
-				reg = <0x1e783000 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART1CLK>;
-				resets = <&lpc_reset 4>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_txd1_default &pinctrl_rxd1_default>;
-				status = "disabled";
-			};
-
-			uart5: serial@1e784000 {
-				compatible = "ns16550a";
-				reg = <0x1e784000 0x1000>;
-				reg-shift = <2>;
-				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART5CLK>;
-				no-loopback-test;
-			};
-
-			wdt1: watchdog@1e785000 {
-				compatible = "aspeed,ast2600-wdt";
-				reg = <0x1e785000 0x40>;
-			};
-
-			wdt2: watchdog@1e785040 {
-				compatible = "aspeed,ast2600-wdt";
-				reg = <0x1e785040 0x40>;
-				status = "disabled";
-			};
-
-			wdt3: watchdog@1e785080 {
-				compatible = "aspeed,ast2600-wdt";
-				reg = <0x1e785080 0x40>;
-				status = "disabled";
-			};
-
-			wdt4: watchdog@1e7850c0 {
-				compatible = "aspeed,ast2600-wdt";
-				reg = <0x1e7850C0 0x40>;
-				status = "disabled";
-			};
-
-			peci0: peci-controller@1e78b000 {
-				compatible = "aspeed,ast2600-peci";
-				reg = <0x1e78b000 0x100>;
-				interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_REF0CLK>;
-				resets = <&syscon ASPEED_RESET_PECI>;
-				cmd-timeout-ms = <1000>;
-				clock-frequency = <1000000>;
-				status = "disabled";
-			};
-
-			lpc: lpc@1e789000 {
-				compatible = "aspeed,ast2600-lpc-v2", "simple-mfd", "syscon";
-				reg = <0x1e789000 0x1000>;
-				reg-io-width = <4>;
-
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0x0 0x1e789000 0x1000>;
-
-				kcs1: kcs@24 {
-					compatible = "aspeed,ast2500-kcs-bmc-v2";
-					reg = <0x24 0x1>, <0x30 0x1>, <0x3c 0x1>;
-					interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					kcs_chan = <1>;
-					status = "disabled";
-				};
-
-				kcs2: kcs@28 {
-					compatible = "aspeed,ast2500-kcs-bmc-v2";
-					reg = <0x28 0x1>, <0x34 0x1>, <0x40 0x1>;
-					interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					status = "disabled";
-				};
-
-				kcs3: kcs@2c {
-					compatible = "aspeed,ast2500-kcs-bmc-v2";
-					reg = <0x2c 0x1>, <0x38 0x1>, <0x44 0x1>;
-					interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					status = "disabled";
-				};
-
-				kcs4: kcs@114 {
-					compatible = "aspeed,ast2500-kcs-bmc-v2";
-					reg = <0x114 0x1>, <0x118 0x1>, <0x11c 0x1>;
-					interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					status = "disabled";
-				};
-
-				lpc_ctrl: lpc-ctrl@80 {
-					compatible = "aspeed,ast2600-lpc-ctrl";
-					reg = <0x80 0x80>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					status = "disabled";
-				};
-
-				lpc_snoop: lpc-snoop@80 {
-					compatible = "aspeed,ast2600-lpc-snoop";
-					reg = <0x80 0x80>;
-					interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					status = "disabled";
-				};
-
-				lhc: lhc@a0 {
-					compatible = "aspeed,ast2600-lhc";
-					reg = <0xa0 0x24 0xc8 0x8>;
-				};
-
-				lpc_reset: reset-controller@98 {
-					compatible = "aspeed,ast2600-lpc-reset";
-					reg = <0x98 0x4>;
-					#reset-cells = <1>;
-				};
-
-				uart_routing: uart-routing@98 {
-					compatible = "aspeed,ast2600-uart-routing";
-					reg = <0x98 0x8>;
-					status = "disabled";
-				};
-
-				ibt: ibt@140 {
-					compatible = "aspeed,ast2600-ibt-bmc";
-					reg = <0x140 0x18>;
-					interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
-					status = "disabled";
-				};
-			};
-
-			sdc: sdc@1e740000 {
-				compatible = "aspeed,ast2600-sd-controller";
-				reg = <0x1e740000 0x100>;
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0 0x1e740000 0x10000>;
-				clocks = <&syscon ASPEED_CLK_GATE_SDCLK>;
-				status = "disabled";
-
-				sdhci0: sdhci@1e740100 {
-					compatible = "aspeed,ast2600-sdhci", "sdhci";
-					reg = <0x100 0x100>;
-					interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
-					sdhci,auto-cmd12;
-					clocks = <&syscon ASPEED_CLK_SDIO>;
-					status = "disabled";
-				};
-
-				sdhci1: sdhci@1e740200 {
-					compatible = "aspeed,ast2600-sdhci", "sdhci";
-					reg = <0x200 0x100>;
-					interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
-					sdhci,auto-cmd12;
-					clocks = <&syscon ASPEED_CLK_SDIO>;
-					status = "disabled";
-				};
-			};
-
-			emmc_controller: sdc@1e750000 {
-				compatible = "aspeed,ast2600-sd-controller";
-				reg = <0x1e750000 0x100>;
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0 0x1e750000 0x10000>;
-				clocks = <&syscon ASPEED_CLK_GATE_EMMCCLK>;
-				status = "disabled";
-
-				emmc: sdhci@1e750100 {
-					compatible = "aspeed,ast2600-sdhci";
-					reg = <0x100 0x100>;
-					sdhci,auto-cmd12;
-					interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&syscon ASPEED_CLK_EMMC>;
-					pinctrl-names = "default";
-					pinctrl-0 = <&pinctrl_emmc_default>;
-				};
-			};
-
-			vuart1: serial@1e787000 {
-				compatible = "aspeed,ast2500-vuart";
-				reg = <0x1e787000 0x40>;
-				reg-shift = <2>;
-				interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB1>;
-				no-loopback-test;
-				status = "disabled";
-			};
-
-			vuart3: serial@1e787800 {
-				compatible = "aspeed,ast2500-vuart";
-				reg = <0x1e787800 0x40>;
-				reg-shift = <2>;
-				interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				no-loopback-test;
-				status = "disabled";
-			};
-
-			vuart2: serial@1e788000 {
-				compatible = "aspeed,ast2500-vuart";
-				reg = <0x1e788000 0x40>;
-				reg-shift = <2>;
-				interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB1>;
-				no-loopback-test;
-				status = "disabled";
-			};
-
-			vuart4: serial@1e788800 {
-				compatible = "aspeed,ast2500-vuart";
-				reg = <0x1e788800 0x40>;
-				reg-shift = <2>;
-				interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_APB2>;
-				no-loopback-test;
-				status = "disabled";
-			};
-
-			uart2: serial@1e78d000 {
-				compatible = "ns16550a";
-				reg = <0x1e78d000 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART2CLK>;
-				resets = <&lpc_reset 5>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_txd2_default &pinctrl_rxd2_default>;
-				status = "disabled";
-			};
-
-			uart3: serial@1e78e000 {
-				compatible = "ns16550a";
-				reg = <0x1e78e000 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART3CLK>;
-				resets = <&lpc_reset 6>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_txd3_default &pinctrl_rxd3_default>;
-				status = "disabled";
-			};
-
-			uart4: serial@1e78f000 {
-				compatible = "ns16550a";
-				reg = <0x1e78f000 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART4CLK>;
-				resets = <&lpc_reset 7>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_txd4_default &pinctrl_rxd4_default>;
-				status = "disabled";
-			};
-
-			uart6: serial@1e790000 {
-				compatible = "ns16550a";
-				reg = <0x1e790000 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART6CLK>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_uart6_default>;
-
-				status = "disabled";
-			};
-
-			uart7: serial@1e790100 {
-				compatible = "ns16550a";
-				reg = <0x1e790100 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART7CLK>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_uart7_default>;
-
-				status = "disabled";
-			};
-
-			uart8: serial@1e790200 {
-				compatible = "ns16550a";
-				reg = <0x1e790200 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART8CLK>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_uart8_default>;
-
-				status = "disabled";
-			};
-
-			uart9: serial@1e790300 {
-				compatible = "ns16550a";
-				reg = <0x1e790300 0x20>;
-				reg-shift = <2>;
-				reg-io-width = <4>;
-				interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
-				clocks = <&syscon ASPEED_CLK_GATE_UART9CLK>;
-				no-loopback-test;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_uart9_default>;
-
-				status = "disabled";
-			};
-
-			i2c: bus@1e78a000 {
-				compatible = "simple-bus";
-				#address-cells = <1>;
-				#size-cells = <1>;
-				ranges = <0 0x1e78a000 0x1000>;
-			};
-
-			fsim0: fsi@1e79b000 {
-				#interrupt-cells = <1>;
-				compatible = "aspeed,ast2600-fsi-master", "fsi-master";
-				reg = <0x1e79b000 0x94>;
-				interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_fsi1_default>;
-				clocks = <&syscon ASPEED_CLK_GATE_FSICLK>;
-				interrupt-controller;
-				status = "disabled";
-			};
-
-			fsim1: fsi@1e79b100 {
-				#interrupt-cells = <1>;
-				compatible = "aspeed,ast2600-fsi-master", "fsi-master";
-				reg = <0x1e79b100 0x94>;
-				interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
-				pinctrl-names = "default";
-				pinctrl-0 = <&pinctrl_fsi2_default>;
-				clocks = <&syscon ASPEED_CLK_GATE_FSICLK>;
-				interrupt-controller;
-				status = "disabled";
-			};
-
-			udma: dma-controller@1e79e000 {
-				compatible = "aspeed,ast2600-udma";
-				reg = <0x1e79e000 0x1000>;
-				interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
-				dma-channels = <28>;
-				#dma-cells = <1>;
-				status = "disabled";
-			};
-		};
-	};
+                ahbc: bus@1e600000 {
+                        compatible = "aspeed,ast2600-ahbc", "syscon";
+                        reg = <0x1e600000 0x100>;
+                };
+
+                fmc: spi@1e620000 {
+                        reg = <0x1e620000 0xc4>, <0x20000000 0x10000000>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        compatible = "aspeed,ast2600-fmc";
+                        clocks = <&syscon ASPEED_CLK_AHB>;
+                        status = "disabled";
+                        interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+                        flash@0 {
+                                reg = < 0 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                        flash@1 {
+                                reg = < 1 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                        flash@2 {
+                                reg = < 2 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                };
+
+                spilock: spilock@1e620000 {
+                        compatible = "aspeed,ast2600-spilock";
+                        reg = <0x1e620000 0x180>;
+                };
+
+                spi1: spi@1e630000 {
+                        reg = <0x1e630000 0xc4>, <0x30000000 0x10000000>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        compatible = "aspeed,ast2600-spi";
+                        clocks = <&syscon ASPEED_CLK_AHB>;
+                        status = "disabled";
+                        flash@0 {
+                                reg = < 0 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                        flash@1 {
+                                reg = < 1 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                };
+
+                spi2: spi@1e631000 {
+                        reg = <0x1e631000 0xc4>, <0x50000000 0x10000000>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        compatible = "aspeed,ast2600-spi";
+                        clocks = <&syscon ASPEED_CLK_AHB>;
+                        status = "disabled";
+                        flash@0 {
+                                reg = < 0 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                        flash@1 {
+                                reg = < 1 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                        flash@2 {
+                                reg = < 2 >;
+                                compatible = "jedec,spi-nor";
+                                spi-max-frequency = <50000000>;
+                                spi-rx-bus-width = <2>;
+                                status = "disabled";
+                        };
+                };
+
+                mdio0: mdio@1e650000 {
+                        compatible = "aspeed,ast2600-mdio";
+                        reg = <0x1e650000 0x8>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        status = "disabled";
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_mdio1_default>;
+                        resets = <&syscon ASPEED_RESET_MII>;
+                };
+
+                mdio1: mdio@1e650008 {
+                        compatible = "aspeed,ast2600-mdio";
+                        reg = <0x1e650008 0x8>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        status = "disabled";
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_mdio2_default>;
+                        resets = <&syscon ASPEED_RESET_MII>;
+                };
+
+                mdio2: mdio@1e650010 {
+                        compatible = "aspeed,ast2600-mdio";
+                        reg = <0x1e650010 0x8>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        status = "disabled";
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_mdio3_default>;
+                        resets = <&syscon ASPEED_RESET_MII>;
+                };
+
+                mdio3: mdio@1e650018 {
+                        compatible = "aspeed,ast2600-mdio";
+                        reg = <0x1e650018 0x8>;
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        status = "disabled";
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_mdio4_default>;
+                        resets = <&syscon ASPEED_RESET_MII>;
+                };
+
+                mac0: ethernet@1e660000 {
+                        compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
+                        reg = <0x1e660000 0x180>;
+                        interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>;
+                        status = "disabled";
+                };
+
+                mac1: ethernet@1e680000 {
+                        compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
+                        reg = <0x1e680000 0x180>;
+                        interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>;
+                        status = "disabled";
+                };
+
+                mac2: ethernet@1e670000 {
+                        compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
+                        reg = <0x1e670000 0x180>;
+                        interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_MAC3CLK>;
+                        status = "disabled";
+                };
+
+                mac3: ethernet@1e690000 {
+                        compatible = "aspeed,ast2600-mac", "faraday,ftgmac100";
+                        reg = <0x1e690000 0x180>;
+                        interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_MAC4CLK>;
+                        status = "disabled";
+                };
+
+                ehci0: usb@1e6a1000 {
+                        compatible = "aspeed,ast2600-ehci", "generic-ehci";
+                        reg = <0x1e6a1000 0x100>;
+                        interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_usb2ah_default>;
+                        status = "disabled";
+                };
+
+                ehci1: usb@1e6a3000 {
+                        compatible = "aspeed,ast2600-ehci", "generic-ehci";
+                        reg = <0x1e6a3000 0x100>;
+                        interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_USBPORT2CLK>;
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_usb2bh_default>;
+                        status = "disabled";
+                };
+
+                uhci: usb@1e6b0000 {
+                        compatible = "aspeed,ast2600-uhci", "generic-uhci";
+                        reg = <0x1e6b0000 0x100>;
+                        interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+                        #ports = <2>;
+                        clocks = <&syscon ASPEED_CLK_GATE_USBUHCICLK>;
+                        status = "disabled";
+                        /*
+                         * No default pinmux, it will follow EHCI, use an
+                         * explicit pinmux override if EHCI is not enabled.
+                         */
+                };
+
+                vhub: usb-vhub@1e6a0000 {
+                        compatible = "aspeed,ast2600-usb-vhub";
+                        reg = <0x1e6a0000 0x350>;
+                        interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
+                        aspeed,vhub-downstream-ports = <7>;
+                        aspeed,vhub-generic-endpoints = <21>;
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_usb2ad_default>;
+                        status = "disabled";
+                };
+
+                udc: usb@1e6a2000 {
+                        compatible = "aspeed,ast2600-udc";
+                        reg = <0x1e6a2000 0x300>;
+                        interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+                        clocks = <&syscon ASPEED_CLK_GATE_USBPORT2CLK>;
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_usb2bd_default>;
+                        status = "disabled";
+                };
+
+                apb {
+                        compatible = "simple-bus";
+                        #address-cells = <1>;
+                        #size-cells = <1>;
+                        ranges;
+
+                        hace: crypto@1e6d0000 {
+                                compatible = "aspeed,ast2600-hace";
+                                reg = <0x1e6d0000 0x200>;
+                                interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_YCLK>;
+                                resets = <&syscon ASPEED_RESET_HACE>;
+                        };
+
+                        pwm_tacho: pwm-tacho-controller@1e610000 {
+                                compatible = "aspeed,ast2600-pwm-tacho";
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+                                reg = <0x1e610000 0x100>;
+                                clocks = <&syscon ASPEED_CLK_AHB>;
+                                resets = <&syscon ASPEED_RESET_PWM>;
+                                status = "disabled";
+                        };
+
+                        syscon: syscon@1e6e2000 {
+                                compatible = "aspeed,ast2600-scu", "syscon", "simple-mfd";
+                                reg = <0x1e6e2000 0x1000>;
+                                ranges = <0 0x1e6e2000 0x1000>;
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                #clock-cells = <1>;
+                                #reset-cells = <1>;
+
+                                pinctrl: pinctrl {
+                                        compatible = "aspeed,ast2600-pinctrl";
+                                };
+
+                                silicon-id@14 {
+                                        compatible = "aspeed,ast2600-silicon-id", "aspeed,silicon-id";
+                                        reg = <0x14 0x4 0x5b0 0x8>;
+                                };
+
+                                smp-memram@180 {
+                                        compatible = "aspeed,ast2600-smpmem";
+                                        reg = <0x180 0x40>;
+                                };
+
+                                scu_ic0: interrupt-controller@560 {
+                                        #interrupt-cells = <1>;
+                                        compatible = "aspeed,ast2600-scu-ic0";
+                                        reg = <0x560 0x4>;
+                                        interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+                                        interrupt-controller;
+                                };
+
+                                scu_ic1: interrupt-controller@570 {
+                                        #interrupt-cells = <1>;
+                                        compatible = "aspeed,ast2600-scu-ic1";
+                                        reg = <0x570 0x4>;
+                                        interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+                                        interrupt-controller;
+                                };
+                        };
+
+                        rng: hwrng@1e6e2524 {
+                                compatible = "timeriomem_rng";
+                                reg = <0x1e6e2524 0x4>;
+                                period = <1>;
+                                quality = <100>;
+                        };
+
+                        gfx: display@1e6e6000 {
+                                compatible = "aspeed,ast2600-gfx", "syscon";
+                                reg = <0x1e6e6000 0x1000>;
+                                reg-io-width = <4>;
+                                clocks = <&syscon ASPEED_CLK_GATE_D1CLK>;
+                                resets = <&syscon ASPEED_RESET_GRAPHICS>;
+                                syscon = <&syscon>;
+                                status = "disabled";
+                                interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+
+                        xdma: xdma@1e6e7000 {
+                                compatible = "aspeed,ast2600-xdma";
+                                reg = <0x1e6e7000 0x100>;
+                                clocks = <&syscon ASPEED_CLK_GATE_BCLK>;
+                                resets = <&syscon ASPEED_RESET_DEV_XDMA>, <&syscon ASPEED_RESET_RC_XDMA>;
+                                reset-names = "device", "root-complex";
+                                interrupts-extended = <&gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
+                                                      <&scu_ic0 ASPEED_AST2600_SCU_IC0_PCIE_PERST_LO_TO_HI>;
+                                aspeed,pcie-device = "bmc";
+                                aspeed,scu = <&syscon>;
+                                status = "disabled";
+                        };
+
+                        jtag0: jtag@1e6e4000 {
+                                compatible = "aspeed,ast2600-jtag";
+                                reg = <0x1e6e4000 0x40>;
+                                clocks = <&syscon ASPEED_CLK_APB1>;
+                                resets = <&syscon ASPEED_RESET_JTAG_MASTER>;
+                                interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+                                status = "disabled";
+                        };
+
+                        jtag1: jtag@1e6e4100 {
+                                compatible = "aspeed,ast2600-jtag";
+                                reg = <0x1e6e4100 0x40>;
+                                clocks = <&syscon ASPEED_CLK_APB1>;
+                                resets = <&syscon ASPEED_RESET_JTAG_MASTER2>;
+                                interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_jtagm_default>;
+                                status = "disabled";
+                        };
+
+                        pcieh: pcieh@1e6ed000 {
+                                compatible = "aspeed,ast2600-pcieh", "syscon";
+                                reg = <0x1e6ed000 0x100>;
+                        };
+
+                        mctp: mctp@1e6e8000 {
+                                compatible = "aspeed,ast2600-mctp";
+                                reg = <0x1e6e8000 0x1000>;
+                                interrupts-extended = <&gic GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
+                                                      <&scu_ic0 ASPEED_AST2600_SCU_IC0_PCIE_PERST_LO_TO_HI>;
+                                resets = <&syscon ASPEED_RESET_DEV_MCTP>;
+                                aspeed,pcieh = <&pcieh>;
+                                status = "disabled";
+                        };
+
+                        adc0: adc@1e6e9000 {
+                                compatible = "aspeed,ast2600-adc0";
+                                reg = <0x1e6e9000 0x100>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                resets = <&syscon ASPEED_RESET_ADC>;
+                                interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+                                #io-channel-cells = <1>;
+                                status = "disabled";
+                        };
+
+                        adc1: adc@1e6e9100 {
+                                compatible = "aspeed,ast2600-adc1";
+                                reg = <0x1e6e9100 0x100>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                resets = <&syscon ASPEED_RESET_ADC>;
+                                interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+                                #io-channel-cells = <1>;
+                                status = "disabled";
+                        };
+
+                        sram: sram@1e6ef000 {
+                                compatible = "mmio-sram", "simple-mfd", "syscon";
+                                reg = <0x1e6ef000 0x1000>;
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0 0x1e6ef000 0x1000>;
+
+                                sram1: sram-dev@0 {
+                                        reg = <0x0 0x4>;
+                                        export;
+                                };
+                                sram2: sram-dev@100 {
+                                        reg = <0x100 0x80>;
+                                        export;
+                                };
+                                chassis: chassis@10 {
+                                        compatible = "aspeed,ast2600-chassis";
+                                        reg = <0x10 0x4>;
+                                        status = "disabled";
+                                };
+                        };
+
+                        otp: otp@1e6f2000 {
+                                compatible = "aspeed,ast2600-otp";
+                                reg = <0x1e6f2000 0x940>;
+                                aspeed,scu = <&syscon>;
+                        };
+
+                        sbc: secure-boot-controller@1e6f2000 {
+                                compatible = "aspeed,ast2600-sbc";
+                                reg = <0x1e6f2000 0x1000>;
+                        };
+
+                        acry: crypto@1e6fa000 {
+                                compatible = "aspeed,ast2600-acry";
+                                reg = <0x1e6fa000 0x400>, <0x1e710000 0x1800>;
+                                interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_RSACLK>;
+                                aspeed,ahbc = <&ahbc>;
+                        };
+
+                        video: video@1e700000 {
+                                compatible = "aspeed,ast2600-video-engine";
+                                reg = <0x1e700000 0x1000>;
+                                clocks = <&syscon ASPEED_CLK_GATE_VCLK>,
+                                         <&syscon ASPEED_CLK_GATE_ECLK>;
+                                clock-names = "vclk", "eclk";
+                                interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+                                status = "disabled";
+                        };
+
+                        gpio0: gpio@1e780000 {
+                                #gpio-cells = <2>;
+                                gpio-controller;
+                                compatible = "aspeed,ast2600-gpio";
+                                reg = <0x1e780000 0x400>;
+                                interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+                                gpio-ranges = <&pinctrl 0 0 208>;
+                                ngpios = <208>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                interrupt-controller;
+                                #interrupt-cells = <2>;
+                        };
+
+                        sgpiom0: sgpiom@1e780500 {
+                                #gpio-cells = <2>;
+                                gpio-controller;
+                                compatible = "aspeed,ast2600-sgpiom";
+                                reg = <0x1e780500 0x100>;
+                                interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                #interrupt-cells = <2>;
+                                interrupt-controller;
+                                bus-frequency = <12000000>;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_sgpm1_default>;
+                                status = "disabled";
+                        };
+
+                        sgpiom1: sgpiom@1e780600 {
+                                #gpio-cells = <2>;
+                                gpio-controller;
+                                compatible = "aspeed,ast2600-sgpiom";
+                                reg = <0x1e780600 0x100>;
+                                interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                #interrupt-cells = <2>;
+                                interrupt-controller;
+                                bus-frequency = <12000000>;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_sgpm2_default>;
+                                status = "disabled";
+                        };
+
+                        gpio1: gpio@1e780800 {
+                                #gpio-cells = <2>;
+                                gpio-controller;
+                                compatible = "aspeed,ast2600-gpio";
+                                reg = <0x1e780800 0x800>;
+                                interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+                                gpio-ranges = <&pinctrl 0 208 36>;
+                                ngpios = <36>;
+                                clocks = <&syscon ASPEED_CLK_APB1>;
+                                interrupt-controller;
+                                #interrupt-cells = <2>;
+                        };
+
+                        rtc: rtc@1e781000 {
+                                compatible = "aspeed,ast2600-rtc";
+                                reg = <0x1e781000 0x18>;
+                                interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+                                status = "disabled";
+                        };
+
+                        timer: timer@1e782000 {
+                                compatible = "aspeed,ast2600-timer";
+                                reg = <0x1e782000 0x90>;
+                                interrupts-extended = <&gic  GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
+                                                <&gic  GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB1>;
+                                clock-names = "PCLK";
+                                status = "disabled";
+                        };
+
+                        uart1: serial@1e783000 {
+                                compatible = "ns16550a";
+                                reg = <0x1e783000 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART1CLK>;
+                                resets = <&lpc_reset 4>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_txd1_default &pinctrl_rxd1_default>;
+                                status = "disabled";
+                        };
+
+                        uart5: serial@1e784000 {
+                                compatible = "ns16550a";
+                                reg = <0x1e784000 0x1000>;
+                                reg-shift = <2>;
+                                interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART5CLK>;
+                                no-loopback-test;
+                        };
+
+                        wdt1: watchdog@1e785000 {
+                                compatible = "aspeed,ast2600-wdt";
+                                reg = <0x1e785000 0x40>;
+                        };
+
+                        wdt2: watchdog@1e785040 {
+                                compatible = "aspeed,ast2600-wdt";
+                                reg = <0x1e785040 0x40>;
+                                status = "disabled";
+                        };
+
+                        wdt3: watchdog@1e785080 {
+                                compatible = "aspeed,ast2600-wdt";
+                                reg = <0x1e785080 0x40>;
+                                status = "disabled";
+                        };
+
+                        wdt4: watchdog@1e7850c0 {
+                                compatible = "aspeed,ast2600-wdt";
+                                reg = <0x1e7850C0 0x40>;
+                                status = "disabled";
+                        };
+
+                        peci_legacy: bus@1e78b000 {
+                                compatible = "simple-bus";
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0x0 0x1e78b000 0x100>;
+                        };
+
+                        peci0: peci-controller@1e78b000 {
+                                compatible = "aspeed,ast2600-peci";
+                                reg = <0x1e78b000 0x100>;
+                                interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_REF0CLK>;
+                                resets = <&syscon ASPEED_RESET_PECI>;
+                                cmd-timeout-ms = <1000>;
+                                clock-frequency = <1000000>;
+                                status = "disabled";
+                        };
+
+                        i3c: bus@1e7a0000 {
+                                compatible = "simple-bus";
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0 0x1e7a0000 0x8000>;
+                        };
+
+                        lpc: lpc@1e789000 {
+                                compatible = "aspeed,ast2600-lpc-v2", "simple-mfd", "syscon";
+                                reg = <0x1e789000 0x1000>;
+                                reg-io-width = <4>;
+
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0x0 0x1e789000 0x1000>;
+
+                                kcs1: kcs@24 {
+                                        compatible = "aspeed,ast2500-kcs-bmc-v2";
+                                        reg = <0x24 0x1>, <0x30 0x1>, <0x3c 0x1>;
+                                        interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        kcs_chan = <1>;
+                                        status = "disabled";
+                                };
+
+                                kcs2: kcs@28 {
+                                        compatible = "aspeed,ast2500-kcs-bmc-v2";
+                                        reg = <0x28 0x1>, <0x34 0x1>, <0x40 0x1>;
+                                        interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                kcs3: kcs@2c {
+                                        compatible = "aspeed,ast2500-kcs-bmc-v2";
+                                        reg = <0x2c 0x1>, <0x38 0x1>, <0x44 0x1>;
+                                        interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                kcs4: kcs@114 {
+                                        compatible = "aspeed,ast2500-kcs-bmc-v2";
+                                        reg = <0x114 0x1>, <0x118 0x1>, <0x11c 0x1>;
+                                        interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                lpc_ctrl: lpc-ctrl@80 {
+                                        compatible = "aspeed,ast2600-lpc-ctrl";
+                                        reg = <0x80 0x80>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                lpc_snoop: lpc-snoop@80 {
+                                        compatible = "aspeed,ast2600-lpc-snoop";
+                                        reg = <0x80 0x80>;
+                                        interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                lhc: lhc@a0 {
+                                        compatible = "aspeed,ast2600-lhc";
+                                        reg = <0xa0 0x24 0xc8 0x8>;
+                                };
+
+                                lpc_reset: reset-controller@98 {
+                                        compatible = "aspeed,ast2600-lpc-reset";
+                                        reg = <0x98 0x4>;
+                                        #reset-cells = <1>;
+                                };
+
+                                uart_routing: uart-routing@98 {
+                                        compatible = "aspeed,ast2600-uart-routing";
+                                        reg = <0x98 0x8>;
+                                        status = "disabled";
+                                };
+
+                                ibt: ibt@140 {
+                                        compatible = "aspeed,ast2600-ibt-bmc";
+                                        reg = <0x140 0x18>;
+                                        interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                sio_regs: regs {
+                                        compatible = "aspeed,bmc-misc";
+                                };
+
+                                lpc_sio: lpc-sio@180 {
+                                        compatible = "aspeed,ast2500-lpc-sio";
+                                        reg = <0x180 0x20>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                        status = "disabled";
+                                };
+
+                                mbox: mbox@200 {
+                                        compatible = "aspeed,ast2600-mbox";
+                                        reg = <0x200 0xc0>;
+                                        interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
+                                        #mbox-cells = <1>;
+                                        clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
+                                };
+                        };
+
+                        sdc: sdc@1e740000 {
+                                compatible = "aspeed,ast2600-sd-controller";
+                                reg = <0x1e740000 0x100>;
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0 0x1e740000 0x10000>;
+                                clocks = <&syscon ASPEED_CLK_GATE_SDCLK>;
+                                status = "disabled";
+
+                                sdhci0: sdhci@1e740100 {
+                                        compatible = "aspeed,ast2600-sdhci", "sdhci";
+                                        reg = <0x100 0x100>;
+                                        interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+                                        sdhci,auto-cmd12;
+                                        clocks = <&syscon ASPEED_CLK_SDIO>;
+                                        status = "disabled";
+                                };
+
+                                sdhci1: sdhci@1e740200 {
+                                        compatible = "aspeed,ast2600-sdhci", "sdhci";
+                                        reg = <0x200 0x100>;
+                                        interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+                                        sdhci,auto-cmd12;
+                                        clocks = <&syscon ASPEED_CLK_SDIO>;
+                                        status = "disabled";
+                                };
+                        };
+
+                        emmc_controller: sdc@1e750000 {
+                                compatible = "aspeed,ast2600-sd-controller";
+                                reg = <0x1e750000 0x100>;
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0 0x1e750000 0x10000>;
+                                clocks = <&syscon ASPEED_CLK_GATE_EMMCCLK>;
+                                status = "disabled";
+
+                                emmc: sdhci@1e750100 {
+                                        compatible = "aspeed,ast2600-sdhci";
+                                        reg = <0x100 0x100>;
+                                        sdhci,auto-cmd12;
+                                        interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+                                        clocks = <&syscon ASPEED_CLK_EMMC>;
+                                        pinctrl-names = "default";
+                                        pinctrl-0 = <&pinctrl_emmc_default>;
+                                };
+                        };
+
+                        vuart1: serial@1e787000 {
+                                compatible = "aspeed,ast2500-vuart";
+                                reg = <0x1e787000 0x40>;
+                                reg-shift = <2>;
+                                interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB1>;
+                                no-loopback-test;
+                                status = "disabled";
+                        };
+
+                        vuart3: serial@1e787800 {
+                                compatible = "aspeed,ast2500-vuart";
+                                reg = <0x1e787800 0x40>;
+                                reg-shift = <2>;
+                                interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                no-loopback-test;
+                                status = "disabled";
+                        };
+
+                        vuart2: serial@1e788000 {
+                                compatible = "aspeed,ast2500-vuart";
+                                reg = <0x1e788000 0x40>;
+                                reg-shift = <2>;
+                                interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB1>;
+                                no-loopback-test;
+                                status = "disabled";
+                        };
+
+                        vuart4: serial@1e788800 {
+                                compatible = "aspeed,ast2500-vuart";
+                                reg = <0x1e788800 0x40>;
+                                reg-shift = <2>;
+                                interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_APB2>;
+                                no-loopback-test;
+                                status = "disabled";
+                        };
+
+                        uart2: serial@1e78d000 {
+                                compatible = "ns16550a";
+                                reg = <0x1e78d000 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART2CLK>;
+                                resets = <&lpc_reset 5>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_txd2_default &pinctrl_rxd2_default>;
+                                status = "disabled";
+                        };
+
+                        uart3: serial@1e78e000 {
+                                compatible = "ns16550a";
+                                reg = <0x1e78e000 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART3CLK>;
+                                resets = <&lpc_reset 6>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_txd3_default &pinctrl_rxd3_default>;
+                                status = "disabled";
+                        };
+
+                        uart4: serial@1e78f000 {
+                                compatible = "ns16550a";
+                                reg = <0x1e78f000 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART4CLK>;
+                                resets = <&lpc_reset 7>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_txd4_default &pinctrl_rxd4_default>;
+                                status = "disabled";
+                        };
+
+                        uart6: serial@1e790000 {
+                                compatible = "ns16550a";
+                                reg = <0x1e790000 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART6CLK>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_uart6_default>;
+
+                                status = "disabled";
+                        };
+
+                        uart7: serial@1e790100 {
+                                compatible = "ns16550a";
+                                reg = <0x1e790100 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART7CLK>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_uart7_default>;
+
+                                status = "disabled";
+                        };
+
+                        uart8: serial@1e790200 {
+                                compatible = "ns16550a";
+                                reg = <0x1e790200 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART8CLK>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_uart8_default>;
+
+                                status = "disabled";
+                        };
+
+                        uart9: serial@1e790300 {
+                                compatible = "ns16550a";
+                                reg = <0x1e790300 0x20>;
+                                reg-shift = <2>;
+                                reg-io-width = <4>;
+                                interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
+                                clocks = <&syscon ASPEED_CLK_GATE_UART9CLK>;
+                                no-loopback-test;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_uart9_default>;
+
+                                status = "disabled";
+                        };
+
+                        espi: espi@1e6ee000 {
+                                compatible = "aspeed,ast2600-espi-slave", "syscon";
+                                reg = <0x1e6ee000 0x200>;
+                                interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+                                status = "disabled";
+                                clocks = <&syscon ASPEED_CLK_GATE_ESPICLK>;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_espi_default>;
+                        };
+
+                        mmbi: mmbi@1e6ee800 {
+                                compatible = "aspeed,ast2600-espi-mmbi";
+                                interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
+                                reg = <0x1e6ee800 0x50>;
+                                clocks = <&syscon ASPEED_CLK_GATE_ESPICLK>;
+                                aspeed,espi = <&espi>;
+                                aspeed,lpc = <&lpc>;
+                                status = "disabled";
+                                instance@0 {
+                                        channel = <0>;
+                                        protocols = /bits/ 8 <MMBI_PROTOCOL_SEAMLESS
+                                                MMBI_PROTOCOL_RAS_OFFLOAD>;
+                                };
+                        };
+
+                        i2c: bus@1e78a000 {
+                                compatible = "simple-bus";
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                ranges = <0 0x1e78a000 0x1000>;
+                        };
+
+                        fsim0: fsi@1e79b000 {
+                                #interrupt-cells = <1>;
+                                compatible = "aspeed,ast2600-fsi-master", "fsi-master";
+                                reg = <0x1e79b000 0x94>;
+                                interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_fsi1_default>;
+                                clocks = <&syscon ASPEED_CLK_GATE_FSICLK>;
+                                interrupt-controller;
+                                status = "disabled";
+                        };
+
+                        fsim1: fsi@1e79b100 {
+                                #interrupt-cells = <1>;
+                                compatible = "aspeed,ast2600-fsi-master", "fsi-master";
+                                reg = <0x1e79b100 0x94>;
+                                interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
+                                pinctrl-names = "default";
+                                pinctrl-0 = <&pinctrl_fsi2_default>;
+                                clocks = <&syscon ASPEED_CLK_GATE_FSICLK>;
+                                interrupt-controller;
+                                status = "disabled";
+                        };
+
+                        udma: dma-controller@1e79e000 {
+                                compatible = "aspeed,ast2600-udma";
+                                reg = <0x1e79e000 0x1000>;
+                                interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+                                dma-channels = <28>;
+                                #dma-cells = <1>;
+                                status = "disabled";
+                        };
+			pwm: pwm@1e610000 {
+                                compatible = "aspeed,ast2600-pwm";
+                                #pwm-cells = <3>;
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+                                reg = <0x1e610000 0x100>;
+                                clocks = <&syscon ASPEED_CLK_AHB>;
+                                resets = <&syscon ASPEED_RESET_PWM>;
+                                status = "disabled";
+                        };
+                };
+        };
 };
 
 #include "aspeed-g6-pinctrl.dtsi"
 
+&peci_legacy {
+        peci_legacy0: peci-bus@0 {
+                compatible = "aspeed,ast2600-peci";
+                reg = <0x0 0x100>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+                interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+                clocks = <&syscon ASPEED_CLK_GATE_REF0CLK>;
+                resets = <&syscon ASPEED_RESET_PECI>;
+                clock-frequency = <24000000>;
+                msg-timing = <1>;
+                addr-timing = <1>;
+                rd-sampling-point = <8>;
+                cmd-timeout-ms = <1000>;
+                status = "disabled";
+        };
+};
+
+&espi {
+        vwgpio: vwgpio@0 {
+                compatible = "aspeed,ast2600-espi-vw-gpio";
+                status = "disabled";
+        };
+};
+
 &i2c {
-	i2c0: i2c-bus@80 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x80 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c1_default>;
-		status = "disabled";
-	};
-
-	i2c1: i2c-bus@100 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x100 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c2_default>;
-		status = "disabled";
-	};
-
-	i2c2: i2c-bus@180 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x180 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c3_default>;
-		status = "disabled";
-	};
-
-	i2c3: i2c-bus@200 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x200 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c4_default>;
-		status = "disabled";
-	};
-
-	i2c4: i2c-bus@280 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x280 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c5_default>;
-		status = "disabled";
-	};
-
-	i2c5: i2c-bus@300 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x300 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c6_default>;
-		status = "disabled";
-	};
-
-	i2c6: i2c-bus@380 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x380 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c7_default>;
-		status = "disabled";
-	};
-
-	i2c7: i2c-bus@400 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x400 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c8_default>;
-		status = "disabled";
-	};
-
-	i2c8: i2c-bus@480 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x480 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c9_default>;
-		status = "disabled";
-	};
-
-	i2c9: i2c-bus@500 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x500 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c10_default>;
-		status = "disabled";
-	};
-
-	i2c10: i2c-bus@580 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x580 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c11_default>;
-		status = "disabled";
-	};
-
-	i2c11: i2c-bus@600 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x600 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c12_default>;
-		status = "disabled";
-	};
-
-	i2c12: i2c-bus@680 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x680 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c13_default>;
-		status = "disabled";
-	};
-
-	i2c13: i2c-bus@700 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x700 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c14_default>;
-		status = "disabled";
-	};
-
-	i2c14: i2c-bus@780 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x780 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c15_default>;
-		status = "disabled";
-	};
-
-	i2c15: i2c-bus@800 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x800 0x80>;
-		compatible = "aspeed,ast2600-i2c-bus";
-		clocks = <&syscon ASPEED_CLK_APB2>;
-		resets = <&syscon ASPEED_RESET_I2C>;
-		interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
-		bus-frequency = <100000>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c16_default>;
-		status = "disabled";
-	};
+        i2c0: i2c-bus@80 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x80 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c1_default>;
+                status = "disabled";
+        };
+
+        i2c1: i2c-bus@100 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x100 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c2_default>;
+                status = "disabled";
+        };
+
+        i2c2: i2c-bus@180 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x180 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c3_default>;
+                status = "disabled";
+        };
+
+        i2c3: i2c-bus@200 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x200 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c4_default>;
+                status = "disabled";
+        };
+
+        i2c4: i2c-bus@280 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x280 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c5_default>;
+                status = "disabled";
+        };
+
+        i2c5: i2c-bus@300 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x300 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c6_default>;
+                status = "disabled";
+        };
+
+        i2c6: i2c-bus@380 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x380 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c7_default>;
+                status = "disabled";
+        };
+
+        i2c7: i2c-bus@400 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x400 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c8_default>;
+                status = "disabled";
+        };
+
+        i2c8: i2c-bus@480 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x480 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c9_default>;
+                status = "disabled";
+        };
+
+        i2c9: i2c-bus@500 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x500 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c10_default>;
+                status = "disabled";
+        };
+
+        i2c10: i2c-bus@580 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x580 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c11_default>;
+                status = "disabled";
+        };
+
+        i2c11: i2c-bus@600 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x600 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c12_default>;
+                status = "disabled";
+        };
+
+        i2c12: i2c-bus@680 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x680 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c13_default>;
+                status = "disabled";
+        };
+
+        i2c13: i2c-bus@700 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x700 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c14_default>;
+                status = "disabled";
+        };
+
+        i2c14: i2c-bus@780 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x780 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c15_default>;
+                status = "disabled";
+        };
+
+        i2c15: i2c-bus@800 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x800 0x80>;
+                compatible = "aspeed,ast2600-i2c-bus";
+                clocks = <&syscon ASPEED_CLK_APB2>;
+                resets = <&syscon ASPEED_RESET_I2C>;
+                interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
+                bus-frequency = <100000>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i2c16_default>;
+                status = "disabled";
+        };
 };
+
+&i3c {
+        i3cglobal: i3cg@00 {
+                reg = <0x0 0x1000>;
+                compatible = "syscon";
+                resets = <&syscon ASPEED_RESET_I3C_DMA>;
+        };
+
+        i3c0: i3c0@2000 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                #interrupt-cells = <1>;
+                reg = <0x2000 0x1000>;
+                compatible = "aspeed,ast2600-i3c";
+                clocks = <&syscon ASPEED_CLK_GATE_I3C0CLK>;
+                resets = <&syscon ASPEED_RESET_I3C0>;
+                i2c-scl-hz = <400000>;
+                i3c-scl-hz = <12500000>;
+                interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i3c1_default>;
+                aspeed,global-regs = <&i3cglobal 0>;
+                status = "disabled";
+        };
+
+        i3c1: i3c1@3000 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                #interrupt-cells = <1>;
+                reg = <0x3000 0x1000>;
+                compatible = "aspeed,ast2600-i3c";
+                clocks = <&syscon ASPEED_CLK_GATE_I3C1CLK>;
+                resets = <&syscon ASPEED_RESET_I3C1>;
+                i2c-scl-hz = <400000>;
+                i3c-scl-hz = <12500000>;
+                interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i3c2_default>;
+                aspeed,global-regs = <&i3cglobal 1>;
+                status = "disabled";
+        };
+
+        i3c2: i3c2@4000 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                #interrupt-cells = <1>;
+                reg = <0x4000 0x1000>;
+                compatible = "aspeed,ast2600-i3c";
+                clocks = <&syscon ASPEED_CLK_GATE_I3C2CLK>;
+                resets = <&syscon ASPEED_RESET_I3C2>;
+                i2c-scl-hz = <400000>;
+                i3c-scl-hz = <12500000>;
+                interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i3c3_default>;
+                aspeed,global-regs = <&i3cglobal 2>;
+                status = "disabled";
+        };
+
+        i3c3: i3c3@5000 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                #interrupt-cells = <1>;
+                reg = <0x5000 0x1000>;
+                compatible = "aspeed,ast2600-i3c";
+                clocks = <&syscon ASPEED_CLK_GATE_I3C3CLK>;
+                resets = <&syscon ASPEED_RESET_I3C3>;
+                i2c-scl-hz = <400000>;
+                i3c-scl-hz = <12500000>;
+                interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i3c4_default>;
+                aspeed,global-regs = <&i3cglobal 3>;
+                status = "disabled";
+        };
+
+        i3c4: i3c4@6000 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                #interrupt-cells = <1>;
+                reg = <0x6000 0x1000>;
+                compatible = "aspeed,ast2600-i3c";
+                clocks = <&syscon ASPEED_CLK_GATE_I3C4CLK>;
+                resets = <&syscon ASPEED_RESET_I3C4>;
+                i2c-scl-hz = <400000>;
+                i3c-scl-hz = <12500000>;
+                interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i3c5_default>;
+                aspeed,global-regs = <&i3cglobal 4>;
+                status = "disabled";
+        };
+
+        i3c5: i3c5@7000 {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                #interrupt-cells = <1>;
+                reg = <0x7000 0x1000>;
+                compatible = "aspeed,ast2600-i3c";
+                clocks = <&syscon ASPEED_CLK_GATE_I3C5CLK>;
+                resets = <&syscon ASPEED_RESET_I3C5>;
+                i2c-scl-hz = <400000>;
+                i3c-scl-hz = <12500000>;
+                interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_i3c6_default>;
+                aspeed,global-regs = <&i3cglobal 5>;
+                status = "disabled";
+        };
+};
+
diff --git a/arch/arm/boot/dts/aspeed/openbmc-flash-layout-ami-64mb.dtsi b/arch/arm/boot/dts/aspeed/openbmc-flash-layout-ami-64mb.dtsi
new file mode 100644
index 000000000000..92abfca908ce
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/openbmc-flash-layout-ami-64mb.dtsi
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: GPL-2.0+
+// 64MB flash layout: non-redundant image with common RW partition
+// AMI - Base Technology team
+partitions {
+        compatible = "fixed-partitions";
+        #address-cells = <1>;
+        #size-cells = <1>;
+
+        u-boot@0 {
+                reg = <0x0 0x100000>; // 1MB
+                label = "u-boot";
+        };
+
+        fit-image-a@100000 {
+                reg = <0x100000 0x3300000>; // 51MB
+                label = "image-a";
+        };
+
+        sofs@3400000 {
+                reg = <0x3400000 0x400000>; // 4MB
+                label = "sofs";
+        };
+
+        rwfs@3800000 {
+                reg = <0x3800000 0x700000>; // 7MB
+                label = "rwfs";
+        };
+
+        u-boot-env@3f00000 {
+                reg = <0x3f00000 0xf0000>; // 960KB
+                label = "u-boot-env";
+        };
+
+};
diff --git a/arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-64MB.dtsi b/arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-64MB.dtsi
new file mode 100644
index 000000000000..092708f5021f
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-64MB.dtsi
@@ -0,0 +1,38 @@
+// SPDX-License-Identifier: GPL-2.0+
+// 64MB flash layout: redundant image with common RW partition
+
+partitions {
+	compatible = "fixed-partitions";
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	u-boot@0 {
+		reg = <0x0 0x80000>;
+		label = "u-boot";
+	};
+
+	fit-image-a@80000 {
+		reg = <0x80000 0x1b80000>;
+		label = "image-a";
+	};
+
+	sofs@1c00000 {
+		reg = <0x1c00000 0x200000>;
+		label = "sofs";
+	};
+
+	rwfs@1e00000 {
+		reg = <0x1e00000 0x600000>;
+		label = "rwfs";
+	};
+
+	u-boot-env@2400000 {
+		reg = <0x2400000 0x20000>;
+		label = "u-boot-env";
+	};
+
+	fit-image-b@2480000 {
+		reg = <0x2480000 0x1b80000>;
+		label = "image-b";
+	};
+};
diff --git a/arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-bhs-128MB.dtsi b/arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-bhs-128MB.dtsi
new file mode 100644
index 000000000000..31f3baa36212
--- /dev/null
+++ b/arch/arm/boot/dts/aspeed/openbmc-flash-layout-intel-bhs-128MB.dtsi
@@ -0,0 +1,59 @@
+// SPDX-License-Identifier: GPL-2.0+
+// 128MB flash layout: PFR (active + tmp1/tmp2 + extra)
+//                     image with common RW partition
+
+partitions {
+	compatible = "fixed-partitions";
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	u-boot@0 {
+		reg = <0x0 0x100000>;
+		label = "u-boot";
+	};
+
+	pfm@100000 {
+		reg = <0x100000 0x20000>;
+		label = "pfm";
+	};
+
+	u-boot-env@120000 {
+		reg = <0x120000 0x20000>;
+		label = "u-boot-env";
+	};
+
+	sofs@140000 {
+		reg = <0x140000 0x200000>;
+		label = "sofs";
+	};
+
+	rwfs@340000 {
+		reg = <0x340000 0x840000>;
+		label = "rwfs";
+	};
+
+	fit-image-a@b80000 {
+		reg = <0xb80000 0x2380000>;
+		label = "image-a";
+	};
+
+	rc-image@2f00000 {
+		reg = <0x2f00000 0x2500000>;
+		label = "rc-image";
+	};
+
+	image-staging@5400000 {
+		reg = <0x5400000 0x2a80000>;
+		label = "image-stg";
+	};
+
+	reserved@7e80000 {
+		reg = <0x7e80000 0x80000>;
+		label = "rsvrd";
+	};
+
+	cpld-gold@7f00000 {
+		reg = <0x7f00000 0x100000>;
+		label = "cpld-gold";
+	};
+};
diff --git a/include/dt-bindings/mmbi/protocols.h b/include/dt-bindings/mmbi/protocols.h
new file mode 100644
index 000000000000..3246fcb67bb1
--- /dev/null
+++ b/include/dt-bindings/mmbi/protocols.h
@@ -0,0 +1,14 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright (c) 2022, Intel Corporation. */
+
+#ifndef _DT_BINDINGS_MMBI_PROTOCOLS_H_
+#define _DT_BINDINGS_MMBI_PROTOCOLS_H_
+
+//This definitions are as per MMBI specification.
+#define MMBI_PROTOCOL_IPMI 1
+#define MMBI_PROTOCOL_SEAMLESS 2
+#define MMBI_PROTOCOL_RAS_OFFLOAD 3
+#define MMBI_PROTOCOL_MCTP 4
+#define MMBI_PROTOCOL_NODE_MANAGER 5
+
+#endif
-- 
2.34.1


