WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1273301 cumulative IPC: 3.927 (Simulation time: 00 hr 00 min 21 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1273301 cumulative IPC: 3.927 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 5518246 heartbeat IPC: 1.812 cumulative IPC: 1.178 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11454887 heartbeat IPC: 1.684 cumulative IPC: 1.473 (Simulation time: 00 hr 03 min 36 sec)
Simulation finished CPU 0 instructions: 20000000 cycles: 14747016 cumulative IPC: 1.356 (Simulation time: 00 hr 04 min 49 sec)
Simulation complete CPU 0 instructions: 20000000 cycles: 14747016 cumulative IPC: 1.356 (Simulation time: 00 hr 04 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/627.cam4_s-490B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.356 instructions: 20000000 cycles: 14747016
CPU 0 Branch Prediction Accuracy: 88.84% MPKI: 10.68 Average ROB Occupancy at Mispredict: 28.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0055
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.7
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00055

LLC TOTAL        ACCESS:     354990 HIT:     261553 MISS:      93437
LLC LOAD         ACCESS:     122572 HIT:      84477 MISS:      38095
LLC RFO          ACCESS:     106527 HIT:      51249 MISS:      55278
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     125820 HIT:     125820 MISS:          0
LLC TRANSLATION  ACCESS:         71 HIT:          7 MISS:         64
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 559.7 cycles
cpu0_DTLB TOTAL        ACCESS:    3103256 HIT:    3082802 MISS:      20454
cpu0_DTLB LOAD         ACCESS:    3103256 HIT:    3082802 MISS:      20454
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.299 cycles
cpu0_ITLB TOTAL        ACCESS:       3544 HIT:       3522 MISS:         22
cpu0_ITLB LOAD         ACCESS:       3544 HIT:       3522 MISS:         22
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 149.6 cycles
cpu0_L1D TOTAL        ACCESS:    3788751 HIT:    2304416 MISS:    1484335
cpu0_L1D LOAD         ACCESS:    2474951 HIT:    1652408 MISS:     822543
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1313297 HIT:     651598 MISS:     661699
cpu0_L1D TRANSLATION  ACCESS:        503 HIT:        410 MISS:         93
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.55 cycles
cpu0_L1I TOTAL        ACCESS:       4396 HIT:       3459 MISS:        937
cpu0_L1I LOAD         ACCESS:       4396 HIT:       3459 MISS:        937
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 178.4 cycles
cpu0_L2C TOTAL        ACCESS:     525481 HIT:     296074 MISS:     229407
cpu0_L2C LOAD         ACCESS:     255801 HIT:     133228 MISS:     122573
cpu0_L2C RFO          ACCESS:     111841 HIT:       5314 MISS:     106527
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     157749 HIT:     157513 MISS:        236
cpu0_L2C TRANSLATION  ACCESS:         90 HIT:         19 MISS:         71
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 248.4 cycles
cpu0_STLB TOTAL        ACCESS:       6283 HIT:       5795 MISS:        488
cpu0_STLB LOAD         ACCESS:       6283 HIT:       5795 MISS:        488
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32488
  ROW_BUFFER_MISS:      60832
 AVG DBUS CONGESTED CYCLE: 3.97
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11471
  FULL:      60839
