{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 18:58:06 2016 " "Info: Processing started: Tue Apr 12 18:58:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:contador\|T0 " "Warning: Node \"Counter:contador\|T0\" is a latch" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Counter:contador\|temp\[2\] " "Info: Detected ripple clock \"Counter:contador\|temp\[2\]\" as buffer" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:contador\|temp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Counter:contador\|temp\[1\] " "Info: Detected ripple clock \"Counter:contador\|temp\[1\]\" as buffer" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:contador\|temp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Counter:contador\|temp\[0\] " "Info: Detected ripple clock \"Counter:contador\|temp\[0\]\" as buffer" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:contador\|temp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Counter:contador\|temp\[3\] " "Info: Detected ripple clock \"Counter:contador\|temp\[3\]\" as buffer" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:contador\|temp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Counter:contador\|Mux3~0 " "Info: Detected gated clock \"Counter:contador\|Mux3~0\" as buffer" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 40 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:contador\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register Counter:contador\|T0 Calculadora_controller:maquina_estados\|estado\[0\] 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"Counter:contador\|T0\" and destination register \"Calculadora_controller:maquina_estados\|estado\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:contador\|T0 1 REG LCCOMB_X13_Y15_N10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y15_N10; Fanout = 4; REG Node = 'Counter:contador\|T0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:contador|T0 } "NODE_NAME" } } { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 0.299 ns Calculadora_controller:maquina_estados\|estado~2 2 COMB LCCOMB_X13_Y15_N14 1 " "Info: 2: + IC(0.246 ns) + CELL(0.053 ns) = 0.299 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 1; COMB Node = 'Calculadora_controller:maquina_estados\|estado~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { Counter:contador|T0 Calculadora_controller:maquina_estados|estado~2 } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.454 ns Calculadora_controller:maquina_estados\|estado\[0\] 3 REG LCFF_X13_Y15_N15 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.454 ns; Loc. = LCFF_X13_Y15_N15; Fanout = 6; REG Node = 'Calculadora_controller:maquina_estados\|estado\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Calculadora_controller:maquina_estados|estado~2 Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 45.81 % ) " "Info: Total cell delay = 0.208 ns ( 45.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.246 ns ( 54.19 % ) " "Info: Total interconnect delay = 0.246 ns ( 54.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Counter:contador|T0 Calculadora_controller:maquina_estados|estado~2 Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Counter:contador|T0 {} Calculadora_controller:maquina_estados|estado~2 {} Calculadora_controller:maquina_estados|estado[0] {} } { 0.000ns 0.246ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.439 ns - Smallest " "Info: - Smallest clock skew is -1.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns Calculadora_controller:maquina_estados\|estado\[0\] 3 REG LCFF_X13_Y15_N15 6 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N15; Fanout = 6; REG Node = 'Calculadora_controller:maquina_estados\|estado\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.898 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.712 ns) 2.990 ns Counter:contador\|temp\[1\] 2 REG LCFF_X13_Y15_N27 5 " "Info: 2: + IC(1.424 ns) + CELL(0.712 ns) = 2.990 ns; Loc. = LCFF_X13_Y15_N27; Fanout = 5; REG Node = 'Counter:contador\|temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { clock Counter:contador|temp[1] } "NODE_NAME" } } { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.366 ns) 3.635 ns Counter:contador\|Mux3~0 3 COMB LCCOMB_X13_Y15_N0 1 " "Info: 3: + IC(0.279 ns) + CELL(0.366 ns) = 3.635 ns; Loc. = LCCOMB_X13_Y15_N0; Fanout = 1; COMB Node = 'Counter:contador\|Mux3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { Counter:contador|temp[1] Counter:contador|Mux3~0 } "NODE_NAME" } } { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.898 ns Counter:contador\|T0 4 REG LCCOMB_X13_Y15_N10 4 " "Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.898 ns; Loc. = LCCOMB_X13_Y15_N10; Fanout = 4; REG Node = 'Counter:contador\|T0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Counter:contador|Mux3~0 Counter:contador|T0 } "NODE_NAME" } } { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.985 ns ( 50.92 % ) " "Info: Total cell delay = 1.985 ns ( 50.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.913 ns ( 49.08 % ) " "Info: Total interconnect delay = 1.913 ns ( 49.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { clock Counter:contador|temp[1] Counter:contador|Mux3~0 Counter:contador|T0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { clock {} clock~combout {} Counter:contador|temp[1] {} Counter:contador|Mux3~0 {} Counter:contador|T0 {} } { 0.000ns 0.000ns 1.424ns 0.279ns 0.210ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { clock Counter:contador|temp[1] Counter:contador|Mux3~0 Counter:contador|T0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { clock {} clock~combout {} Counter:contador|temp[1] {} Counter:contador|Mux3~0 {} Counter:contador|T0 {} } { 0.000ns 0.000ns 1.424ns 0.279ns 0.210ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Counter.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Counter.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Counter:contador|T0 Calculadora_controller:maquina_estados|estado~2 Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Counter:contador|T0 {} Calculadora_controller:maquina_estados|estado~2 {} Calculadora_controller:maquina_estados|estado[0] {} } { 0.000ns 0.246ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { clock Counter:contador|temp[1] Counter:contador|Mux3~0 Counter:contador|T0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { clock {} clock~combout {} Counter:contador|temp[1] {} Counter:contador|Mux3~0 {} Counter:contador|T0 {} } { 0.000ns 0.000ns 1.424ns 0.279ns 0.210ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Calculadora_controller:maquina_estados|estado[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Calculadora_controller:maquina_estados|estado[0] {} } {  } {  } "" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Calculadora_controller:maquina_estados\|estado\[2\] igual clock 4.125 ns register " "Info: tsu for register \"Calculadora_controller:maquina_estados\|estado\[2\]\" (data pin = \"igual\", clock pin = \"clock\") is 4.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.494 ns + Longest pin register " "Info: + Longest pin to register delay is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns igual 1 PIN PIN_T9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 2; PIN Node = 'igual'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { igual } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.702 ns) + CELL(0.228 ns) 5.747 ns Calculadora_controller:maquina_estados\|estado~15 2 COMB LCCOMB_X13_Y15_N24 3 " "Info: 2: + IC(4.702 ns) + CELL(0.228 ns) = 5.747 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 3; COMB Node = 'Calculadora_controller:maquina_estados\|estado~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { igual Calculadora_controller:maquina_estados|estado~15 } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.228 ns) 6.339 ns Calculadora_controller:maquina_estados\|estado~9 3 COMB LCCOMB_X13_Y15_N4 1 " "Info: 3: + IC(0.364 ns) + CELL(0.228 ns) = 6.339 ns; Loc. = LCCOMB_X13_Y15_N4; Fanout = 1; COMB Node = 'Calculadora_controller:maquina_estados\|estado~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Calculadora_controller:maquina_estados|estado~15 Calculadora_controller:maquina_estados|estado~9 } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.494 ns Calculadora_controller:maquina_estados\|estado\[2\] 4 REG LCFF_X13_Y15_N5 16 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.494 ns; Loc. = LCFF_X13_Y15_N5; Fanout = 16; REG Node = 'Calculadora_controller:maquina_estados\|estado\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Calculadora_controller:maquina_estados|estado~9 Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 21.99 % ) " "Info: Total cell delay = 1.428 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.066 ns ( 78.01 % ) " "Info: Total interconnect delay = 5.066 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { igual Calculadora_controller:maquina_estados|estado~15 Calculadora_controller:maquina_estados|estado~9 Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { igual {} igual~combout {} Calculadora_controller:maquina_estados|estado~15 {} Calculadora_controller:maquina_estados|estado~9 {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 4.702ns 0.364ns 0.000ns } { 0.000ns 0.817ns 0.228ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns Calculadora_controller:maquina_estados\|estado\[2\] 3 REG LCFF_X13_Y15_N5 16 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N5; Fanout = 16; REG Node = 'Calculadora_controller:maquina_estados\|estado\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { igual Calculadora_controller:maquina_estados|estado~15 Calculadora_controller:maquina_estados|estado~9 Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { igual {} igual~combout {} Calculadora_controller:maquina_estados|estado~15 {} Calculadora_controller:maquina_estados|estado~9 {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 4.702ns 0.364ns 0.000ns } { 0.000ns 0.817ns 0.228ns 0.228ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock respuesta\[7\] Calculadora_controller:maquina_estados\|estado\[3\] 9.410 ns register " "Info: tco from clock \"clock\" to destination pin \"respuesta\[7\]\" through register \"Calculadora_controller:maquina_estados\|estado\[3\]\" is 9.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns Calculadora_controller:maquina_estados\|estado\[3\] 3 REG LCFF_X13_Y15_N7 16 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N7; Fanout = 16; REG Node = 'Calculadora_controller:maquina_estados\|estado\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl Calculadora_controller:maquina_estados|estado[3] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[3] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.857 ns + Longest register pin " "Info: + Longest register to pin delay is 6.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Calculadora_controller:maquina_estados\|estado\[3\] 1 REG LCFF_X13_Y15_N7 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y15_N7; Fanout = 16; REG Node = 'Calculadora_controller:maquina_estados\|estado\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Calculadora_controller:maquina_estados|estado[3] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.378 ns) 2.172 ns Salida:salir\|salida\[7\]~103 2 COMB LCCOMB_X14_Y22_N24 1 " "Info: 2: + IC(1.794 ns) + CELL(0.378 ns) = 2.172 ns; Loc. = LCCOMB_X14_Y22_N24; Fanout = 1; COMB Node = 'Salida:salir\|salida\[7\]~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { Calculadora_controller:maquina_estados|estado[3] Salida:salir|salida[7]~103 } "NODE_NAME" } } { "../Salida.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Salida.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.541 ns) + CELL(2.144 ns) 6.857 ns respuesta\[7\] 3 PIN PIN_V19 0 " "Info: 3: + IC(2.541 ns) + CELL(2.144 ns) = 6.857 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'respuesta\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { Salida:salir|salida[7]~103 respuesta[7] } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 36.78 % ) " "Info: Total cell delay = 2.522 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.335 ns ( 63.22 % ) " "Info: Total interconnect delay = 4.335 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { Calculadora_controller:maquina_estados|estado[3] Salida:salir|salida[7]~103 respuesta[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { Calculadora_controller:maquina_estados|estado[3] {} Salida:salir|salida[7]~103 {} respuesta[7] {} } { 0.000ns 1.794ns 2.541ns } { 0.000ns 0.378ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[3] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { Calculadora_controller:maquina_estados|estado[3] Salida:salir|salida[7]~103 respuesta[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { Calculadora_controller:maquina_estados|estado[3] {} Salida:salir|salida[7]~103 {} respuesta[7] {} } { 0.000ns 1.794ns 2.541ns } { 0.000ns 0.378ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[5\] respuesta\[7\] 14.829 ns Longest " "Info: Longest tpd from source pin \"b\[5\]\" to destination pin \"respuesta\[7\]\" is 14.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns b\[5\] 1 PIN PIN_R9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 16; PIN Node = 'b\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.303 ns) + CELL(2.570 ns) 8.680 ns Multiplicador:multiplicacion\|lpm_mult:Mult0\|mult_bm01:auto_generated\|mac_mult2~DATAOUT7 2 COMB DSPMULT_X12_Y22_N0 1 " "Info: 2: + IC(5.303 ns) + CELL(2.570 ns) = 8.680 ns; Loc. = DSPMULT_X12_Y22_N0; Fanout = 1; COMB Node = 'Multiplicador:multiplicacion\|lpm_mult:Mult0\|mult_bm01:auto_generated\|mac_mult2~DATAOUT7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.873 ns" { b[5] Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_mult2~DATAOUT7 } "NODE_NAME" } } { "db/mult_bm01.tdf" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/calculadora/db/mult_bm01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 9.280 ns Multiplicador:multiplicacion\|lpm_mult:Mult0\|mult_bm01:auto_generated\|mac_out1~DATAOUT7 3 COMB DSPOUT_X12_Y22_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 9.280 ns; Loc. = DSPOUT_X12_Y22_N2; Fanout = 1; COMB Node = 'Multiplicador:multiplicacion\|lpm_mult:Mult0\|mult_bm01:auto_generated\|mac_out1~DATAOUT7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_mult2~DATAOUT7 Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_out1~DATAOUT7 } "NODE_NAME" } } { "db/mult_bm01.tdf" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/calculadora/db/mult_bm01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.357 ns) 10.144 ns Salida:salir\|salida\[7\]~103 4 COMB LCCOMB_X14_Y22_N24 1 " "Info: 4: + IC(0.507 ns) + CELL(0.357 ns) = 10.144 ns; Loc. = LCCOMB_X14_Y22_N24; Fanout = 1; COMB Node = 'Salida:salir\|salida\[7\]~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_out1~DATAOUT7 Salida:salir|salida[7]~103 } "NODE_NAME" } } { "../Salida.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Salida.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.541 ns) + CELL(2.144 ns) 14.829 ns respuesta\[7\] 5 PIN PIN_V19 0 " "Info: 5: + IC(2.541 ns) + CELL(2.144 ns) = 14.829 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'respuesta\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { Salida:salir|salida[7]~103 respuesta[7] } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.478 ns ( 43.68 % ) " "Info: Total cell delay = 6.478 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.351 ns ( 56.32 % ) " "Info: Total interconnect delay = 8.351 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.829 ns" { b[5] Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_mult2~DATAOUT7 Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_out1~DATAOUT7 Salida:salir|salida[7]~103 respuesta[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.829 ns" { b[5] {} b[5]~combout {} Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_mult2~DATAOUT7 {} Multiplicador:multiplicacion|lpm_mult:Mult0|mult_bm01:auto_generated|mac_out1~DATAOUT7 {} Salida:salir|salida[7]~103 {} respuesta[7] {} } { 0.000ns 0.000ns 5.303ns 0.000ns 0.507ns 2.541ns } { 0.000ns 0.807ns 2.570ns 0.600ns 0.357ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Calculadora_controller:maquina_estados\|estado\[2\] Operacion\[0\] clock -3.329 ns register " "Info: th for register \"Calculadora_controller:maquina_estados\|estado\[2\]\" (data pin = \"Operacion\[0\]\", clock pin = \"clock\") is -3.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns Calculadora_controller:maquina_estados\|estado\[2\] 3 REG LCFF_X13_Y15_N5 16 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N5; Fanout = 16; REG Node = 'Calculadora_controller:maquina_estados\|estado\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.937 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Operacion\[0\] 1 PIN PIN_V22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 3; PIN Node = 'Operacion\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Operacion[0] } "NODE_NAME" } } { "../Calculadora.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.586 ns) + CELL(0.366 ns) 5.782 ns Calculadora_controller:maquina_estados\|estado~9 2 COMB LCCOMB_X13_Y15_N4 1 " "Info: 2: + IC(4.586 ns) + CELL(0.366 ns) = 5.782 ns; Loc. = LCCOMB_X13_Y15_N4; Fanout = 1; COMB Node = 'Calculadora_controller:maquina_estados\|estado~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { Operacion[0] Calculadora_controller:maquina_estados|estado~9 } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.937 ns Calculadora_controller:maquina_estados\|estado\[2\] 3 REG LCFF_X13_Y15_N5 16 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.937 ns; Loc. = LCFF_X13_Y15_N5; Fanout = 16; REG Node = 'Calculadora_controller:maquina_estados\|estado\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Calculadora_controller:maquina_estados|estado~9 Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "../Calculadora_controller.vhd" "" { Text "C:/Users/estudiante.11A503E42117145/Documents/fabi/Calculadora_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 22.76 % ) " "Info: Total cell delay = 1.351 ns ( 22.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.586 ns ( 77.24 % ) " "Info: Total interconnect delay = 4.586 ns ( 77.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { Operacion[0] Calculadora_controller:maquina_estados|estado~9 Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.937 ns" { Operacion[0] {} Operacion[0]~combout {} Calculadora_controller:maquina_estados|estado~9 {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 4.586ns 0.000ns } { 0.000ns 0.830ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { Operacion[0] Calculadora_controller:maquina_estados|estado~9 Calculadora_controller:maquina_estados|estado[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.937 ns" { Operacion[0] {} Operacion[0]~combout {} Calculadora_controller:maquina_estados|estado~9 {} Calculadora_controller:maquina_estados|estado[2] {} } { 0.000ns 0.000ns 4.586ns 0.000ns } { 0.000ns 0.830ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 18:58:24 2016 " "Info: Processing ended: Tue Apr 12 18:58:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
