// Seed: 2310621230
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_18,
    input tri id_7,
    input tri1 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    output uwire id_16
);
  wire id_19;
  id_20(
      .id_0(id_15), .id_1(1'h0)
  );
  wire id_21;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4
    , id_9,
    output uwire id_5
    , id_10,
    output tri id_6,
    input tri id_7
);
  wire id_11;
  module_0(
      id_0,
      id_6,
      id_6,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_7,
      id_2,
      id_7,
      id_5,
      id_2,
      id_3,
      id_3,
      id_6
  );
endmodule
