digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:arSRLFIFO_c"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:CLK"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:RST_N"];
	17 -> 18;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:D_IN"];
	30 -> 31;
	32 [label="NUMBERS DEC:127"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  INPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:ENQ"];
	43 -> 44;
	55 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  INPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:DEQ"];
	56 -> 57;
	68 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  INPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:CLR"];
	69 -> 70;
	81 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  OUTPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:D_OUT"];
	82 -> 83;
	84 [label="NUMBERS DEC:127"];
	82 -> 84;
	85 [label="NUMBERS DEC:0"];
	82 -> 85;
	94 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 94;
	95 [label="VAR_DECLARE  OUTPUT"];
	94 -> 95;
	96 [label="IDENTIFIERS:EMPTY_N"];
	95 -> 96;
	107 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 107;
	108 [label="VAR_DECLARE  OUTPUT"];
	107 -> 108;
	109 [label="IDENTIFIERS:FULL_N"];
	108 -> 109;
	120 [label="MODULE_ITEMS"];
	0 -> 120;
	121 [label="VAR_DECLARE_LIST"];
	120 -> 121;
	122 [label="VAR_DECLARE  INPUT"];
	121 -> 122;
	123 [label="IDENTIFIERS:CLK"];
	122 -> 123;
	129 [label="VAR_DECLARE_LIST"];
	120 -> 129;
	130 [label="VAR_DECLARE  INPUT"];
	129 -> 130;
	131 [label="IDENTIFIERS:RST_N"];
	130 -> 131;
	137 [label="VAR_DECLARE_LIST"];
	120 -> 137;
	138 [label="VAR_DECLARE  INPUT"];
	137 -> 138;
	139 [label="IDENTIFIERS:D_IN"];
	138 -> 139;
	140 [label="NUMBERS DEC:127"];
	138 -> 140;
	141 [label="NUMBERS DEC:0"];
	138 -> 141;
	145 [label="VAR_DECLARE_LIST"];
	120 -> 145;
	146 [label="VAR_DECLARE  INPUT"];
	145 -> 146;
	147 [label="IDENTIFIERS:ENQ"];
	146 -> 147;
	153 [label="VAR_DECLARE_LIST"];
	120 -> 153;
	154 [label="VAR_DECLARE  INPUT"];
	153 -> 154;
	155 [label="IDENTIFIERS:DEQ"];
	154 -> 155;
	161 [label="VAR_DECLARE_LIST"];
	120 -> 161;
	162 [label="VAR_DECLARE  INPUT"];
	161 -> 162;
	163 [label="IDENTIFIERS:CLR"];
	162 -> 163;
	169 [label="VAR_DECLARE_LIST"];
	120 -> 169;
	170 [label="VAR_DECLARE  OUTPUT"];
	169 -> 170;
	171 [label="IDENTIFIERS:D_OUT"];
	170 -> 171;
	172 [label="NUMBERS DEC:127"];
	170 -> 172;
	173 [label="NUMBERS DEC:0"];
	170 -> 173;
	177 [label="VAR_DECLARE_LIST"];
	120 -> 177;
	178 [label="VAR_DECLARE  OUTPUT"];
	177 -> 178;
	179 [label="IDENTIFIERS:EMPTY_N"];
	178 -> 179;
	185 [label="VAR_DECLARE_LIST"];
	120 -> 185;
	186 [label="VAR_DECLARE  OUTPUT"];
	185 -> 186;
	187 [label="IDENTIFIERS:FULL_N"];
	186 -> 187;
	193 [label="VAR_DECLARE_LIST"];
	120 -> 193;
	194 [label="VAR_DECLARE  WIRE"];
	193 -> 194;
	195 [label="IDENTIFIERS:fulln"];
	194 -> 195;
	201 [label="VAR_DECLARE_LIST"];
	120 -> 201;
	202 [label="VAR_DECLARE  WIRE"];
	201 -> 202;
	203 [label="IDENTIFIERS:emptyn"];
	202 -> 203;
	209 [label="VAR_DECLARE_LIST"];
	120 -> 209;
	210 [label="VAR_DECLARE  WIRE"];
	209 -> 210;
	211 [label="IDENTIFIERS:always_one"];
	210 -> 211;
	217 [label="VAR_DECLARE_LIST"];
	120 -> 217;
	218 [label="VAR_DECLARE  WIRE"];
	217 -> 218;
	219 [label="IDENTIFIERS:always_zero"];
	218 -> 219;
	225 [label="ASSIGN"];
	120 -> 225;
	226 [label="BLOCKING_STATEMENT"];
	225 -> 226;
	227 [label="IDENTIFIERS:always_one"];
	226 -> 227;
	228 [label="NUMBERS BIN:1"];
	226 -> 228;
	229 [label="ASSIGN"];
	120 -> 229;
	230 [label="BLOCKING_STATEMENT"];
	229 -> 230;
	231 [label="IDENTIFIERS:always_zero"];
	230 -> 231;
	232 [label="NUMBERS BIN:0"];
	230 -> 232;
	233 [label="MODULE_INSTANCE"];
	120 -> 233;
	234 [label="IDENTIFIERS:generic_fifo_sc_c"];
	233 -> 234;
	235 [label="MODULE_NAMED_INSTANCE"];
	233 -> 235;
	236 [label="IDENTIFIERS:fifo_1"];
	235 -> 236;
	237 [label="MODULE_CONNECT_LIST"];
	235 -> 237;
	238 [label="MODULE_CONNECT"];
	237 -> 238;
	239 [label="IDENTIFIERS:clk"];
	238 -> 239;
	240 [label="IDENTIFIERS:CLK"];
	238 -> 240;
	241 [label="MODULE_CONNECT"];
	237 -> 241;
	242 [label="IDENTIFIERS:rst"];
	241 -> 242;
	243 [label="IDENTIFIERS:RST_N"];
	241 -> 243;
	244 [label="MODULE_CONNECT"];
	237 -> 244;
	245 [label="IDENTIFIERS:clr"];
	244 -> 245;
	246 [label="IDENTIFIERS:CLR"];
	244 -> 246;
	247 [label="MODULE_CONNECT"];
	237 -> 247;
	248 [label="IDENTIFIERS:din"];
	247 -> 248;
	249 [label="IDENTIFIERS:D_IN"];
	247 -> 249;
	250 [label="MODULE_CONNECT"];
	237 -> 250;
	251 [label="IDENTIFIERS:we"];
	250 -> 251;
	252 [label="IDENTIFIERS:ENQ"];
	250 -> 252;
	253 [label="MODULE_CONNECT"];
	237 -> 253;
	254 [label="IDENTIFIERS:dout"];
	253 -> 254;
	255 [label="IDENTIFIERS:D_OUT"];
	253 -> 255;
	256 [label="MODULE_CONNECT"];
	237 -> 256;
	257 [label="IDENTIFIERS:re"];
	256 -> 257;
	258 [label="IDENTIFIERS:DEQ"];
	256 -> 258;
	259 [label="MODULE_CONNECT"];
	237 -> 259;
	260 [label="IDENTIFIERS:full_r"];
	259 -> 260;
	261 [label="IDENTIFIERS:FULL_N"];
	259 -> 261;
	262 [label="MODULE_CONNECT"];
	237 -> 262;
	263 [label="IDENTIFIERS:empty_r"];
	262 -> 263;
	264 [label="IDENTIFIERS:EMPTY_N"];
	262 -> 264;
	265 [label="MODULE_CONNECT"];
	237 -> 265;
	266 [label="IDENTIFIERS:full_n_r"];
	265 -> 266;
	267 [label="IDENTIFIERS:fulln"];
	265 -> 267;
	268 [label="MODULE_CONNECT"];
	237 -> 268;
	269 [label="IDENTIFIERS:empty_n_r"];
	268 -> 269;
	270 [label="IDENTIFIERS:emptyn"];
	268 -> 270;
}
