EESchema-LIBRARY Version 2.2  Date: 02/05/2011-13:04:37
#
# AM1707BZKB4
#
DEF AM1707BZKB4 U 0 40 Y Y 9 0 N
F0 "U" 0 -100 50 H V C C
F1 "AM1707BZKB4" 0 100 50 H V C C
DRAW
# Size of the part
S -3700 -3400 3700 3400 0 0 0 N
#X Name Pin# LocationX Y Length Orientation 50 50 SubPart# 1 Type
#Valid Types:	I - input
#		O - output
#		T - tristate
#		P - passive
#		U - unspecified
#		W - power input
#		w - power output
#		C - open collector
#		E - open emitter
X VSS A1 -4000 3200 300 R 50 50 1 1 W
X VSS A2 -4000 3100 300 R 50 50 1 1 W
X USB1_DP A3 -4000 3000 300 R 50 50 2 1 B
X AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11] A4 -4000 2900 300 R 50 50 3 1 B
X AXR0[11]/AXR2[0]/GP3[11] A5 -4000 2800 300 R 50 50 1 1 I
X AXR0[7]/MDIO_CLK/GP3[7] A6 -4000 2700 300 R 50 50 1 1 I
X AXR0[3]/RMII_CRS_DV/AXR2[2] A7 -4000 2600 300 R 50 50 1 1 I
X _EMB_RAS A8 -4000 2500 300 R 50 50 1 1 I
X EMB_A[10]/GP7[12] A9 -4000 2400 300 R 50 50 1 1 I
X EMB_A[3]/GP7[5] A10 -4000 2300 300 R 50 50 1 1 I
X EMB_A[7]/GP7[9] A11 -4000 2200 300 R 50 50 1 1 I
X _EMB_WE_DQM[3] A12 -4000 2100 300 R 50 50 1 1 I
X EMB_D[24] A13 -4000 2000 300 R 50 50 1 1 I
X EMB_D[26] A14 -4000 1900 300 R 50 50 1 1 I
X VSS A15 -4000 1800 300 R 50 50 1 1 I
X VSS A16 -4000 1700 300 R 50 50 1 1 I
X RSV2 B1 -4000 1600 300 R 50 50 1 1 I
X VSS B2 -4000 1500 300 R 50 50 1 1 I
X USB1_DM B3 -4000 1400 300 R 50 50 1 1 I
X ARCKR0/ECAP1/APWM1/GP2[15] B4 -4000 1300 300 R 50 50 3 1 B
X AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11] B5 -4000 1200 300 R 50 50 1 1 I
X AXR0[8]/MDIO_D/GP3[8] B6 -4000 1100 300 R 50 50 1 1 I
X AXR0[4]/RMII_RXD[0]/AXR2[1]/GP3[4] B7 -4000 1000 300 R 50 50 1 1 I
X AXR0[0]/RMII_TXD[0]/AFSR2/GP3[0] B8 -4000 900 300 R 50 50 1 1 I
X EMB_BA[1]/GP7[0] B9 -4000 800 300 R 50 50 1 1 I
X EMB_A[2]/GP7[4] B10 -4000 700 300 R 50 50 1 1 I
X EMB_A[6]/GP7[8] B11 -4000 600 300 R 50 50 1 1 I
X EMB_A[11]/GP7[13] B12 -4000 500 300 R 50 50 1 1 I
X _EMB_WE_DQM[2] B13 -4000 400 300 R 50 50 1 1 I
X EMB_D[25] B14 -4000 300 300 R 50 50 1 1 I
X EMB_A[12]/GP3[13] B15 -4000 200 300 R 50 50 1 1 I
X DVDD B16 -4000 100 300 R 50 50 1 1 I
X USB1_VDDA33 C1 -4000 0 300 R 50 50 1 1 I
X USB1_VDDA18 C2 -4000 -100 300 R 50 50 1 1 I
X USB0_VDDA12 C3 -4000 -200 300 R 50 50 1 1 I
X AFSR0/GP3[12] C4 -4000 -300 300 R 50 50 1 1 I
X ACLKX0/ECAP0/APWM0/GP2[12] C5 -4000 -400 300 R 50 50 1 1 I
X UART1_RXD/AXR0[9]/GP3[9] C6 -4000 -500 300 R 50 50 1 1 I
X AXR0[5]/RMII_RXD[1]/AFSX2/GP3[5] C7 -4000 -600 300 R 50 50 1 1 I
X AXR0[1]/RMII_TXD[1]/ACLKX2/GP3[1] C8 -4000 -700 300 R 50 50 1 1 I
X EMB_BA[0]/GP7[1] C9 -4000 -800 300 R 50 50 1 1 I
X EMB_A[1]/GP7[3] C10 -4000 -900 300 R 50 50 1 1 I
X EMB_A[5]/GP7[7] C11 -4000 -1000 300 R 50 50 1 1 I
X EMB_A[9]/GP7[11] C12 -4000 -1100 300 R 50 50 1 1 I
X EMB_SDCKE C13 -4000 -1200 300 R 50 50 1 1 I
X EMB_CLK C14 -4000 -1300 300 R 50 50 1 1 I
X _EMB_WE_DQM[1]/GP5[14] C15 -4000 -1400 300 R 50 50 1 1 I
X DVDD C16 -4000 -1500 300 R 50 50 1 1 I
X PLL0_VDDA D1 -4000 -1600 300 R 50 50 1 1 I
X USB0_ID D2 -4000 -1700 300 R 50 50 1 1 I
X USB0_VBUS D3 -4000 -1800 300 R 50 50 1 1 I
X AMUTE1/EHRPWMTZ/GP4[14] D4 -4000 -1900 300 R 50 50 1 1 I
X AFSX0/GP2[13]/BOOT[10] D5 -4000 -2000 300 R 50 50 1 1 I
X UART1_TXD/AXR0[10]/GP3[10] D6 -4000 -2100 300 R 50 50 1 1 I
X AXR0[6]/RMII_RXER/ACLKR2/GP3[6] D7 -4000 -2200 300 R 50 50 1 1 I
X AXR0[2]/RMII_TXEN/AXR2[3]/GP3[2] D8 -4000 -2300 300 R 50 50 1 1 I
X _EMB_CS[0] D9 -4000 -2400 300 R 50 50 1 1 I
X EMB_A[0]/GP7[2] D10 -4000 -2500 300 R 50 50 1 1 I
X EMB_A[4]/GP7[6] D11 -4000 -2600 300 R 50 50 1 1 I
X EMB_A[8]/GP7[10] D12 -4000 -2700 300 R 50 50 1 1 I
X EMB_D[9]/GP6[9] D13 -4000 -2800 300 R 50 50 1 1 I
X EMB_D[10]/GP6[10] D14 -4000 -2900 300 R 50 50 1 1 I
X EMB_D[11]/GP6[11] D15 -4000 -3000 300 R 50 50 1 1 I
X EMB_D[12]/GP6[12] D16 -4000 -3100 300 R 50 50 1 1 I
X PLL0_VSSA E1 -3200 -3700 300 U 50 50 1 1 I
X OSCVSS E2 -3100 -3700 300 U 50 50 1 1 I
X USB0_VDDA18 E3 -3000 -3700 300 U 50 50 1 1 I
X USB0_DRVVBUS/GP4[15] E4 -2900 -3700 300 U 50 50 1 1 I
X DVDD E5 -2800 -3700 300 U 50 50 1 1 I
X VSS E6 -2700 -3700 300 U 50 50 1 1 I
X VSS E7 -2600 -3700 300 U 50 50 1 1 I
X DVDD E8 -2500 -3700 300 U 50 50 1 1 I
X DVDD E9 -2400 -3700 300 U 50 50 1 1 I
X VSS E10 -2300 -3700 300 U 50 50 1 1 I
X VSS E11 -2200 -3700 300 U 50 50 1 1 I
X DVDD E12 -2100 -3700 300 U 50 50 1 1 I
X EMB_D[13]/GP6[13] E13 -2000 -3700 300 U 50 50 1 1 I
X EMB_D[27] E14 -1900 -3700 300 U 50 50 1 1 I
X EMB_D[28] E15 -1800 -3700 300 U 50 50 1 1 I
X EMB_D[14]/GP6[14] E16 -1700 -3700 300 U 50 50 1 1 I
X OSCOUT F1 -1600 -3700 300 U 50 50 1 1 I
X OSCIN F2 -1500 -3700 300 U 50 50 1 1 I
X NC F3 -1400 -3700 300 U 50 50 1 1 I
X USB0_DP F4 -1300 -3700 300 U 50 50 1 1 I
X DVDD F5 -1200 -3700 300 U 50 50 1 1 I
X CVDD F6 -1100 -3700 300 U 50 50 1 1 I
X RSV1 F7 -1000 -3700 300 U 50 50 1 1 I
X VSS F8 -900 -3700 300 U 50 50 1 1 I
X VSS F9 -800 -3700 300 U 50 50 1 1 I
X VSS F10 -700 -3700 300 U 50 50 1 1 I
X DVDD F11 -600 -3700 300 U 50 50 1 1 I
X DVDD F12 -500 -3700 300 U 50 50 1 1 I
X EMB_D[15]/GP6[15] F13 -400 -3700 300 U 50 50 1 1 I
X EMB_D[29] F14 -300 -3700 300 U 50 50 1 1 I
X EMB_D[30] F15 -200 -3700 300 U 50 50 1 1 I
X EMB_D[0]/GP6[0] F16 -100 -3700 300 U 50 50 1 1 I
X RTC_CVDD G1 0 -3700 300 U 50 50 1 1 I
X RTC_VSS G2 100 -3700 300 U 50 50 1 1 I
X _RESET G3 200 -3700 300 U 50 50 1 1 I
X USB0_DM G4 300 -3700 300 U 50 50 1 1 I
X DVDD G5 400 -3700 300 U 50 50 1 1 I
X CVDD G6 500 -3700 300 U 50 50 1 1 I
X CVDD G7 600 -3700 300 U 50 50 1 1 I
X VSS G8 700 -3700 300 U 50 50 1 1 I
X VSS G9 800 -3700 300 U 50 50 1 1 I
X CVDD G10 900 -3700 300 U 50 50 1 1 I
X CVDD G11 1000 -3700 300 U 50 50 1 1 I
X DVDD G12 1100 -3700 300 U 50 50 1 1 I
X EMB_D[1]/GP6[1] G13 1200 -3700 300 U 50 50 1 1 I
X EMB_D[31] G14 1300 -3700 300 U 50 50 1 1 I
X EMB_D[16] G15 1400 -3700 300 U 50 50 1 1 I
X EMB_D[2]/GP6[2] G16 1500 -3700 300 U 50 50 1 1 I
X RTC_XI H1 1600 -3700 300 U 50 50 1 1 I
X TRC_XO H2 1700 -3700 300 U 50 50 1 1 I
X TCK H3 1800 -3700 300 U 50 50 1 1 I
X NC H4 1900 -3700 300 U 50 50 1 1 I
X USB0_VDDA33 H5 2000 -3700 300 U 50 50 1 1 I
X RVDD H6 2100 -3700 300 U 50 50 1 1 I
X CVDD H7 2200 -3700 300 U 50 50 1 1 I
X VSS H8 2300 -3700 300 U 50 50 1 1 I
X VSS H9 2400 -3700 300 U 50 50 1 1 I
X CVDD H10 2500 -3700 300 U 50 50 1 1 I
X CVDD H11 2600 -3700 300 U 50 50 1 1 I
X RVDD H12 2700 -3700 300 U 50 50 1 1 I
X EMB_D[3]/GP6[3] H13 2800 -3700 300 U 50 50 1 1 I
X EMB_D[17] H14 2900 -3700 300 U 50 50 1 1 I
X EMB_D[18] H15 3000 -3700 300 U 50 50 1 1 I
X EMB_D[4]/GP6[4] H16 3100 -3700 300 U 50 50 1 1 I
X TMS J1 3200 -3700 300 U 50 50 1 1 I
X TDI J2 4000 -3200 300 L 50 50 1 1 I
X TDO J3 4000 -3100 300 L 50 50 1 1 I
X _TRST J4 4000 -3000 300 L 50 50 1 1 I
X EMU0/GP7[15] J5 4000 -2900 300 L 50 50 1 1 I
X CVDD J6 4000 -2800 300 L 50 50 1 1 I
X CVDD J7 4000 -2700 300 L 50 50 1 1 I
X VSS J8 4000 -2600 300 L 50 50 1 1 I
X VSS J9 4000 -2500 300 L 50 50 1 1 I
X CVDD J10 4000 -2400 300 L 50 50 1 1 I
X CVDD J11 4000 -2300 300 L 50 50 1 1 I
X CVDD J12 4000 -2200 300 L 50 50 1 1 I
X EMB_D[5]/GP6[5] J13 4000 -2100 300 L 50 50 1 1 I
X EMB_D[19] J14 4000 -2000 300 L 50 50 1 1 I
X EMB_D[6]/GP6[6] J15 4000 -1900 300 L 50 50 1 1 I
X EMB_D[7]/GP6[7] J16 4000 -1800 300 L 50 50 1 1 I
X RTCK/GP7[14] K1 4000 -1700 300 L 50 50 1 1 I
X AHCLKX1/EPWM0B/GP3[14] K2 4000 -1600 300 L 50 50 1 1 I
X ACLKX1/EPWM0A/GP3[15] K3 4000 -1500 300 L 50 50 1 1 I
X AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10] K4 4000 -1400 300 L 50 50 1 1 I
X DVDD K5 4000 -1300 300 L 50 50 1 1 I
X CVDD K6 4000 -1200 300 L 50 50 1 1 I
X CVDD K7 4000 -1100 300 L 50 50 1 1 I
X VSS K8 4000 -1000 300 L 50 50 1 1 I
X VSS K9 4000 -900 300 L 50 50 1 1 I
X CVDD K10 4000 -800 300 L 50 50 1 1 I
X CVDD K11 4000 -700 300 L 50 50 1 1 I
X DVDD K12 4000 -600 300 L 50 50 1 1 I
X EMB_D[20] K13 4000 -500 300 L 50 50 1 1 I
X _EMB_WE_DQM[0]/GP5[15] K14 4000 -400 300 L 50 50 1 1 I
X _EMB_WE K15 4000 -300 300 L 50 50 1 1 I
X EMB_D[21] K16 4000 -200 300 L 50 50 1 1 I
X AHCLKR1/GP4[11] L1 4000 -100 300 L 50 50 1 1 I
X ACLKR1/ECAP2/APWM2/GP4[12] L2 4000 0 300 L 50 50 1 1 I
X AFSR1/GP4[13] L3 4000 100 300 L 50 50 1 1 I
X AMUTE0/_RESETOUT L4 4000 200 300 L 50 50 1 1 I
X DVDD L5 4000 300 300 L 50 50 1 1 I
X CVDD L6 4000 400 300 L 50 50 1 1 I
X VSS L7 4000 500 300 L 50 50 1 1 I
X VSS L8 4000 600 300 L 50 50 1 1 I
X VSS L9 4000 700 300 L 50 50 1 1 I
X VSS L10 4000 800 300 L 50 50 1 1 I
X DVDD L11 4000 900 300 L 50 50 1 1 I
X DVDD L12 4000 1000 300 L 50 50 1 1 I
X _EMB_CAS L13 4000 1100 300 L 50 50 1 1 I
X EMB_D[22] L14 4000 1200 300 L 50 50 1 1 I
X EMB_D[23] L15 4000 1300 300 L 50 50 1 1 I
X _EMA_CAS/_EMA_CS[4]/GP2[1] L16 4000 1400 300 L 50 50 1 1 I
X AXR1[9]/GP4[9] M1 4000 1500 300 L 50 50 1 1 I
X AXR1[8]/EPWM1A/GP4[8] M2 4000 1600 300 L 50 50 1 1 I
X AXR1[7]/EPWM1B/GP4[7] M3 4000 1700 300 L 50 50 1 1 I
X AXR1[6]/EPWM2A/GP4[6] M4 4000 1800 300 L 50 50 1 1 I
X DVDD M5 4000 1900 300 L 50 50 1 1 I
X VSS M6 4000 2000 300 L 50 50 1 1 I
X VSS M7 4000 2100 300 L 50 50 1 1 I
X DVDD M8 4000 2200 300 L 50 50 1 1 I
X DVDD M9 4000 2300 300 L 50 50 1 1 I
X VSS M10 4000 2400 300 L 50 50 1 1 I
X VSS M11 4000 2500 300 L 50 50 1 1 I
X DVDD M12 4000 2600 300 L 50 50 1 1 I
X _EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] M13 4000 2700 300 L 50 50 1 1 I
X _EMA_WE_DQM[0]/UHPI_HINT/AXR0[15]/GP2[9] M14 4000 2800 300 L 50 50 1 1 I
X EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] M15 4000 2900 300 L 50 50 1 1 I
X EMA_D[15]/UHPI_HD[15]/LCD_D[15]/GP0[15] M16 4000 3000 300 L 50 50 1 1 I
X AXR1[5]/EPWM2B/GP4[5] N1 4000 3100 300 L 50 50 1 1 I
X AXR1[4]/EQEP1B/GP4[4] N2 4000 3200 300 L 50 50 1 1 I
X AXR1[10]/GP5[10] N3 3200 3700 300 D 50 50 1 1 I
X _SPI0_SCS[0]/_UART0_RTS/EQEP0B/GP5[4]/BOOT[4] N4 3100 3700 300 D 50 50 1 1 I
X SPI1_SIMO[0]/I2C1_SDA/GP5[6]/BOOT[6] N5 3000 3700 300 D 50 50 1 1 I
X EMA_WAIT[0]/UHPI_HRDY/GP2[10] N6 2900 3700 300 D 50 50 1 1 I
X _EMA_RAS/_EMA_CS[5]/GP2[2] N7 2800 3700 300 D 50 50 1 1 I
X EMA_A[10]/LCD_VSYNC/GP1[10] N8 2700 3700 300 D 50 50 1 1 I
X EMA_A[3]/LCD_D[6]/GP1[3] N9 2600 3700 300 D 50 50 1 1 I
X EMA_A[7]/LCD_D[0]/GP1[7] N10 2500 3700 300 D 50 50 1 1 I
X EMA_A[12]/LCD_MCLK/GP1[12] N11 2400 3700 300 D 50 50 1 1 I
X EMA_D[8]/UHPI_HD[8]/LCD_D[8]/GP0[8] N12 2300 3700 300 D 50 50 1 1 I
X EMA_D[6]/MMCSD_DAT[6]/UHPI_HD[6]/GP0[6] N13 2200 3700 300 D 50 50 1 1 I
X EMA_D[14]/UHPI_HD[14]/LCD_D[14]/GP0[14] N14 2100 3700 300 D 50 50 1 1 I
X EMA_D[5]/MMCSD_DAT[5]/UHPI_HD[5]/GP0[5] N15 2000 3700 300 D 50 50 1 1 I
X EMA_D[13]/UHPI_HD[13]/LCD_D[13]/GP0[13] N16 1900 3700 300 D 50 50 1 1 I
X AXR1[3]/EQEP1A/GP4[3] P1 1800 3700 300 D 50 50 1 1 I
X AXR1[2]/GP4[2] P2 1700 3700 300 D 50 50 1 1 I
X UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] P3 1600 3700 300 D 50 50 1 1 I
X _SPI1_SCS[0]/UART2_TXD/GP5[13] P4 1500 3700 300 D 50 50 1 1 I
X SPI1_SOMI[0]/I2C1_SCL/GP5[5]/BOOT[5] P5 1400 3700 300 D 50 50 1 1 I
X SPI0_SIMO[0]/EQEP0S/GP5[1]/BOOT[1] P6 1300 3700 300 D 50 50 1 1 I
X _EMA_CS[2]/_UHPI_HCS/GP2[5]/BOOT[15] P7 1200 3700 300 D 50 50 1 1 I
X EMA_BA[1]/LCD_D[5]/UHPI_HHWIL/GP1[13] P8 1100 3700 300 D 50 50 1 1 I
X EMA_A[2]/MMCSD_CMD/UHPI_HCNTL1/GP1[2] P9 1000 3700 300 D 50 50 1 1 I
X EMA_A[6]/LCD_D[1]/GP1[6] P10 900 3700 300 D 50 50 1 1 I
X EMA_A[11]/_LCD_AC_ENB_CS/GP1[11] P11 800 3700 300 D 50 50 1 1 I
X _EMA_WE_DQM[1]/_UHPI_HDS2/AXR0[14]/GP2[8] P12 700 3700 300 D 50 50 1 1 I
X EMA_D[4]/MMCSD_DAT[4]/UHPI_HD[4]/GP0[4] P13 600 3700 300 D 50 50 1 1 I
X EMA_D[12]/UHPI_HD[12]/LCD_D[12]/GP0[12] P14 500 3700 300 D 50 50 1 1 I
X EMA_D[3]/MMCSD_DAT[3]/UHPI_HD[3]/GP0[3] P15 400 3700 300 D 50 50 1 1 I
X EMA_D[11]/UHPI_HD[11]/LCD_D[11]/GP0[11] P16 300 3700 300 D 50 50 1 1 I
X DVDD R1 200 3700 300 D 50 50 1 1 I
X AXR1[1]/GP4[1] R2 100 3700 300 D 50 50 1 1 I
X UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] R3 0 3700 300 D 50 50 1 1 I
X _SPI1_ENA/UART2_RXD/GP5[12] R4 -100 3700 300 D 50 50 1 1 I
X _SPI0_ENA/_UART0_CTS/EQEPA0A/GP5[3]/BOOT[3] R5 -200 3700 300 D 50 50 1 1 I
X SPI0_SOMI[0]/EQEP0I/GP5[0]/BOOT[0] R6 -300 3700 300 D 50 50 1 1 I
X _EMA_OE/UHPI_HDS1/AXR0[13]/GP2[7] R7 -400 3700 300 D 50 50 1 1 I
X EMA_BA[0]/LCD_D[4]/GP1[14] R8 -500 3700 300 D 50 50 1 1 I
X EMA_A[1]/MMCSD_CLK/UHPI_HCNTL0/GP1[1] R9 -600 3700 300 D 50 50 1 1 I
X EMA_A[5]/LCD_D[2]/GP1[5] R10 -700 3700 300 D 50 50 1 1 I
X EMA_A[9]/LCD_HSYNC/GP1[9] R11 -800 3700 300 D 50 50 1 1 I
X EMA_CLK/OBSCLK/AHCLKR2/GP1[15] R12 -900 3700 300 D 50 50 1 1 I
X EMA_D[2]/MMCSD_DAT[2]/UHPI_HD[2]/GP0[2] R13 -1000 3700 300 D 50 50 1 1 I
X EMA_D[10]/LCD_D[10]/GP0[10] R14 -1100 3700 300 D 50 50 1 1 I
X EMA_D[1]/MMCSD_DAT[1]/UHPI_HD[1]/GP0[1] R15 -1200 3700 300 D 50 50 1 1 I
X DVDD R16 -1300 3700 300 D 50 50 1 1 I
X VSS T1 -1400 3700 300 D 50 50 1 1 I
X VSS T2 -1500 3700 300 D 50 50 1 1 I
X AXR1[0]/GP4[0] T3 -1600 3700 300 D 50 50 1 1 I
X AXR1[11]/GP5[11] T4 -1700 3700 300 D 50 50 1 1 I
X SPI0_CLK/EQEP1I/GP5[2]/BOOT[2] T5 -1800 3700 300 D 50 50 1 1 I
X SPI1_CLK/EQEP1S/GP5[7]/BOOT[7] T6 -1900 3700 300 D 50 50 1 1 I
X _EMA_CS[3]/AMUTE2/GP2[6] T7 -2000 3700 300 D 50 50 1 1 I
X _EMA_CS[0]/_UHPI_HAS/GP2[4] T8 -2100 3700 300 D 50 50 1 1 I
X EMA_A[0]/LCD_D[7]/GP1[0] T9 -2200 3700 300 D 50 50 1 1 I
X EMA_A[4]/LCD_D[3]/GP1[4] T10 -2300 3700 300 D 50 50 1 1 I
X EMA_A[8]/LCD_PCLK/GP1[8] T11 -2400 3700 300 D 50 50 1 1 I
X EMA_SDCKE/GP2[0] T12 -2500 3700 300 D 50 50 1 1 I
X EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] T13 -2600 3700 300 D 50 50 1 1 I
X EMA_D[9]/UHPI_HD[9]/LCD_D[9]/GP0[9] T14 -2700 3700 300 D 50 50 1 1 I
X VSS T15 -2800 3700 300 D 50 50 1 1 I
X VSS T16 -2900 3700 300 D 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
