<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_hc Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_hc Struct Reference</h1>Host channel descriptor.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0" doxytag="dwc_hc::DWC_CIRCLEQ_ENTRY"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#a0">DWC_CIRCLEQ_ENTRY</a> (<a class="el" href="structdwc__hc.html">dwc_hc</a>) hc_list_entry</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Entry in list of host channels. <br></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o0" doxytag="dwc_hc::hc_num"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o0">hc_num</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host channel number used for register address lookup. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o1" doxytag="dwc_hc::dev_addr"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o1">dev_addr</a>:7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device to access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o2" doxytag="dwc_hc::ep_num"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o2">ep_num</a>:4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP to access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o3">ep_is_in</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP direction.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o4">speed</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP speed.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o5">ep_type</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o6" doxytag="dwc_hc::max_packet"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o6">max_packet</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Max packet size in bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o7">data_pid_start</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PID for initial transaction.  <a href="#o7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o8" doxytag="dwc_hc::multi_count"></a>
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#o8">multi_count</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of periodic transactions per (micro)frame. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Transfer State</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_0" doxytag="dwc_hc::xfer_buff"></a>
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_0">xfer_buff</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the current transfer buffer position. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_1">align_buff</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">In Buffer DMA mode this buffer will be used if xfer_buff is not DWORD aligned.  <a href="#z34_1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_2" doxytag="dwc_hc::xfer_len"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_2">xfer_len</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of bytes to transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_3" doxytag="dwc_hc::xfer_count"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_3">xfer_count</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes transferred so far. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_4" doxytag="dwc_hc::start_pkt_count"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_4">start_pkt_count</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packet count at start of transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_5">xfer_started</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag to indicate whether the transfer has been started.  <a href="#z34_5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_6">do_ping</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 to indicate that a PING request should be issued on this channel.  <a href="#z34_6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_7">error_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 to indicate that the error count for this transaction is non-zero.  <a href="#z34_7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_8">halt_on_queue</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 to indicate that this channel should be halted the next time a request is queued for the channel.  <a href="#z34_8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_9">halt_pending</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 if the host channel has been halted, but the core is not finished flushing queued requests.  <a href="#z34_9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_otg_halt_status_e&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_10">halt_status</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reason for halting the host channel.  <a href="#z34_10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_11" doxytag="dwc_hc::do_split"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_11">do_split</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable split for the channel. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_12" doxytag="dwc_hc::complete_split"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_12">complete_split</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable complete split. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_13" doxytag="dwc_hc::hub_addr"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_13">hub_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address of high speed hub. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_14" doxytag="dwc_hc::port_addr"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_14">port_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port of the low/full speed device. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_15">xact_pos</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Split transaction position One of the following values: DWC_HCSPLIT_XACTPOS_MID DWC_HCSPLIT_XACTPOS_BEGIN DWC_HCSPLIT_XACTPOS_END DWC_HCSPLIT_XACTPOS_ALL.  <a href="#z34_15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z34_16" doxytag="dwc_hc::short_read"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_16">short_read</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set when the host channel does a short read. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_17">requests</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of requests issued for this channel since it was assigned to the current transfer (not counting PINGs).  <a href="#z34_17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structdwc__otg__qh.html">dwc_otg_qh</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z34_18">qh</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Queue Head for the transfer being processed by this channel.  <a href="#z34_18"></a><br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Descriptor DMA support</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z36_0" doxytag="dwc_hc::ntd"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z36_0">ntd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Transfer Descriptors. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z36_1" doxytag="dwc_hc::desc_list_addr"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z36_1">desc_list_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor List DMA address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z36_2" doxytag="dwc_hc::schinfo"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#z36_2">schinfo</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scheduling micro-frame bitmap. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Host channel descriptor. 
<p>
This structure represents the state of a single host channel when acting in host mode. It contains the data items needed to transfer packets to an endpoint via a host channel. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00260">260</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o3" doxytag="dwc_hc::ep_is_in"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="structdwc__hc.html#o3">dwc_hc::ep_is_in</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
EP direction. 
<p>
0: OUT, 1: IN 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00271">271</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_hc::speed"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="structdwc__hc.html#o4">dwc_hc::speed</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
EP speed. 
<p>
One of the following values:<ul>
<li>DWC_OTG_EP_SPEED_LOW</li><li>DWC_OTG_EP_SPEED_FULL</li><li>DWC_OTG_EP_SPEED_HIGH</li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00280">280</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="dwc_hc::ep_type"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="structdwc__hc.html#o5">dwc_hc::ep_type</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Endpoint type. 
<p>
One of the following values:<ul>
<li>DWC_OTG_EP_TYPE_CONTROL: 0</li><li>DWC_OTG_EP_TYPE_ISOC: 1</li><li>DWC_OTG_EP_TYPE_BULK: 2</li><li>DWC_OTG_EP_TYPE_INTR: 3</li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00293">293</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="dwc_hc::data_pid_start"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="structdwc__hc.html#o7">dwc_hc::data_pid_start</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PID for initial transaction. 
<p>
0: DATA0,<br>
 1: DATA2,<br>
 2: DATA1,<br>
 3: MDATA (non-Control EP), SETUP (Control EP)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00306">306</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_1" doxytag="dwc_hc::align_buff"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">dwc_dma_t <a class="el" href="structdwc__hc.html#z34_1">dwc_hc::align_buff</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
In Buffer DMA mode this buffer will be used if xfer_buff is not DWORD aligned. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00325">325</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_5" doxytag="dwc_hc::xfer_started"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_5">dwc_hc::xfer_started</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flag to indicate whether the transfer has been started. 
<p>
Set to 1 if it has been started, 0 otherwise.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00337">337</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_6" doxytag="dwc_hc::do_ping"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_6">dwc_hc::do_ping</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set to 1 to indicate that a PING request should be issued on this channel. 
<p>
If 0, process normally.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00343">343</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_7" doxytag="dwc_hc::error_state"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_7">dwc_hc::error_state</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set to 1 to indicate that the error count for this transaction is non-zero. 
<p>
Set to 0 if the error count is 0.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00349">349</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_8" doxytag="dwc_hc::halt_on_queue"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_8">dwc_hc::halt_on_queue</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set to 1 to indicate that this channel should be halted the next time a request is queued for the channel. 
<p>
This is necessary in slave mode if no request queue space is available when an attempt is made to halt the channel.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00357">357</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_9" doxytag="dwc_hc::halt_pending"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_9">dwc_hc::halt_pending</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set to 1 if the host channel has been halted, but the core is not finished flushing queued requests. 
<p>
Otherwise 0.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00363">363</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_10" doxytag="dwc_hc::halt_status"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">dwc_otg_halt_status_e <a class="el" href="structdwc__hc.html#z34_10">dwc_hc::halt_status</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reason for halting the host channel. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00368">368</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_15" doxytag="dwc_hc::xact_pos"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_15">dwc_hc::xact_pos</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Split transaction position One of the following values: DWC_HCSPLIT_XACTPOS_MID DWC_HCSPLIT_XACTPOS_BEGIN DWC_HCSPLIT_XACTPOS_END DWC_HCSPLIT_XACTPOS_ALL. 
<p>
<ul>
<li>* - * - * - </li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00384">384</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_17" doxytag="dwc_hc::requests"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__hc.html#z34_17">dwc_hc::requests</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of requests issued for this channel since it was assigned to the current transfer (not counting PINGs). 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00393">393</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z34_18" doxytag="dwc_hc::qh"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">struct <a class="el" href="structdwc__otg__qh.html">dwc_otg_qh</a>* <a class="el" href="structdwc__hc.html#z34_18">dwc_hc::qh</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Queue Head for the transfer being processed by this channel. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00398">398</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
