vunit sdram (sdram) {

    -- Default clock for PSL assertions
    default clock is rising_edge(clk);

    -- Force a reset in the first clock cycle
    assume_initial_reset: assume reset = '1';

    assume req -> (req until ack);
    --assume req -> (we until ack);
    --assume req -> (stable(addr) until ack);
    --assume req -> (stable(data) until ack);

    assert always ack -> req;

    sequence read_seq is {
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '1' and we = '1';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0';
        req = '0' and we = '0'
    };

    cover {ack};
    cover {read_seq};

}
