// Seed: 1608039006
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output wand  id_3,
    output tri   id_4,
    input  wand  id_5,
    output uwire id_6,
    output wor   id_7,
    output tri1  id_8,
    input  wor   id_9,
    output tri   id_10
);
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output uwire id_3
);
  assign id_2 = 1;
  module_0(
      id_1, id_0, id_0, id_2, id_2, id_1, id_2, id_3, id_2, id_0, id_3
  );
  assign id_2 = id_1;
endmodule
