Generating HDL for page 11.20.05.1 I RING 7 AND 8 TIME at 6/26/2020 1:01:30 PM
Old test bench file ALD_11_20_05_1_I_RING_7_AND_8_TIME_tb.vhdl 51 lines preserved and 6 declaration lines preserved
Processing extension from block at 5B (Database ID=191332) to 5C (Database ID=191333)
Copied connection to extension input pin E to master block at 5B
Copied connection to extension input pin A to master block at 5B
Copied connection to extension input pin P to master block at 5B
Copied connection from extension output pin B to master block at 5B
Copied mapped pin B from extension 5C to master block at 5B
Copied mapped pin K from extension 5C to master block at 5B
Copied mapped pin P from extension 5C to master block at 5B
Copied mapped pin T from extension 5C to master block at 5B
Moved connection from extension 5C pin B to be from master at 5B
Processing extension from block at 5F (Database ID=191338) to 5G (Database ID=191339)
Copied connection to extension input pin E to master block at 5F
Copied connection to extension input pin A to master block at 5F
Copied connection to extension input pin P to master block at 5F
Copied connection from extension output pin B to master block at 5F
Copied mapped pin B from extension 5G to master block at 5F
Copied mapped pin K from extension 5G to master block at 5F
Copied mapped pin P from extension 5G to master block at 5F
Copied mapped pin T from extension 5G to master block at 5F
Moved connection from extension 5G pin B to be from master at 5F
Removed 3 outputs from Gate at 3B to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 3C to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 3F to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 3G to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1C02
Added LAMP signal LAMP_15A1D02
Generating Statement for block at 2A with output pin(s) of OUT_2A_E
	and inputs of OUT_3B_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_E
	and logic function of Lamp
Generating Statement for block at 5B with output pin(s) of OUT_5B_F, OUT_5B_B
	and inputs of PS_I_RING_6_TIME,PS_I_RING_ON_ADVANCE_2,MS_I_RING_6_TIME,PS_I_RING_OFF_ADVANCE_2,MS_I_RING_RESET_2
	and logic function of Trigger
Generating Statement for block at 3B with output pin(s) of OUT_3B_D, OUT_3B_D, OUT_3B_D
	and inputs of OUT_5B_F
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_C, OUT_3C_C
	and inputs of OUT_5B_B
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_B
	and inputs of OUT_3F_D
	and logic function of NOT
Generating Statement for block at 1E with output pin(s) of 
	and inputs of OUT_2E_B
	and logic function of Lamp
Generating Statement for block at 5F with output pin(s) of OUT_5F_F, OUT_5F_B
	and inputs of OUT_3C_C,PS_I_RING_ON_ADVANCE_2,OUT_3B_D,PS_I_RING_OFF_ADVANCE_2,MS_I_RING_RESET_2
	and logic function of Trigger
Generating Statement for block at 3F with output pin(s) of OUT_3F_D, OUT_3F_D
	and inputs of OUT_5F_F
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of OUT_5F_B
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_I_RING_7_TIME
	from gate output OUT_3B_D
Generating output sheet edge signal assignment to 
	signal PS_I_RING_7_TIME
	from gate output OUT_3C_C
Generating output sheet edge signal assignment to 
	signal MS_I_RING_8_TIME
	from gate output OUT_3F_D
Generating output sheet edge signal assignment to 
	signal PS_I_RING_8_TIME
	from gate output OUT_3G_C
