#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 21 23:39:59 2022
# Process ID: 11560
# Current directory: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6840 E:\USTC\2nd year-1st sem\Digital circuit Experiment\Ex7\STEP3\STEP3.xpr
# Log file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/vivado.log
# Journal file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.xpr}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.ip_user_files/sim_scripts} -ip_user_files_dir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.ip_user_files} -ipstatic_source_dir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/modelsim} {questa=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/questa} {riviera=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/riviera} {activehdl=E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v} w ]
add_files -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/sim.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/sim.v}}
update_compile_order -fileset sim_1
launch_simulation
source te.tcl
reset_run synth_1
close_sim
launch_simulation
launch_simulation
source te.tcl
add_bp {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v} 34
remove_bps -file {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/te.v} -line 34
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1
file mkdir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new}
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new/xdcforstep.xdc} w ]
add_files -fileset constrs_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/constrs_1/new/xdcforstep.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
launch_simulation
launch_simulation
source te.tcl
launch_simulation -mode post-synthesis -type functional
source te.tcl
launch_simulation -mode post-synthesis -type timing
source te.tcl
close_sim
current_sim simulation_4
close_sim
close_sim
launch_simulation
source te.tcl
run 10 us
close_sim
launch_simulation
source te.tcl
run all
relaunch_sim
close_sim
