Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: BTVN_SO10.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BTVN_SO10.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BTVN_SO10"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : BTVN_SO10
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_DSDC_TSP.vhd" into library work
Parsing entity <LED_DSDC_TSP>.
Parsing architecture <BEHAVIORAL> of entity <led_dsdc_tsp>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_DSDC_PST.vhd" into library work
Parsing entity <LED_DSDC_PST>.
Parsing architecture <BEHAVIORAL> of entity <led_dsdc_pst>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\DIEUKHIEN_CHOPHEP.vhd" into library work
Parsing entity <DIEUKHIEN_CHOPHEP>.
Parsing architecture <BEHAVIORAL> of entity <dieukhien_chophep>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\SELECT_TANSO.vhd" into library work
Parsing entity <SELECT_TANSO>.
Parsing architecture <Behavioral> of entity <select_tanso>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_SANGDON_TSP.vhd" into library work
Parsing entity <LED_SANGDON_TSP>.
Parsing architecture <Behavioral> of entity <led_sangdon_tsp>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_SANGDON_PST.vhd" into library work
Parsing entity <LED_SANGDON_PST>.
Parsing architecture <Behavioral> of entity <led_sangdon_pst>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\DK_4LED_2CT_AU_1DSDC_PST_TSP.vhd" into library work
Parsing entity <DK_4LED_2CT_AU_1DSDC_PST_TSP>.
Parsing architecture <Behavioral> of entity <dk_4led_2ct_au_1dsdc_pst_tsp>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\DIEUKHIEN_MODE.vhd" into library work
Parsing entity <DIEUKHIEN_MODE>.
Parsing architecture <Behavioral> of entity <dieukhien_mode>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\CHIA_10ENA.vhd" into library work
Parsing entity <CHIA_10ENA>.
Parsing architecture <Behavioral> of entity <chia_10ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\BTVN_SO10.vhd" into library work
Parsing entity <BTVN_SO10>.
Parsing architecture <BEHAVIORAL> of entity <btvn_so10>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BTVN_SO10> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DIEUKHIEN_MODE> (architecture <Behavioral>) from library <work>.

Elaborating entity <CHIA_10ENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <SELECT_TANSO> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED_SANGDON_PST> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED_SANGDON_TSP> (architecture <Behavioral>) from library <work>.

Elaborating entity <DK_4LED_2CT_AU_1DSDC_PST_TSP> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED_DSDC_PST> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LED_DSDC_TSP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DIEUKHIEN_CHOPHEP> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BTVN_SO10>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\BTVN_SO10.vhd".
    Summary:
	no macro.
Unit <BTVN_SO10> synthesized.

Synthesizing Unit <DIEUKHIEN_MODE>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\DIEUKHIEN_MODE.vhd".
    Found 6-bit register for signal <DEM_R>.
    Found 7-bit adder for signal <n0020> created at line 51.
    Found 6-bit comparator greater for signal <DEM_R[5]_GND_6_o_LessThan_6_o> created at line 58
    Found 6-bit comparator greater for signal <DEM_R[5]_PWR_6_o_LessThan_7_o> created at line 59
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <DIEUKHIEN_MODE> synthesized.

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\CHIA_10ENA.vhd".
    Found 23-bit register for signal <D10HZ_REG>.
    Found 24-bit register for signal <D5HZ_REG>.
    Found 25-bit register for signal <D2HZ_REG>.
    Found 24-bit adder for signal <n0080> created at line 55.
    Found 25-bit adder for signal <n0081> created at line 56.
    Found 26-bit adder for signal <n0082> created at line 57.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
Unit <CHIA_10ENA> synthesized.

Synthesizing Unit <SELECT_TANSO>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\SELECT_TANSO.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <SELECT_TANSO> synthesized.

Synthesizing Unit <LED_SANGDON_PST>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_SANGDON_PST.vhd".
    Found 6-bit register for signal <Y_R>.
    Found 6-bit register for signal <X_R>.
    Found 3-bit register for signal <DC_R>.
    Found 3-bit register for signal <DL_R>.
    Found 3-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<2:0>> created at line 84.
    Found 3-bit subtractor for signal <GND_9_o_GND_9_o_sub_11_OUT<2:0>> created at line 87.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <LED_SANGDON_PST> synthesized.

Synthesizing Unit <LED_SANGDON_TSP>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_SANGDON_TSP.vhd".
    Found 6-bit register for signal <Y_R>.
    Found 6-bit register for signal <X_R>.
    Found 3-bit register for signal <DC_R>.
    Found 3-bit register for signal <DL_R>.
    Found 3-bit subtractor for signal <GND_11_o_GND_11_o_sub_10_OUT<2:0>> created at line 84.
    Found 3-bit subtractor for signal <GND_11_o_GND_11_o_sub_11_OUT<2:0>> created at line 87.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <LED_SANGDON_TSP> synthesized.

Synthesizing Unit <DK_4LED_2CT_AU_1DSDC_PST_TSP>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\DK_4LED_2CT_AU_1DSDC_PST_TSP.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DK_4LED_2CT_AU_1DSDC_PST_TSP> synthesized.

Synthesizing Unit <LED_DSDC_PST>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_DSDC_PST.vhd".
    Found 4-bit register for signal <Q_REG>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LED_DSDC_PST> synthesized.

Synthesizing Unit <LED_DSDC_TSP>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\LED_DSDC_TSP.vhd".
    Found 4-bit register for signal <Q_REG>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LED_DSDC_TSP> synthesized.

Synthesizing Unit <DIEUKHIEN_CHOPHEP>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\BTVN_SO10\DIEUKHIEN_CHOPHEP.vhd".
    Found 3-bit register for signal <DEM_REG>.
    Found 4-bit adder for signal <n0019> created at line 24.
    Found 3-bit comparator greater for signal <DEM_REG[2]_PWR_15_o_LessThan_6_o> created at line 31
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <DIEUKHIEN_CHOPHEP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit subtractor                                      : 4
 4-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 15
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 5
 4-bit register                                        : 2
 6-bit register                                        : 5
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 14
 4-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CHIA_10ENA>.
The following registers are absorbed into counter <D10HZ_REG>: 1 register on signal <D10HZ_REG>.
The following registers are absorbed into counter <D5HZ_REG>: 1 register on signal <D5HZ_REG>.
The following registers are absorbed into counter <D2HZ_REG>: 1 register on signal <D2HZ_REG>.
Unit <CHIA_10ENA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit subtractor                                      : 4
 4-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 23-bit up counter                                     : 1
 24-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 53
 Flip-Flops                                            : 53
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <BTVN_SO10> ...

Optimizing unit <DIEUKHIEN_MODE> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <LED_SANGDON_PST> ...

Optimizing unit <LED_SANGDON_TSP> ...

Optimizing unit <DK_4LED_2CT_AU_1DSDC_PST_TSP> ...

Optimizing unit <LED_DSDC_PST> ...

Optimizing unit <LED_DSDC_TSP> ...

Optimizing unit <DIEUKHIEN_CHOPHEP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BTVN_SO10, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BTVN_SO10.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 422
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 69
#      LUT2                        : 32
#      LUT3                        : 18
#      LUT4                        : 24
#      LUT5                        : 29
#      LUT6                        : 96
#      MUXCY                       : 69
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 125
#      FD                          : 25
#      FDC_1                       : 27
#      FDCE_1                      : 16
#      FDP_1                       : 8
#      FDPE_1                      : 2
#      FDR                         : 45
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  11440     1%  
 Number of Slice LUTs:                  274  out of   5720     4%  
    Number used as Logic:               274  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    274
   Number with an unused Flip Flop:     149  out of    274    54%  
   Number with an unused LUT:             0  out of    274     0%  
   Number of fully used LUT-FF pairs:   125  out of    274    45%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 125   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.305ns (Maximum Frequency: 188.507MHz)
   Minimum input arrival time before clock: 6.258ns
   Maximum output required time after clock: 7.886ns
   Maximum combinational path delay: 9.074ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 5.305ns (frequency: 188.507MHz)
  Total number of paths / destination ports: 7907 / 190
-------------------------------------------------------------------------
Delay:               5.305ns (Levels of Logic = 4)
  Source:            IC2/D10HZ_REG_1 (FF)
  Destination:       IC1/DEM_R_5 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC2/D10HZ_REG_1 to IC1/DEM_R_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  IC2/D10HZ_REG_1 (IC2/D10HZ_REG_1)
     LUT6:I0->O            1   0.203   0.580  IC2/ENA10HZ<22>1_SW0 (N8)
     LUT6:I5->O            4   0.205   0.684  IC2/ENA10HZ<22>1 (IC2/ENA10HZ<22>1)
     LUT6:I5->O            2   0.205   0.617  IC2_1/Mmux_ENA_013_1 (IC2_1/Mmux_ENA_0131)
     LUT6:I5->O           10   0.205   0.856  IC2_1/Mmux_ENA_0110 (ENA_DB)
     FDCE_1:CE                 0.322          IC1/DEM_R_0
    ----------------------------------------
    Total                      5.305ns (1.587ns logic, 3.718ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 448 / 121
-------------------------------------------------------------------------
Offset:              6.258ns (Levels of Logic = 4)
  Source:            BTN0 (PAD)
  Destination:       IC1/DEM_R_5 (FF)
  Destination Clock: CKHT falling

  Data Path: BTN0 to IC1/DEM_R_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.650  BTN0_IBUF (BTN0_IBUF)
     LUT5:I0->O            2   0.203   0.721  IC1/Mmux_OE31_1 (IC1/Mmux_OE31)
     LUT4:I2->O            7   0.203   0.878  IC2_1/Mmux_ENA_016 (IC2_1/Mmux_ENA_015)
     LUT6:I4->O           10   0.203   0.856  IC2_1/Mmux_ENA_0110 (ENA_DB)
     FDCE_1:CE                 0.322          IC1/DEM_R_0
    ----------------------------------------
    Total                      6.258ns (2.153ns logic, 4.105ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 112 / 8
-------------------------------------------------------------------------
Offset:              7.886ns (Levels of Logic = 4)
  Source:            IC1/DEM_R_5 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC1/DEM_R_5 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          17   0.447   1.256  IC1/DEM_R_5 (IC1/DEM_R_5)
     LUT6:I3->O           45   0.205   1.841  IC1/Mmux_OE11 (OE<0>)
     LUT6:I0->O            1   0.203   0.580  LED<5:2><3>3_SW0 (N121)
     LUT6:I5->O            1   0.205   0.579  LED<5:2><3>3 (LED_5_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      7.886ns (3.631ns logic, 4.255ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Delay:               9.074ns (Levels of Logic = 5)
  Source:            BTN0 (PAD)
  Destination:       LED<5> (PAD)

  Data Path: BTN0 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.670  BTN0_IBUF (BTN0_IBUF)
     LUT6:I0->O           45   0.203   1.841  IC1/Mmux_OE11 (OE<0>)
     LUT6:I0->O            1   0.203   0.580  LED<5:2><3>3_SW0 (N121)
     LUT6:I5->O            1   0.205   0.579  LED<5:2><3>3 (LED_5_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      9.074ns (4.404ns logic, 4.670ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |    5.305|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.41 secs
 
--> 

Total memory usage is 4541552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

