

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                           80 # ROP queue latency (default 85)
-dram_latency                          67 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 400.0:800.0:400.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 3c4887a5a7e511633220df612fc38871  /tmp/tmp.1RmEgjauAq/bwbench__SIZE1_1
1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=benchmarks/bwbench/bwbench.cu
self exe links to: /tmp/tmp.1RmEgjauAq/bwbench__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.1RmEgjauAq/bwbench__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.1RmEgjauAq/bwbench__SIZE1_1 > _cuobjdump_complete_output_w9Hb0h"
Parsing file _cuobjdump_complete_output_w9Hb0h
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7bwbenchPjS_ : hostFun 0x0x400dd0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7bwbenchPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7bwbenchPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7bwbenchPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7bwbenchPjS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EkRmil"
Running: cat _ptx_EkRmil | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_E4AyAo
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_E4AyAo --output-file  /dev/null 2> _ptx_EkRmilinfo"
GPGPU-Sim PTX: Kernel '_Z7bwbenchPjS_' : regs=7, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EkRmil _ptx2_E4AyAo _ptx_EkRmilinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x400dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7bwbenchPjS_' to stream 0, gridDim= (224,1,1) blockDim = (512,1,1) 
kernel '_Z7bwbenchPjS_' transfer to GPU hardware scheduler
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(37,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(38,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(12,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(25,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(22,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(24,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(36,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(23,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(28,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(24,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(35,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(27,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(32,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(26,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(31,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(61,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(83,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(47,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(55,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(69,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(68,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(60,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(55,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(46,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(46,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(60,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(47,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(70,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(61,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(43,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(72,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(53,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(61,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(45,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(75,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(74,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(50,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(81,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(94,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(79,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(90,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(101,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(94,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(90,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(116,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(89,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(94,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(106,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(86,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(122,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(100,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(89,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(102,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(85,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(87,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(109,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(98,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(124,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(86,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(97,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(123,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(114,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(89,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(104,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(88,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(125,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(106,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(113,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(135,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(146,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(156,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(164,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(164,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(160,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(155,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(165,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(144,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(158,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(161,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(140,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(160,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(128,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(141,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(126,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(130,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(128,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(152,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(138,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(166,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(149,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(158,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(130,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(127,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(137,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(133,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(132,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(161,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(169,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(158,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(187,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(198,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(179,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(208,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(191,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(178,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(170,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(192,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(184,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(193,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(187,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(207,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(179,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(200,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(202,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(188,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(177,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(196,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(174,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(209,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(176,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(171,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(172,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(208,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(178,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(199,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(196,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(170,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(213,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(214,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(219,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(217,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(220,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(222,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(219,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(214,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(212,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(212,0,0) tid=(63,0,0)
kernel_name = _Z7bwbenchPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 400627
gpu_sim_insn = 15941632
gpu_ipc =      39.7917
gpu_tot_sim_cycle = 400627
gpu_tot_sim_insn = 15941632
gpu_tot_ipc =      39.7917
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1015559
gpu_stall_icnt2sh    = 55348
gpu_total_sim_rate=93225
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 16384, Miss = 16384 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
total_dl1_misses=229376
total_dl1_accesses=229376
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 
distro:
139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 
gpgpu_n_tot_thrd_icount = 15941632
gpgpu_n_tot_w_icount = 498176
gpgpu_n_icache_hits = 250880
gpgpu_n_icache_misses = 869
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 229376
gpgpu_n_l1dcache_write_accesses = 229376
gpgpu_n_l1dcache_wirte_misses = 229376
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 6720
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4460547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229376
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 14680064
gpgpu_n_store_insn = 14680064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1545
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1545
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4459002
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6973863	W0_Idle:1907229	W0_Scoreboard:1353560	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:498176
maxmrqlatency = 599 
maxdqlatency = 0 
maxmflatency = 1077 
averagemflatency = 408 
max_icnt2mem_latency = 627 
max_icnt2sh_latency = 400626 
mrq_lat_table:244014 	13088 	19191 	73060 	108041 	135979 	78299 	15783 	680 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17759 	382182 	58824 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1 	1629 	4991 	2116 	9184 	96592 	101231 	133943 	109080 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	138269 	82408 	8659 	54 	0 	0 	0 	0 	0 	536 	1184 	2400 	4815 	9572 	19113 	38477 	76294 	76985 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        32        26        28        28        44        32        22        32        28        30        30        30        24        36        34 
dram[1]:        30        32        30        28        26        42        32        28        32        46        38        27        28        28        32        30 
dram[2]:        26        32        34        32        28        40        32        20        22        40        32        28        28        30        30        30 
dram[3]:        26        24        32        28        30        40        32        22        38        36        40        32        29        30        34        36 
dram[4]:        28        30        26        32        30        38        32        22        36        28        40        32        30        26        32        34 
maximum service time to same row:
dram[0]:      1026      1268      1469      1604      1047      2163      1231      1141      2272      1279      1234      1661      1254      1363      2513      2380 
dram[1]:      1304      1501      1842      1293      1133      2257      1122      1343      1736      1198      1485      1508      1326      1247      2502      2501 
dram[2]:      1196      1506      1603      1245      1111      2080      1169      1151      1930      1290      1704      1525      1492      1322      2439      2397 
dram[3]:      1227      1183      1660      1166      1063      2132      1083      1199      2068      1308      1397      1723      1285      1166      2435      2611 
dram[4]:      1206      1514      1626      1259      1097      2136      1358      1215      1917       926      1517      1864      1283      1168      2586      2368 
average row accesses per activate:
dram[0]:  2.283471  2.232752  2.697704  2.247191  2.364186  2.432326  2.430952  2.313357  2.369392  2.349414  2.273086  2.248244  2.573218  2.261007  2.275405  2.609860 
dram[1]:  2.329080  2.372994  2.620226  2.356067  2.239917  2.650246  2.238752  2.274240  2.360944  2.370737  2.379510  2.305229  2.548139  2.270585  2.206329  2.719087 
dram[2]:  2.392080  2.313461  2.689244  2.423099  2.310873  2.530276  2.339130  2.217414  2.399777  2.269018  2.295430  2.354865  2.503772  2.341890  2.267583  2.647731 
dram[3]:  2.412261  2.324119  2.629868  2.481107  2.241083  2.580336  2.399777  2.330896  2.389120  2.290648  2.310778  2.347188  2.468669  2.233915  2.325380  2.669157 
dram[4]:  2.226058  2.404261  2.559236  2.454909  2.310873  2.527305  2.477122  2.216272  2.323974  2.362839  2.330726  2.297872  2.444444  2.303519  2.252101  2.715643 
average row locality = 688138/288924 = 2.381727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[1]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[2]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[3]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5754      5728      5728      5728 
dram[4]:      5729      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5752      5728      5728      5728 
total reads: 458762
bank skew: 5760/5728 = 1.01
chip skew: 91754/91751 = 1.00
number of total write accesses:
dram[0]:      2848      2848      2848      2872      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[1]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[2]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[3]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[4]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2872      2848      2848      2848 
total reads: 229376
bank skew: 2880/2848 = 1.01
chip skew: 45876/45874 = 1.00
average mf latency per bank:
dram[0]:        277       274       265       278       280       264       273       279       265       268       276       267       270       280       273       268
dram[1]:        276       274       263       274       277       266       273       278       263       267       273       268       267       276       273       270
dram[2]:        280       276       267       277       279       267       276       281       265       269       277       269       268       281       275       269
dram[3]:        279       277       263       278       276       265       272       281       264       268       276       265       267       279       275       267
dram[4]:        276       272       264       277       279       263       274       278       263       269       276       266       268       280       272       269
maximum mf latency per bank:
dram[0]:        850       770       760       782       917       757       794       784       744       770       805       946       956       801       734       719
dram[1]:        863       830       794       857       812       824       746       808       795       793       738       859       830       748       842       805
dram[2]:        809       854       798       806       824       792       813       775       753       847       827       841       985       835       798       878
dram[3]:        901       832       838       858      1077       822       748       836       727       725       782       876       887       800       929      1018
dram[4]:        938       770       804       837       807       743       793       797       772       886       836       827       765       900       795       823

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x837fb180, atomic=0 1 entries : 0x2affd64d1b40 :  mf: uid=5409720, sid01:w03, part=0, addr=0x837fb180, load , size=128, unknown  status = IN_PARTITION_DRAM (400626), 

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=901409 n_nop=509785 n_act=58194 n_pre=58178 n_req=137627 n_rd=183504 n_write=91748 bw_util=0.6107
n_activity=889494 dram_eff=0.6189
bk0: 11462a 582058i bk1: 11456a 573662i bk2: 11456a 546763i bk3: 11456a 567060i bk4: 11456a 577258i bk5: 11456a 552299i bk6: 11456a 563983i bk7: 11456a 574555i bk8: 11456a 546837i bk9: 11480a 543917i bk10: 11520a 563150i bk11: 11518a 542128i bk12: 11508a 524855i bk13: 11456a 530409i bk14: 11456a 468438i bk15: 11456a 259322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.46696
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=901409 n_nop=510555 n_act=57807 n_pre=57791 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6107
n_activity=890730 dram_eff=0.618
bk0: 11460a 582741i bk1: 11456a 574657i bk2: 11456a 546953i bk3: 11456a 568329i bk4: 11456a 578442i bk5: 11456a 552997i bk6: 11456a 564049i bk7: 11456a 577453i bk8: 11456a 548871i bk9: 11480a 545412i bk10: 11520a 566830i bk11: 11520a 543849i bk12: 11508a 523911i bk13: 11456a 531337i bk14: 11456a 470915i bk15: 11456a 260171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50881
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=901409 n_nop=510831 n_act=57669 n_pre=57653 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.6107
n_activity=889764 dram_eff=0.6187
bk0: 11460a 583884i bk1: 11456a 573505i bk2: 11456a 546794i bk3: 11456a 570996i bk4: 11456a 574797i bk5: 11456a 551094i bk6: 11456a 563861i bk7: 11456a 574649i bk8: 11456a 547551i bk9: 11480a 542171i bk10: 11520a 563594i bk11: 11520a 541954i bk12: 11508a 524776i bk13: 11456a 532922i bk14: 11456a 472070i bk15: 11456a 262885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.57765
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=901409 n_nop=511259 n_act=57453 n_pre=57437 n_req=137630 n_rd=183508 n_write=91752 bw_util=0.6107
n_activity=889460 dram_eff=0.6189
bk0: 11460a 584942i bk1: 11456a 574752i bk2: 11456a 549010i bk3: 11456a 569341i bk4: 11456a 577818i bk5: 11456a 554111i bk6: 11456a 567376i bk7: 11456a 575944i bk8: 11456a 549457i bk9: 11484a 545033i bk10: 11520a 567789i bk11: 11520a 541516i bk12: 11508a 523662i bk13: 11456a 530821i bk14: 11456a 470590i bk15: 11456a 264045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.52942
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=901409 n_nop=510571 n_act=57802 n_pre=57786 n_req=137625 n_rd=183502 n_write=91748 bw_util=0.6107
n_activity=889640 dram_eff=0.6188
bk0: 11458a 583612i bk1: 11456a 573841i bk2: 11456a 545963i bk3: 11456a 568507i bk4: 11456a 578109i bk5: 11456a 552625i bk6: 11456a 566514i bk7: 11456a 577032i bk8: 11456a 549355i bk9: 11484a 545928i bk10: 11520a 565150i bk11: 11520a 544838i bk12: 11504a 525959i bk13: 11456a 534514i bk14: 11456a 472190i bk15: 11456a 262102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.45888
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91792, Miss = 91753 (1), PendingHit = 9 (9.8e-05)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 0 (0)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 0 (0)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91780, Miss = 91754 (1), PendingHit = 0 (0)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91764, Miss = 91751 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 1.000

icnt_total_pkts_mem_to_simt=1376928
icnt_total_pkts_simt_to_mem=1376396

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 143.963
% Accepted packets = 0 at node 0 (avg = 0.0746872)
lat(1) = 143.963;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.343572 0.343564 0.343564 0.343567 0.343537 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 4.63472
% Accepted packets = 0 at node 14 (avg = 0.074716)
lat(2) = 4.63472;
thru(2,:) = [ 0.11508 0.138084 0.130416 0.11508 0.11508 0.11508 0.122748 0.138084 0.130416 0.11508 0.11508 0.130416 0.122748 0.11508 0 0 0 0 0 0 0 0 0 ];
% latency change    = 30.0617
% throughput change = 0.000386367
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 143.963 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0746872 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 531 128 60 1625 2863 809 400 459 389 298 264 249 334 483 987 3217 4087 3036 2834 3198 3797 4216 4333 4140 4137 4455 4724 4915 4911 4792 4916 5130 5234 5182 5170 5079 5265 5329 5456 5187 5199 5087 5197 4988 5133 5125 5032 4932 4832 4699 4714 4734 4560 4352 4227 4152 4082 4089 3923 3845 3736 3757 3565 3362 3484 3319 3239 3141 3111 3080 2996 2784 2804 2586 2644 2567 2435 2367 2280 2261 2238 2111 2126 2005 1921 1865 1804 1737 1645 1621 1547 1581 1528 1456 1407 1355 1292 1244 1214 1130 1184 1176 1081 987 957 955 944 969 948 954 891 807 757 780 760 769 756 713 676 658 629 649 608 610 597 578 541 575 517 533 546 509 488 479 451 438 466 452 380 433 375 451 378 373 369 319 315 322 305 336 349 306 312 279 273 296 297 283 268 254 272 244 249 210 235 262 231 225 231 185 210 211 204 167 183 206 162 169 181 172 164 186 163 178 182 151 184 172 148 167 154 126 141 130 143 127 140 129 138 138 132 125 119 118 111 112 99 112 108 110 126 115 110 103 95 104 116 99 106 83 103 105 124 94 99 108 91 112 109 102 102 100 89 97 115 95 101 104 92 100 85 95 84 73 85 79 81 88 91 97 96 76 101 104 90 99 99 96 95 98 117 94 117 86 90 104 107 83 103 92 104 108 124 111 117 118 130 109 98 118 116 111 139 121 123 111 120 105 109 120 127 134 152 131 147 131 138 142 132 155 137 129 157 145 147 149 162 165 160 169 159 168 201 158 172 185 189 201 182 206 211 196 194 215 239 206 233 224 218 206 225 228 219 223 273 209 243 234 238 246 244 227 254 237 297 255 247 259 297 294 300 263 318 290 279 288 333 312 334 336 369 341 343 383 347 333 371 327 387 400 402 371 385 414 381 410 388 411 389 407 419 409 427 423 495 418 451 442 436 455 464 483 471 495 533 482 475 500 523 498 524 468 515 508 549 560 595 524 563 558 535 569 593 564 616 575 600 584 547 562 625 553 606 570 591 574 600 578 640 550 634 565 586 558 552 564 591 540 606 542 617 594 628 613 600 608 634 590 564 590 574 518 533 547 591 609 608 615 575 553 574 479 581 555 597 521 533 512 543 479 517 501 555 512 498 476 459 481 473 475 469 425 514 467 411 423 384 413 372 393 415 402 403 392 390 362 363 361 372 373 331 317 322 319 324 304 334 320 295 271 308 267 289 303 294 266 263 248 266 235 233 258 238 198 230 211 192 183 213 211 203 203 196 173 174 152 183 151 172 183 163 147 158 145 135 146 138 140 138 127 113 127 107 111 108 106 118 105 81 86 94 87 80 86 97 89 85 65 62 69 66 60 70 69 60 52 62 58 52 44 55 56 44 40 44 36 51 40 30 37 28 26 41 30 30 32 23 17 26 31 27 16 22 19 25 22 20 17 24 22 12 18 13 13 15 15 15 14 13 21 16 7 6 8 8 10 6 9 9 7 7 4 6 3 5 5 5 6 7 5 6 4 4 3 3 8 4 3 4 2 2 4 1 3 3 4 1 1 1 0 0 1 1 4 2 1 1 4 3 2 2 1 4 1 0 1 1 2 3 1 1 1 0 1 4 0 0 1 1 0 1 1 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 4.63472 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.074716 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 162651 19787 8918 9283 122912 28196 14351 27330 23129 10490 6711 6017 4689 4026 2312 3408 1236 855 726 472 571 202 119 120 84 109 63 23 14 12 31 11 7 5 2 8 1 3 3 1 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 93225 (inst/sec)
gpgpu_simulation_rate = 2342 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Execution time: 171000.000 ms 
Bandwidth: 0.000 GB/s 
