INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processing_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processing_module_tb
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:13]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:14]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:15]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:16]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:17]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:21]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:22]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:24]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:25]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:31]
ERROR: [VRFC 10-91] il is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:32]
ERROR: [VRFC 10-91] ir is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:33]
ERROR: [VRFC 10-91] rs is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:34]
ERROR: [VRFC 10-283] actual of formal out port rs cannot be an expression [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:34]
ERROR: [VRFC 10-91] rb is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:35]
ERROR: [VRFC 10-283] actual of formal out port rb cannot be an expression [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:35]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:39]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Aleman/Documents/1UPR-Mayaguez/Merge Sorter/SystolicMergeSorter/Workspace/processingModuleTestbench.vhd:41]
INFO: [#UNDEF] Sorry, too many errors..
