INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
