INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/Documents/Git/PSD/Lab1_ group17.srcs/sim_1/imports/cg/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
