# Tiny Tapeout project information
project:
  title:        "Simplified 6502 Processor"      # Project title
  author:       "Sanjay Jayaram, Sri Charan Tadepalli, Dennis Chen"      # Your name
  discord:      "12344man, dechair3, mmmmmmman."      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A Simplified 6502 processor that does less than the original"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     40000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_6502"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "addr 0/8"
  uo[1]: "addr 1/9"
  uo[2]: "addr 2/10"
  uo[3]: "addr 3/11"
  uo[4]: "addr 4/12"
  uo[5]: "addr 5/13"
  uo[6]: "addr 6/14"
  uo[7]: "addr 7/15"

  # Bidirectional pins
  uio[0]: "data 0"
  uio[1]: "data 1"
  uio[2]: "data 2"
  uio[3]: "data 3"
  uio[4]: "data 4"
  uio[5]: "data 5"
  uio[6]: "data 6"
  uio[7]: "data 7"

# Do not change!
yaml_version: 6
