5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (concat1.vcd) 2 -o (concat1.cdd) 2 -v (concat1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 concat1.v 1 25 1 
2 1 8 8 8 140015 1 1 1008 0 0 1 1 b0
2 2 8 8 8 100011 2 1 1008 0 0 2 1 b1
2 3 8 8 8 c000d 2 1 100c 0 0 1 1 b2
2 4 8 8 8 c0011 2 31 1008 2 3 3 18 0 7 7 7 0 0
2 5 8 8 8 c0015 2 31 1008 1 4 4 18 0 f e f 0 0
2 6 8 8 8 b0016 2 26 1008 5 0 4 18 0 f e f 0 0
2 7 8 8 8 70007 0 1 1410 0 0 4 1 a
2 8 8 8 8 70016 3 35 a 6 7
1 a 1 3 6000d 1 0 3 0 4 17 f f 0 a 4 0
1 b0 2 4 7000d 1 0 0 0 1 17 0 1 0 0 0 0
1 b1 3 5 7000d 1 0 1 0 2 17 0 3 0 1 2 0
1 b2 4 6 7000d 1 0 0 0 1 17 0 1 0 1 0 0
4 8 f 8 8 8
3 1 main.u$0 "main.u$0" 0 concat1.v 10 23 1 
