<stg><name>gesummv_Pipeline_lp4</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add6815 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add6815"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %i_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %select_ln33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln33

]]></Node>
<StgValue><ssdm name="select_ln33_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln6 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 %select_ln33_read, i32 %add6815

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc69:0 %j = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc69:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc69:2 %br_ln32 = br i1 %tmp, void %for.inc69.split, void %for.inc72.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc69.split:4 %lshr_ln6_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
for.inc69.split:5 %zext_ln6 = zext i5 %lshr_ln6_5

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc69.split:6 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2_read, i5 %lshr_ln6_5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="11">
<![CDATA[
for.inc69.split:7 %zext_ln33 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:8 %buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="buff_B_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:9 %buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="buff_B_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="11">
<![CDATA[
for.inc69.split:10 %buff_B_load = load i11 %buff_B_addr

]]></Node>
<StgValue><ssdm name="buff_B_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:12 %buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="buff_x_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.inc69.split:13 %buff_x_load = load i5 %buff_x_addr

]]></Node>
<StgValue><ssdm name="buff_x_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="11">
<![CDATA[
for.inc69.split:16 %buff_B_1_load = load i11 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="buff_B_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:18 %buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="buff_x_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
for.inc69.split:19 %buff_x_1_load = load i5 %buff_x_1_addr

]]></Node>
<StgValue><ssdm name="buff_x_1_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69.split:22 %add_ln32 = add i7 %j, i7 2

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc69.split:23 %store_ln6 = store i7 %add_ln32, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="11">
<![CDATA[
for.inc69.split:10 %buff_B_load = load i11 %buff_B_addr

]]></Node>
<StgValue><ssdm name="buff_B_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.inc69.split:13 %buff_x_load = load i5 %buff_x_addr

]]></Node>
<StgValue><ssdm name="buff_x_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="11">
<![CDATA[
for.inc69.split:16 %buff_B_1_load = load i11 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="buff_B_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
for.inc69.split:19 %buff_x_1_load = load i5 %buff_x_1_addr

]]></Node>
<StgValue><ssdm name="buff_x_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:11 %mul2 = fmul i32 %buff_B_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:11 %mul2 = fmul i32 %buff_B_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:17 %mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul62_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:11 %mul2 = fmul i32 %buff_B_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:17 %mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul62_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="53" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:14 %mul3 = fmul i32 %mul2, i32 %buff_x_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:17 %mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul62_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="55" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:14 %mul3 = fmul i32 %mul2, i32 %buff_x_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:20 %mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load

]]></Node>
<StgValue><ssdm name="mul65_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="57" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:14 %mul3 = fmul i32 %mul2, i32 %buff_x_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:20 %mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load

]]></Node>
<StgValue><ssdm name="mul65_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc72.exitStub:0 %add6815_load_1 = load i32 %add6815

]]></Node>
<StgValue><ssdm name="add6815_load_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add6815_out, i32 %add6815_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.inc72.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc69.split:0 %add6815_load = load i32 %add6815

]]></Node>
<StgValue><ssdm name="add6815_load"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:15 %add2 = fadd i32 %add6815_load, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:20 %mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load

]]></Node>
<StgValue><ssdm name="mul65_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="62" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:15 %add2 = fadd i32 %add6815_load, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="63" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:15 %add2 = fadd i32 %add6815_load, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="64" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:15 %add2 = fadd i32 %add6815_load, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="65" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:21 %add68_1 = fadd i32 %add2, i32 %mul65_1

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="66" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:21 %add68_1 = fadd i32 %add2, i32 %mul65_1

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="67" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:21 %add68_1 = fadd i32 %add2, i32 %mul65_1

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="68" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc69.split:1 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="69" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc69.split:2 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="70" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc69.split:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="71" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:21 %add68_1 = fadd i32 %add2, i32 %mul65_1

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc69.split:24 %store_ln33 = store i32 %add68_1, i32 %add6815

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc69.split:25 %br_ln32 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="select_ln33" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln33"/></StgValue>
</port>
<port id="115" name="i_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_2"/></StgValue>
</port>
<port id="116" name="buff_B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="buff_B_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="beta" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="beta"/></StgValue>
</port>
<port id="119" name="buff_x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="buff_x_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_x_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="add6815_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add6815_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="123" from="StgValue_122" to="add6815" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_122" to="j_1" fromId="122" toId="20">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.float" to="beta_read" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="beta" to="beta_read" fromId="118" toId="21">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i6" to="i_2_read" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="i_2" to="i_2_read" fromId="115" toId="22">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_auto.float" to="select_ln33_read" fromId="125" toId="23">
</dataflow>
<dataflow id="132" from="select_ln33" to="select_ln33_read" fromId="114" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_133" to="store_ln6" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="j_1" to="store_ln6" fromId="20" toId="24">
</dataflow>
<dataflow id="136" from="select_ln33_read" to="store_ln0" fromId="23" toId="25">
</dataflow>
<dataflow id="137" from="add6815" to="store_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="138" from="j_1" to="j" fromId="20" toId="27">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="139" toId="28">
</dataflow>
<dataflow id="141" from="j" to="tmp" fromId="27" toId="28">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp" fromId="142" toId="28">
</dataflow>
<dataflow id="144" from="tmp" to="br_ln32" fromId="28" toId="29">
</dataflow>
<dataflow id="146" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln6_5" fromId="145" toId="30">
</dataflow>
<dataflow id="147" from="j" to="lshr_ln6_5" fromId="27" toId="30">
</dataflow>
<dataflow id="148" from="StgValue_122" to="lshr_ln6_5" fromId="122" toId="30">
</dataflow>
<dataflow id="150" from="StgValue_149" to="lshr_ln6_5" fromId="149" toId="30">
</dataflow>
<dataflow id="151" from="lshr_ln6_5" to="zext_ln6" fromId="30" toId="31">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="152" toId="32">
</dataflow>
<dataflow id="154" from="i_2_read" to="tmp_s" fromId="22" toId="32">
</dataflow>
<dataflow id="155" from="lshr_ln6_5" to="tmp_s" fromId="30" toId="32">
</dataflow>
<dataflow id="156" from="tmp_s" to="zext_ln33" fromId="32" toId="33">
</dataflow>
<dataflow id="157" from="buff_B" to="buff_B_addr" fromId="116" toId="34">
</dataflow>
<dataflow id="159" from="StgValue_158" to="buff_B_addr" fromId="158" toId="34">
</dataflow>
<dataflow id="160" from="zext_ln33" to="buff_B_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="161" from="buff_B_1" to="buff_B_1_addr" fromId="117" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_158" to="buff_B_1_addr" fromId="158" toId="35">
</dataflow>
<dataflow id="163" from="zext_ln33" to="buff_B_1_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="164" from="buff_B_addr" to="buff_B_load" fromId="34" toId="36">
</dataflow>
<dataflow id="165" from="buff_x" to="buff_x_addr" fromId="119" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_158" to="buff_x_addr" fromId="158" toId="37">
</dataflow>
<dataflow id="167" from="zext_ln6" to="buff_x_addr" fromId="31" toId="37">
</dataflow>
<dataflow id="168" from="buff_x_addr" to="buff_x_load" fromId="37" toId="38">
</dataflow>
<dataflow id="169" from="buff_B_1_addr" to="buff_B_1_load" fromId="35" toId="39">
</dataflow>
<dataflow id="170" from="buff_x_1" to="buff_x_1_addr" fromId="120" toId="40">
</dataflow>
<dataflow id="171" from="StgValue_158" to="buff_x_1_addr" fromId="158" toId="40">
</dataflow>
<dataflow id="172" from="zext_ln6" to="buff_x_1_addr" fromId="31" toId="40">
</dataflow>
<dataflow id="173" from="buff_x_1_addr" to="buff_x_1_load" fromId="40" toId="41">
</dataflow>
<dataflow id="174" from="j" to="add_ln32" fromId="27" toId="42">
</dataflow>
<dataflow id="176" from="StgValue_175" to="add_ln32" fromId="175" toId="42">
</dataflow>
<dataflow id="177" from="add_ln32" to="store_ln6" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="j_1" to="store_ln6" fromId="20" toId="43">
</dataflow>
<dataflow id="179" from="buff_B_addr" to="buff_B_load" fromId="34" toId="44">
</dataflow>
<dataflow id="180" from="buff_x_addr" to="buff_x_load" fromId="37" toId="45">
</dataflow>
<dataflow id="181" from="buff_B_1_addr" to="buff_B_1_load" fromId="35" toId="46">
</dataflow>
<dataflow id="182" from="buff_x_1_addr" to="buff_x_1_load" fromId="40" toId="47">
</dataflow>
<dataflow id="183" from="buff_B_load" to="mul2" fromId="44" toId="48">
</dataflow>
<dataflow id="184" from="beta_read" to="mul2" fromId="21" toId="48">
</dataflow>
<dataflow id="185" from="buff_B_load" to="mul2" fromId="44" toId="49">
</dataflow>
<dataflow id="186" from="beta_read" to="mul2" fromId="21" toId="49">
</dataflow>
<dataflow id="187" from="buff_B_1_load" to="mul62_1" fromId="46" toId="50">
</dataflow>
<dataflow id="188" from="beta_read" to="mul62_1" fromId="21" toId="50">
</dataflow>
<dataflow id="189" from="buff_B_load" to="mul2" fromId="44" toId="51">
</dataflow>
<dataflow id="190" from="beta_read" to="mul2" fromId="21" toId="51">
</dataflow>
<dataflow id="191" from="buff_B_1_load" to="mul62_1" fromId="46" toId="52">
</dataflow>
<dataflow id="192" from="beta_read" to="mul62_1" fromId="21" toId="52">
</dataflow>
<dataflow id="193" from="mul2" to="mul3" fromId="51" toId="53">
</dataflow>
<dataflow id="194" from="buff_x_load" to="mul3" fromId="45" toId="53">
</dataflow>
<dataflow id="195" from="buff_B_1_load" to="mul62_1" fromId="46" toId="54">
</dataflow>
<dataflow id="196" from="beta_read" to="mul62_1" fromId="21" toId="54">
</dataflow>
<dataflow id="197" from="mul2" to="mul3" fromId="51" toId="55">
</dataflow>
<dataflow id="198" from="buff_x_load" to="mul3" fromId="45" toId="55">
</dataflow>
<dataflow id="199" from="mul62_1" to="mul65_1" fromId="54" toId="56">
</dataflow>
<dataflow id="200" from="buff_x_1_load" to="mul65_1" fromId="47" toId="56">
</dataflow>
<dataflow id="201" from="mul2" to="mul3" fromId="51" toId="57">
</dataflow>
<dataflow id="202" from="buff_x_load" to="mul3" fromId="45" toId="57">
</dataflow>
<dataflow id="203" from="mul62_1" to="mul65_1" fromId="54" toId="58">
</dataflow>
<dataflow id="204" from="buff_x_1_load" to="mul65_1" fromId="47" toId="58">
</dataflow>
<dataflow id="205" from="add6815" to="add6815_load" fromId="19" toId="59">
</dataflow>
<dataflow id="206" from="add6815_load" to="add2" fromId="59" toId="60">
</dataflow>
<dataflow id="207" from="mul3" to="add2" fromId="57" toId="60">
</dataflow>
<dataflow id="208" from="mul62_1" to="mul65_1" fromId="54" toId="61">
</dataflow>
<dataflow id="209" from="buff_x_1_load" to="mul65_1" fromId="47" toId="61">
</dataflow>
<dataflow id="210" from="add6815_load" to="add2" fromId="59" toId="62">
</dataflow>
<dataflow id="211" from="mul3" to="add2" fromId="57" toId="62">
</dataflow>
<dataflow id="212" from="add6815_load" to="add2" fromId="59" toId="63">
</dataflow>
<dataflow id="213" from="mul3" to="add2" fromId="57" toId="63">
</dataflow>
<dataflow id="214" from="add6815_load" to="add2" fromId="59" toId="64">
</dataflow>
<dataflow id="215" from="mul3" to="add2" fromId="57" toId="64">
</dataflow>
<dataflow id="216" from="add2" to="add68_1" fromId="64" toId="65">
</dataflow>
<dataflow id="217" from="mul65_1" to="add68_1" fromId="61" toId="65">
</dataflow>
<dataflow id="218" from="add2" to="add68_1" fromId="64" toId="66">
</dataflow>
<dataflow id="219" from="mul65_1" to="add68_1" fromId="61" toId="66">
</dataflow>
<dataflow id="220" from="add2" to="add68_1" fromId="64" toId="67">
</dataflow>
<dataflow id="221" from="mul65_1" to="add68_1" fromId="61" toId="67">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="222" toId="68">
</dataflow>
<dataflow id="225" from="StgValue_224" to="specpipeline_ln6" fromId="224" toId="68">
</dataflow>
<dataflow id="227" from="StgValue_226" to="specpipeline_ln6" fromId="226" toId="68">
</dataflow>
<dataflow id="228" from="StgValue_226" to="specpipeline_ln6" fromId="226" toId="68">
</dataflow>
<dataflow id="229" from="StgValue_226" to="specpipeline_ln6" fromId="226" toId="68">
</dataflow>
<dataflow id="231" from="empty_0" to="specpipeline_ln6" fromId="230" toId="68">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln6" fromId="232" toId="69">
</dataflow>
<dataflow id="235" from="StgValue_234" to="speclooptripcount_ln6" fromId="234" toId="69">
</dataflow>
<dataflow id="236" from="StgValue_234" to="speclooptripcount_ln6" fromId="234" toId="69">
</dataflow>
<dataflow id="237" from="StgValue_234" to="speclooptripcount_ln6" fromId="234" toId="69">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="238" toId="70">
</dataflow>
<dataflow id="241" from="empty_6" to="specloopname_ln32" fromId="240" toId="70">
</dataflow>
<dataflow id="242" from="add2" to="add68_1" fromId="64" toId="71">
</dataflow>
<dataflow id="243" from="mul65_1" to="add68_1" fromId="61" toId="71">
</dataflow>
<dataflow id="244" from="add68_1" to="store_ln33" fromId="71" toId="72">
</dataflow>
<dataflow id="245" from="add6815" to="store_ln33" fromId="19" toId="72">
</dataflow>
<dataflow id="246" from="add6815" to="add6815_load_1" fromId="19" toId="74">
</dataflow>
<dataflow id="248" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="247" toId="75">
</dataflow>
<dataflow id="249" from="add6815_out" to="write_ln0" fromId="121" toId="75">
</dataflow>
<dataflow id="250" from="add6815_load_1" to="write_ln0" fromId="74" toId="75">
</dataflow>
<dataflow id="251" from="tmp" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="252" from="tmp" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="253" from="tmp" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="254" from="tmp" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="255" from="tmp" to="StgValue_6" fromId="28" toId="6">
</dataflow>
<dataflow id="256" from="tmp" to="StgValue_7" fromId="28" toId="7">
</dataflow>
<dataflow id="257" from="tmp" to="StgValue_8" fromId="28" toId="8">
</dataflow>
<dataflow id="258" from="tmp" to="StgValue_9" fromId="28" toId="9">
</dataflow>
</dataflows>


</stg>
