
semgdaq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1ec  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013058  0800c3c8  0800c3c8  0001c3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f420  0801f420  000378d8  2**0
                  CONTENTS
  4 .ARM          00000000  0801f420  0801f420  000378d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801f420  0801f420  000378d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f420  0801f420  0002f420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f424  0801f424  0002f424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000078d8  20000000  0801f428  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012410  200078d8  08026d00  000378d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20019ce8  08026d00  00039ce8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000378d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00037908  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002607d  00000000  00000000  000379c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000530c  00000000  00000000  0005da3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001938  00000000  00000000  00062d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e9  00000000  00000000  00064688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000237d8  00000000  00000000  00065871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022076  00000000  00000000  00089049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6b7b  00000000  00000000  000ab0bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006dfc  00000000  00000000  00191c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00198a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00004cd8  00000000  00000000  00198ac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000118  00000000  00000000  0019d79b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200078d8 	.word	0x200078d8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c3ac 	.word	0x0800c3ac

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200078dc 	.word	0x200078dc
 8000214:	0800c3ac 	.word	0x0800c3ac

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <ADC1_IN1_autocorr_calc>:
arm_status StatusCoeffs_5;
arm_status StatusCoeffs_6;

//FUNCTION DEFINITIONS
void ADC1_IN1_autocorr_calc(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
	/* Iterate through each lag */
	for(uint32_t n = 0; n <= AR_ORDER; n++)  // AR_ORDER is 10, so n runs from 0 to 10 (inclusive)
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	e01e      	b.n	8000c2a <ADC1_IN1_autocorr_calc+0x4a>
	{
		float32_t result_1 = 0.0f; // Initializing it to zero before calculation
 8000bec:	f04f 0300 	mov.w	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]

		/* Number of valid points for the dot product at this lag  for the data set*/
		uint32_t Blocksize_1 = ADC_DMA_SIXTEENTHBUFFERSIZE - AR_ORDER;
 8000bf2:	23f6      	movs	r3, #246	; 0xf6
 8000bf4:	60bb      	str	r3, [r7, #8]

		arm_dot_prod_f32(&(AR_ADC1_IN1.MA_ADC1_IN1_OutBfr[n]), AR_ADC1_IN1.MA_ADC1_IN1_OutBfr, Blocksize_1, &result_1); // A CMSIS DSP function for computing dot products
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	3308      	adds	r3, #8
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	4a0f      	ldr	r2, [pc, #60]	; (8000c3c <ADC1_IN1_autocorr_calc+0x5c>)
 8000bfe:	4413      	add	r3, r2
 8000c00:	1d18      	adds	r0, r3, #4
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	68ba      	ldr	r2, [r7, #8]
 8000c06:	490e      	ldr	r1, [pc, #56]	; (8000c40 <ADC1_IN1_autocorr_calc+0x60>)
 8000c08:	f009 ff34 	bl	800aa74 <arm_dot_prod_f32>

		AutoCorr_1[n] = result_1 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8000c0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c10:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000c44 <ADC1_IN1_autocorr_calc+0x64>
 8000c14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c18:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <ADC1_IN1_autocorr_calc+0x68>)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	4413      	add	r3, r2
 8000c20:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t n = 0; n <= AR_ORDER; n++)  // AR_ORDER is 10, so n runs from 0 to 10 (inclusive)
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	3301      	adds	r3, #1
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	2b0a      	cmp	r3, #10
 8000c2e:	d9dd      	bls.n	8000bec <ADC1_IN1_autocorr_calc+0xc>
	}
}
 8000c30:	bf00      	nop
 8000c32:	bf00      	nop
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20007aec 	.word	0x20007aec
 8000c40:	20007b10 	.word	0x20007b10
 8000c44:	43800000 	.word	0x43800000
 8000c48:	200078f4 	.word	0x200078f4

08000c4c <ADC1_IN1_autoreg_coeffs>:

float32_t* ADC1_IN1_autoreg_coeffs(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 8000c52:	af00      	add	r7, sp, #0
	float32_t AC_Matrix_1 [AR_ORDER];

	for(uint32_t n=0; n < AR_ORDER; n++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8000c5a:	e013      	b.n	8000c84 <ADC1_IN1_autoreg_coeffs+0x38>
	{
		AC_Matrix_1[n] = AutoCorr_1[n + 1]; // R1 to R10 corresponds to indices 1 to 10
 8000c5c:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000c60:	3301      	adds	r3, #1
 8000c62:	4a43      	ldr	r2, [pc, #268]	; (8000d70 <ADC1_IN1_autoreg_coeffs+0x124>)
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	4413      	add	r3, r2
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8000c74:	443b      	add	r3, r7
 8000c76:	3b38      	subs	r3, #56	; 0x38
 8000c78:	601a      	str	r2, [r3, #0]
	for(uint32_t n=0; n < AR_ORDER; n++)
 8000c7a:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000c7e:	3301      	adds	r3, #1
 8000c80:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8000c84:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000c88:	2b09      	cmp	r3, #9
 8000c8a:	d9e7      	bls.n	8000c5c <ADC1_IN1_autoreg_coeffs+0x10>
	}

	arm_mat_init_f32(&ADC1_IN1_AC_mtx, AR_ORDER, 1, AC_Matrix_1); // Initializes the autocorrelations matrix
 8000c8c:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8000c90:	2201      	movs	r2, #1
 8000c92:	210a      	movs	r1, #10
 8000c94:	4837      	ldr	r0, [pc, #220]	; (8000d74 <ADC1_IN1_autoreg_coeffs+0x128>)
 8000c96:	f009 fd21 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_1[AR_ORDER * AR_ORDER]; // Array that hold the matrix data (100 elements) according to the Yule-Walker equations

	/* Filling the Yule-Walker matrix with the appropriate values (100 elements) from the auto-correlations buffer values */
	for (int r = 0; r < AR_ORDER; r++)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8000ca0:	e02f      	b.n	8000d02 <ADC1_IN1_autoreg_coeffs+0xb6>
	{
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8000ca8:	e022      	b.n	8000cf0 <ADC1_IN1_autoreg_coeffs+0xa4>
	    {
	        /* Access the autocorrelation buffer using the absolute difference of indices */
	    	Yule_Walker_Matrix_1[r * 10 + c] = AutoCorr_1[abs(r - c)];  // We are placing the elements in a one-dimensional array Yule-Walker matrix as if it represents a 10x10 matrix. This is done by calculating the correct index for each matrix element using (i * 10 + j)
 8000caa:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8000cae:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8000cb8:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8000cbc:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	461a      	mov	r2, r3
 8000cca:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000cce:	4413      	add	r3, r2
 8000cd0:	4827      	ldr	r0, [pc, #156]	; (8000d70 <ADC1_IN1_autoreg_coeffs+0x124>)
 8000cd2:	008a      	lsls	r2, r1, #2
 8000cd4:	4402      	add	r2, r0
 8000cd6:	6812      	ldr	r2, [r2, #0]
 8000cd8:	f507 7156 	add.w	r1, r7, #856	; 0x358
 8000cdc:	f5a1 71e4 	sub.w	r1, r1, #456	; 0x1c8
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	601a      	str	r2, [r3, #0]
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8000ce6:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000cea:	3301      	adds	r3, #1
 8000cec:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8000cf0:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000cf4:	2b09      	cmp	r3, #9
 8000cf6:	ddd8      	ble.n	8000caa <ADC1_IN1_autoreg_coeffs+0x5e>
	for (int r = 0; r < AR_ORDER; r++)
 8000cf8:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8000d02:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000d06:	2b09      	cmp	r3, #9
 8000d08:	ddcb      	ble.n	8000ca2 <ADC1_IN1_autoreg_coeffs+0x56>
	    }
	}

	arm_mat_init_f32(&ADC1_IN1_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_1); // Initializes the Yule-Walker matrix
 8000d0a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8000d0e:	220a      	movs	r2, #10
 8000d10:	210a      	movs	r1, #10
 8000d12:	4819      	ldr	r0, [pc, #100]	; (8000d78 <ADC1_IN1_autoreg_coeffs+0x12c>)
 8000d14:	f009 fce2 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_Inv_1 [AR_ORDER * AR_ORDER]; // Array that hold the inverse matrix data (100 elements)

	arm_mat_init_f32(&ADC1_IN1_Inv_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_Inv_1); // Initializes the inverse Yule-Walker matrix
 8000d18:	463b      	mov	r3, r7
 8000d1a:	220a      	movs	r2, #10
 8000d1c:	210a      	movs	r1, #10
 8000d1e:	4817      	ldr	r0, [pc, #92]	; (8000d7c <ADC1_IN1_autoreg_coeffs+0x130>)
 8000d20:	f009 fcdc 	bl	800a6dc <arm_mat_init_f32>

	/* Calculate the inverse of the Yule-Walker matrix and return status of the operation */
	arm_status StatusInv_1 = arm_mat_inverse_f32(&ADC1_IN1_YW_mtx, &ADC1_IN1_Inv_YW_mtx);
 8000d24:	4915      	ldr	r1, [pc, #84]	; (8000d7c <ADC1_IN1_autoreg_coeffs+0x130>)
 8000d26:	4814      	ldr	r0, [pc, #80]	; (8000d78 <ADC1_IN1_autoreg_coeffs+0x12c>)
 8000d28:	f009 fbd2 	bl	800a4d0 <arm_mat_inverse_f32>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b

	if(StatusInv_1 == ARM_MATH_SUCCESS) // Check if operation was successful
 8000d32:	f997 334b 	ldrsb.w	r3, [r7, #843]	; 0x34b
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d113      	bne.n	8000d62 <ADC1_IN1_autoreg_coeffs+0x116>
	{
		memset(AR_Coeffs_1, 0, AR_ORDER * sizeof(float32_t)); // Initializes the entire autocorrelations array to values zero
 8000d3a:	2228      	movs	r2, #40	; 0x28
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4810      	ldr	r0, [pc, #64]	; (8000d80 <ADC1_IN1_autoreg_coeffs+0x134>)
 8000d40:	f00a f9b0 	bl	800b0a4 <memset>

		arm_mat_init_f32(&ADC1_IN1_coeffs_mtx , AR_ORDER, 1 , AR_Coeffs_1); //Initializes the coefficients Matrix
 8000d44:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <ADC1_IN1_autoreg_coeffs+0x134>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	210a      	movs	r1, #10
 8000d4a:	480e      	ldr	r0, [pc, #56]	; (8000d84 <ADC1_IN1_autoreg_coeffs+0x138>)
 8000d4c:	f009 fcc6 	bl	800a6dc <arm_mat_init_f32>

        StatusCoeffs_1 = arm_mat_mult_f32( &ADC1_IN1_Inv_YW_mtx, &ADC1_IN1_AC_mtx, &ADC1_IN1_coeffs_mtx );
 8000d50:	4a0c      	ldr	r2, [pc, #48]	; (8000d84 <ADC1_IN1_autoreg_coeffs+0x138>)
 8000d52:	4908      	ldr	r1, [pc, #32]	; (8000d74 <ADC1_IN1_autoreg_coeffs+0x128>)
 8000d54:	4809      	ldr	r0, [pc, #36]	; (8000d7c <ADC1_IN1_autoreg_coeffs+0x130>)
 8000d56:	f009 fb1b 	bl	800a390 <arm_mat_mult_f32>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <ADC1_IN1_autoreg_coeffs+0x13c>)
 8000d60:	701a      	strb	r2, [r3, #0]
	else
	{
         // Do something to indicate that the process has failed
	}

    return AR_Coeffs_1;
 8000d62:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <ADC1_IN1_autoreg_coeffs+0x134>)
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200078f4 	.word	0x200078f4
 8000d74:	20009424 	.word	0x20009424
 8000d78:	200093c4 	.word	0x200093c4
 8000d7c:	200093f4 	.word	0x200093f4
 8000d80:	200079fc 	.word	0x200079fc
 8000d84:	20009454 	.word	0x20009454
 8000d88:	20009484 	.word	0x20009484

08000d8c <ADC1_IN2_autocorr_calc>:



void ADC1_IN2_autocorr_calc(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
	/* Iterate through each lag */
	for(uint32_t n=0; n<AR_ORDER; n++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	e01e      	b.n	8000dd6 <ADC1_IN2_autocorr_calc+0x4a>
	{
		float32_t result_2 = 0.0f; // Initializing it to zero before calculation
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]

		/* Number of valid points for the dot product at this lag */
		uint32_t Blocksize_2 = ADC_DMA_SIXTEENTHBUFFERSIZE - AR_ORDER;
 8000d9e:	23f6      	movs	r3, #246	; 0xf6
 8000da0:	60bb      	str	r3, [r7, #8]

		arm_dot_prod_f32(&(AR_ADC1_IN2.MA_ADC1_IN2_OutBfr[n]), AR_ADC1_IN2.MA_ADC1_IN2_OutBfr, Blocksize_2, &result_2);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	3308      	adds	r3, #8
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	4a0f      	ldr	r2, [pc, #60]	; (8000de8 <ADC1_IN2_autocorr_calc+0x5c>)
 8000daa:	4413      	add	r3, r2
 8000dac:	1d18      	adds	r0, r3, #4
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	68ba      	ldr	r2, [r7, #8]
 8000db2:	490e      	ldr	r1, [pc, #56]	; (8000dec <ADC1_IN2_autocorr_calc+0x60>)
 8000db4:	f009 fe5e 	bl	800aa74 <arm_dot_prod_f32>

		AutoCorr_2[n] = result_2 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8000db8:	ed97 7a01 	vldr	s14, [r7, #4]
 8000dbc:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000df0 <ADC1_IN2_autocorr_calc+0x64>
 8000dc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc4:	4a0b      	ldr	r2, [pc, #44]	; (8000df4 <ADC1_IN2_autocorr_calc+0x68>)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	4413      	add	r3, r2
 8000dcc:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t n=0; n<AR_ORDER; n++)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2b09      	cmp	r3, #9
 8000dda:	d9dd      	bls.n	8000d98 <ADC1_IN2_autocorr_calc+0xc>
	}
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20007f10 	.word	0x20007f10
 8000dec:	20007f34 	.word	0x20007f34
 8000df0:	43800000 	.word	0x43800000
 8000df4:	20007920 	.word	0x20007920

08000df8 <ADC1_IN2_autoreg_coeffs>:

float32_t* ADC1_IN2_autoreg_coeffs(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 8000dfe:	af00      	add	r7, sp, #0
	float32_t AC_Matrix_2 [AR_ORDER];

	for(uint32_t n=0; n < AR_ORDER; n++)
 8000e00:	2300      	movs	r3, #0
 8000e02:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8000e06:	e013      	b.n	8000e30 <ADC1_IN2_autoreg_coeffs+0x38>
	{
		AC_Matrix_2[n] = AutoCorr_2[n + 1]; // R1 to R10 corresponds to indices 1 to 10
 8000e08:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	4a43      	ldr	r2, [pc, #268]	; (8000f1c <ADC1_IN2_autoreg_coeffs+0x124>)
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	4413      	add	r3, r2
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8000e20:	443b      	add	r3, r7
 8000e22:	3b38      	subs	r3, #56	; 0x38
 8000e24:	601a      	str	r2, [r3, #0]
	for(uint32_t n=0; n < AR_ORDER; n++)
 8000e26:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8000e30:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000e34:	2b09      	cmp	r3, #9
 8000e36:	d9e7      	bls.n	8000e08 <ADC1_IN2_autoreg_coeffs+0x10>
	}

	arm_mat_init_f32(&ADC1_IN2_AC_mtx, AR_ORDER, 1, AC_Matrix_2); //Initializes the autocorrelations matrix
 8000e38:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	210a      	movs	r1, #10
 8000e40:	4837      	ldr	r0, [pc, #220]	; (8000f20 <ADC1_IN2_autoreg_coeffs+0x128>)
 8000e42:	f009 fc4b 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_2[AR_ORDER * AR_ORDER]; // Array that hold the matrix data (100 elements) according to the Yule-Walker equations

	/* Filling the Yule-Walker matrix with the appropriate values (100 elements) from the auto-correlations buffer values */
	for (int r = 0; r < AR_ORDER; r++)
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8000e4c:	e02f      	b.n	8000eae <ADC1_IN2_autoreg_coeffs+0xb6>
	{
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8000e54:	e022      	b.n	8000e9c <ADC1_IN2_autoreg_coeffs+0xa4>
	    {
	        /* Access the autocorrelation buffer using the absolute difference of indices */
	    	Yule_Walker_Matrix_2[r * 10 + c] = AutoCorr_2[abs(r - c)];  // We are placing the elements in a one-dimensional array Yule-Walker matrix as if it represents a 10x10 matrix. This is done by calculating the correct index for each matrix element using (i * 10 + j)
 8000e56:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8000e5a:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8000e64:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8000e68:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	4413      	add	r3, r2
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	461a      	mov	r2, r3
 8000e76:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000e7a:	4413      	add	r3, r2
 8000e7c:	4827      	ldr	r0, [pc, #156]	; (8000f1c <ADC1_IN2_autoreg_coeffs+0x124>)
 8000e7e:	008a      	lsls	r2, r1, #2
 8000e80:	4402      	add	r2, r0
 8000e82:	6812      	ldr	r2, [r2, #0]
 8000e84:	f507 7156 	add.w	r1, r7, #856	; 0x358
 8000e88:	f5a1 71e4 	sub.w	r1, r1, #456	; 0x1c8
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	440b      	add	r3, r1
 8000e90:	601a      	str	r2, [r3, #0]
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8000e92:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000e96:	3301      	adds	r3, #1
 8000e98:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8000e9c:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000ea0:	2b09      	cmp	r3, #9
 8000ea2:	ddd8      	ble.n	8000e56 <ADC1_IN2_autoreg_coeffs+0x5e>
	for (int r = 0; r < AR_ORDER; r++)
 8000ea4:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8000eae:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000eb2:	2b09      	cmp	r3, #9
 8000eb4:	ddcb      	ble.n	8000e4e <ADC1_IN2_autoreg_coeffs+0x56>
	    }
	}

	arm_mat_init_f32(&ADC1_IN2_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_2); // Initializes the Yule-Walker matrix
 8000eb6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8000eba:	220a      	movs	r2, #10
 8000ebc:	210a      	movs	r1, #10
 8000ebe:	4819      	ldr	r0, [pc, #100]	; (8000f24 <ADC1_IN2_autoreg_coeffs+0x12c>)
 8000ec0:	f009 fc0c 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_Inv_2[AR_ORDER * AR_ORDER]; // Array that hold the inverse matrix data (100 elements)

	arm_mat_init_f32(&ADC1_IN2_Inv_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_Inv_2); // Initializes the inverse Yule-Walker matrix
 8000ec4:	463b      	mov	r3, r7
 8000ec6:	220a      	movs	r2, #10
 8000ec8:	210a      	movs	r1, #10
 8000eca:	4817      	ldr	r0, [pc, #92]	; (8000f28 <ADC1_IN2_autoreg_coeffs+0x130>)
 8000ecc:	f009 fc06 	bl	800a6dc <arm_mat_init_f32>

	/* Calculate the inverse of the Yule-Walker matrix and return status of the operation */
	arm_status StatusInv_2 = arm_mat_inverse_f32(&ADC1_IN2_YW_mtx, &ADC1_IN2_Inv_YW_mtx);
 8000ed0:	4915      	ldr	r1, [pc, #84]	; (8000f28 <ADC1_IN2_autoreg_coeffs+0x130>)
 8000ed2:	4814      	ldr	r0, [pc, #80]	; (8000f24 <ADC1_IN2_autoreg_coeffs+0x12c>)
 8000ed4:	f009 fafc 	bl	800a4d0 <arm_mat_inverse_f32>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b

	if(StatusInv_2 == ARM_MATH_SUCCESS) // Check if operation was successful
 8000ede:	f997 334b 	ldrsb.w	r3, [r7, #843]	; 0x34b
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d113      	bne.n	8000f0e <ADC1_IN2_autoreg_coeffs+0x116>
	{
		memset(AR_Coeffs_2, 0, AR_ORDER * sizeof(float32_t)); // Initializes the entire autocorrelations array to values zero
 8000ee6:	2228      	movs	r2, #40	; 0x28
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4810      	ldr	r0, [pc, #64]	; (8000f2c <ADC1_IN2_autoreg_coeffs+0x134>)
 8000eec:	f00a f8da 	bl	800b0a4 <memset>

		arm_mat_init_f32(&ADC1_IN2_coeffs_mtx , AR_ORDER, 1 , AR_Coeffs_2); //Initializes the coefficients Matrix
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <ADC1_IN2_autoreg_coeffs+0x134>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	210a      	movs	r1, #10
 8000ef6:	480e      	ldr	r0, [pc, #56]	; (8000f30 <ADC1_IN2_autoreg_coeffs+0x138>)
 8000ef8:	f009 fbf0 	bl	800a6dc <arm_mat_init_f32>

        StatusCoeffs_2 = arm_mat_mult_f32( &ADC1_IN2_Inv_YW_mtx, &ADC1_IN2_AC_mtx, &ADC1_IN2_coeffs_mtx );
 8000efc:	4a0c      	ldr	r2, [pc, #48]	; (8000f30 <ADC1_IN2_autoreg_coeffs+0x138>)
 8000efe:	4908      	ldr	r1, [pc, #32]	; (8000f20 <ADC1_IN2_autoreg_coeffs+0x128>)
 8000f00:	4809      	ldr	r0, [pc, #36]	; (8000f28 <ADC1_IN2_autoreg_coeffs+0x130>)
 8000f02:	f009 fa45 	bl	800a390 <arm_mat_mult_f32>
 8000f06:	4603      	mov	r3, r0
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b0a      	ldr	r3, [pc, #40]	; (8000f34 <ADC1_IN2_autoreg_coeffs+0x13c>)
 8000f0c:	701a      	strb	r2, [r3, #0]
	else
	{
         // Do something to indicate that the process has failed
	}

    return AR_Coeffs_2;
 8000f0e:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <ADC1_IN2_autoreg_coeffs+0x134>)
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20007920 	.word	0x20007920
 8000f20:	2000942c 	.word	0x2000942c
 8000f24:	200093cc 	.word	0x200093cc
 8000f28:	200093fc 	.word	0x200093fc
 8000f2c:	20007a24 	.word	0x20007a24
 8000f30:	2000945c 	.word	0x2000945c
 8000f34:	20009485 	.word	0x20009485

08000f38 <ADC2_IN3_autocorr_calc>:



void ADC2_IN3_autocorr_calc(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
	/* Iterate through each lag */
	for(uint32_t n=0; n<AR_ORDER; n++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	e01e      	b.n	8000f82 <ADC2_IN3_autocorr_calc+0x4a>
	{
		float32_t result_3 = 0.0f; // Initializing it to zero before calculation
 8000f44:	f04f 0300 	mov.w	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]

		/* Number of valid points for the dot product at this lag */
		uint32_t Blocksize_3 = ADC_DMA_SIXTEENTHBUFFERSIZE - AR_ORDER;
 8000f4a:	23f6      	movs	r3, #246	; 0xf6
 8000f4c:	60bb      	str	r3, [r7, #8]

		arm_dot_prod_f32(&(AR_ADC2_IN3.MA_ADC2_IN3_OutBfr[n]), AR_ADC2_IN3.MA_ADC2_IN3_OutBfr, Blocksize_3, &result_3);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3308      	adds	r3, #8
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	4a0f      	ldr	r2, [pc, #60]	; (8000f94 <ADC2_IN3_autocorr_calc+0x5c>)
 8000f56:	4413      	add	r3, r2
 8000f58:	1d18      	adds	r0, r3, #4
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	490e      	ldr	r1, [pc, #56]	; (8000f98 <ADC2_IN3_autocorr_calc+0x60>)
 8000f60:	f009 fd88 	bl	800aa74 <arm_dot_prod_f32>

		AutoCorr_3[n] = result_3 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8000f64:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f68:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000f9c <ADC2_IN3_autocorr_calc+0x64>
 8000f6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f70:	4a0b      	ldr	r2, [pc, #44]	; (8000fa0 <ADC2_IN3_autocorr_calc+0x68>)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	4413      	add	r3, r2
 8000f78:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t n=0; n<AR_ORDER; n++)
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	2b09      	cmp	r3, #9
 8000f86:	d9dd      	bls.n	8000f44 <ADC2_IN3_autocorr_calc+0xc>
	}
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20008334 	.word	0x20008334
 8000f98:	20008358 	.word	0x20008358
 8000f9c:	43800000 	.word	0x43800000
 8000fa0:	2000794c 	.word	0x2000794c

08000fa4 <ADC2_IN3_autoreg_coeffs>:

float32_t* ADC2_IN3_autoreg_coeffs(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 8000faa:	af00      	add	r7, sp, #0
	float32_t AC_Matrix_3 [AR_ORDER];

	for(uint32_t n=0; n < AR_ORDER; n++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8000fb2:	e013      	b.n	8000fdc <ADC2_IN3_autoreg_coeffs+0x38>
	{
		AC_Matrix_3[n] = AutoCorr_3[n + 1]; // R1 to R10 corresponds to indices 1 to 10
 8000fb4:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a43      	ldr	r2, [pc, #268]	; (80010c8 <ADC2_IN3_autoreg_coeffs+0x124>)
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8000fcc:	443b      	add	r3, r7
 8000fce:	3b38      	subs	r3, #56	; 0x38
 8000fd0:	601a      	str	r2, [r3, #0]
	for(uint32_t n=0; n < AR_ORDER; n++)
 8000fd2:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8000fdc:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000fe0:	2b09      	cmp	r3, #9
 8000fe2:	d9e7      	bls.n	8000fb4 <ADC2_IN3_autoreg_coeffs+0x10>
	}

	arm_mat_init_f32(&ADC2_IN3_AC_mtx, AR_ORDER, 1, AC_Matrix_3); //Initializes the autocorrelations matrix
 8000fe4:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8000fe8:	2201      	movs	r2, #1
 8000fea:	210a      	movs	r1, #10
 8000fec:	4837      	ldr	r0, [pc, #220]	; (80010cc <ADC2_IN3_autoreg_coeffs+0x128>)
 8000fee:	f009 fb75 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_3[AR_ORDER * AR_ORDER]; // Array that hold the matrix data (100 elements) according to the Yule-Walker equations

	/* Filling the Yule-Walker matrix with the appropriate values (100 elements) from the auto-correlations buffer values */
	for (int r = 0; r < AR_ORDER; r++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8000ff8:	e02f      	b.n	800105a <ADC2_IN3_autoreg_coeffs+0xb6>
	{
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8001000:	e022      	b.n	8001048 <ADC2_IN3_autoreg_coeffs+0xa4>
	    {
	        /* Access the autocorrelation buffer using the absolute difference of indices */
	    	Yule_Walker_Matrix_3[r * 10 + c] = AutoCorr_3[abs(r - c)];  // We are placing the elements in a one-dimensional array Yule-Walker matrix as if it represents a 10x10 matrix. This is done by calculating the correct index for each matrix element using (i * 10 + j)
 8001002:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8001006:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001010:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001014:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8001018:	4613      	mov	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	461a      	mov	r2, r3
 8001022:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8001026:	4413      	add	r3, r2
 8001028:	4827      	ldr	r0, [pc, #156]	; (80010c8 <ADC2_IN3_autoreg_coeffs+0x124>)
 800102a:	008a      	lsls	r2, r1, #2
 800102c:	4402      	add	r2, r0
 800102e:	6812      	ldr	r2, [r2, #0]
 8001030:	f507 7156 	add.w	r1, r7, #856	; 0x358
 8001034:	f5a1 71e4 	sub.w	r1, r1, #456	; 0x1c8
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	440b      	add	r3, r1
 800103c:	601a      	str	r2, [r3, #0]
	    for (int32_t c = 0; c < AR_ORDER; c++)
 800103e:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8001042:	3301      	adds	r3, #1
 8001044:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8001048:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800104c:	2b09      	cmp	r3, #9
 800104e:	ddd8      	ble.n	8001002 <ADC2_IN3_autoreg_coeffs+0x5e>
	for (int r = 0; r < AR_ORDER; r++)
 8001050:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8001054:	3301      	adds	r3, #1
 8001056:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 800105a:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 800105e:	2b09      	cmp	r3, #9
 8001060:	ddcb      	ble.n	8000ffa <ADC2_IN3_autoreg_coeffs+0x56>
	    }
	}

	arm_mat_init_f32(&ADC2_IN3_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_3); // Initializes the Yule-Walker matrix
 8001062:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8001066:	220a      	movs	r2, #10
 8001068:	210a      	movs	r1, #10
 800106a:	4819      	ldr	r0, [pc, #100]	; (80010d0 <ADC2_IN3_autoreg_coeffs+0x12c>)
 800106c:	f009 fb36 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_Inv_3[AR_ORDER * AR_ORDER]; // Array that hold the inverse matrix data (100 elements)

	arm_mat_init_f32(&ADC2_IN3_Inv_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_Inv_3); // Initializes the inverse Yule-Walker matrix
 8001070:	463b      	mov	r3, r7
 8001072:	220a      	movs	r2, #10
 8001074:	210a      	movs	r1, #10
 8001076:	4817      	ldr	r0, [pc, #92]	; (80010d4 <ADC2_IN3_autoreg_coeffs+0x130>)
 8001078:	f009 fb30 	bl	800a6dc <arm_mat_init_f32>

	/* Calculate the inverse of the Yule-Walker matrix and return status of the operation */
	arm_status StatusInv_3 = arm_mat_inverse_f32(&ADC2_IN3_YW_mtx, &ADC2_IN3_Inv_YW_mtx);
 800107c:	4915      	ldr	r1, [pc, #84]	; (80010d4 <ADC2_IN3_autoreg_coeffs+0x130>)
 800107e:	4814      	ldr	r0, [pc, #80]	; (80010d0 <ADC2_IN3_autoreg_coeffs+0x12c>)
 8001080:	f009 fa26 	bl	800a4d0 <arm_mat_inverse_f32>
 8001084:	4603      	mov	r3, r0
 8001086:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b

	if(StatusInv_3 == ARM_MATH_SUCCESS) // Check if operation was successful
 800108a:	f997 334b 	ldrsb.w	r3, [r7, #843]	; 0x34b
 800108e:	2b00      	cmp	r3, #0
 8001090:	d113      	bne.n	80010ba <ADC2_IN3_autoreg_coeffs+0x116>
	{
		memset(AR_Coeffs_3, 0, AR_ORDER * sizeof(float32_t)); // Initializes the entire autocorrelations array to values zero
 8001092:	2228      	movs	r2, #40	; 0x28
 8001094:	2100      	movs	r1, #0
 8001096:	4810      	ldr	r0, [pc, #64]	; (80010d8 <ADC2_IN3_autoreg_coeffs+0x134>)
 8001098:	f00a f804 	bl	800b0a4 <memset>

		arm_mat_init_f32(&ADC2_IN3_coeffs_mtx , AR_ORDER, 1 , AR_Coeffs_3); //Initializes the coefficients Matrix
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <ADC2_IN3_autoreg_coeffs+0x134>)
 800109e:	2201      	movs	r2, #1
 80010a0:	210a      	movs	r1, #10
 80010a2:	480e      	ldr	r0, [pc, #56]	; (80010dc <ADC2_IN3_autoreg_coeffs+0x138>)
 80010a4:	f009 fb1a 	bl	800a6dc <arm_mat_init_f32>

        StatusCoeffs_3 = arm_mat_mult_f32( &ADC2_IN3_Inv_YW_mtx, &ADC2_IN3_AC_mtx, &ADC2_IN3_coeffs_mtx );
 80010a8:	4a0c      	ldr	r2, [pc, #48]	; (80010dc <ADC2_IN3_autoreg_coeffs+0x138>)
 80010aa:	4908      	ldr	r1, [pc, #32]	; (80010cc <ADC2_IN3_autoreg_coeffs+0x128>)
 80010ac:	4809      	ldr	r0, [pc, #36]	; (80010d4 <ADC2_IN3_autoreg_coeffs+0x130>)
 80010ae:	f009 f96f 	bl	800a390 <arm_mat_mult_f32>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <ADC2_IN3_autoreg_coeffs+0x13c>)
 80010b8:	701a      	strb	r2, [r3, #0]
	else
	{
         // Do something to indicate that the process has failed
	}

    return AR_Coeffs_3;
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <ADC2_IN3_autoreg_coeffs+0x134>)
}
 80010bc:	4618      	mov	r0, r3
 80010be:	f507 7756 	add.w	r7, r7, #856	; 0x358
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000794c 	.word	0x2000794c
 80010cc:	20009434 	.word	0x20009434
 80010d0:	200093d4 	.word	0x200093d4
 80010d4:	20009404 	.word	0x20009404
 80010d8:	20007a4c 	.word	0x20007a4c
 80010dc:	20009464 	.word	0x20009464
 80010e0:	20009486 	.word	0x20009486

080010e4 <ADC2_IN4_autocorr_calc>:



void ADC2_IN4_autocorr_calc(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
	/* Iterate through each lag */
	for(uint32_t n=0; n<AR_ORDER; n++)
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	e01e      	b.n	800112e <ADC2_IN4_autocorr_calc+0x4a>
	{
		float32_t result_4 = 0.0f; // Initializing it to zero before calculation
 80010f0:	f04f 0300 	mov.w	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]

		/* Number of valid points for the dot product at this lag */
		uint32_t Blocksize_4 = ADC_DMA_SIXTEENTHBUFFERSIZE - AR_ORDER;
 80010f6:	23f6      	movs	r3, #246	; 0xf6
 80010f8:	60bb      	str	r3, [r7, #8]

		arm_dot_prod_f32(&(AR_ADC2_IN4.MA_ADC2_IN4_OutBfr[n]), AR_ADC2_IN4.MA_ADC2_IN4_OutBfr, Blocksize_4, &result_4);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3308      	adds	r3, #8
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4a0f      	ldr	r2, [pc, #60]	; (8001140 <ADC2_IN4_autocorr_calc+0x5c>)
 8001102:	4413      	add	r3, r2
 8001104:	1d18      	adds	r0, r3, #4
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	68ba      	ldr	r2, [r7, #8]
 800110a:	490e      	ldr	r1, [pc, #56]	; (8001144 <ADC2_IN4_autocorr_calc+0x60>)
 800110c:	f009 fcb2 	bl	800aa74 <arm_dot_prod_f32>

		AutoCorr_4[n] = result_4 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8001110:	ed97 7a01 	vldr	s14, [r7, #4]
 8001114:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8001148 <ADC2_IN4_autocorr_calc+0x64>
 8001118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800111c:	4a0b      	ldr	r2, [pc, #44]	; (800114c <ADC2_IN4_autocorr_calc+0x68>)
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t n=0; n<AR_ORDER; n++)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	3301      	adds	r3, #1
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2b09      	cmp	r3, #9
 8001132:	d9dd      	bls.n	80010f0 <ADC2_IN4_autocorr_calc+0xc>
	}
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20008758 	.word	0x20008758
 8001144:	2000877c 	.word	0x2000877c
 8001148:	43800000 	.word	0x43800000
 800114c:	20007978 	.word	0x20007978

08001150 <ADC2_IN4_autoreg_coeffs>:

float32_t* ADC2_IN4_autoreg_coeffs(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 8001156:	af00      	add	r7, sp, #0
	float32_t AC_Matrix_4 [AR_ORDER];

	for(uint32_t n=0; n < AR_ORDER; n++)
 8001158:	2300      	movs	r3, #0
 800115a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 800115e:	e013      	b.n	8001188 <ADC2_IN4_autoreg_coeffs+0x38>
	{
		AC_Matrix_4[n] = AutoCorr_4[n + 1]; // R1 to R10 corresponds to indices 1 to 10
 8001160:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8001164:	3301      	adds	r3, #1
 8001166:	4a43      	ldr	r2, [pc, #268]	; (8001274 <ADC2_IN4_autoreg_coeffs+0x124>)
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8001178:	443b      	add	r3, r7
 800117a:	3b38      	subs	r3, #56	; 0x38
 800117c:	601a      	str	r2, [r3, #0]
	for(uint32_t n=0; n < AR_ORDER; n++)
 800117e:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8001182:	3301      	adds	r3, #1
 8001184:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8001188:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 800118c:	2b09      	cmp	r3, #9
 800118e:	d9e7      	bls.n	8001160 <ADC2_IN4_autoreg_coeffs+0x10>
	}

	arm_mat_init_f32(&ADC2_IN4_AC_mtx, AR_ORDER, 1, AC_Matrix_4); //Initializes the autocorrelations matrix
 8001190:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8001194:	2201      	movs	r2, #1
 8001196:	210a      	movs	r1, #10
 8001198:	4837      	ldr	r0, [pc, #220]	; (8001278 <ADC2_IN4_autoreg_coeffs+0x128>)
 800119a:	f009 fa9f 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_4[AR_ORDER * AR_ORDER]; // Array that hold the matrix data (100 elements) according to the Yule-Walker equations

	/* Filling the Yule-Walker matrix with the appropriate values (100 elements) from the auto-correlations buffer values */
	for (int r = 0; r < AR_ORDER; r++)
 800119e:	2300      	movs	r3, #0
 80011a0:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 80011a4:	e02f      	b.n	8001206 <ADC2_IN4_autoreg_coeffs+0xb6>
	{
	    for (int32_t c = 0; c < AR_ORDER; c++)
 80011a6:	2300      	movs	r3, #0
 80011a8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 80011ac:	e022      	b.n	80011f4 <ADC2_IN4_autoreg_coeffs+0xa4>
	    {
	        /* Access the autocorrelation buffer using the absolute difference of indices */
	    	Yule_Walker_Matrix_4[r * 10 + c] = AutoCorr_4[abs(r - c)];  // We are placing the elements in a one-dimensional array Yule-Walker matrix as if it represents a 10x10 matrix. This is done by calculating the correct index for each matrix element using (i * 10 + j)
 80011ae:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 80011b2:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80011bc:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80011c0:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	461a      	mov	r2, r3
 80011ce:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 80011d2:	4413      	add	r3, r2
 80011d4:	4827      	ldr	r0, [pc, #156]	; (8001274 <ADC2_IN4_autoreg_coeffs+0x124>)
 80011d6:	008a      	lsls	r2, r1, #2
 80011d8:	4402      	add	r2, r0
 80011da:	6812      	ldr	r2, [r2, #0]
 80011dc:	f507 7156 	add.w	r1, r7, #856	; 0x358
 80011e0:	f5a1 71e4 	sub.w	r1, r1, #456	; 0x1c8
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	601a      	str	r2, [r3, #0]
	    for (int32_t c = 0; c < AR_ORDER; c++)
 80011ea:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 80011ee:	3301      	adds	r3, #1
 80011f0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 80011f4:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 80011f8:	2b09      	cmp	r3, #9
 80011fa:	ddd8      	ble.n	80011ae <ADC2_IN4_autoreg_coeffs+0x5e>
	for (int r = 0; r < AR_ORDER; r++)
 80011fc:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8001200:	3301      	adds	r3, #1
 8001202:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8001206:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 800120a:	2b09      	cmp	r3, #9
 800120c:	ddcb      	ble.n	80011a6 <ADC2_IN4_autoreg_coeffs+0x56>
	    }
	}

	arm_mat_init_f32(&ADC2_IN4_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_4); // Initializes the Yule-Walker matrix
 800120e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8001212:	220a      	movs	r2, #10
 8001214:	210a      	movs	r1, #10
 8001216:	4819      	ldr	r0, [pc, #100]	; (800127c <ADC2_IN4_autoreg_coeffs+0x12c>)
 8001218:	f009 fa60 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_Inv_4[AR_ORDER * AR_ORDER]; // Array that hold the inverse matrix data (100 elements)

	arm_mat_init_f32(&ADC2_IN4_Inv_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_Inv_4); // Initializes the inverse Yule-Walker matrix
 800121c:	463b      	mov	r3, r7
 800121e:	220a      	movs	r2, #10
 8001220:	210a      	movs	r1, #10
 8001222:	4817      	ldr	r0, [pc, #92]	; (8001280 <ADC2_IN4_autoreg_coeffs+0x130>)
 8001224:	f009 fa5a 	bl	800a6dc <arm_mat_init_f32>

	/* Calculate the inverse of the Yule-Walker matrix and return status of the operation */
	arm_status StatusInv_4 = arm_mat_inverse_f32(&ADC2_IN4_YW_mtx, &ADC2_IN4_Inv_YW_mtx);
 8001228:	4915      	ldr	r1, [pc, #84]	; (8001280 <ADC2_IN4_autoreg_coeffs+0x130>)
 800122a:	4814      	ldr	r0, [pc, #80]	; (800127c <ADC2_IN4_autoreg_coeffs+0x12c>)
 800122c:	f009 f950 	bl	800a4d0 <arm_mat_inverse_f32>
 8001230:	4603      	mov	r3, r0
 8001232:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b

	if(StatusInv_4 == ARM_MATH_SUCCESS) // Check if operation was successful
 8001236:	f997 334b 	ldrsb.w	r3, [r7, #843]	; 0x34b
 800123a:	2b00      	cmp	r3, #0
 800123c:	d113      	bne.n	8001266 <ADC2_IN4_autoreg_coeffs+0x116>
	{
		memset(AR_Coeffs_4, 0, AR_ORDER * sizeof(float32_t)); // Initializes the entire autocorrelations array to values zero
 800123e:	2228      	movs	r2, #40	; 0x28
 8001240:	2100      	movs	r1, #0
 8001242:	4810      	ldr	r0, [pc, #64]	; (8001284 <ADC2_IN4_autoreg_coeffs+0x134>)
 8001244:	f009 ff2e 	bl	800b0a4 <memset>

		arm_mat_init_f32(&ADC2_IN4_coeffs_mtx , AR_ORDER, 1 , AR_Coeffs_4); //Initializes the coefficients Matrix
 8001248:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <ADC2_IN4_autoreg_coeffs+0x134>)
 800124a:	2201      	movs	r2, #1
 800124c:	210a      	movs	r1, #10
 800124e:	480e      	ldr	r0, [pc, #56]	; (8001288 <ADC2_IN4_autoreg_coeffs+0x138>)
 8001250:	f009 fa44 	bl	800a6dc <arm_mat_init_f32>

        StatusCoeffs_4 = arm_mat_mult_f32( &ADC2_IN4_Inv_YW_mtx, &ADC2_IN4_AC_mtx, &ADC2_IN4_coeffs_mtx );
 8001254:	4a0c      	ldr	r2, [pc, #48]	; (8001288 <ADC2_IN4_autoreg_coeffs+0x138>)
 8001256:	4908      	ldr	r1, [pc, #32]	; (8001278 <ADC2_IN4_autoreg_coeffs+0x128>)
 8001258:	4809      	ldr	r0, [pc, #36]	; (8001280 <ADC2_IN4_autoreg_coeffs+0x130>)
 800125a:	f009 f899 	bl	800a390 <arm_mat_mult_f32>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b0a      	ldr	r3, [pc, #40]	; (800128c <ADC2_IN4_autoreg_coeffs+0x13c>)
 8001264:	701a      	strb	r2, [r3, #0]
	else
	{
         // Do something to indicate that the process has failed
	}

    return AR_Coeffs_4;
 8001266:	4b07      	ldr	r3, [pc, #28]	; (8001284 <ADC2_IN4_autoreg_coeffs+0x134>)
}
 8001268:	4618      	mov	r0, r3
 800126a:	f507 7756 	add.w	r7, r7, #856	; 0x358
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20007978 	.word	0x20007978
 8001278:	2000943c 	.word	0x2000943c
 800127c:	200093dc 	.word	0x200093dc
 8001280:	2000940c 	.word	0x2000940c
 8001284:	20007a74 	.word	0x20007a74
 8001288:	2000946c 	.word	0x2000946c
 800128c:	20009487 	.word	0x20009487

08001290 <ADC3_IN1_autocorr_calc>:



void ADC3_IN1_autocorr_calc(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
	/* Iterate through each lag */
	for(uint32_t n=0; n<AR_ORDER; n++)
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	e01e      	b.n	80012da <ADC3_IN1_autocorr_calc+0x4a>
	{
		float32_t result_5 = 0.0f; // Initializing it to zero before calculation
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]

		/* Number of valid points for the dot product at this lag */
		uint32_t Blocksize_5 = ADC_DMA_SIXTEENTHBUFFERSIZE - AR_ORDER;
 80012a2:	23f6      	movs	r3, #246	; 0xf6
 80012a4:	60bb      	str	r3, [r7, #8]

		arm_dot_prod_f32(&(AR_ADC3_IN1.MA_ADC3_IN1_OutBfr[n]), AR_ADC3_IN1.MA_ADC3_IN1_OutBfr, Blocksize_5, &result_5);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	3308      	adds	r3, #8
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4a0f      	ldr	r2, [pc, #60]	; (80012ec <ADC3_IN1_autocorr_calc+0x5c>)
 80012ae:	4413      	add	r3, r2
 80012b0:	1d18      	adds	r0, r3, #4
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	68ba      	ldr	r2, [r7, #8]
 80012b6:	490e      	ldr	r1, [pc, #56]	; (80012f0 <ADC3_IN1_autocorr_calc+0x60>)
 80012b8:	f009 fbdc 	bl	800aa74 <arm_dot_prod_f32>

		AutoCorr_5[n] = result_5 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 80012bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80012c0:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80012f4 <ADC3_IN1_autocorr_calc+0x64>
 80012c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012c8:	4a0b      	ldr	r2, [pc, #44]	; (80012f8 <ADC3_IN1_autocorr_calc+0x68>)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t n=0; n<AR_ORDER; n++)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	3301      	adds	r3, #1
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2b09      	cmp	r3, #9
 80012de:	d9dd      	bls.n	800129c <ADC3_IN1_autocorr_calc+0xc>
	}
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20008b7c 	.word	0x20008b7c
 80012f0:	20008ba0 	.word	0x20008ba0
 80012f4:	43800000 	.word	0x43800000
 80012f8:	200079a4 	.word	0x200079a4

080012fc <ADC3_IN1_autoreg_coeffs>:

float32_t* ADC3_IN1_autoreg_coeffs(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 8001302:	af00      	add	r7, sp, #0
	float32_t AC_Matrix_5 [AR_ORDER];

	for(uint32_t n=0; n < AR_ORDER; n++)
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 800130a:	e013      	b.n	8001334 <ADC3_IN1_autoreg_coeffs+0x38>
	{
		AC_Matrix_5[n] = AutoCorr_5[n + 1]; // R1 to R10 corresponds to indices 1 to 10
 800130c:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8001310:	3301      	adds	r3, #1
 8001312:	4a43      	ldr	r2, [pc, #268]	; (8001420 <ADC3_IN1_autoreg_coeffs+0x124>)
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8001324:	443b      	add	r3, r7
 8001326:	3b38      	subs	r3, #56	; 0x38
 8001328:	601a      	str	r2, [r3, #0]
	for(uint32_t n=0; n < AR_ORDER; n++)
 800132a:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 800132e:	3301      	adds	r3, #1
 8001330:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8001334:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8001338:	2b09      	cmp	r3, #9
 800133a:	d9e7      	bls.n	800130c <ADC3_IN1_autoreg_coeffs+0x10>
	}

	arm_mat_init_f32(&ADC3_IN1_AC_mtx, AR_ORDER, 1, AC_Matrix_5); //Initializes the autocorrelations matrix
 800133c:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8001340:	2201      	movs	r2, #1
 8001342:	210a      	movs	r1, #10
 8001344:	4837      	ldr	r0, [pc, #220]	; (8001424 <ADC3_IN1_autoreg_coeffs+0x128>)
 8001346:	f009 f9c9 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_5[AR_ORDER * AR_ORDER]; // Array that hold the matrix data (100 elements) according to the Yule-Walker equations

	/* Filling the Yule-Walker matrix with the appropriate values (100 elements) from the auto-correlations buffer values */
	for (int r = 0; r < AR_ORDER; r++)
 800134a:	2300      	movs	r3, #0
 800134c:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8001350:	e02f      	b.n	80013b2 <ADC3_IN1_autoreg_coeffs+0xb6>
	{
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8001352:	2300      	movs	r3, #0
 8001354:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8001358:	e022      	b.n	80013a0 <ADC3_IN1_autoreg_coeffs+0xa4>
	    {
	        /* Access the autocorrelation buffer using the absolute difference of indices */
	    	Yule_Walker_Matrix_5[r * 10 + c] = AutoCorr_5[abs(r - c)];  // We are placing the elements in a one-dimensional array Yule-Walker matrix as if it represents a 10x10 matrix. This is done by calculating the correct index for each matrix element using (i * 10 + j)
 800135a:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 800135e:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001368:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800136c:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8001370:	4613      	mov	r3, r2
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	4413      	add	r3, r2
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	461a      	mov	r2, r3
 800137a:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800137e:	4413      	add	r3, r2
 8001380:	4827      	ldr	r0, [pc, #156]	; (8001420 <ADC3_IN1_autoreg_coeffs+0x124>)
 8001382:	008a      	lsls	r2, r1, #2
 8001384:	4402      	add	r2, r0
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	f507 7156 	add.w	r1, r7, #856	; 0x358
 800138c:	f5a1 71e4 	sub.w	r1, r1, #456	; 0x1c8
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	440b      	add	r3, r1
 8001394:	601a      	str	r2, [r3, #0]
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8001396:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800139a:	3301      	adds	r3, #1
 800139c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 80013a0:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 80013a4:	2b09      	cmp	r3, #9
 80013a6:	ddd8      	ble.n	800135a <ADC3_IN1_autoreg_coeffs+0x5e>
	for (int r = 0; r < AR_ORDER; r++)
 80013a8:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 80013ac:	3301      	adds	r3, #1
 80013ae:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 80013b2:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 80013b6:	2b09      	cmp	r3, #9
 80013b8:	ddcb      	ble.n	8001352 <ADC3_IN1_autoreg_coeffs+0x56>
	    }
	}

	arm_mat_init_f32(&ADC3_IN1_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_5); // Initializes the Yule-Walker matrix
 80013ba:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80013be:	220a      	movs	r2, #10
 80013c0:	210a      	movs	r1, #10
 80013c2:	4819      	ldr	r0, [pc, #100]	; (8001428 <ADC3_IN1_autoreg_coeffs+0x12c>)
 80013c4:	f009 f98a 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_Inv_5[AR_ORDER * AR_ORDER]; // Array that hold the inverse matrix data (100 elements)

	arm_mat_init_f32(&ADC3_IN1_Inv_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_Inv_5); // Initializes the inverse Yule-Walker matrix
 80013c8:	463b      	mov	r3, r7
 80013ca:	220a      	movs	r2, #10
 80013cc:	210a      	movs	r1, #10
 80013ce:	4817      	ldr	r0, [pc, #92]	; (800142c <ADC3_IN1_autoreg_coeffs+0x130>)
 80013d0:	f009 f984 	bl	800a6dc <arm_mat_init_f32>

	/* Calculate the inverse of the Yule-Walker matrix and return status of the operation */
	arm_status StatusInv_5 = arm_mat_inverse_f32(&ADC3_IN1_YW_mtx, &ADC3_IN1_Inv_YW_mtx);
 80013d4:	4915      	ldr	r1, [pc, #84]	; (800142c <ADC3_IN1_autoreg_coeffs+0x130>)
 80013d6:	4814      	ldr	r0, [pc, #80]	; (8001428 <ADC3_IN1_autoreg_coeffs+0x12c>)
 80013d8:	f009 f87a 	bl	800a4d0 <arm_mat_inverse_f32>
 80013dc:	4603      	mov	r3, r0
 80013de:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b

	if(StatusInv_5 == ARM_MATH_SUCCESS) // Check if operation was successful
 80013e2:	f997 334b 	ldrsb.w	r3, [r7, #843]	; 0x34b
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d113      	bne.n	8001412 <ADC3_IN1_autoreg_coeffs+0x116>
	{
		memset(AR_Coeffs_1, 0, AR_ORDER * sizeof(float32_t)); // Initializes the entire autocorrelations array to values zero
 80013ea:	2228      	movs	r2, #40	; 0x28
 80013ec:	2100      	movs	r1, #0
 80013ee:	4810      	ldr	r0, [pc, #64]	; (8001430 <ADC3_IN1_autoreg_coeffs+0x134>)
 80013f0:	f009 fe58 	bl	800b0a4 <memset>

		arm_mat_init_f32(&ADC3_IN1_coeffs_mtx , AR_ORDER, 1 , AR_Coeffs_5); //Initializes the coefficients Matrix
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <ADC3_IN1_autoreg_coeffs+0x138>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	210a      	movs	r1, #10
 80013fa:	480f      	ldr	r0, [pc, #60]	; (8001438 <ADC3_IN1_autoreg_coeffs+0x13c>)
 80013fc:	f009 f96e 	bl	800a6dc <arm_mat_init_f32>

        StatusCoeffs_5 = arm_mat_mult_f32( &ADC3_IN1_Inv_YW_mtx, &ADC3_IN1_AC_mtx, &ADC3_IN1_coeffs_mtx );
 8001400:	4a0d      	ldr	r2, [pc, #52]	; (8001438 <ADC3_IN1_autoreg_coeffs+0x13c>)
 8001402:	4908      	ldr	r1, [pc, #32]	; (8001424 <ADC3_IN1_autoreg_coeffs+0x128>)
 8001404:	4809      	ldr	r0, [pc, #36]	; (800142c <ADC3_IN1_autoreg_coeffs+0x130>)
 8001406:	f008 ffc3 	bl	800a390 <arm_mat_mult_f32>
 800140a:	4603      	mov	r3, r0
 800140c:	461a      	mov	r2, r3
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <ADC3_IN1_autoreg_coeffs+0x140>)
 8001410:	701a      	strb	r2, [r3, #0]
	else
	{
         // Do something to indicate that the process has failed
	}

    return AR_Coeffs_5;
 8001412:	4b08      	ldr	r3, [pc, #32]	; (8001434 <ADC3_IN1_autoreg_coeffs+0x138>)
}
 8001414:	4618      	mov	r0, r3
 8001416:	f507 7756 	add.w	r7, r7, #856	; 0x358
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200079a4 	.word	0x200079a4
 8001424:	20009444 	.word	0x20009444
 8001428:	200093e4 	.word	0x200093e4
 800142c:	20009414 	.word	0x20009414
 8001430:	200079fc 	.word	0x200079fc
 8001434:	20007a9c 	.word	0x20007a9c
 8001438:	20009474 	.word	0x20009474
 800143c:	20009488 	.word	0x20009488

08001440 <ADC3_IN2_autocorr_calc>:



void ADC3_IN2_autocorr_calc(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
	/* Iterate through each lag */
	for(uint32_t n=0; n<AR_ORDER; n++)
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	e01e      	b.n	800148a <ADC3_IN2_autocorr_calc+0x4a>
	{
		float32_t result_6 = 0.0f; // Initializing it to zero before calculation
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	607b      	str	r3, [r7, #4]

		/* Number of valid points for the dot product at this lag */
		uint32_t Blocksize_6 = ADC_DMA_SIXTEENTHBUFFERSIZE - AR_ORDER;
 8001452:	23f6      	movs	r3, #246	; 0xf6
 8001454:	60bb      	str	r3, [r7, #8]

		arm_dot_prod_f32(&(AR_ADC3_IN2.MA_ADC3_IN2_OutBfr[n]), AR_ADC3_IN2.MA_ADC3_IN2_OutBfr, Blocksize_6, &result_6);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	3308      	adds	r3, #8
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	4a0f      	ldr	r2, [pc, #60]	; (800149c <ADC3_IN2_autocorr_calc+0x5c>)
 800145e:	4413      	add	r3, r2
 8001460:	1d18      	adds	r0, r3, #4
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	68ba      	ldr	r2, [r7, #8]
 8001466:	490e      	ldr	r1, [pc, #56]	; (80014a0 <ADC3_IN2_autocorr_calc+0x60>)
 8001468:	f009 fb04 	bl	800aa74 <arm_dot_prod_f32>

		AutoCorr_6[n] = result_6 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 800146c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001470:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80014a4 <ADC3_IN2_autocorr_calc+0x64>
 8001474:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001478:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <ADC3_IN2_autocorr_calc+0x68>)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t n=0; n<AR_ORDER; n++)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	3301      	adds	r3, #1
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2b09      	cmp	r3, #9
 800148e:	d9dd      	bls.n	800144c <ADC3_IN2_autocorr_calc+0xc>
	}
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20008fa0 	.word	0x20008fa0
 80014a0:	20008fc4 	.word	0x20008fc4
 80014a4:	43800000 	.word	0x43800000
 80014a8:	200079d0 	.word	0x200079d0

080014ac <ADC3_IN2_autoreg_coeffs>:

float32_t* ADC3_IN2_autoreg_coeffs(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	f5ad 7d56 	sub.w	sp, sp, #856	; 0x358
 80014b2:	af00      	add	r7, sp, #0
	float32_t AC_Matrix_6 [AR_ORDER];

	for(uint32_t n=0; n < AR_ORDER; n++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 80014ba:	e013      	b.n	80014e4 <ADC3_IN2_autoreg_coeffs+0x38>
	{
		AC_Matrix_6[n] = AutoCorr_6[n + 1]; // R1 to R10 corresponds to indices 1 to 10
 80014bc:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 80014c0:	3301      	adds	r3, #1
 80014c2:	4a43      	ldr	r2, [pc, #268]	; (80015d0 <ADC3_IN2_autoreg_coeffs+0x124>)
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	4413      	add	r3, r2
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80014d4:	443b      	add	r3, r7
 80014d6:	3b38      	subs	r3, #56	; 0x38
 80014d8:	601a      	str	r2, [r3, #0]
	for(uint32_t n=0; n < AR_ORDER; n++)
 80014da:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 80014de:	3301      	adds	r3, #1
 80014e0:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 80014e4:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 80014e8:	2b09      	cmp	r3, #9
 80014ea:	d9e7      	bls.n	80014bc <ADC3_IN2_autoreg_coeffs+0x10>
	}

	arm_mat_init_f32(&ADC3_IN2_AC_mtx, AR_ORDER, 1, AC_Matrix_6); //Initializes the autocorrelations matrix
 80014ec:	f507 7348 	add.w	r3, r7, #800	; 0x320
 80014f0:	2201      	movs	r2, #1
 80014f2:	210a      	movs	r1, #10
 80014f4:	4837      	ldr	r0, [pc, #220]	; (80015d4 <ADC3_IN2_autoreg_coeffs+0x128>)
 80014f6:	f009 f8f1 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_6[AR_ORDER * AR_ORDER]; // Array that hold the matrix data (100 elements) according to the Yule-Walker equations

	/* Filling the Yule-Walker matrix with the appropriate values (100 elements) from the auto-correlations buffer values */
	for (int r = 0; r < AR_ORDER; r++)
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8001500:	e02f      	b.n	8001562 <ADC3_IN2_autoreg_coeffs+0xb6>
	{
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8001502:	2300      	movs	r3, #0
 8001504:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8001508:	e022      	b.n	8001550 <ADC3_IN2_autoreg_coeffs+0xa4>
	    {
	        /* Access the autocorrelation buffer using the absolute difference of indices */
	    	Yule_Walker_Matrix_6[r * 10 + c] = AutoCorr_6[abs(r - c)];  // We are placing the elements in a one-dimensional array Yule-Walker matrix as if it represents a 10x10 matrix. This is done by calculating the correct index for each matrix element using (i * 10 + j)
 800150a:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 800150e:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001518:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800151c:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
 8001520:	4613      	mov	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4413      	add	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	461a      	mov	r2, r3
 800152a:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800152e:	4413      	add	r3, r2
 8001530:	4827      	ldr	r0, [pc, #156]	; (80015d0 <ADC3_IN2_autoreg_coeffs+0x124>)
 8001532:	008a      	lsls	r2, r1, #2
 8001534:	4402      	add	r2, r0
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	f507 7156 	add.w	r1, r7, #856	; 0x358
 800153c:	f5a1 71e4 	sub.w	r1, r1, #456	; 0x1c8
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	440b      	add	r3, r1
 8001544:	601a      	str	r2, [r3, #0]
	    for (int32_t c = 0; c < AR_ORDER; c++)
 8001546:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800154a:	3301      	adds	r3, #1
 800154c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 8001550:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8001554:	2b09      	cmp	r3, #9
 8001556:	ddd8      	ble.n	800150a <ADC3_IN2_autoreg_coeffs+0x5e>
	for (int r = 0; r < AR_ORDER; r++)
 8001558:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 800155c:	3301      	adds	r3, #1
 800155e:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 8001562:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8001566:	2b09      	cmp	r3, #9
 8001568:	ddcb      	ble.n	8001502 <ADC3_IN2_autoreg_coeffs+0x56>
	    }
	}

	arm_mat_init_f32(&ADC3_IN2_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_6); // Initializes the Yule-Walker matrix
 800156a:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 800156e:	220a      	movs	r2, #10
 8001570:	210a      	movs	r1, #10
 8001572:	4819      	ldr	r0, [pc, #100]	; (80015d8 <ADC3_IN2_autoreg_coeffs+0x12c>)
 8001574:	f009 f8b2 	bl	800a6dc <arm_mat_init_f32>


	float32_t Yule_Walker_Matrix_Inv_6[AR_ORDER * AR_ORDER]; // Array that hold the inverse matrix data (100 elements)

	arm_mat_init_f32(&ADC3_IN2_Inv_YW_mtx, AR_ORDER, AR_ORDER, Yule_Walker_Matrix_Inv_6); // Initializes the inverse Yule-Walker matrix
 8001578:	463b      	mov	r3, r7
 800157a:	220a      	movs	r2, #10
 800157c:	210a      	movs	r1, #10
 800157e:	4817      	ldr	r0, [pc, #92]	; (80015dc <ADC3_IN2_autoreg_coeffs+0x130>)
 8001580:	f009 f8ac 	bl	800a6dc <arm_mat_init_f32>

	/* Calculate the inverse of the Yule-Walker matrix and return status of the operation */
	arm_status StatusInv_6 = arm_mat_inverse_f32(&ADC3_IN2_YW_mtx, &ADC3_IN2_Inv_YW_mtx);
 8001584:	4915      	ldr	r1, [pc, #84]	; (80015dc <ADC3_IN2_autoreg_coeffs+0x130>)
 8001586:	4814      	ldr	r0, [pc, #80]	; (80015d8 <ADC3_IN2_autoreg_coeffs+0x12c>)
 8001588:	f008 ffa2 	bl	800a4d0 <arm_mat_inverse_f32>
 800158c:	4603      	mov	r3, r0
 800158e:	f887 334b 	strb.w	r3, [r7, #843]	; 0x34b

	if(StatusInv_6 == ARM_MATH_SUCCESS) // Check if operation was successful
 8001592:	f997 334b 	ldrsb.w	r3, [r7, #843]	; 0x34b
 8001596:	2b00      	cmp	r3, #0
 8001598:	d113      	bne.n	80015c2 <ADC3_IN2_autoreg_coeffs+0x116>
	{
		memset(AR_Coeffs_6, 0, AR_ORDER * sizeof(float32_t)); // Initializes the entire autocorrelations array to values zero
 800159a:	2228      	movs	r2, #40	; 0x28
 800159c:	2100      	movs	r1, #0
 800159e:	4810      	ldr	r0, [pc, #64]	; (80015e0 <ADC3_IN2_autoreg_coeffs+0x134>)
 80015a0:	f009 fd80 	bl	800b0a4 <memset>

		arm_mat_init_f32(&ADC3_IN2_coeffs_mtx , AR_ORDER, 1 , AR_Coeffs_6); //Initializes the coefficients Matrix
 80015a4:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <ADC3_IN2_autoreg_coeffs+0x134>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	210a      	movs	r1, #10
 80015aa:	480e      	ldr	r0, [pc, #56]	; (80015e4 <ADC3_IN2_autoreg_coeffs+0x138>)
 80015ac:	f009 f896 	bl	800a6dc <arm_mat_init_f32>

        StatusCoeffs_6 = arm_mat_mult_f32( &ADC3_IN2_Inv_YW_mtx, &ADC3_IN2_AC_mtx, &ADC3_IN2_coeffs_mtx );
 80015b0:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <ADC3_IN2_autoreg_coeffs+0x138>)
 80015b2:	4908      	ldr	r1, [pc, #32]	; (80015d4 <ADC3_IN2_autoreg_coeffs+0x128>)
 80015b4:	4809      	ldr	r0, [pc, #36]	; (80015dc <ADC3_IN2_autoreg_coeffs+0x130>)
 80015b6:	f008 feeb 	bl	800a390 <arm_mat_mult_f32>
 80015ba:	4603      	mov	r3, r0
 80015bc:	461a      	mov	r2, r3
 80015be:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <ADC3_IN2_autoreg_coeffs+0x13c>)
 80015c0:	701a      	strb	r2, [r3, #0]
	else
	{
         // Do something to indicate that the process has failed
	}

    return AR_Coeffs_6;
 80015c2:	4b07      	ldr	r3, [pc, #28]	; (80015e0 <ADC3_IN2_autoreg_coeffs+0x134>)
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	f507 7756 	add.w	r7, r7, #856	; 0x358
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200079d0 	.word	0x200079d0
 80015d4:	2000944c 	.word	0x2000944c
 80015d8:	200093ec 	.word	0x200093ec
 80015dc:	2000941c 	.word	0x2000941c
 80015e0:	20007ac4 	.word	0x20007ac4
 80015e4:	2000947c 	.word	0x2000947c
 80015e8:	20009489 	.word	0x20009489

080015ec <MA_ADC1_IN1_Init>:
//VARIABLES
static float32_t  MA_IMPULSERESPONSE[MA_FILTER_LENGTH] = {0.125f, 0.125f, 0.125f, 0.125f, 0.125f, 0.125f, 0.125f, 0.125f}; // Impulse response coefficients

//FUNCTION DEFINITIONS
void MA_ADC1_IN1_Init (ADC1_IN1_MA *ADC1_IN1_MA_ptr)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 80015f4:	2300      	movs	r3, #0
 80015f6:	73fb      	strb	r3, [r7, #15]
 80015f8:	e00a      	b.n	8001610 <MA_ADC1_IN1_Init+0x24>
	{
        ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr[j]=0.0f; // Clear the moving average buffer
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	3304      	adds	r3, #4
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	3301      	adds	r3, #1
 800160e:	73fb      	strb	r3, [r7, #15]
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	2b07      	cmp	r3, #7
 8001614:	d9f1      	bls.n	80015fa <MA_ADC1_IN1_Init+0xe>
    }


	ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx=0; // Initialize the buffer index
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 800161c:	2300      	movs	r3, #0
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	e00b      	b.n	800163a <MA_ADC1_IN1_Init+0x4e>
	{
	    ADC1_IN1_MA_ptr->MA_ADC1_IN1_OutBfr[i] = 0.0f; // Clear the output buffer
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	3308      	adds	r3, #8
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	4413      	add	r3, r2
 800162c:	3304      	adds	r3, #4
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	3301      	adds	r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2bff      	cmp	r3, #255	; 0xff
 800163e:	d9f0      	bls.n	8001622 <MA_ADC1_IN1_Init+0x36>
	}
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <MA_ADC1_IN1_Update>:

void MA_ADC1_IN1_Update(ADC1_IN1_MA *ADC1_IN1_MA_ptr)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	e05a      	b.n	8001714 <MA_ADC1_IN1_Update+0xc4>
    {

        ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr[ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx] = ADC1_IN1_NF_arg._NF_ADC1_IN1_bfr[u]; // Store the current input sample in the circular buffer
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4932      	ldr	r1, [pc, #200]	; (800172c <MA_ADC1_IN1_Update+0xdc>)
 8001664:	697a      	ldr	r2, [r7, #20]
 8001666:	3212      	adds	r2, #18
 8001668:	0092      	lsls	r2, r2, #2
 800166a:	440a      	add	r2, r1
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	440b      	add	r3, r1
 8001674:	3304      	adds	r3, #4
 8001676:	601a      	str	r2, [r3, #0]


        /* Increment the buffer index and wrap around if necessary */
        ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx++;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	601a      	str	r2, [r3, #0]

        if (ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx == MA_FILTER_LENGTH)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b08      	cmp	r3, #8
 8001688:	d102      	bne.n	8001690 <MA_ADC1_IN1_Update+0x40>
        {
            ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx = 0;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
        }


        ADC1_IN1_MA_ptr->MA_ADC1_IN1_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	3308      	adds	r3, #8
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	3304      	adds	r3, #4
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_1 = ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx; // Set SumIndex_1 to the current buffer index
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	613b      	str	r3, [r7, #16]

        /* Perform convolution (dot product) with the impulse response */
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e02c      	b.n	8001708 <MA_ADC1_IN1_Update+0xb8>
        {
            /* Decrement index and wrap if necessary (moving backwards in the circular buffer) */
            if (SumIndex_1 > 0)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <MA_ADC1_IN1_Update+0x6c>
            {
                SumIndex_1--;
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	613b      	str	r3, [r7, #16]
 80016ba:	e001      	b.n	80016c0 <MA_ADC1_IN1_Update+0x70>
            }

            else
            {
                SumIndex_1 = MA_FILTER_LENGTH - 1;
 80016bc:	2307      	movs	r3, #7
 80016be:	613b      	str	r3, [r7, #16]
            }

            /* Multiply impulse response with buffer sample and accumulate into output */
            ADC1_IN1_MA_ptr->MA_ADC1_IN1_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr[SumIndex_1];
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	3308      	adds	r3, #8
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	4413      	add	r3, r2
 80016ca:	3304      	adds	r3, #4
 80016cc:	ed93 7a00 	vldr	s14, [r3]
 80016d0:	4a17      	ldr	r2, [pc, #92]	; (8001730 <MA_ADC1_IN1_Update+0xe0>)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	edd3 6a00 	vldr	s13, [r3]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	3304      	adds	r3, #4
 80016e6:	edd3 7a00 	vldr	s15, [r3]
 80016ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	3308      	adds	r3, #8
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	3304      	adds	r3, #4
 80016fe:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	3301      	adds	r3, #1
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2b07      	cmp	r3, #7
 800170c:	d9cf      	bls.n	80016ae <MA_ADC1_IN1_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	3301      	adds	r3, #1
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800171a:	4293      	cmp	r3, r2
 800171c:	d99f      	bls.n	800165e <MA_ADC1_IN1_Update+0xe>
        }

    }
}
 800171e:	bf00      	nop
 8001720:	bf00      	nop
 8001722:	371c      	adds	r7, #28
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	20000048 	.word	0x20000048
 8001730:	20000000 	.word	0x20000000

08001734 <MA_ADC1_IN2_Init>:



void MA_ADC1_IN2_Init (ADC1_IN2_MA *ADC1_IN2_MA_ptr)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 800173c:	2300      	movs	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]
 8001740:	e00a      	b.n	8001758 <MA_ADC1_IN2_Init+0x24>
	{
        ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr[j]=0.0f;
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	3304      	adds	r3, #4
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	3301      	adds	r3, #1
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	2b07      	cmp	r3, #7
 800175c:	d9f1      	bls.n	8001742 <MA_ADC1_IN2_Init+0xe>
    }


	ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx=0;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	e00b      	b.n	8001782 <MA_ADC1_IN2_Init+0x4e>
	{
	    ADC1_IN2_MA_ptr->MA_ADC1_IN2_OutBfr[i] = 0.0f;
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	3308      	adds	r3, #8
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	4413      	add	r3, r2
 8001774:	3304      	adds	r3, #4
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	3301      	adds	r3, #1
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	2bff      	cmp	r3, #255	; 0xff
 8001786:	d9f0      	bls.n	800176a <MA_ADC1_IN2_Init+0x36>
	}
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <MA_ADC1_IN2_Update>:

void MA_ADC1_IN2_Update (ADC1_IN2_MA *ADC1_IN2_MA_ptr)
{
 8001798:	b480      	push	{r7}
 800179a:	b087      	sub	sp, #28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e05a      	b.n	800185c <MA_ADC1_IN2_Update+0xc4>
    {

        ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr[ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx] = ADC1_IN2_NF_arg._NF_ADC1_IN2_bfr[u];
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4932      	ldr	r1, [pc, #200]	; (8001874 <MA_ADC1_IN2_Update+0xdc>)
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	3212      	adds	r2, #18
 80017b0:	0092      	lsls	r2, r2, #2
 80017b2:	440a      	add	r2, r1
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	440b      	add	r3, r1
 80017bc:	3304      	adds	r3, #4
 80017be:	601a      	str	r2, [r3, #0]



        ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx++;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	1c5a      	adds	r2, r3, #1
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	601a      	str	r2, [r3, #0]

        if (ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx == MA_FILTER_LENGTH)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b08      	cmp	r3, #8
 80017d0:	d102      	bne.n	80017d8 <MA_ADC1_IN2_Update+0x40>
        {
            ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx = 0;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
        }


        ADC1_IN2_MA_ptr->MA_ADC1_IN2_OutBfr[u] = 0.0f;
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3308      	adds	r3, #8
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	3304      	adds	r3, #4
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_2 = ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	613b      	str	r3, [r7, #16]


        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	e02c      	b.n	8001850 <MA_ADC1_IN2_Update+0xb8>
        {

            if (SumIndex_2 > 0)
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <MA_ADC1_IN2_Update+0x6c>
            {
                SumIndex_2--;
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	3b01      	subs	r3, #1
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	e001      	b.n	8001808 <MA_ADC1_IN2_Update+0x70>
            }

            else
            {
                SumIndex_2 = MA_FILTER_LENGTH - 1;
 8001804:	2307      	movs	r3, #7
 8001806:	613b      	str	r3, [r7, #16]
            }


            ADC1_IN2_MA_ptr->MA_ADC1_IN2_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr[SumIndex_2];
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	3308      	adds	r3, #8
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	3304      	adds	r3, #4
 8001814:	ed93 7a00 	vldr	s14, [r3]
 8001818:	4a17      	ldr	r2, [pc, #92]	; (8001878 <MA_ADC1_IN2_Update+0xe0>)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	edd3 6a00 	vldr	s13, [r3]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	3304      	adds	r3, #4
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	3308      	adds	r3, #8
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	3304      	adds	r3, #4
 8001846:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	3301      	adds	r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2b07      	cmp	r3, #7
 8001854:	d9cf      	bls.n	80017f6 <MA_ADC1_IN2_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001862:	4293      	cmp	r3, r2
 8001864:	d99f      	bls.n	80017a6 <MA_ADC1_IN2_Update+0xe>
        }

    }
}
 8001866:	bf00      	nop
 8001868:	bf00      	nop
 800186a:	371c      	adds	r7, #28
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	20001454 	.word	0x20001454
 8001878:	20000000 	.word	0x20000000

0800187c <MA_ADC2_IN3_Init>:



void MA_ADC2_IN3_Init (ADC2_IN3_MA *ADC2_IN3_MA_ptr)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001884:	2300      	movs	r3, #0
 8001886:	73fb      	strb	r3, [r7, #15]
 8001888:	e00a      	b.n	80018a0 <MA_ADC2_IN3_Init+0x24>
	{
        ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr[j]=0.0f;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3304      	adds	r3, #4
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	3301      	adds	r3, #1
 800189e:	73fb      	strb	r3, [r7, #15]
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	2b07      	cmp	r3, #7
 80018a4:	d9f1      	bls.n	800188a <MA_ADC2_IN3_Init+0xe>
    }


	ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx=0;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	e00b      	b.n	80018ca <MA_ADC2_IN3_Init+0x4e>
	{
	    ADC2_IN3_MA_ptr->MA_ADC2_IN3_OutBfr[i] = 0.0f;
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	3308      	adds	r3, #8
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	3304      	adds	r3, #4
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	3301      	adds	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	2bff      	cmp	r3, #255	; 0xff
 80018ce:	d9f0      	bls.n	80018b2 <MA_ADC2_IN3_Init+0x36>
	}
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <MA_ADC2_IN3_Update>:

void MA_ADC2_IN3_Update (ADC2_IN3_MA *ADC2_IN3_MA_ptr)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b087      	sub	sp, #28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	e05a      	b.n	80019a4 <MA_ADC2_IN3_Update+0xc4>
    {

        ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr[ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx] = ADC2_IN3_NF_arg._NF_ADC2_IN3_bfr[u]; // Store the current input sample in the circular buffer
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4932      	ldr	r1, [pc, #200]	; (80019bc <MA_ADC2_IN3_Update+0xdc>)
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	3212      	adds	r2, #18
 80018f8:	0092      	lsls	r2, r2, #2
 80018fa:	440a      	add	r2, r1
 80018fc:	6812      	ldr	r2, [r2, #0]
 80018fe:	6879      	ldr	r1, [r7, #4]
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	440b      	add	r3, r1
 8001904:	3304      	adds	r3, #4
 8001906:	601a      	str	r2, [r3, #0]



        ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx++;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	1c5a      	adds	r2, r3, #1
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	601a      	str	r2, [r3, #0]

        if (ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx == MA_FILTER_LENGTH)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b08      	cmp	r3, #8
 8001918:	d102      	bne.n	8001920 <MA_ADC2_IN3_Update+0x40>
        {
            ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx = 0;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
        }


        ADC2_IN3_MA_ptr->MA_ADC2_IN3_OutBfr[u] = 0.0f;
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	3308      	adds	r3, #8
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	3304      	adds	r3, #4
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_3 = ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	613b      	str	r3, [r7, #16]


        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	e02c      	b.n	8001998 <MA_ADC2_IN3_Update+0xb8>
        {

            if (SumIndex_3 > 0)
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d003      	beq.n	800194c <MA_ADC2_IN3_Update+0x6c>
            {
                SumIndex_3--;
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	3b01      	subs	r3, #1
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	e001      	b.n	8001950 <MA_ADC2_IN3_Update+0x70>
            }

            else
            {
                SumIndex_3 = MA_FILTER_LENGTH - 1;
 800194c:	2307      	movs	r3, #7
 800194e:	613b      	str	r3, [r7, #16]
            }


            ADC2_IN3_MA_ptr->MA_ADC2_IN3_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr[SumIndex_3];
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3308      	adds	r3, #8
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	3304      	adds	r3, #4
 800195c:	ed93 7a00 	vldr	s14, [r3]
 8001960:	4a17      	ldr	r2, [pc, #92]	; (80019c0 <MA_ADC2_IN3_Update+0xe0>)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	edd3 6a00 	vldr	s13, [r3]
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	4413      	add	r3, r2
 8001974:	3304      	adds	r3, #4
 8001976:	edd3 7a00 	vldr	s15, [r3]
 800197a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800197e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	3308      	adds	r3, #8
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4413      	add	r3, r2
 800198c:	3304      	adds	r3, #4
 800198e:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	3301      	adds	r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2b07      	cmp	r3, #7
 800199c:	d9cf      	bls.n	800193e <MA_ADC2_IN3_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	3301      	adds	r3, #1
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d99f      	bls.n	80018ee <MA_ADC2_IN3_Update+0xe>
        }

    }

}
 80019ae:	bf00      	nop
 80019b0:	bf00      	nop
 80019b2:	371c      	adds	r7, #28
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	20002860 	.word	0x20002860
 80019c0:	20000000 	.word	0x20000000

080019c4 <MA_ADC2_IN4_Init>:



void MA_ADC2_IN4_Init (ADC2_IN4_MA *ADC2_IN4_MA_ptr)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 80019cc:	2300      	movs	r3, #0
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	e00a      	b.n	80019e8 <MA_ADC2_IN4_Init+0x24>
	{
        ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr[j]=0.0f; // Clear the moving average buffer
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	3304      	adds	r3, #4
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
 80019e4:	3301      	adds	r3, #1
 80019e6:	73fb      	strb	r3, [r7, #15]
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b07      	cmp	r3, #7
 80019ec:	d9f1      	bls.n	80019d2 <MA_ADC2_IN4_Init+0xe>
    }


	ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx=0; // Initialize the buffer index
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 80019f4:	2300      	movs	r3, #0
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	e00b      	b.n	8001a12 <MA_ADC2_IN4_Init+0x4e>
	{
	    ADC2_IN4_MA_ptr->MA_ADC2_IN4_OutBfr[i] = 0.0f; // Clear the output buffer
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	3308      	adds	r3, #8
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	3304      	adds	r3, #4
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	2bff      	cmp	r3, #255	; 0xff
 8001a16:	d9f0      	bls.n	80019fa <MA_ADC2_IN4_Init+0x36>
	}
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <MA_ADC2_IN4_Update>:

void MA_ADC2_IN4_Update (ADC2_IN4_MA *ADC2_IN4_MA_ptr)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b087      	sub	sp, #28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	e05a      	b.n	8001aec <MA_ADC2_IN4_Update+0xc4>
    {

        ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr[ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx] = ADC2_IN4_NF_arg._NF_ADC2_IN4_bfr[u]; // Store the current input sample in the circular buffer
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4932      	ldr	r1, [pc, #200]	; (8001b04 <MA_ADC2_IN4_Update+0xdc>)
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	3212      	adds	r2, #18
 8001a40:	0092      	lsls	r2, r2, #2
 8001a42:	440a      	add	r2, r1
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	440b      	add	r3, r1
 8001a4c:	3304      	adds	r3, #4
 8001a4e:	601a      	str	r2, [r3, #0]


        /* Increment the buffer index and wrap around if necessary */
        ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx++;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	601a      	str	r2, [r3, #0]

        if (ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx == MA_FILTER_LENGTH)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2b08      	cmp	r3, #8
 8001a60:	d102      	bne.n	8001a68 <MA_ADC2_IN4_Update+0x40>
        {
            ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx = 0;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
        }


        ADC2_IN4_MA_ptr->MA_ADC2_IN4_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	3308      	adds	r3, #8
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	3304      	adds	r3, #4
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_4 = ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx; // Set SumIndex_4 to the current buffer index
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	613b      	str	r3, [r7, #16]

        /* Perform convolution (dot product) with the impulse response */
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	e02c      	b.n	8001ae0 <MA_ADC2_IN4_Update+0xb8>
        {
            /* Decrement index and wrap if necessary (moving backwards in the circular buffer) */
            if (SumIndex_4 > 0)
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <MA_ADC2_IN4_Update+0x6c>
            {
                SumIndex_4--;
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	e001      	b.n	8001a98 <MA_ADC2_IN4_Update+0x70>
            }

            else
            {
                SumIndex_4 = MA_FILTER_LENGTH - 1;
 8001a94:	2307      	movs	r3, #7
 8001a96:	613b      	str	r3, [r7, #16]
            }

            /* Multiply impulse response with buffer sample and accumulate into output */
            ADC2_IN4_MA_ptr->MA_ADC2_IN4_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr[SumIndex_4];
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	3308      	adds	r3, #8
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	3304      	adds	r3, #4
 8001aa4:	ed93 7a00 	vldr	s14, [r3]
 8001aa8:	4a17      	ldr	r2, [pc, #92]	; (8001b08 <MA_ADC2_IN4_Update+0xe0>)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	edd3 6a00 	vldr	s13, [r3]
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	3304      	adds	r3, #4
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	3308      	adds	r3, #8
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	4413      	add	r3, r2
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	3301      	adds	r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2b07      	cmp	r3, #7
 8001ae4:	d9cf      	bls.n	8001a86 <MA_ADC2_IN4_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d99f      	bls.n	8001a36 <MA_ADC2_IN4_Update+0xe>
        }

    }
}
 8001af6:	bf00      	nop
 8001af8:	bf00      	nop
 8001afa:	371c      	adds	r7, #28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	20003c6c 	.word	0x20003c6c
 8001b08:	20000000 	.word	0x20000000

08001b0c <MA_ADC3_IN1_Init>:




void MA_ADC3_IN1_Init (ADC3_IN1_MA *ADC3_IN1_MA_ptr)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e00a      	b.n	8001b30 <MA_ADC3_IN1_Init+0x24>
	{
        ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr[j]=0.0f;
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	3304      	adds	r3, #4
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	73fb      	strb	r3, [r7, #15]
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	2b07      	cmp	r3, #7
 8001b34:	d9f1      	bls.n	8001b1a <MA_ADC3_IN1_Init+0xe>
    }


	ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx=0;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	e00b      	b.n	8001b5a <MA_ADC3_IN1_Init+0x4e>
	{
	    ADC3_IN1_MA_ptr->MA_ADC3_IN1_OutBfr[i] = 0.0f;
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	3308      	adds	r3, #8
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	3301      	adds	r3, #1
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	2bff      	cmp	r3, #255	; 0xff
 8001b5e:	d9f0      	bls.n	8001b42 <MA_ADC3_IN1_Init+0x36>
	}
}
 8001b60:	bf00      	nop
 8001b62:	bf00      	nop
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <MA_ADC3_IN1_Update>:

void MA_ADC3_IN1_Update (ADC3_IN1_MA *ADC3_IN1_MA_ptr)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b087      	sub	sp, #28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	e05a      	b.n	8001c34 <MA_ADC3_IN1_Update+0xc4>
    {

        ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr[ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx] = ADC3_IN1_NF_arg._NF_ADC3_IN1_bfr[u];
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4932      	ldr	r1, [pc, #200]	; (8001c4c <MA_ADC3_IN1_Update+0xdc>)
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	3212      	adds	r2, #18
 8001b88:	0092      	lsls	r2, r2, #2
 8001b8a:	440a      	add	r2, r1
 8001b8c:	6812      	ldr	r2, [r2, #0]
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	440b      	add	r3, r1
 8001b94:	3304      	adds	r3, #4
 8001b96:	601a      	str	r2, [r3, #0]



        ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx++;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	1c5a      	adds	r2, r3, #1
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	601a      	str	r2, [r3, #0]

        if (ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx == MA_FILTER_LENGTH)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d102      	bne.n	8001bb0 <MA_ADC3_IN1_Update+0x40>
        {
            ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx = 0;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
        }


        ADC3_IN1_MA_ptr->MA_ADC3_IN1_OutBfr[u] = 0.0f;
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	3308      	adds	r3, #8
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4413      	add	r3, r2
 8001bba:	3304      	adds	r3, #4
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_5 = ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	613b      	str	r3, [r7, #16]


        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	e02c      	b.n	8001c28 <MA_ADC3_IN1_Update+0xb8>
        {

            if (SumIndex_5 > 0)
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <MA_ADC3_IN1_Update+0x6c>
            {
                SumIndex_5--;
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	e001      	b.n	8001be0 <MA_ADC3_IN1_Update+0x70>
            }

            else
            {
                SumIndex_5 = MA_FILTER_LENGTH - 1;
 8001bdc:	2307      	movs	r3, #7
 8001bde:	613b      	str	r3, [r7, #16]
            }


            ADC3_IN1_MA_ptr->MA_ADC3_IN1_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr[SumIndex_5];
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3308      	adds	r3, #8
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	3304      	adds	r3, #4
 8001bec:	ed93 7a00 	vldr	s14, [r3]
 8001bf0:	4a17      	ldr	r2, [pc, #92]	; (8001c50 <MA_ADC3_IN1_Update+0xe0>)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	4413      	add	r3, r2
 8001bf8:	edd3 6a00 	vldr	s13, [r3]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	3304      	adds	r3, #4
 8001c06:	edd3 7a00 	vldr	s15, [r3]
 8001c0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	3308      	adds	r3, #8
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	3301      	adds	r3, #1
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2b07      	cmp	r3, #7
 8001c2c:	d9cf      	bls.n	8001bce <MA_ADC3_IN1_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	3301      	adds	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d99f      	bls.n	8001b7e <MA_ADC3_IN1_Update+0xe>
        }
    }
}
 8001c3e:	bf00      	nop
 8001c40:	bf00      	nop
 8001c42:	371c      	adds	r7, #28
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	20005078 	.word	0x20005078
 8001c50:	20000000 	.word	0x20000000

08001c54 <MA_ADC3_IN2_Init>:




void MA_ADC3_IN2_Init (ADC3_IN2_MA *ADC3_IN2_MA_ptr)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	73fb      	strb	r3, [r7, #15]
 8001c60:	e00a      	b.n	8001c78 <MA_ADC3_IN2_Init+0x24>
	{
        ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr[j]=0.0f;
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	3301      	adds	r3, #1
 8001c76:	73fb      	strb	r3, [r7, #15]
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b07      	cmp	r3, #7
 8001c7c:	d9f1      	bls.n	8001c62 <MA_ADC3_IN2_Init+0xe>
    }


	ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx=0;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
 8001c88:	e00b      	b.n	8001ca2 <MA_ADC3_IN2_Init+0x4e>
	{
	    ADC3_IN2_MA_ptr->MA_ADC3_IN2_OutBfr[i] = 0.0f;
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	3308      	adds	r3, #8
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	3304      	adds	r3, #4
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	2bff      	cmp	r3, #255	; 0xff
 8001ca6:	d9f0      	bls.n	8001c8a <MA_ADC3_IN2_Init+0x36>
	}
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
	...

08001cb8 <MA_ADC3_IN2_Update>:

void MA_ADC3_IN2_Update (ADC3_IN2_MA *ADC3_IN2_MA_ptr)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	e05a      	b.n	8001d7c <MA_ADC3_IN2_Update+0xc4>
    {

        ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr[ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx] = ADC3_IN2_NF_arg._NF_ADC3_IN2_bfr[u];
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4932      	ldr	r1, [pc, #200]	; (8001d94 <MA_ADC3_IN2_Update+0xdc>)
 8001ccc:	697a      	ldr	r2, [r7, #20]
 8001cce:	3212      	adds	r2, #18
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	440a      	add	r2, r1
 8001cd4:	6812      	ldr	r2, [r2, #0]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	3304      	adds	r3, #4
 8001cde:	601a      	str	r2, [r3, #0]



        ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx++;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	1c5a      	adds	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	601a      	str	r2, [r3, #0]

        if (ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx == MA_FILTER_LENGTH)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d102      	bne.n	8001cf8 <MA_ADC3_IN2_Update+0x40>
        {
            ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx = 0;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
        }


        ADC3_IN2_MA_ptr->MA_ADC3_IN2_OutBfr[u] = 0.0f;
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3308      	adds	r3, #8
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	3304      	adds	r3, #4
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_6 = ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	613b      	str	r3, [r7, #16]


        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	e02c      	b.n	8001d70 <MA_ADC3_IN2_Update+0xb8>
        {

            if (SumIndex_6 > 0)
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d003      	beq.n	8001d24 <MA_ADC3_IN2_Update+0x6c>
            {
                SumIndex_6--;
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	e001      	b.n	8001d28 <MA_ADC3_IN2_Update+0x70>
            }

            else
            {
                SumIndex_6 = MA_FILTER_LENGTH - 1;
 8001d24:	2307      	movs	r3, #7
 8001d26:	613b      	str	r3, [r7, #16]
            }


            ADC3_IN2_MA_ptr->MA_ADC3_IN2_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr[SumIndex_6];
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	3308      	adds	r3, #8
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	3304      	adds	r3, #4
 8001d34:	ed93 7a00 	vldr	s14, [r3]
 8001d38:	4a17      	ldr	r2, [pc, #92]	; (8001d98 <MA_ADC3_IN2_Update+0xe0>)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	edd3 6a00 	vldr	s13, [r3]
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	edd3 7a00 	vldr	s15, [r3]
 8001d52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	3308      	adds	r3, #8
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	3304      	adds	r3, #4
 8001d66:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2b07      	cmp	r3, #7
 8001d74:	d9cf      	bls.n	8001d16 <MA_ADC3_IN2_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d99f      	bls.n	8001cc6 <MA_ADC3_IN2_Update+0xe>
        }

    }

}
 8001d86:	bf00      	nop
 8001d88:	bf00      	nop
 8001d8a:	371c      	adds	r7, #28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	20006484 	.word	0x20006484
 8001d98:	20000000 	.word	0x20000000

08001d9c <init_ADC1_IN1_struct>:


//FUNCTION DEFINITIONS
/*Initializing the struct instance*/
void init_ADC1_IN1_struct(void)
  {
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC1_IN1_NF_arg.ADC1_IN1_psrc = (float32_t *)(ADC1_DMA_sort_ptr->ADC1_IN1_bfr);   // Typecasting. Converts the data in IN1 data buffer to floating point values. Assigns the source buffer at runtime
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <init_ADC1_IN1_struct+0x1c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001da8:	3314      	adds	r3, #20
 8001daa:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <init_ADC1_IN1_struct+0x20>)
 8001dac:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	2000bdd0 	.word	0x2000bdd0
 8001dbc:	20000048 	.word	0x20000048

08001dc0 <init_ADC1_IN1_FO_biquad_filter>:

void init_ADC1_IN1_FO_biquad_filter(void)
  {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 8001dc6:	7819      	ldrb	r1, [r3, #0]
 8001dc8:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 8001dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dcc:	4b03      	ldr	r3, [pc, #12]	; (8001ddc <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 8001dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd0:	4803      	ldr	r0, [pc, #12]	; (8001de0 <init_ADC1_IN1_FO_biquad_filter+0x20>)
 8001dd2:	f008 fe43 	bl	800aa5c <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC1_IN1_NF_arg.S1,  // Pointer to the instance
	        ADC1_IN1_NF_arg.ADC1_IN1_numstages, // Number of stages (2 in this case)
	        ADC1_IN1_NF_arg.ADC1_IN1_pcoeffs, // Pointer to coefficients array
	        ADC1_IN1_NF_arg.ADC1_IN1_pState // Pointer to the state buffer
	 );
  }
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000048 	.word	0x20000048
 8001de0:	20001420 	.word	0x20001420

08001de4 <update_ADC1_IN1_FO_biquad_filter>:

void update_ADC1_IN1_FO_biquad_filter(void)
   {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC1_IN1_NF_arg.S1, ADC1_IN1_NF_arg.ADC1_IN1_psrc , ADC1_IN1_NF_arg.ADC1_IN1_pdst, ADC1_IN1_NF_arg.ADC1_IN1_Blocksize);
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <update_ADC1_IN1_FO_biquad_filter+0x28>)
 8001dea:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001dec:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <update_ADC1_IN1_FO_biquad_filter+0x28>)
 8001dee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001df2:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001df6:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <update_ADC1_IN1_FO_biquad_filter+0x28>)
 8001df8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001dfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <update_ADC1_IN1_FO_biquad_filter+0x2c>)
 8001e02:	f008 fc6f 	bl	800a6e4 <arm_biquad_cascade_df2T_f32>
   }
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000048 	.word	0x20000048
 8001e10:	20001420 	.word	0x20001420

08001e14 <init_ADC1_IN2_struct>:




void init_ADC1_IN2_struct(void)
  {
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC1_IN2_NF_arg.ADC1_IN2_psrc = (float32_t *)(ADC1_DMA_sort_ptr->ADC1_IN2_bfr);
 8001e18:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <init_ADC1_IN2_struct+0x1c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 8001e20:	3320      	adds	r3, #32
 8001e22:	4a04      	ldr	r2, [pc, #16]	; (8001e34 <init_ADC1_IN2_struct+0x20>)
 8001e24:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	2000bdd0 	.word	0x2000bdd0
 8001e34:	20001454 	.word	0x20001454

08001e38 <init_ADC1_IN2_FO_biquad_filter>:

void init_ADC1_IN2_FO_biquad_filter(void)
  {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001e3c:	4b05      	ldr	r3, [pc, #20]	; (8001e54 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 8001e3e:	7819      	ldrb	r1, [r3, #0]
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 8001e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 8001e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <init_ADC1_IN2_FO_biquad_filter+0x20>)
 8001e4a:	f008 fe07 	bl	800aa5c <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC1_IN2_NF_arg.S2,
	        ADC1_IN2_NF_arg.ADC1_IN2_numstages,
	        ADC1_IN2_NF_arg.ADC1_IN2_pcoeffs,
	        ADC1_IN2_NF_arg.ADC1_IN2_pState
	 );
  }
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20001454 	.word	0x20001454
 8001e58:	2000282c 	.word	0x2000282c

08001e5c <update_ADC1_IN2_FO_biquad_filter>:

void update_ADC1_IN2_FO_biquad_filter(void)
   {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC1_IN2_NF_arg.S2, ADC1_IN2_NF_arg.ADC1_IN2_psrc , ADC1_IN2_NF_arg.ADC1_IN2_pdst, ADC1_IN2_NF_arg.ADC1_IN2_Blocksize);
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 8001e62:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 8001e66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e6a:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001e6e:	4b05      	ldr	r3, [pc, #20]	; (8001e84 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 8001e70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e74:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001e78:	4803      	ldr	r0, [pc, #12]	; (8001e88 <update_ADC1_IN2_FO_biquad_filter+0x2c>)
 8001e7a:	f008 fc33 	bl	800a6e4 <arm_biquad_cascade_df2T_f32>
   }
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20001454 	.word	0x20001454
 8001e88:	2000282c 	.word	0x2000282c

08001e8c <init_ADC2_IN3_struct>:




void init_ADC2_IN3_struct(void)
  {
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC2_IN3_NF_arg.ADC2_IN3_psrc = (float32_t *)(ADC2_DMA_sort_ptr->ADC2_IN3_bfr);
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <init_ADC2_IN3_struct+0x1c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001e98:	3314      	adds	r3, #20
 8001e9a:	4a04      	ldr	r2, [pc, #16]	; (8001eac <init_ADC2_IN3_struct+0x20>)
 8001e9c:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	2000bdd4 	.word	0x2000bdd4
 8001eac:	20002860 	.word	0x20002860

08001eb0 <init_ADC2_IN3_FO_biquad_filter>:

void init_ADC2_IN3_FO_biquad_filter(void)
  {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001eb4:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 8001eb6:	7819      	ldrb	r1, [r3, #0]
 8001eb8:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 8001eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <init_ADC2_IN3_FO_biquad_filter+0x20>)
 8001ec2:	f008 fdcb 	bl	800aa5c <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC2_IN3_NF_arg.S3,  // Pointer to the instance
	        ADC2_IN3_NF_arg.ADC2_IN3_numstages, // Number of stages (2 in this case)
	        ADC2_IN3_NF_arg.ADC2_IN3_pcoeffs, // Pointer to coefficients array
	        ADC2_IN3_NF_arg.ADC2_IN3_pState // Pointer to the state buffer
	 );
  }
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20002860 	.word	0x20002860
 8001ed0:	20003c38 	.word	0x20003c38

08001ed4 <update_ADC2_IN3_FO_biquad_filter>:

void update_ADC2_IN3_FO_biquad_filter(void)
   {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC2_IN3_NF_arg.S3, ADC2_IN3_NF_arg.ADC2_IN3_psrc , ADC2_IN3_NF_arg.ADC2_IN3_pdst, ADC2_IN3_NF_arg.ADC2_IN3_Blocksize);
 8001ed8:	4b08      	ldr	r3, [pc, #32]	; (8001efc <update_ADC2_IN3_FO_biquad_filter+0x28>)
 8001eda:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001edc:	4b07      	ldr	r3, [pc, #28]	; (8001efc <update_ADC2_IN3_FO_biquad_filter+0x28>)
 8001ede:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ee2:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001ee6:	4b05      	ldr	r3, [pc, #20]	; (8001efc <update_ADC2_IN3_FO_biquad_filter+0x28>)
 8001ee8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001ef0:	4803      	ldr	r0, [pc, #12]	; (8001f00 <update_ADC2_IN3_FO_biquad_filter+0x2c>)
 8001ef2:	f008 fbf7 	bl	800a6e4 <arm_biquad_cascade_df2T_f32>
   }
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20002860 	.word	0x20002860
 8001f00:	20003c38 	.word	0x20003c38

08001f04 <init_ADC2_IN4_struct>:




void init_ADC2_IN4_struct(void)
  {
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC2_IN4_NF_arg.ADC2_IN4_psrc = (float32_t *)(ADC2_DMA_sort_ptr->ADC2_IN4_bfr);
 8001f08:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <init_ADC2_IN4_struct+0x1c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 8001f10:	3320      	adds	r3, #32
 8001f12:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <init_ADC2_IN4_struct+0x20>)
 8001f14:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	2000bdd4 	.word	0x2000bdd4
 8001f24:	20003c6c 	.word	0x20003c6c

08001f28 <init_ADC2_IN4_FO_biquad_filter>:

void init_ADC2_IN4_FO_biquad_filter(void)
  {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001f2c:	4b05      	ldr	r3, [pc, #20]	; (8001f44 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 8001f2e:	7819      	ldrb	r1, [r3, #0]
 8001f30:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 8001f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f34:	4b03      	ldr	r3, [pc, #12]	; (8001f44 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	4803      	ldr	r0, [pc, #12]	; (8001f48 <init_ADC2_IN4_FO_biquad_filter+0x20>)
 8001f3a:	f008 fd8f 	bl	800aa5c <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC2_IN4_NF_arg.S4,
	        ADC2_IN4_NF_arg.ADC2_IN4_numstages,
	        ADC2_IN4_NF_arg.ADC2_IN4_pcoeffs,
	        ADC2_IN4_NF_arg.ADC2_IN4_pState
	 );
  }
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20003c6c 	.word	0x20003c6c
 8001f48:	20005044 	.word	0x20005044

08001f4c <update_ADC2_IN4_FO_biquad_filter>:

void update_ADC2_IN4_FO_biquad_filter(void)
   {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC2_IN4_NF_arg.S4, ADC2_IN4_NF_arg.ADC2_IN4_psrc , ADC2_IN4_NF_arg.ADC2_IN4_pdst, ADC2_IN4_NF_arg.ADC2_IN4_Blocksize);
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 8001f52:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001f54:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 8001f56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f5a:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001f5e:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 8001f60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001f68:	4803      	ldr	r0, [pc, #12]	; (8001f78 <update_ADC2_IN4_FO_biquad_filter+0x2c>)
 8001f6a:	f008 fbbb 	bl	800a6e4 <arm_biquad_cascade_df2T_f32>
   }
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20003c6c 	.word	0x20003c6c
 8001f78:	20005044 	.word	0x20005044

08001f7c <init_ADC3_IN1_struct>:




void init_ADC3_IN1_struct(void)
  {
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC3_IN1_NF_arg.ADC3_IN1_psrc = (float32_t *)(ADC3_DMA_sort_ptr->ADC3_IN1_bfr);
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <init_ADC3_IN1_struct+0x1c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001f88:	3314      	adds	r3, #20
 8001f8a:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <init_ADC3_IN1_struct+0x20>)
 8001f8c:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	2000bdd8 	.word	0x2000bdd8
 8001f9c:	20005078 	.word	0x20005078

08001fa0 <init_ADC3_IN1_FO_biquad_filter>:

void init_ADC3_IN1_FO_biquad_filter(void)
  {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001fa4:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 8001fa6:	7819      	ldrb	r1, [r3, #0]
 8001fa8:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 8001faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fac:	4b03      	ldr	r3, [pc, #12]	; (8001fbc <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	4803      	ldr	r0, [pc, #12]	; (8001fc0 <init_ADC3_IN1_FO_biquad_filter+0x20>)
 8001fb2:	f008 fd53 	bl	800aa5c <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC3_IN1_NF_arg.S5,
	        ADC3_IN1_NF_arg.ADC3_IN1_numstages,
	        ADC3_IN1_NF_arg.ADC3_IN1_pcoeffs,
	        ADC3_IN1_NF_arg.ADC3_IN1_pState
	 );
  }
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20005078 	.word	0x20005078
 8001fc0:	20006450 	.word	0x20006450

08001fc4 <update_ADC3_IN1_FO_biquad_filter>:

void update_ADC3_IN1_FO_biquad_filter(void)
   {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC3_IN1_NF_arg.S5, ADC3_IN1_NF_arg.ADC3_IN1_psrc, ADC3_IN1_NF_arg.ADC3_IN1_pdst, ADC3_IN1_NF_arg.ADC3_IN1_Blocksize);
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <update_ADC3_IN1_FO_biquad_filter+0x28>)
 8001fca:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001fcc:	4b07      	ldr	r3, [pc, #28]	; (8001fec <update_ADC3_IN1_FO_biquad_filter+0x28>)
 8001fce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fd2:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001fd6:	4b05      	ldr	r3, [pc, #20]	; (8001fec <update_ADC3_IN1_FO_biquad_filter+0x28>)
 8001fd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fdc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001fe0:	4803      	ldr	r0, [pc, #12]	; (8001ff0 <update_ADC3_IN1_FO_biquad_filter+0x2c>)
 8001fe2:	f008 fb7f 	bl	800a6e4 <arm_biquad_cascade_df2T_f32>
   }
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20005078 	.word	0x20005078
 8001ff0:	20006450 	.word	0x20006450

08001ff4 <init_ADC3_IN2_struct>:




void init_ADC3_IN2_struct(void)
  {
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC3_IN2_NF_arg.ADC3_IN2_psrc = (float32_t *)(ADC3_DMA_sort_ptr->ADC3_IN2_bfr);  // Typecasting. Assigned at runtime
 8001ff8:	4b05      	ldr	r3, [pc, #20]	; (8002010 <init_ADC3_IN2_struct+0x1c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 8002000:	3320      	adds	r3, #32
 8002002:	4a04      	ldr	r2, [pc, #16]	; (8002014 <init_ADC3_IN2_struct+0x20>)
 8002004:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8002006:	bf00      	nop
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	2000bdd8 	.word	0x2000bdd8
 8002014:	20006484 	.word	0x20006484

08002018 <init_ADC3_IN2_FO_biquad_filter>:

void init_ADC3_IN2_FO_biquad_filter(void)
  {
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 800201e:	7819      	ldrb	r1, [r3, #0]
 8002020:	4b04      	ldr	r3, [pc, #16]	; (8002034 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 8002022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002024:	4b03      	ldr	r3, [pc, #12]	; (8002034 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002028:	4803      	ldr	r0, [pc, #12]	; (8002038 <init_ADC3_IN2_FO_biquad_filter+0x20>)
 800202a:	f008 fd17 	bl	800aa5c <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC3_IN2_NF_arg.S6,  // Pointer to the instance
	        ADC3_IN2_NF_arg.ADC3_IN2_numstages,                                     // Number of stages (2 in this case)
	        ADC3_IN2_NF_arg.ADC3_IN2_pcoeffs,                                       // Pointer to coefficients array
	        ADC3_IN2_NF_arg.ADC3_IN2_pState                                         // Pointer to the state buffer
	 );
  }
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20006484 	.word	0x20006484
 8002038:	2000785c 	.word	0x2000785c

0800203c <update_ADC3_IN2_FO_biquad_filter>:

void update_ADC3_IN2_FO_biquad_filter(void)
   {
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC3_IN2_NF_arg.S6, ADC3_IN2_NF_arg.ADC3_IN2_psrc, ADC3_IN2_NF_arg.ADC3_IN2_pdst, ADC3_IN2_NF_arg.ADC3_IN2_Blocksize);
 8002040:	4b08      	ldr	r3, [pc, #32]	; (8002064 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 8002042:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002044:	4b07      	ldr	r3, [pc, #28]	; (8002064 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 8002046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800204a:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 800204e:	4b05      	ldr	r3, [pc, #20]	; (8002064 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 8002050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002054:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8002058:	4803      	ldr	r0, [pc, #12]	; (8002068 <update_ADC3_IN2_FO_biquad_filter+0x2c>)
 800205a:	f008 fb43 	bl	800a6e4 <arm_biquad_cascade_df2T_f32>
   }
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20006484 	.word	0x20006484
 8002068:	2000785c 	.word	0x2000785c

0800206c <ADC1_IN1_OffsetCalc>:

//INCLUDES
#include "_ADCn_INx_Offset.h"

float32_t  ADC1_IN1_OffsetCalc(ADC1_IN1_MA *ADC1_IN1_Offset_ptr)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
	float32_t Sum_1 = 0.0f; // Initialize the sum to zero
 8002074:	f04f 0300 	mov.w	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	e010      	b.n	80020a2 <ADC1_IN1_OffsetCalc+0x36>
	{
		Sum_1 += ADC1_IN1_Offset_ptr->MA_ADC1_IN1_OutBfr[h];  // Accumulate the sum of all values in the moving average buffer
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	3308      	adds	r3, #8
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	3304      	adds	r3, #4
 800208c:	edd3 7a00 	vldr	s15, [r3]
 8002090:	ed97 7a03 	vldr	s14, [r7, #12]
 8002094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002098:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	3301      	adds	r3, #1
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2bff      	cmp	r3, #255	; 0xff
 80020a6:	d9eb      	bls.n	8002080 <ADC1_IN1_OffsetCalc+0x14>
	}

	return Sum_1/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 80020a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ac:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80020c8 <ADC1_IN1_OffsetCalc+0x5c>
 80020b0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80020b4:	eef0 7a66 	vmov.f32	s15, s13
}
 80020b8:	eeb0 0a67 	vmov.f32	s0, s15
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	43800000 	.word	0x43800000

080020cc <ADC1_IN2_OffsetCalc>:



float32_t  ADC1_IN2_OffsetCalc(ADC1_IN2_MA *ADC1_IN2_Offset_ptr)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
	float32_t Sum_2 = 0.0f;
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80020da:	2300      	movs	r3, #0
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	e010      	b.n	8002102 <ADC1_IN2_OffsetCalc+0x36>
	{
		Sum_2 += ADC1_IN2_Offset_ptr->MA_ADC1_IN2_OutBfr[h];
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	3308      	adds	r3, #8
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	3304      	adds	r3, #4
 80020ec:	edd3 7a00 	vldr	s15, [r3]
 80020f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80020f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f8:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	3301      	adds	r3, #1
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	2bff      	cmp	r3, #255	; 0xff
 8002106:	d9eb      	bls.n	80020e0 <ADC1_IN2_OffsetCalc+0x14>
	}

	return Sum_2/ADC_DMA_SIXTEENTHBUFFERSIZE;
 8002108:	edd7 7a03 	vldr	s15, [r7, #12]
 800210c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002128 <ADC1_IN2_OffsetCalc+0x5c>
 8002110:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002114:	eef0 7a66 	vmov.f32	s15, s13
}
 8002118:	eeb0 0a67 	vmov.f32	s0, s15
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	43800000 	.word	0x43800000

0800212c <ADC2_IN3_OffsetCalc>:



float32_t  ADC2_IN3_OffsetCalc(ADC2_IN3_MA *ADC2_IN3_Offset_ptr)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	float32_t Sum_3 = 0.0f;
 8002134:	f04f 0300 	mov.w	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	e010      	b.n	8002162 <ADC2_IN3_OffsetCalc+0x36>
	{
		Sum_3 += ADC2_IN3_Offset_ptr->MA_ADC2_IN3_OutBfr[h];
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3308      	adds	r3, #8
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	3304      	adds	r3, #4
 800214c:	edd3 7a00 	vldr	s15, [r3]
 8002150:	ed97 7a03 	vldr	s14, [r7, #12]
 8002154:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002158:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	3301      	adds	r3, #1
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	2bff      	cmp	r3, #255	; 0xff
 8002166:	d9eb      	bls.n	8002140 <ADC2_IN3_OffsetCalc+0x14>
	}

	return Sum_3/ADC_DMA_SIXTEENTHBUFFERSIZE;
 8002168:	edd7 7a03 	vldr	s15, [r7, #12]
 800216c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002188 <ADC2_IN3_OffsetCalc+0x5c>
 8002170:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002174:	eef0 7a66 	vmov.f32	s15, s13
}
 8002178:	eeb0 0a67 	vmov.f32	s0, s15
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	43800000 	.word	0x43800000

0800218c <ADC2_IN4_OffsetCalc>:



float32_t  ADC2_IN4_OffsetCalc(ADC2_IN4_MA *ADC2_IN4_Offset_ptr)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	float32_t Sum_4 = 0.0f;
 8002194:	f04f 0300 	mov.w	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	e010      	b.n	80021c2 <ADC2_IN4_OffsetCalc+0x36>
	{
		Sum_4 += ADC2_IN4_Offset_ptr->MA_ADC2_IN4_OutBfr[h];
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	3308      	adds	r3, #8
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	3304      	adds	r3, #4
 80021ac:	edd3 7a00 	vldr	s15, [r3]
 80021b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80021b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021b8:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	3301      	adds	r3, #1
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	2bff      	cmp	r3, #255	; 0xff
 80021c6:	d9eb      	bls.n	80021a0 <ADC2_IN4_OffsetCalc+0x14>
	}

	return Sum_4/ADC_DMA_SIXTEENTHBUFFERSIZE;
 80021c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80021cc:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80021e8 <ADC2_IN4_OffsetCalc+0x5c>
 80021d0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80021d4:	eef0 7a66 	vmov.f32	s15, s13
}
 80021d8:	eeb0 0a67 	vmov.f32	s0, s15
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	43800000 	.word	0x43800000

080021ec <ADC3_IN1_OffsetCalc>:



float32_t  ADC3_IN1_OffsetCalc(ADC3_IN1_MA *ADC3_IN1_Offset_ptr)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
	float32_t Sum_5 = 0.0f; // Initialize the sum to zero
 80021f4:	f04f 0300 	mov.w	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	e010      	b.n	8002222 <ADC3_IN1_OffsetCalc+0x36>
	{
		Sum_5 += ADC3_IN1_Offset_ptr->MA_ADC3_IN1_OutBfr[h];  // Accumulate the sum of all values in the buffer
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	3308      	adds	r3, #8
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	3304      	adds	r3, #4
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	ed97 7a03 	vldr	s14, [r7, #12]
 8002214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002218:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	3301      	adds	r3, #1
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2bff      	cmp	r3, #255	; 0xff
 8002226:	d9eb      	bls.n	8002200 <ADC3_IN1_OffsetCalc+0x14>
	}

	return Sum_5/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 8002228:	edd7 7a03 	vldr	s15, [r7, #12]
 800222c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002248 <ADC3_IN1_OffsetCalc+0x5c>
 8002230:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002234:	eef0 7a66 	vmov.f32	s15, s13
}
 8002238:	eeb0 0a67 	vmov.f32	s0, s15
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	43800000 	.word	0x43800000

0800224c <ADC3_IN2_OffsetCalc>:



float32_t  ADC3_IN2_OffsetCalc(ADC3_IN2_MA *ADC3_IN2_Offset_ptr)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	float32_t Sum_6 = 0.0f;
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800225a:	2300      	movs	r3, #0
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	e010      	b.n	8002282 <ADC3_IN2_OffsetCalc+0x36>
	{
		Sum_6 += ADC3_IN2_Offset_ptr->MA_ADC3_IN2_OutBfr[h];
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3308      	adds	r3, #8
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	3304      	adds	r3, #4
 800226c:	edd3 7a00 	vldr	s15, [r3]
 8002270:	ed97 7a03 	vldr	s14, [r7, #12]
 8002274:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002278:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	3301      	adds	r3, #1
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	2bff      	cmp	r3, #255	; 0xff
 8002286:	d9eb      	bls.n	8002260 <ADC3_IN2_OffsetCalc+0x14>
	}

	return Sum_6/ADC_DMA_SIXTEENTHBUFFERSIZE;
 8002288:	edd7 7a03 	vldr	s15, [r7, #12]
 800228c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80022a8 <ADC3_IN2_OffsetCalc+0x5c>
 8002290:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002294:	eef0 7a66 	vmov.f32	s15, s13
}
 8002298:	eeb0 0a67 	vmov.f32	s0, s15
 800229c:	3714      	adds	r7, #20
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	43800000 	.word	0x43800000

080022ac <ADC1_IN1_SD_BL>:
//INCLUSIONS
#include "_ADCn_INx_SD_BL.h"

//FUNCTION DEFINITIONS
float32_t  ADC1_IN1_SD_BL(ADC1_IN1_MA *ADC1_IN1_SD_BL_ptr, float32_t Mean_1)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_1 = 0.0f;
 80022b8:	f04f 0300 	mov.w	r3, #0
 80022bc:	617b      	str	r3, [r7, #20]
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	e01a      	b.n	80022fa <ADC1_IN1_SD_BL+0x4e>
  {
	  float32_t Diff_1 = ADC1_IN1_SD_BL_ptr->MA_ADC1_IN1_OutBfr[q] - Mean_1;
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	3308      	adds	r3, #8
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	3304      	adds	r3, #4
 80022d0:	ed93 7a00 	vldr	s14, [r3]
 80022d4:	edd7 7a00 	vldr	s15, [r7]
 80022d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022dc:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_1 += Diff_1 * Diff_1;
 80022e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80022e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80022e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80022ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022f0:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	3301      	adds	r3, #1
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	2bff      	cmp	r3, #255	; 0xff
 80022fe:	d9e1      	bls.n	80022c4 <ADC1_IN1_SD_BL+0x18>
  }

  Variance_1 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 8002300:	ed97 7a05 	vldr	s14, [r7, #20]
 8002304:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002340 <ADC1_IN1_SD_BL+0x94>
 8002308:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800230c:	edc7 7a05 	vstr	s15, [r7, #20]

  return sqrt(Variance_1); //Square root of variance
 8002310:	6978      	ldr	r0, [r7, #20]
 8002312:	f7fe f8e5 	bl	80004e0 <__aeabi_f2d>
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	ec43 2b10 	vmov	d0, r2, r3
 800231e:	f008 ffab 	bl	800b278 <sqrt>
 8002322:	ec53 2b10 	vmov	r2, r3, d0
 8002326:	4610      	mov	r0, r2
 8002328:	4619      	mov	r1, r3
 800232a:	f7fe fc09 	bl	8000b40 <__aeabi_d2f>
 800232e:	4603      	mov	r3, r0
 8002330:	ee07 3a90 	vmov	s15, r3
}
 8002334:	eeb0 0a67 	vmov.f32	s0, s15
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	43800000 	.word	0x43800000

08002344 <ADC1_IN2_SD_BL>:


float32_t  ADC1_IN2_SD_BL(ADC1_IN2_MA *ADC1_IN2_SD_BL_ptr, float32_t Mean_2)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_2 = 0.0f;
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  for (uint32_t  s=0; s<ADC_DMA_SIXTEENTHBUFFERSIZE; s++)
 8002356:	2300      	movs	r3, #0
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	e01a      	b.n	8002392 <ADC1_IN2_SD_BL+0x4e>
  {
	  float32_t Diff_2 = ADC1_IN2_SD_BL_ptr->MA_ADC1_IN2_OutBfr[s] - Mean_2;
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	3308      	adds	r3, #8
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	3304      	adds	r3, #4
 8002368:	ed93 7a00 	vldr	s14, [r3]
 800236c:	edd7 7a00 	vldr	s15, [r7]
 8002370:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002374:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_2 += Diff_2 * Diff_2;
 8002378:	edd7 7a03 	vldr	s15, [r7, #12]
 800237c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002380:	ed97 7a05 	vldr	s14, [r7, #20]
 8002384:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002388:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  s=0; s<ADC_DMA_SIXTEENTHBUFFERSIZE; s++)
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	3301      	adds	r3, #1
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	2bff      	cmp	r3, #255	; 0xff
 8002396:	d9e1      	bls.n	800235c <ADC1_IN2_SD_BL+0x18>
  }

  Variance_2 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 8002398:	ed97 7a05 	vldr	s14, [r7, #20]
 800239c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80023d8 <ADC1_IN2_SD_BL+0x94>
 80023a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023a4:	edc7 7a05 	vstr	s15, [r7, #20]

 return sqrt(Variance_2);
 80023a8:	6978      	ldr	r0, [r7, #20]
 80023aa:	f7fe f899 	bl	80004e0 <__aeabi_f2d>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	ec43 2b10 	vmov	d0, r2, r3
 80023b6:	f008 ff5f 	bl	800b278 <sqrt>
 80023ba:	ec53 2b10 	vmov	r2, r3, d0
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	f7fe fbbd 	bl	8000b40 <__aeabi_d2f>
 80023c6:	4603      	mov	r3, r0
 80023c8:	ee07 3a90 	vmov	s15, r3

}
 80023cc:	eeb0 0a67 	vmov.f32	s0, s15
 80023d0:	3718      	adds	r7, #24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	43800000 	.word	0x43800000

080023dc <ADC2_IN3_SD_BL>:


float32_t  ADC2_IN3_SD_BL(ADC2_IN3_MA *ADC2_IN3_SD_BL_ptr, float32_t Mean_3)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_3 = 0.0f;
 80023e8:	f04f 0300 	mov.w	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  for (uint32_t  v=0; v<ADC_DMA_SIXTEENTHBUFFERSIZE; v++)
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	e01a      	b.n	800242a <ADC2_IN3_SD_BL+0x4e>
  {
	  float32_t Diff_3 = ADC2_IN3_SD_BL_ptr->MA_ADC2_IN3_OutBfr[v] - Mean_3;
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	3308      	adds	r3, #8
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	3304      	adds	r3, #4
 8002400:	ed93 7a00 	vldr	s14, [r3]
 8002404:	edd7 7a00 	vldr	s15, [r7]
 8002408:	ee77 7a67 	vsub.f32	s15, s14, s15
 800240c:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_3 += Diff_3 * Diff_3;
 8002410:	edd7 7a03 	vldr	s15, [r7, #12]
 8002414:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002418:	ed97 7a05 	vldr	s14, [r7, #20]
 800241c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002420:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  v=0; v<ADC_DMA_SIXTEENTHBUFFERSIZE; v++)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	3301      	adds	r3, #1
 8002428:	613b      	str	r3, [r7, #16]
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	2bff      	cmp	r3, #255	; 0xff
 800242e:	d9e1      	bls.n	80023f4 <ADC2_IN3_SD_BL+0x18>
  }

  Variance_3 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 8002430:	ed97 7a05 	vldr	s14, [r7, #20]
 8002434:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002470 <ADC2_IN3_SD_BL+0x94>
 8002438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800243c:	edc7 7a05 	vstr	s15, [r7, #20]

  return sqrt(Variance_3);
 8002440:	6978      	ldr	r0, [r7, #20]
 8002442:	f7fe f84d 	bl	80004e0 <__aeabi_f2d>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	ec43 2b10 	vmov	d0, r2, r3
 800244e:	f008 ff13 	bl	800b278 <sqrt>
 8002452:	ec53 2b10 	vmov	r2, r3, d0
 8002456:	4610      	mov	r0, r2
 8002458:	4619      	mov	r1, r3
 800245a:	f7fe fb71 	bl	8000b40 <__aeabi_d2f>
 800245e:	4603      	mov	r3, r0
 8002460:	ee07 3a90 	vmov	s15, r3

}
 8002464:	eeb0 0a67 	vmov.f32	s0, s15
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	43800000 	.word	0x43800000

08002474 <ADC2_IN4_SD_BL>:


float32_t  ADC2_IN4_SD_BL(ADC2_IN4_MA *ADC2_IN4_SD_BL_ptr, float32_t Mean_4)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_4 = 0.0f;
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
  for (uint32_t  w=0; w<ADC_DMA_SIXTEENTHBUFFERSIZE; w++)
 8002486:	2300      	movs	r3, #0
 8002488:	613b      	str	r3, [r7, #16]
 800248a:	e01a      	b.n	80024c2 <ADC2_IN4_SD_BL+0x4e>
  {
	  float32_t Diff_4 = ADC2_IN4_SD_BL_ptr->MA_ADC2_IN4_OutBfr[w] - Mean_4;
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	3308      	adds	r3, #8
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	3304      	adds	r3, #4
 8002498:	ed93 7a00 	vldr	s14, [r3]
 800249c:	edd7 7a00 	vldr	s15, [r7]
 80024a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a4:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_4 += Diff_4 * Diff_4;
 80024a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80024ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80024b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024b8:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  w=0; w<ADC_DMA_SIXTEENTHBUFFERSIZE; w++)
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	3301      	adds	r3, #1
 80024c0:	613b      	str	r3, [r7, #16]
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	2bff      	cmp	r3, #255	; 0xff
 80024c6:	d9e1      	bls.n	800248c <ADC2_IN4_SD_BL+0x18>
  }

  Variance_4 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 80024c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80024cc:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002508 <ADC2_IN4_SD_BL+0x94>
 80024d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024d4:	edc7 7a05 	vstr	s15, [r7, #20]

 return sqrt(Variance_4);
 80024d8:	6978      	ldr	r0, [r7, #20]
 80024da:	f7fe f801 	bl	80004e0 <__aeabi_f2d>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	ec43 2b10 	vmov	d0, r2, r3
 80024e6:	f008 fec7 	bl	800b278 <sqrt>
 80024ea:	ec53 2b10 	vmov	r2, r3, d0
 80024ee:	4610      	mov	r0, r2
 80024f0:	4619      	mov	r1, r3
 80024f2:	f7fe fb25 	bl	8000b40 <__aeabi_d2f>
 80024f6:	4603      	mov	r3, r0
 80024f8:	ee07 3a90 	vmov	s15, r3

}
 80024fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002500:	3718      	adds	r7, #24
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	43800000 	.word	0x43800000

0800250c <ADC3_IN1_SD_BL>:


float32_t  ADC3_IN1_SD_BL(ADC3_IN1_MA *ADC3_IN1_SD_BL_ptr, float32_t Mean_5)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_5 = 0.0f;
 8002518:	f04f 0300 	mov.w	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
  for (uint32_t  d=0; d<ADC_DMA_SIXTEENTHBUFFERSIZE; d++)
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	e01a      	b.n	800255a <ADC3_IN1_SD_BL+0x4e>
  {
	  float32_t Diff_5 = ADC3_IN1_SD_BL_ptr->MA_ADC3_IN1_OutBfr[d] - Mean_5;
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	3308      	adds	r3, #8
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	3304      	adds	r3, #4
 8002530:	ed93 7a00 	vldr	s14, [r3]
 8002534:	edd7 7a00 	vldr	s15, [r7]
 8002538:	ee77 7a67 	vsub.f32	s15, s14, s15
 800253c:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_5 += Diff_5 * Diff_5;
 8002540:	edd7 7a03 	vldr	s15, [r7, #12]
 8002544:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002548:	ed97 7a05 	vldr	s14, [r7, #20]
 800254c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002550:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  d=0; d<ADC_DMA_SIXTEENTHBUFFERSIZE; d++)
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	3301      	adds	r3, #1
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	2bff      	cmp	r3, #255	; 0xff
 800255e:	d9e1      	bls.n	8002524 <ADC3_IN1_SD_BL+0x18>
  }

  Variance_5 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 8002560:	ed97 7a05 	vldr	s14, [r7, #20]
 8002564:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80025a0 <ADC3_IN1_SD_BL+0x94>
 8002568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800256c:	edc7 7a05 	vstr	s15, [r7, #20]

 return sqrt(Variance_5);
 8002570:	6978      	ldr	r0, [r7, #20]
 8002572:	f7fd ffb5 	bl	80004e0 <__aeabi_f2d>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
 800257a:	ec43 2b10 	vmov	d0, r2, r3
 800257e:	f008 fe7b 	bl	800b278 <sqrt>
 8002582:	ec53 2b10 	vmov	r2, r3, d0
 8002586:	4610      	mov	r0, r2
 8002588:	4619      	mov	r1, r3
 800258a:	f7fe fad9 	bl	8000b40 <__aeabi_d2f>
 800258e:	4603      	mov	r3, r0
 8002590:	ee07 3a90 	vmov	s15, r3

}
 8002594:	eeb0 0a67 	vmov.f32	s0, s15
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	43800000 	.word	0x43800000

080025a4 <ADC3_IN2_SD_BL>:


float32_t  ADC3_IN2_SD_BL(ADC3_IN2_MA *ADC3_IN2_SD_BL_ptr, float32_t Mean_6)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b086      	sub	sp, #24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_6 = 0.0f;
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]
  for (uint32_t  c=0; c<ADC_DMA_SIXTEENTHBUFFERSIZE; c++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	e01a      	b.n	80025f2 <ADC3_IN2_SD_BL+0x4e>
  {
	  float32_t Diff_6 = ADC3_IN2_SD_BL_ptr->MA_ADC3_IN2_OutBfr[c] - Mean_6;
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	3308      	adds	r3, #8
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	3304      	adds	r3, #4
 80025c8:	ed93 7a00 	vldr	s14, [r3]
 80025cc:	edd7 7a00 	vldr	s15, [r7]
 80025d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025d4:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_6 += Diff_6 * Diff_6;
 80025d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80025dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80025e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e8:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  c=0; c<ADC_DMA_SIXTEENTHBUFFERSIZE; c++)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	3301      	adds	r3, #1
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	2bff      	cmp	r3, #255	; 0xff
 80025f6:	d9e1      	bls.n	80025bc <ADC3_IN2_SD_BL+0x18>
  }

  Variance_6 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 80025f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80025fc:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002638 <ADC3_IN2_SD_BL+0x94>
 8002600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002604:	edc7 7a05 	vstr	s15, [r7, #20]

  return sqrt(Variance_6); //Square root of variance
 8002608:	6978      	ldr	r0, [r7, #20]
 800260a:	f7fd ff69 	bl	80004e0 <__aeabi_f2d>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	ec43 2b10 	vmov	d0, r2, r3
 8002616:	f008 fe2f 	bl	800b278 <sqrt>
 800261a:	ec53 2b10 	vmov	r2, r3, d0
 800261e:	4610      	mov	r0, r2
 8002620:	4619      	mov	r1, r3
 8002622:	f7fe fa8d 	bl	8000b40 <__aeabi_d2f>
 8002626:	4603      	mov	r3, r0
 8002628:	ee07 3a90 	vmov	s15, r3

}
 800262c:	eeb0 0a67 	vmov.f32	s0, s15
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	43800000 	.word	0x43800000

0800263c <ADC1_IN1_SSC>:
//INCLUDES
#include "_ADCn_INx_SSC.h"

//FUNCTION DEFINITIONS
float32_t ADC1_IN1_SSC(ADC1_IN1_MA *ADC1_IN1_SSC_ptr, float32_t Threshold_1)
{
 800263c:	b480      	push	{r7}
 800263e:	b087      	sub	sp, #28
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	ed87 0a00 	vstr	s0, [r7]
  float32_t SSC_Count_1 = 0.0f;
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	617b      	str	r3, [r7, #20]

  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800264e:	2301      	movs	r3, #1
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	e055      	b.n	8002700 <ADC1_IN1_SSC+0xc4>
  {
	float32_t SSC_Diff_1 = ADC1_IN1_SSC_ptr->MA_ADC1_IN1_OutBfr[n] - ADC1_IN1_SSC_ptr->MA_ADC1_IN1_OutBfr[n-1];
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	3308      	adds	r3, #8
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	3304      	adds	r3, #4
 8002660:	ed93 7a00 	vldr	s14, [r3]
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	3b01      	subs	r3, #1
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	3308      	adds	r3, #8
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	3304      	adds	r3, #4
 8002672:	edd3 7a00 	vldr	s15, [r3]
 8002676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800267a:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t SSC_Diff_2 = ADC1_IN1_SSC_ptr->MA_ADC1_IN1_OutBfr[n+1] - ADC1_IN1_SSC_ptr->MA_ADC1_IN1_OutBfr[n];
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	3301      	adds	r3, #1
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	3308      	adds	r3, #8
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	3304      	adds	r3, #4
 800268c:	ed93 7a00 	vldr	s14, [r3]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	3308      	adds	r3, #8
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	3304      	adds	r3, #4
 800269c:	edd3 7a00 	vldr	s15, [r3]
 80026a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026a4:	edc7 7a02 	vstr	s15, [r7, #8]

	if ( SSC_Diff_1 * SSC_Diff_2 > 0 && (fabs (SSC_Diff_1) > Threshold_1 || fabs (SSC_Diff_2) > Threshold_1) )
 80026a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80026ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80026b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026bc:	dd1d      	ble.n	80026fa <ADC1_IN1_SSC+0xbe>
 80026be:	edd7 7a03 	vldr	s15, [r7, #12]
 80026c2:	eef0 7ae7 	vabs.f32	s15, s15
 80026c6:	ed97 7a00 	vldr	s14, [r7]
 80026ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d2:	d40a      	bmi.n	80026ea <ADC1_IN1_SSC+0xae>
 80026d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80026d8:	eef0 7ae7 	vabs.f32	s15, s15
 80026dc:	ed97 7a00 	vldr	s14, [r7]
 80026e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e8:	d507      	bpl.n	80026fa <ADC1_IN1_SSC+0xbe>
	{
       SSC_Count_1++;
 80026ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80026ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026f6:	edc7 7a05 	vstr	s15, [r7, #20]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	3301      	adds	r3, #1
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	2bff      	cmp	r3, #255	; 0xff
 8002704:	d9a6      	bls.n	8002654 <ADC1_IN1_SSC+0x18>
	}
  }

  return SSC_Count_1;
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	ee07 3a90 	vmov	s15, r3
}
 800270c:	eeb0 0a67 	vmov.f32	s0, s15
 8002710:	371c      	adds	r7, #28
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <ADC1_IN2_SSC>:


float32_t ADC1_IN2_SSC(ADC1_IN2_MA *ADC1_IN2_SSC_ptr, float32_t Threshold_2)
{
 800271a:	b480      	push	{r7}
 800271c:	b087      	sub	sp, #28
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	ed87 0a00 	vstr	s0, [r7]
  float32_t SSC_Count_2 = 0.0f;
 8002726:	f04f 0300 	mov.w	r3, #0
 800272a:	617b      	str	r3, [r7, #20]

  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800272c:	2301      	movs	r3, #1
 800272e:	613b      	str	r3, [r7, #16]
 8002730:	e055      	b.n	80027de <ADC1_IN2_SSC+0xc4>
  {
	float32_t SSC_Diff_3 = ADC1_IN2_SSC_ptr->MA_ADC1_IN2_OutBfr[n] - ADC1_IN2_SSC_ptr->MA_ADC1_IN2_OutBfr[n-1];
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	3308      	adds	r3, #8
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	3304      	adds	r3, #4
 800273e:	ed93 7a00 	vldr	s14, [r3]
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	3b01      	subs	r3, #1
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	3308      	adds	r3, #8
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	3304      	adds	r3, #4
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002758:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t SSC_Diff_4 = ADC1_IN2_SSC_ptr->MA_ADC1_IN2_OutBfr[n+1] - ADC1_IN2_SSC_ptr->MA_ADC1_IN2_OutBfr[n];
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	3301      	adds	r3, #1
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	3308      	adds	r3, #8
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	4413      	add	r3, r2
 8002768:	3304      	adds	r3, #4
 800276a:	ed93 7a00 	vldr	s14, [r3]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	3308      	adds	r3, #8
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	3304      	adds	r3, #4
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002782:	edc7 7a02 	vstr	s15, [r7, #8]

	if ( SSC_Diff_3 * SSC_Diff_4 > 0 && (fabs (SSC_Diff_3) > Threshold_2 || fabs (SSC_Diff_4) > Threshold_2) )
 8002786:	ed97 7a03 	vldr	s14, [r7, #12]
 800278a:	edd7 7a02 	vldr	s15, [r7, #8]
 800278e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002792:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800279a:	dd1d      	ble.n	80027d8 <ADC1_IN2_SSC+0xbe>
 800279c:	edd7 7a03 	vldr	s15, [r7, #12]
 80027a0:	eef0 7ae7 	vabs.f32	s15, s15
 80027a4:	ed97 7a00 	vldr	s14, [r7]
 80027a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	d40a      	bmi.n	80027c8 <ADC1_IN2_SSC+0xae>
 80027b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80027b6:	eef0 7ae7 	vabs.f32	s15, s15
 80027ba:	ed97 7a00 	vldr	s14, [r7]
 80027be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c6:	d507      	bpl.n	80027d8 <ADC1_IN2_SSC+0xbe>
	{
       SSC_Count_2++;
 80027c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80027cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027d4:	edc7 7a05 	vstr	s15, [r7, #20]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	3301      	adds	r3, #1
 80027dc:	613b      	str	r3, [r7, #16]
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	2bff      	cmp	r3, #255	; 0xff
 80027e2:	d9a6      	bls.n	8002732 <ADC1_IN2_SSC+0x18>
	}
  }

  return SSC_Count_2;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	ee07 3a90 	vmov	s15, r3
}
 80027ea:	eeb0 0a67 	vmov.f32	s0, s15
 80027ee:	371c      	adds	r7, #28
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <ADC2_IN3_SSC>:


float32_t ADC2_IN3_SSC(ADC2_IN3_MA *ADC2_IN3_SSC_ptr, float32_t Threshold_3)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b087      	sub	sp, #28
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	ed87 0a00 	vstr	s0, [r7]
  float32_t SSC_Count_3 = 0.0f;
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	617b      	str	r3, [r7, #20]

  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800280a:	2301      	movs	r3, #1
 800280c:	613b      	str	r3, [r7, #16]
 800280e:	e055      	b.n	80028bc <ADC2_IN3_SSC+0xc4>
  {
	float32_t SSC_Diff_5 = ADC2_IN3_SSC_ptr->MA_ADC2_IN3_OutBfr[n] - ADC2_IN3_SSC_ptr->MA_ADC2_IN3_OutBfr[n-1];
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	3308      	adds	r3, #8
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	3304      	adds	r3, #4
 800281c:	ed93 7a00 	vldr	s14, [r3]
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	3b01      	subs	r3, #1
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	3308      	adds	r3, #8
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	3304      	adds	r3, #4
 800282e:	edd3 7a00 	vldr	s15, [r3]
 8002832:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002836:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t SSC_Diff_6 = ADC2_IN3_SSC_ptr->MA_ADC2_IN3_OutBfr[n+1] - ADC2_IN3_SSC_ptr->MA_ADC2_IN3_OutBfr[n];
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	3301      	adds	r3, #1
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	3308      	adds	r3, #8
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	3304      	adds	r3, #4
 8002848:	ed93 7a00 	vldr	s14, [r3]
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	3308      	adds	r3, #8
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	3304      	adds	r3, #4
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002860:	edc7 7a02 	vstr	s15, [r7, #8]

	if ( SSC_Diff_5 * SSC_Diff_6 > 0 && (fabs (SSC_Diff_5) > Threshold_3 || fabs (SSC_Diff_6) > Threshold_3) )
 8002864:	ed97 7a03 	vldr	s14, [r7, #12]
 8002868:	edd7 7a02 	vldr	s15, [r7, #8]
 800286c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002870:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002878:	dd1d      	ble.n	80028b6 <ADC2_IN3_SSC+0xbe>
 800287a:	edd7 7a03 	vldr	s15, [r7, #12]
 800287e:	eef0 7ae7 	vabs.f32	s15, s15
 8002882:	ed97 7a00 	vldr	s14, [r7]
 8002886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800288a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288e:	d40a      	bmi.n	80028a6 <ADC2_IN3_SSC+0xae>
 8002890:	edd7 7a02 	vldr	s15, [r7, #8]
 8002894:	eef0 7ae7 	vabs.f32	s15, s15
 8002898:	ed97 7a00 	vldr	s14, [r7]
 800289c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a4:	d507      	bpl.n	80028b6 <ADC2_IN3_SSC+0xbe>
	{
       SSC_Count_3++;
 80028a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80028aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028b2:	edc7 7a05 	vstr	s15, [r7, #20]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	3301      	adds	r3, #1
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	2bff      	cmp	r3, #255	; 0xff
 80028c0:	d9a6      	bls.n	8002810 <ADC2_IN3_SSC+0x18>
	}
  }

  return SSC_Count_3;
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	ee07 3a90 	vmov	s15, r3
}
 80028c8:	eeb0 0a67 	vmov.f32	s0, s15
 80028cc:	371c      	adds	r7, #28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <ADC2_IN4_SSC>:


float32_t ADC2_IN4_SSC(ADC2_IN4_MA *ADC2_IN4_SSC_ptr, float32_t Threshold_4)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b087      	sub	sp, #28
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	ed87 0a00 	vstr	s0, [r7]
  float32_t SSC_Count_4 = 0.0f;
 80028e2:	f04f 0300 	mov.w	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]

  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80028e8:	2301      	movs	r3, #1
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	e055      	b.n	800299a <ADC2_IN4_SSC+0xc4>
  {
	float32_t SSC_Diff_7 = ADC2_IN4_SSC_ptr->MA_ADC2_IN4_OutBfr[n] - ADC2_IN4_SSC_ptr->MA_ADC2_IN4_OutBfr[n-1];
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	3308      	adds	r3, #8
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4413      	add	r3, r2
 80028f8:	3304      	adds	r3, #4
 80028fa:	ed93 7a00 	vldr	s14, [r3]
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	3b01      	subs	r3, #1
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	3308      	adds	r3, #8
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	3304      	adds	r3, #4
 800290c:	edd3 7a00 	vldr	s15, [r3]
 8002910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002914:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t SSC_Diff_8 = ADC2_IN4_SSC_ptr->MA_ADC2_IN4_OutBfr[n+1] - ADC2_IN4_SSC_ptr->MA_ADC2_IN4_OutBfr[n];
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	3301      	adds	r3, #1
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	3308      	adds	r3, #8
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4413      	add	r3, r2
 8002924:	3304      	adds	r3, #4
 8002926:	ed93 7a00 	vldr	s14, [r3]
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	3308      	adds	r3, #8
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	3304      	adds	r3, #4
 8002936:	edd3 7a00 	vldr	s15, [r3]
 800293a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800293e:	edc7 7a02 	vstr	s15, [r7, #8]

	if ( SSC_Diff_7 * SSC_Diff_8 > 0 && (fabs (SSC_Diff_7) > Threshold_4 || fabs (SSC_Diff_8) > Threshold_4) )
 8002942:	ed97 7a03 	vldr	s14, [r7, #12]
 8002946:	edd7 7a02 	vldr	s15, [r7, #8]
 800294a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800294e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002956:	dd1d      	ble.n	8002994 <ADC2_IN4_SSC+0xbe>
 8002958:	edd7 7a03 	vldr	s15, [r7, #12]
 800295c:	eef0 7ae7 	vabs.f32	s15, s15
 8002960:	ed97 7a00 	vldr	s14, [r7]
 8002964:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296c:	d40a      	bmi.n	8002984 <ADC2_IN4_SSC+0xae>
 800296e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002972:	eef0 7ae7 	vabs.f32	s15, s15
 8002976:	ed97 7a00 	vldr	s14, [r7]
 800297a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800297e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002982:	d507      	bpl.n	8002994 <ADC2_IN4_SSC+0xbe>
	{
       SSC_Count_4++;
 8002984:	edd7 7a05 	vldr	s15, [r7, #20]
 8002988:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800298c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002990:	edc7 7a05 	vstr	s15, [r7, #20]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	3301      	adds	r3, #1
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	2bff      	cmp	r3, #255	; 0xff
 800299e:	d9a6      	bls.n	80028ee <ADC2_IN4_SSC+0x18>
	}
  }

  return SSC_Count_4;
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	ee07 3a90 	vmov	s15, r3
}
 80029a6:	eeb0 0a67 	vmov.f32	s0, s15
 80029aa:	371c      	adds	r7, #28
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <ADC3_IN1_SSC>:


float32_t ADC3_IN1_SSC(ADC3_IN1_MA *ADC3_IN1_SSC_ptr, float32_t Threshold_5)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b087      	sub	sp, #28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	ed87 0a00 	vstr	s0, [r7]
  float32_t SSC_Count_5 = 0.0f;
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]

  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80029c6:	2301      	movs	r3, #1
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	e055      	b.n	8002a78 <ADC3_IN1_SSC+0xc4>
  {
	float32_t SSC_Diff_9 = ADC3_IN1_SSC_ptr->MA_ADC3_IN1_OutBfr[n] - ADC3_IN1_SSC_ptr->MA_ADC3_IN1_OutBfr[n-1];
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	3308      	adds	r3, #8
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	3304      	adds	r3, #4
 80029d8:	ed93 7a00 	vldr	s14, [r3]
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	3b01      	subs	r3, #1
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	3308      	adds	r3, #8
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	3304      	adds	r3, #4
 80029ea:	edd3 7a00 	vldr	s15, [r3]
 80029ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029f2:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t SSC_Diff_10 = ADC3_IN1_SSC_ptr->MA_ADC3_IN1_OutBfr[n+1] - ADC3_IN1_SSC_ptr->MA_ADC3_IN1_OutBfr[n];
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	3301      	adds	r3, #1
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	3308      	adds	r3, #8
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	4413      	add	r3, r2
 8002a02:	3304      	adds	r3, #4
 8002a04:	ed93 7a00 	vldr	s14, [r3]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	3308      	adds	r3, #8
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	3304      	adds	r3, #4
 8002a14:	edd3 7a00 	vldr	s15, [r3]
 8002a18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a1c:	edc7 7a02 	vstr	s15, [r7, #8]

	if ( SSC_Diff_9 * SSC_Diff_10 > 0 && (fabs (SSC_Diff_9) > Threshold_5 || fabs (SSC_Diff_10) > Threshold_5) )
 8002a20:	ed97 7a03 	vldr	s14, [r7, #12]
 8002a24:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a34:	dd1d      	ble.n	8002a72 <ADC3_IN1_SSC+0xbe>
 8002a36:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a3a:	eef0 7ae7 	vabs.f32	s15, s15
 8002a3e:	ed97 7a00 	vldr	s14, [r7]
 8002a42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4a:	d40a      	bmi.n	8002a62 <ADC3_IN1_SSC+0xae>
 8002a4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a50:	eef0 7ae7 	vabs.f32	s15, s15
 8002a54:	ed97 7a00 	vldr	s14, [r7]
 8002a58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a60:	d507      	bpl.n	8002a72 <ADC3_IN1_SSC+0xbe>
	{
       SSC_Count_5++;
 8002a62:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a6e:	edc7 7a05 	vstr	s15, [r7, #20]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	3301      	adds	r3, #1
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	2bff      	cmp	r3, #255	; 0xff
 8002a7c:	d9a6      	bls.n	80029cc <ADC3_IN1_SSC+0x18>
	}
  }

  return SSC_Count_5;
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	ee07 3a90 	vmov	s15, r3
}
 8002a84:	eeb0 0a67 	vmov.f32	s0, s15
 8002a88:	371c      	adds	r7, #28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <ADC3_IN2_SSC>:


float32_t ADC3_IN2_SSC(ADC3_IN2_MA *ADC3_IN2_SSC_ptr, float32_t Threshold_6)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b087      	sub	sp, #28
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
 8002a9a:	ed87 0a00 	vstr	s0, [r7]
  float32_t SSC_Count_6 = 0.0f;
 8002a9e:	f04f 0300 	mov.w	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]

  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	e055      	b.n	8002b56 <ADC3_IN2_SSC+0xc4>
  {
	float32_t SSC_Diff_11 = ADC3_IN2_SSC_ptr->MA_ADC3_IN2_OutBfr[n] - ADC3_IN2_SSC_ptr->MA_ADC3_IN2_OutBfr[n-1];
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	3308      	adds	r3, #8
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3304      	adds	r3, #4
 8002ab6:	ed93 7a00 	vldr	s14, [r3]
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	3308      	adds	r3, #8
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3304      	adds	r3, #4
 8002ac8:	edd3 7a00 	vldr	s15, [r3]
 8002acc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad0:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t SSC_Diff_12 = ADC3_IN2_SSC_ptr->MA_ADC3_IN2_OutBfr[n+1] - ADC3_IN2_SSC_ptr->MA_ADC3_IN2_OutBfr[n];
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	3308      	adds	r3, #8
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	ed93 7a00 	vldr	s14, [r3]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	3308      	adds	r3, #8
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	3304      	adds	r3, #4
 8002af2:	edd3 7a00 	vldr	s15, [r3]
 8002af6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002afa:	edc7 7a02 	vstr	s15, [r7, #8]

	if ( SSC_Diff_11 * SSC_Diff_12 > 0 && (fabs (SSC_Diff_11) > Threshold_6 || fabs (SSC_Diff_12) > Threshold_6) )
 8002afe:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b02:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b12:	dd1d      	ble.n	8002b50 <ADC3_IN2_SSC+0xbe>
 8002b14:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b18:	eef0 7ae7 	vabs.f32	s15, s15
 8002b1c:	ed97 7a00 	vldr	s14, [r7]
 8002b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b28:	d40a      	bmi.n	8002b40 <ADC3_IN2_SSC+0xae>
 8002b2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b2e:	eef0 7ae7 	vabs.f32	s15, s15
 8002b32:	ed97 7a00 	vldr	s14, [r7]
 8002b36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3e:	d507      	bpl.n	8002b50 <ADC3_IN2_SSC+0xbe>
	{
       SSC_Count_6++;
 8002b40:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b44:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b4c:	edc7 7a05 	vstr	s15, [r7, #20]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	3301      	adds	r3, #1
 8002b54:	613b      	str	r3, [r7, #16]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	2bff      	cmp	r3, #255	; 0xff
 8002b5a:	d9a6      	bls.n	8002aaa <ADC3_IN2_SSC+0x18>
	}
  }

  return SSC_Count_6;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	ee07 3a90 	vmov	s15, r3
}
 8002b62:	eeb0 0a67 	vmov.f32	s0, s15
 8002b66:	371c      	adds	r7, #28
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <ADC1_IN1_STFT_Update>:
float32_t FFT_Mag_Res_6[ADC_DMA_SIXTEENTHBUFFERSIZE / 2];


//FUNCTION DEFINITIONS
float32_t* ADC1_IN1_STFT_Update(ADC1_IN1_STFT_par*ADC1_IN1_STFT_par_ptr, ADC1_IN1_MA*ADC1_IN1_STFT_ptr)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
	ADC1_IN1_STFT_par_ptr->Sigma_1 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6); // The Gaussian window spans about + or - 3 * Sigma_1 from the mean (center of the window). Setting Sigma_1 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6) ensures that almost all of the window (99.7%) lies within the buffer
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b80:	4a69      	ldr	r2, [pc, #420]	; (8002d28 <ADC1_IN1_STFT_Update+0x1b8>)
 8002b82:	601a      	str	r2, [r3, #0]
	ADC1_IN1_STFT_par_ptr->mu_1 = ((ADC_DMA_SIXTEENTHBUFFERSIZE-1)/(2.0f)); // To ensure symmetry
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002b8a:	4a68      	ldr	r2, [pc, #416]	; (8002d2c <ADC1_IN1_STFT_Update+0x1bc>)
 8002b8c:	601a      	str	r2, [r3, #0]

    /* Generating the Gaussian window*/
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	e045      	b.n	8002c20 <ADC1_IN1_STFT_Update+0xb0>
	{
		float32_t exponent_1 = -0.5f*(pow(((n - ADC1_IN1_STFT_par_ptr->mu_1)/ADC1_IN1_STFT_par_ptr->Sigma_1), 2));
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	ee07 3a90 	vmov	s15, r3
 8002b9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002ba4:	edd3 7a00 	vldr	s15, [r3]
 8002ba8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bb2:	edd3 7a00 	vldr	s15, [r3]
 8002bb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002bba:	ee16 0a90 	vmov	r0, s13
 8002bbe:	f7fd fc8f 	bl	80004e0 <__aeabi_f2d>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8002d20 <ADC1_IN1_STFT_Update+0x1b0>
 8002bca:	ec43 2b10 	vmov	d0, r2, r3
 8002bce:	f008 fae3 	bl	800b198 <pow>
 8002bd2:	ec51 0b10 	vmov	r0, r1, d0
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	4b55      	ldr	r3, [pc, #340]	; (8002d30 <ADC1_IN1_STFT_Update+0x1c0>)
 8002bdc:	f7fd fcd8 	bl	8000590 <__aeabi_dmul>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
 8002be4:	4610      	mov	r0, r2
 8002be6:	4619      	mov	r1, r3
 8002be8:	f7fd ffaa 	bl	8000b40 <__aeabi_d2f>
 8002bec:	4603      	mov	r3, r0
 8002bee:	60bb      	str	r3, [r7, #8]
		ADC1_IN1_STFT_par_ptr->Gaussian_Win_1[n] = exp(exponent_1);
 8002bf0:	68b8      	ldr	r0, [r7, #8]
 8002bf2:	f7fd fc75 	bl	80004e0 <__aeabi_f2d>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	ec43 2b10 	vmov	d0, r2, r3
 8002bfe:	f008 fa83 	bl	800b108 <exp>
 8002c02:	ec53 2b10 	vmov	r2, r3, d0
 8002c06:	4610      	mov	r0, r2
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f7fd ff99 	bl	8000b40 <__aeabi_d2f>
 8002c0e:	4601      	mov	r1, r0
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	6019      	str	r1, [r3, #0]
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	2bff      	cmp	r3, #255	; 0xff
 8002c24:	d9b6      	bls.n	8002b94 <ADC1_IN1_STFT_Update+0x24>
	}

	/* Windows the moving average output buffer with the Gaussian window */
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	61bb      	str	r3, [r7, #24]
 8002c2a:	e01a      	b.n	8002c62 <ADC1_IN1_STFT_Update+0xf2>
	{
		ADC1_IN1_STFT_par_ptr->Windowed_STFT_bfr_1[m] = ADC1_IN1_STFT_ptr->MA_ADC1_IN1_OutBfr[m] * ADC1_IN1_STFT_par_ptr->Gaussian_Win_1[m];
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	3308      	adds	r3, #8
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	3304      	adds	r3, #4
 8002c38:	ed93 7a00 	vldr	s14, [r3]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	edd3 7a00 	vldr	s15, [r3]
 8002c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	61bb      	str	r3, [r7, #24]
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	2bff      	cmp	r3, #255	; 0xff
 8002c66:	d9e1      	bls.n	8002c2c <ADC1_IN1_STFT_Update+0xbc>
	}

	/* Initializes the FFT operation and if the initialization is successful, it computes the FFT from the specified source buffer */
	arm_status FFT_status_1 = arm_rfft_fast_init_f32 (&ADC1_IN1_FFT, ADC_DMA_SIXTEENTHBUFFERSIZE);
 8002c68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c6c:	4831      	ldr	r0, [pc, #196]	; (8002d34 <ADC1_IN1_STFT_Update+0x1c4>)
 8002c6e:	f006 fecd 	bl	8009a0c <arm_rfft_fast_init_f32>
 8002c72:	4603      	mov	r3, r0
 8002c74:	73fb      	strb	r3, [r7, #15]

	if (FFT_status_1 == ARM_MATH_SUCCESS)
 8002c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d14b      	bne.n	8002d16 <ADC1_IN1_STFT_Update+0x1a6>
	{
		arm_rfft_fast_f32 (&ADC1_IN1_FFT, ADC1_IN1_STFT_par_ptr->Windowed_STFT_bfr_1 , ADC1_IN1_STFT_par_ptr->ADC1_IN1_FFT_Out_bfr, 0 );
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f503 6181 	add.w	r1, r3, #1032	; 0x408
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f603 0208 	addw	r2, r3, #2056	; 0x808
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	4829      	ldr	r0, [pc, #164]	; (8002d34 <ADC1_IN1_STFT_Update+0x1c4>)
 8002c8e:	f006 ffa1 	bl	8009bd4 <arm_rfft_fast_f32>

		uint32_t mag_indx_1 = 0.0f; // Index to fill the frequency magnitude response buffer without skips
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]

		for (uint32_t p = 0; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	e039      	b.n	8002d10 <ADC1_IN1_STFT_Update+0x1a0>
		{
			FFT_Mag_Res_1[mag_indx_1] = sqrtf((ADC1_IN1_STFT_par_ptr->ADC1_IN1_FFT_Out_bfr[p] * ADC1_IN1_STFT_par_ptr->ADC1_IN1_FFT_Out_bfr[p]) + (ADC1_IN1_STFT_par_ptr->ADC1_IN1_FFT_Out_bfr[p+1] * ADC1_IN1_STFT_par_ptr->ADC1_IN1_FFT_Out_bfr[p+1])); // Calculates the magnitude response
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	ed93 7a00 	vldr	s14, [r3]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	4413      	add	r3, r2
 8002cb8:	edd3 7a00 	vldr	s15, [r3]
 8002cbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	edd3 6a00 	vldr	s13, [r3]
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	edd3 7a00 	vldr	s15, [r3]
 8002ce4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cec:	eeb0 0a67 	vmov.f32	s0, s15
 8002cf0:	f008 faee 	bl	800b2d0 <sqrtf>
 8002cf4:	eef0 7a40 	vmov.f32	s15, s0
 8002cf8:	4a0f      	ldr	r2, [pc, #60]	; (8002d38 <ADC1_IN1_STFT_Update+0x1c8>)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	edc3 7a00 	vstr	s15, [r3]

			mag_indx_1++;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	3301      	adds	r3, #1
 8002d08:	617b      	str	r3, [r7, #20]
		for (uint32_t p = 0; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	3302      	adds	r3, #2
 8002d0e:	613b      	str	r3, [r7, #16]
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	2bff      	cmp	r3, #255	; 0xff
 8002d14:	d9c2      	bls.n	8002c9c <ADC1_IN1_STFT_Update+0x12c>
		}
	}

	return FFT_Mag_Res_1;
 8002d16:	4b08      	ldr	r3, [pc, #32]	; (8002d38 <ADC1_IN1_STFT_Update+0x1c8>)
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3720      	adds	r7, #32
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	00000000 	.word	0x00000000
 8002d24:	40000000 	.word	0x40000000
 8002d28:	42280000 	.word	0x42280000
 8002d2c:	42ff0000 	.word	0x42ff0000
 8002d30:	bfe00000 	.word	0xbfe00000
 8002d34:	200095c0 	.word	0x200095c0
 8002d38:	20009650 	.word	0x20009650
 8002d3c:	00000000 	.word	0x00000000

08002d40 <ADC1_IN2_STFT_Update>:

float32_t* ADC1_IN2_STFT_Update(ADC1_IN2_STFT_par*ADC1_IN2_STFT_par_ptr, ADC1_IN2_MA*ADC1_IN2_STFT_ptr)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
	ADC1_IN2_STFT_par_ptr->Sigma_2 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d50:	4a69      	ldr	r2, [pc, #420]	; (8002ef8 <ADC1_IN2_STFT_Update+0x1b8>)
 8002d52:	601a      	str	r2, [r3, #0]
	ADC1_IN2_STFT_par_ptr->mu_2 = ((ADC_DMA_SIXTEENTHBUFFERSIZE-1)/(2.0f));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002d5a:	4a68      	ldr	r2, [pc, #416]	; (8002efc <ADC1_IN2_STFT_Update+0x1bc>)
 8002d5c:	601a      	str	r2, [r3, #0]

	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	e045      	b.n	8002df0 <ADC1_IN2_STFT_Update+0xb0>
	{
		float32_t exponent_2 = -0.5f*(pow(((n - ADC1_IN2_STFT_par_ptr->mu_2)/ADC1_IN2_STFT_par_ptr->Sigma_2), 2));
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	ee07 3a90 	vmov	s15, r3
 8002d6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002d74:	edd3 7a00 	vldr	s15, [r3]
 8002d78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d82:	edd3 7a00 	vldr	s15, [r3]
 8002d86:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002d8a:	ee16 0a90 	vmov	r0, s13
 8002d8e:	f7fd fba7 	bl	80004e0 <__aeabi_f2d>
 8002d92:	4602      	mov	r2, r0
 8002d94:	460b      	mov	r3, r1
 8002d96:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8002ef0 <ADC1_IN2_STFT_Update+0x1b0>
 8002d9a:	ec43 2b10 	vmov	d0, r2, r3
 8002d9e:	f008 f9fb 	bl	800b198 <pow>
 8002da2:	ec51 0b10 	vmov	r0, r1, d0
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	4b55      	ldr	r3, [pc, #340]	; (8002f00 <ADC1_IN2_STFT_Update+0x1c0>)
 8002dac:	f7fd fbf0 	bl	8000590 <__aeabi_dmul>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4610      	mov	r0, r2
 8002db6:	4619      	mov	r1, r3
 8002db8:	f7fd fec2 	bl	8000b40 <__aeabi_d2f>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	60bb      	str	r3, [r7, #8]
		ADC1_IN2_STFT_par_ptr->Gaussian_Win_2[n] = exp(exponent_2);
 8002dc0:	68b8      	ldr	r0, [r7, #8]
 8002dc2:	f7fd fb8d 	bl	80004e0 <__aeabi_f2d>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	460b      	mov	r3, r1
 8002dca:	ec43 2b10 	vmov	d0, r2, r3
 8002dce:	f008 f99b 	bl	800b108 <exp>
 8002dd2:	ec53 2b10 	vmov	r2, r3, d0
 8002dd6:	4610      	mov	r0, r2
 8002dd8:	4619      	mov	r1, r3
 8002dda:	f7fd feb1 	bl	8000b40 <__aeabi_d2f>
 8002dde:	4601      	mov	r1, r0
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	6019      	str	r1, [r3, #0]
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3301      	adds	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	2bff      	cmp	r3, #255	; 0xff
 8002df4:	d9b6      	bls.n	8002d64 <ADC1_IN2_STFT_Update+0x24>
	}

	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8002df6:	2300      	movs	r3, #0
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	e01a      	b.n	8002e32 <ADC1_IN2_STFT_Update+0xf2>
	{
		ADC1_IN2_STFT_par_ptr->Windowed_STFT_bfr_2[m] = ADC1_IN2_STFT_ptr->MA_ADC1_IN2_OutBfr[m] * ADC1_IN2_STFT_par_ptr->Gaussian_Win_2[m];
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	3308      	adds	r3, #8
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	3304      	adds	r3, #4
 8002e08:	ed93 7a00 	vldr	s14, [r3]
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	edd3 7a00 	vldr	s15, [r3]
 8002e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	61bb      	str	r3, [r7, #24]
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	2bff      	cmp	r3, #255	; 0xff
 8002e36:	d9e1      	bls.n	8002dfc <ADC1_IN2_STFT_Update+0xbc>
	}

	/* Initializes the FFT operation and if the initialization is successful, it computes the FFT from the specified source buffer */
	arm_status FFT_status_2 = arm_rfft_fast_init_f32 (&ADC1_IN2_FFT, ADC_DMA_SIXTEENTHBUFFERSIZE);
 8002e38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e3c:	4831      	ldr	r0, [pc, #196]	; (8002f04 <ADC1_IN2_STFT_Update+0x1c4>)
 8002e3e:	f006 fde5 	bl	8009a0c <arm_rfft_fast_init_f32>
 8002e42:	4603      	mov	r3, r0
 8002e44:	73fb      	strb	r3, [r7, #15]

	if (FFT_status_2 == ARM_MATH_SUCCESS)
 8002e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d149      	bne.n	8002ee2 <ADC1_IN2_STFT_Update+0x1a2>
	{
		arm_rfft_fast_f32 (&ADC1_IN2_FFT, ADC1_IN2_STFT_par_ptr->Windowed_STFT_bfr_2 , ADC1_IN2_STFT_par_ptr->ADC1_IN2_FFT_Out_bfr, 0 );
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f503 6181 	add.w	r1, r3, #1032	; 0x408
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f603 0208 	addw	r2, r3, #2056	; 0x808
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	4829      	ldr	r0, [pc, #164]	; (8002f04 <ADC1_IN2_STFT_Update+0x1c4>)
 8002e5e:	f006 feb9 	bl	8009bd4 <arm_rfft_fast_f32>

		uint32_t mag_indx_2 = 0.0f;
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]

		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8002e66:	e039      	b.n	8002edc <ADC1_IN2_STFT_Update+0x19c>
		{
			FFT_Mag_Res_2[mag_indx_2] = sqrtf((ADC1_IN2_STFT_par_ptr->ADC1_IN2_FFT_Out_bfr[p] * ADC1_IN2_STFT_par_ptr->ADC1_IN2_FFT_Out_bfr[p]) + (ADC1_IN2_STFT_par_ptr->ADC1_IN2_FFT_Out_bfr[p+1] * ADC1_IN2_STFT_par_ptr->ADC1_IN2_FFT_Out_bfr[p+1]));
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	ed93 7a00 	vldr	s14, [r3]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	edd3 7a00 	vldr	s15, [r3]
 8002e88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	edd3 6a00 	vldr	s13, [r3]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	f203 2302 	addw	r3, r3, #514	; 0x202
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	edd3 7a00 	vldr	s15, [r3]
 8002eb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ebc:	f008 fa08 	bl	800b2d0 <sqrtf>
 8002ec0:	eef0 7a40 	vmov.f32	s15, s0
 8002ec4:	4a10      	ldr	r2, [pc, #64]	; (8002f08 <ADC1_IN2_STFT_Update+0x1c8>)
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	edc3 7a00 	vstr	s15, [r3]

			mag_indx_2++;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	617b      	str	r3, [r7, #20]
		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	3302      	adds	r3, #2
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	2bff      	cmp	r3, #255	; 0xff
 8002ee0:	d9c2      	bls.n	8002e68 <ADC1_IN2_STFT_Update+0x128>
		}
	}

	return FFT_Mag_Res_2;
 8002ee2:	4b09      	ldr	r3, [pc, #36]	; (8002f08 <ADC1_IN2_STFT_Update+0x1c8>)
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	f3af 8000 	nop.w
 8002ef0:	00000000 	.word	0x00000000
 8002ef4:	40000000 	.word	0x40000000
 8002ef8:	42280000 	.word	0x42280000
 8002efc:	42ff0000 	.word	0x42ff0000
 8002f00:	bfe00000 	.word	0xbfe00000
 8002f04:	200095d8 	.word	0x200095d8
 8002f08:	20009850 	.word	0x20009850
 8002f0c:	00000000 	.word	0x00000000

08002f10 <ADC2_IN3_STFT_Update>:

float32_t* ADC2_IN3_STFT_Update(ADC2_IN3_STFT_par*ADC2_IN3_STFT_par_ptr, ADC2_IN3_MA*ADC2_IN3_STFT_ptr)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
	ADC2_IN3_STFT_par_ptr->Sigma_3 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6); // The Gaussian window spans about + or - 3 * Sigma_1 from the mean (center of the window). Setting Sigma_1 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6) ensures that almost all of the window (99.7%) lies within the buffer
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f20:	4a69      	ldr	r2, [pc, #420]	; (80030c8 <ADC2_IN3_STFT_Update+0x1b8>)
 8002f22:	601a      	str	r2, [r3, #0]
	ADC2_IN3_STFT_par_ptr->mu_3 = ((ADC_DMA_SIXTEENTHBUFFERSIZE-1)/(2.0f));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002f2a:	4a68      	ldr	r2, [pc, #416]	; (80030cc <ADC2_IN3_STFT_Update+0x1bc>)
 8002f2c:	601a      	str	r2, [r3, #0]

    /* Generating the Gaussian window*/
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
 8002f32:	e045      	b.n	8002fc0 <ADC2_IN3_STFT_Update+0xb0>
	{
		float32_t exponent_3 = -0.5f*(pow(((n - ADC2_IN3_STFT_par_ptr->mu_3)/ADC2_IN3_STFT_par_ptr->Sigma_3), 2));
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	ee07 3a90 	vmov	s15, r3
 8002f3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002f44:	edd3 7a00 	vldr	s15, [r3]
 8002f48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f52:	edd3 7a00 	vldr	s15, [r3]
 8002f56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f5a:	ee16 0a90 	vmov	r0, s13
 8002f5e:	f7fd fabf 	bl	80004e0 <__aeabi_f2d>
 8002f62:	4602      	mov	r2, r0
 8002f64:	460b      	mov	r3, r1
 8002f66:	ed9f 1b56 	vldr	d1, [pc, #344]	; 80030c0 <ADC2_IN3_STFT_Update+0x1b0>
 8002f6a:	ec43 2b10 	vmov	d0, r2, r3
 8002f6e:	f008 f913 	bl	800b198 <pow>
 8002f72:	ec51 0b10 	vmov	r0, r1, d0
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	4b55      	ldr	r3, [pc, #340]	; (80030d0 <ADC2_IN3_STFT_Update+0x1c0>)
 8002f7c:	f7fd fb08 	bl	8000590 <__aeabi_dmul>
 8002f80:	4602      	mov	r2, r0
 8002f82:	460b      	mov	r3, r1
 8002f84:	4610      	mov	r0, r2
 8002f86:	4619      	mov	r1, r3
 8002f88:	f7fd fdda 	bl	8000b40 <__aeabi_d2f>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	60bb      	str	r3, [r7, #8]
		ADC2_IN3_STFT_par_ptr->Gaussian_Win_3[n] = exp(exponent_3);
 8002f90:	68b8      	ldr	r0, [r7, #8]
 8002f92:	f7fd faa5 	bl	80004e0 <__aeabi_f2d>
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	ec43 2b10 	vmov	d0, r2, r3
 8002f9e:	f008 f8b3 	bl	800b108 <exp>
 8002fa2:	ec53 2b10 	vmov	r2, r3, d0
 8002fa6:	4610      	mov	r0, r2
 8002fa8:	4619      	mov	r1, r3
 8002faa:	f7fd fdc9 	bl	8000b40 <__aeabi_d2f>
 8002fae:	4601      	mov	r1, r0
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4413      	add	r3, r2
 8002fb8:	6019      	str	r1, [r3, #0]
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	61fb      	str	r3, [r7, #28]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	2bff      	cmp	r3, #255	; 0xff
 8002fc4:	d9b6      	bls.n	8002f34 <ADC2_IN3_STFT_Update+0x24>
	}

	/* Windows the moving average output buffer with the Gaussian window */
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	e01a      	b.n	8003002 <ADC2_IN3_STFT_Update+0xf2>
	{
		ADC2_IN3_STFT_par_ptr->Windowed_STFT_bfr_3[m] = ADC2_IN3_STFT_ptr->MA_ADC2_IN3_OutBfr[m] * ADC2_IN3_STFT_par_ptr->Gaussian_Win_3[m];
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	3308      	adds	r3, #8
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	ed93 7a00 	vldr	s14, [r3]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	edd3 7a00 	vldr	s15, [r3]
 8002fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	3301      	adds	r3, #1
 8003000:	61bb      	str	r3, [r7, #24]
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	2bff      	cmp	r3, #255	; 0xff
 8003006:	d9e1      	bls.n	8002fcc <ADC2_IN3_STFT_Update+0xbc>
	}

	arm_status FFT_status_3 = arm_rfft_fast_init_f32 (&ADC2_IN3_FFT, ADC_DMA_SIXTEENTHBUFFERSIZE);
 8003008:	f44f 7180 	mov.w	r1, #256	; 0x100
 800300c:	4831      	ldr	r0, [pc, #196]	; (80030d4 <ADC2_IN3_STFT_Update+0x1c4>)
 800300e:	f006 fcfd 	bl	8009a0c <arm_rfft_fast_init_f32>
 8003012:	4603      	mov	r3, r0
 8003014:	73fb      	strb	r3, [r7, #15]

	if (FFT_status_3 == ARM_MATH_SUCCESS)
 8003016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d149      	bne.n	80030b2 <ADC2_IN3_STFT_Update+0x1a2>
	{
		arm_rfft_fast_f32 (&ADC2_IN3_FFT, ADC2_IN3_STFT_par_ptr->Windowed_STFT_bfr_3 , ADC2_IN3_STFT_par_ptr->ADC2_IN3_FFT_Out_bfr, 0 );
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f503 6181 	add.w	r1, r3, #1032	; 0x408
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f603 0208 	addw	r2, r3, #2056	; 0x808
 800302a:	2300      	movs	r3, #0
 800302c:	4829      	ldr	r0, [pc, #164]	; (80030d4 <ADC2_IN3_STFT_Update+0x1c4>)
 800302e:	f006 fdd1 	bl	8009bd4 <arm_rfft_fast_f32>

		uint32_t mag_indx_3 = 0.0f;
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]

		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8003036:	e039      	b.n	80030ac <ADC2_IN3_STFT_Update+0x19c>
		{
			FFT_Mag_Res_3[mag_indx_3] = sqrtf((ADC2_IN3_STFT_par_ptr->ADC2_IN3_FFT_Out_bfr[p] * ADC2_IN3_STFT_par_ptr->ADC2_IN3_FFT_Out_bfr[p]) + (ADC2_IN3_STFT_par_ptr->ADC2_IN3_FFT_Out_bfr[p+1] * ADC2_IN3_STFT_par_ptr->ADC2_IN3_FFT_Out_bfr[p+1]));
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	ed93 7a00 	vldr	s14, [r3]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	4413      	add	r3, r2
 8003054:	edd3 7a00 	vldr	s15, [r3]
 8003058:	ee27 7a27 	vmul.f32	s14, s14, s15
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	3301      	adds	r3, #1
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	edd3 6a00 	vldr	s13, [r3]
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	3301      	adds	r3, #1
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4413      	add	r3, r2
 800307c:	edd3 7a00 	vldr	s15, [r3]
 8003080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003088:	eeb0 0a67 	vmov.f32	s0, s15
 800308c:	f008 f920 	bl	800b2d0 <sqrtf>
 8003090:	eef0 7a40 	vmov.f32	s15, s0
 8003094:	4a10      	ldr	r2, [pc, #64]	; (80030d8 <ADC2_IN3_STFT_Update+0x1c8>)
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	edc3 7a00 	vstr	s15, [r3]

			mag_indx_3++;
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	3301      	adds	r3, #1
 80030a4:	617b      	str	r3, [r7, #20]
		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	3302      	adds	r3, #2
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	2bff      	cmp	r3, #255	; 0xff
 80030b0:	d9c2      	bls.n	8003038 <ADC2_IN3_STFT_Update+0x128>
		}
	}

	return FFT_Mag_Res_3;
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <ADC2_IN3_STFT_Update+0x1c8>)
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3720      	adds	r7, #32
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	f3af 8000 	nop.w
 80030c0:	00000000 	.word	0x00000000
 80030c4:	40000000 	.word	0x40000000
 80030c8:	42280000 	.word	0x42280000
 80030cc:	42ff0000 	.word	0x42ff0000
 80030d0:	bfe00000 	.word	0xbfe00000
 80030d4:	200095f0 	.word	0x200095f0
 80030d8:	20009a50 	.word	0x20009a50
 80030dc:	00000000 	.word	0x00000000

080030e0 <ADC2_IN4_STFT_Update>:

float32_t* ADC2_IN4_STFT_Update(ADC2_IN4_STFT_par*ADC2_IN4_STFT_par_ptr, ADC2_IN4_MA*ADC2_IN4_STFT_ptr)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
	ADC2_IN4_STFT_par_ptr->Sigma_4 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6); // The Gaussian window spans about + or - 3 * Sigma_1 from the mean (center of the window). Setting Sigma_1 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6) ensures that almost all of the window (99.7%) lies within the buffer
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030f0:	4a69      	ldr	r2, [pc, #420]	; (8003298 <ADC2_IN4_STFT_Update+0x1b8>)
 80030f2:	601a      	str	r2, [r3, #0]
	ADC2_IN4_STFT_par_ptr->mu_4 = ((ADC_DMA_SIXTEENTHBUFFERSIZE-1)/(2.0f));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030fa:	4a68      	ldr	r2, [pc, #416]	; (800329c <ADC2_IN4_STFT_Update+0x1bc>)
 80030fc:	601a      	str	r2, [r3, #0]

	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80030fe:	2300      	movs	r3, #0
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e045      	b.n	8003190 <ADC2_IN4_STFT_Update+0xb0>
	{
		float32_t exponent_4 = -0.5f*(pow(((n - ADC2_IN4_STFT_par_ptr->mu_4)/ADC2_IN4_STFT_par_ptr->Sigma_4), 2));
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	ee07 3a90 	vmov	s15, r3
 800310a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003114:	edd3 7a00 	vldr	s15, [r3]
 8003118:	ee37 7a67 	vsub.f32	s14, s14, s15
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003122:	edd3 7a00 	vldr	s15, [r3]
 8003126:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800312a:	ee16 0a90 	vmov	r0, s13
 800312e:	f7fd f9d7 	bl	80004e0 <__aeabi_f2d>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8003290 <ADC2_IN4_STFT_Update+0x1b0>
 800313a:	ec43 2b10 	vmov	d0, r2, r3
 800313e:	f008 f82b 	bl	800b198 <pow>
 8003142:	ec51 0b10 	vmov	r0, r1, d0
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	4b55      	ldr	r3, [pc, #340]	; (80032a0 <ADC2_IN4_STFT_Update+0x1c0>)
 800314c:	f7fd fa20 	bl	8000590 <__aeabi_dmul>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f7fd fcf2 	bl	8000b40 <__aeabi_d2f>
 800315c:	4603      	mov	r3, r0
 800315e:	60bb      	str	r3, [r7, #8]
		ADC2_IN4_STFT_par_ptr->Gaussian_Win_4[n] = exp(exponent_4);
 8003160:	68b8      	ldr	r0, [r7, #8]
 8003162:	f7fd f9bd 	bl	80004e0 <__aeabi_f2d>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	ec43 2b10 	vmov	d0, r2, r3
 800316e:	f007 ffcb 	bl	800b108 <exp>
 8003172:	ec53 2b10 	vmov	r2, r3, d0
 8003176:	4610      	mov	r0, r2
 8003178:	4619      	mov	r1, r3
 800317a:	f7fd fce1 	bl	8000b40 <__aeabi_d2f>
 800317e:	4601      	mov	r1, r0
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4413      	add	r3, r2
 8003188:	6019      	str	r1, [r3, #0]
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3301      	adds	r3, #1
 800318e:	61fb      	str	r3, [r7, #28]
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	2bff      	cmp	r3, #255	; 0xff
 8003194:	d9b6      	bls.n	8003104 <ADC2_IN4_STFT_Update+0x24>
	}

	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]
 800319a:	e01a      	b.n	80031d2 <ADC2_IN4_STFT_Update+0xf2>
	{
		ADC2_IN4_STFT_par_ptr->Windowed_STFT_bfr_4[m] = ADC2_IN4_STFT_ptr->MA_ADC2_IN4_OutBfr[m] * ADC2_IN4_STFT_par_ptr->Gaussian_Win_4[m];
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	3308      	adds	r3, #8
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4413      	add	r3, r2
 80031a6:	3304      	adds	r3, #4
 80031a8:	ed93 7a00 	vldr	s14, [r3]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	edd3 7a00 	vldr	s15, [r3]
 80031b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	f503 7381 	add.w	r3, r3, #258	; 0x102
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	3301      	adds	r3, #1
 80031d0:	61bb      	str	r3, [r7, #24]
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	2bff      	cmp	r3, #255	; 0xff
 80031d6:	d9e1      	bls.n	800319c <ADC2_IN4_STFT_Update+0xbc>
	}

	arm_status FFT_status_4 = arm_rfft_fast_init_f32 (&ADC2_IN4_FFT, ADC_DMA_SIXTEENTHBUFFERSIZE);
 80031d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031dc:	4831      	ldr	r0, [pc, #196]	; (80032a4 <ADC2_IN4_STFT_Update+0x1c4>)
 80031de:	f006 fc15 	bl	8009a0c <arm_rfft_fast_init_f32>
 80031e2:	4603      	mov	r3, r0
 80031e4:	73fb      	strb	r3, [r7, #15]

	if (FFT_status_4 == ARM_MATH_SUCCESS)
 80031e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d149      	bne.n	8003282 <ADC2_IN4_STFT_Update+0x1a2>
	{
		arm_rfft_fast_f32 (&ADC2_IN4_FFT, ADC2_IN4_STFT_par_ptr->Windowed_STFT_bfr_4 , ADC2_IN4_STFT_par_ptr->ADC2_IN4_FFT_Out_bfr, 0 );
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f503 6181 	add.w	r1, r3, #1032	; 0x408
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f603 0208 	addw	r2, r3, #2056	; 0x808
 80031fa:	2300      	movs	r3, #0
 80031fc:	4829      	ldr	r0, [pc, #164]	; (80032a4 <ADC2_IN4_STFT_Update+0x1c4>)
 80031fe:	f006 fce9 	bl	8009bd4 <arm_rfft_fast_f32>

		uint32_t mag_indx_4 = 0.0f;
 8003202:	2300      	movs	r3, #0
 8003204:	617b      	str	r3, [r7, #20]

		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8003206:	e039      	b.n	800327c <ADC2_IN4_STFT_Update+0x19c>
		{
			FFT_Mag_Res_3[mag_indx_4] = sqrtf((ADC2_IN4_STFT_par_ptr->ADC2_IN4_FFT_Out_bfr[p] * ADC2_IN4_STFT_par_ptr->ADC2_IN4_FFT_Out_bfr[p]) + (ADC2_IN4_STFT_par_ptr->ADC2_IN4_FFT_Out_bfr[p+1] * ADC2_IN4_STFT_par_ptr->ADC2_IN4_FFT_Out_bfr[p+1]));
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	ed93 7a00 	vldr	s14, [r3]
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4413      	add	r3, r2
 8003224:	edd3 7a00 	vldr	s15, [r3]
 8003228:	ee27 7a27 	vmul.f32	s14, s14, s15
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	3301      	adds	r3, #1
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	edd3 6a00 	vldr	s13, [r3]
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	3301      	adds	r3, #1
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	edd3 7a00 	vldr	s15, [r3]
 8003250:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003254:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003258:	eeb0 0a67 	vmov.f32	s0, s15
 800325c:	f008 f838 	bl	800b2d0 <sqrtf>
 8003260:	eef0 7a40 	vmov.f32	s15, s0
 8003264:	4a10      	ldr	r2, [pc, #64]	; (80032a8 <ADC2_IN4_STFT_Update+0x1c8>)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	4413      	add	r3, r2
 800326c:	edc3 7a00 	vstr	s15, [r3]

			mag_indx_4++;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	3301      	adds	r3, #1
 8003274:	617b      	str	r3, [r7, #20]
		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	3302      	adds	r3, #2
 800327a:	613b      	str	r3, [r7, #16]
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	2bff      	cmp	r3, #255	; 0xff
 8003280:	d9c2      	bls.n	8003208 <ADC2_IN4_STFT_Update+0x128>
		}
	}

	return FFT_Mag_Res_4;
 8003282:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <ADC2_IN4_STFT_Update+0x1cc>)
}
 8003284:	4618      	mov	r0, r3
 8003286:	3720      	adds	r7, #32
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	f3af 8000 	nop.w
 8003290:	00000000 	.word	0x00000000
 8003294:	40000000 	.word	0x40000000
 8003298:	42280000 	.word	0x42280000
 800329c:	42ff0000 	.word	0x42ff0000
 80032a0:	bfe00000 	.word	0xbfe00000
 80032a4:	20009608 	.word	0x20009608
 80032a8:	20009a50 	.word	0x20009a50
 80032ac:	20009c50 	.word	0x20009c50

080032b0 <ADC3_IN1_STFT_Update>:

float32_t* ADC3_IN1_STFT_Update(ADC3_IN1_STFT_par*ADC3_IN1_STFT_par_ptr, ADC3_IN1_MA*ADC3_IN1_STFT_ptr)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b088      	sub	sp, #32
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
	ADC3_IN1_STFT_par_ptr->Sigma_5 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6); // The Gaussian window spans about + or - 3 * Sigma_1 from the mean (center of the window). Setting Sigma_1 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6) ensures that almost all of the window (99.7%) lies within the buffer
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032c0:	4a69      	ldr	r2, [pc, #420]	; (8003468 <ADC3_IN1_STFT_Update+0x1b8>)
 80032c2:	601a      	str	r2, [r3, #0]
	ADC3_IN1_STFT_par_ptr->mu_5 = ((ADC_DMA_SIXTEENTHBUFFERSIZE-1)/(2.0f));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80032ca:	4a68      	ldr	r2, [pc, #416]	; (800346c <ADC3_IN1_STFT_Update+0x1bc>)
 80032cc:	601a      	str	r2, [r3, #0]

    /* Generating the Gaussian window*/
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 80032ce:	2300      	movs	r3, #0
 80032d0:	61fb      	str	r3, [r7, #28]
 80032d2:	e045      	b.n	8003360 <ADC3_IN1_STFT_Update+0xb0>
	{
		float32_t exponent_5 = -0.5f*(pow(((n - ADC3_IN1_STFT_par_ptr->mu_5)/ADC3_IN1_STFT_par_ptr->Sigma_5), 2));
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	ee07 3a90 	vmov	s15, r3
 80032da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80032e4:	edd3 7a00 	vldr	s15, [r3]
 80032e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032f2:	edd3 7a00 	vldr	s15, [r3]
 80032f6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80032fa:	ee16 0a90 	vmov	r0, s13
 80032fe:	f7fd f8ef 	bl	80004e0 <__aeabi_f2d>
 8003302:	4602      	mov	r2, r0
 8003304:	460b      	mov	r3, r1
 8003306:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8003460 <ADC3_IN1_STFT_Update+0x1b0>
 800330a:	ec43 2b10 	vmov	d0, r2, r3
 800330e:	f007 ff43 	bl	800b198 <pow>
 8003312:	ec51 0b10 	vmov	r0, r1, d0
 8003316:	f04f 0200 	mov.w	r2, #0
 800331a:	4b55      	ldr	r3, [pc, #340]	; (8003470 <ADC3_IN1_STFT_Update+0x1c0>)
 800331c:	f7fd f938 	bl	8000590 <__aeabi_dmul>
 8003320:	4602      	mov	r2, r0
 8003322:	460b      	mov	r3, r1
 8003324:	4610      	mov	r0, r2
 8003326:	4619      	mov	r1, r3
 8003328:	f7fd fc0a 	bl	8000b40 <__aeabi_d2f>
 800332c:	4603      	mov	r3, r0
 800332e:	60bb      	str	r3, [r7, #8]
		ADC3_IN1_STFT_par_ptr->Gaussian_Win_5[n] = exp(exponent_5);
 8003330:	68b8      	ldr	r0, [r7, #8]
 8003332:	f7fd f8d5 	bl	80004e0 <__aeabi_f2d>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	ec43 2b10 	vmov	d0, r2, r3
 800333e:	f007 fee3 	bl	800b108 <exp>
 8003342:	ec53 2b10 	vmov	r2, r3, d0
 8003346:	4610      	mov	r0, r2
 8003348:	4619      	mov	r1, r3
 800334a:	f7fd fbf9 	bl	8000b40 <__aeabi_d2f>
 800334e:	4601      	mov	r1, r0
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	6019      	str	r1, [r3, #0]
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	3301      	adds	r3, #1
 800335e:	61fb      	str	r3, [r7, #28]
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	2bff      	cmp	r3, #255	; 0xff
 8003364:	d9b6      	bls.n	80032d4 <ADC3_IN1_STFT_Update+0x24>
	}

	/* Windows the moving average output buffer with the Gaussian window */
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8003366:	2300      	movs	r3, #0
 8003368:	61bb      	str	r3, [r7, #24]
 800336a:	e01a      	b.n	80033a2 <ADC3_IN1_STFT_Update+0xf2>
	{
		ADC3_IN1_STFT_par_ptr->Windowed_STFT_bfr_5[m] = ADC3_IN1_STFT_ptr->MA_ADC3_IN1_OutBfr[m] * ADC3_IN1_STFT_par_ptr->Gaussian_Win_5[m];
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	3308      	adds	r3, #8
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	4413      	add	r3, r2
 8003376:	3304      	adds	r3, #4
 8003378:	ed93 7a00 	vldr	s14, [r3]
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	edd3 7a00 	vldr	s15, [r3]
 8003388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4413      	add	r3, r2
 8003398:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	3301      	adds	r3, #1
 80033a0:	61bb      	str	r3, [r7, #24]
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	2bff      	cmp	r3, #255	; 0xff
 80033a6:	d9e1      	bls.n	800336c <ADC3_IN1_STFT_Update+0xbc>
	}

	/* Initializes the FFT operation and if the initialization is successful, it computes the FFT from the specified source buffer */
	arm_status FFT_status_5 = arm_rfft_fast_init_f32 (&ADC3_IN1_FFT, ADC_DMA_SIXTEENTHBUFFERSIZE);
 80033a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033ac:	4831      	ldr	r0, [pc, #196]	; (8003474 <ADC3_IN1_STFT_Update+0x1c4>)
 80033ae:	f006 fb2d 	bl	8009a0c <arm_rfft_fast_init_f32>
 80033b2:	4603      	mov	r3, r0
 80033b4:	73fb      	strb	r3, [r7, #15]

	if (FFT_status_5 == ARM_MATH_SUCCESS)
 80033b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d149      	bne.n	8003452 <ADC3_IN1_STFT_Update+0x1a2>
	{
		arm_rfft_fast_f32 (&ADC3_IN1_FFT, ADC3_IN1_STFT_par_ptr->Windowed_STFT_bfr_5 , ADC3_IN1_STFT_par_ptr->ADC3_IN1_FFT_Out_bfr, 0 );
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f503 6181 	add.w	r1, r3, #1032	; 0x408
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f603 0208 	addw	r2, r3, #2056	; 0x808
 80033ca:	2300      	movs	r3, #0
 80033cc:	4829      	ldr	r0, [pc, #164]	; (8003474 <ADC3_IN1_STFT_Update+0x1c4>)
 80033ce:	f006 fc01 	bl	8009bd4 <arm_rfft_fast_f32>

		uint32_t mag_indx_5 = 0.0f;
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]

		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 80033d6:	e039      	b.n	800344c <ADC3_IN1_STFT_Update+0x19c>
		{
			FFT_Mag_Res_3[mag_indx_5] = sqrtf((ADC3_IN1_STFT_par_ptr->ADC3_IN1_FFT_Out_bfr[p] * ADC3_IN1_STFT_par_ptr->ADC3_IN1_FFT_Out_bfr[p]) + (ADC3_IN1_STFT_par_ptr->ADC3_IN1_FFT_Out_bfr[p+1] * ADC3_IN1_STFT_par_ptr->ADC3_IN1_FFT_Out_bfr[p+1]));
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f203 2302 	addw	r3, r3, #514	; 0x202
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	ed93 7a00 	vldr	s14, [r3]
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	f203 2302 	addw	r3, r3, #514	; 0x202
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	edd3 7a00 	vldr	s15, [r3]
 80033f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	3301      	adds	r3, #1
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	4413      	add	r3, r2
 800340a:	edd3 6a00 	vldr	s13, [r3]
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	3301      	adds	r3, #1
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	f203 2302 	addw	r3, r3, #514	; 0x202
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	edd3 7a00 	vldr	s15, [r3]
 8003420:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003428:	eeb0 0a67 	vmov.f32	s0, s15
 800342c:	f007 ff50 	bl	800b2d0 <sqrtf>
 8003430:	eef0 7a40 	vmov.f32	s15, s0
 8003434:	4a10      	ldr	r2, [pc, #64]	; (8003478 <ADC3_IN1_STFT_Update+0x1c8>)
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	edc3 7a00 	vstr	s15, [r3]

			mag_indx_5++;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	3301      	adds	r3, #1
 8003444:	617b      	str	r3, [r7, #20]
		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	3302      	adds	r3, #2
 800344a:	613b      	str	r3, [r7, #16]
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2bff      	cmp	r3, #255	; 0xff
 8003450:	d9c2      	bls.n	80033d8 <ADC3_IN1_STFT_Update+0x128>
		}
	}

	return FFT_Mag_Res_5;
 8003452:	4b0a      	ldr	r3, [pc, #40]	; (800347c <ADC3_IN1_STFT_Update+0x1cc>)
}
 8003454:	4618      	mov	r0, r3
 8003456:	3720      	adds	r7, #32
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	f3af 8000 	nop.w
 8003460:	00000000 	.word	0x00000000
 8003464:	40000000 	.word	0x40000000
 8003468:	42280000 	.word	0x42280000
 800346c:	42ff0000 	.word	0x42ff0000
 8003470:	bfe00000 	.word	0xbfe00000
 8003474:	20009620 	.word	0x20009620
 8003478:	20009a50 	.word	0x20009a50
 800347c:	20009e50 	.word	0x20009e50

08003480 <ADC3_IN2_STFT_Update>:

float32_t* ADC3_IN2_STFT_Update(ADC3_IN2_STFT_par*ADC3_IN2_STFT_par_ptr, ADC3_IN2_MA*ADC3_IN2_STFT_ptr)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
	ADC3_IN2_STFT_par_ptr->Sigma_6 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6); // The Gaussian window spans about + or - 3 * Sigma_1 from the mean (center of the window). Setting Sigma_1 = (ADC_DMA_SIXTEENTHBUFFERSIZE / 6) ensures that almost all of the window (99.7%) lies within the buffer
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003490:	4a69      	ldr	r2, [pc, #420]	; (8003638 <ADC3_IN2_STFT_Update+0x1b8>)
 8003492:	601a      	str	r2, [r3, #0]
	ADC3_IN2_STFT_par_ptr->mu_6 = ((ADC_DMA_SIXTEENTHBUFFERSIZE-1)/(2.0f));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800349a:	4a68      	ldr	r2, [pc, #416]	; (800363c <ADC3_IN2_STFT_Update+0x1bc>)
 800349c:	601a      	str	r2, [r3, #0]

    /* Generating the Gaussian window*/
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	e045      	b.n	8003530 <ADC3_IN2_STFT_Update+0xb0>
	{
		float32_t exponent_6 = -0.5f*(pow(((n - ADC3_IN2_STFT_par_ptr->mu_6)/ADC3_IN2_STFT_par_ptr->Sigma_6), 2));
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	ee07 3a90 	vmov	s15, r3
 80034aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80034b4:	edd3 7a00 	vldr	s15, [r3]
 80034b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034c2:	edd3 7a00 	vldr	s15, [r3]
 80034c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80034ca:	ee16 0a90 	vmov	r0, s13
 80034ce:	f7fd f807 	bl	80004e0 <__aeabi_f2d>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8003630 <ADC3_IN2_STFT_Update+0x1b0>
 80034da:	ec43 2b10 	vmov	d0, r2, r3
 80034de:	f007 fe5b 	bl	800b198 <pow>
 80034e2:	ec51 0b10 	vmov	r0, r1, d0
 80034e6:	f04f 0200 	mov.w	r2, #0
 80034ea:	4b55      	ldr	r3, [pc, #340]	; (8003640 <ADC3_IN2_STFT_Update+0x1c0>)
 80034ec:	f7fd f850 	bl	8000590 <__aeabi_dmul>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4610      	mov	r0, r2
 80034f6:	4619      	mov	r1, r3
 80034f8:	f7fd fb22 	bl	8000b40 <__aeabi_d2f>
 80034fc:	4603      	mov	r3, r0
 80034fe:	60bb      	str	r3, [r7, #8]
		ADC3_IN2_STFT_par_ptr->Gaussian_Win_6[n] = exp(exponent_6);
 8003500:	68b8      	ldr	r0, [r7, #8]
 8003502:	f7fc ffed 	bl	80004e0 <__aeabi_f2d>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	ec43 2b10 	vmov	d0, r2, r3
 800350e:	f007 fdfb 	bl	800b108 <exp>
 8003512:	ec53 2b10 	vmov	r2, r3, d0
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	f7fd fb11 	bl	8000b40 <__aeabi_d2f>
 800351e:	4601      	mov	r1, r0
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4413      	add	r3, r2
 8003528:	6019      	str	r1, [r3, #0]
	for(uint32_t n = 0; n < ADC_DMA_SIXTEENTHBUFFERSIZE; n++)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3301      	adds	r3, #1
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	2bff      	cmp	r3, #255	; 0xff
 8003534:	d9b6      	bls.n	80034a4 <ADC3_IN2_STFT_Update+0x24>
	}

	/* Windows the moving average output buffer with the Gaussian window */
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 8003536:	2300      	movs	r3, #0
 8003538:	61bb      	str	r3, [r7, #24]
 800353a:	e01a      	b.n	8003572 <ADC3_IN2_STFT_Update+0xf2>
	{
		ADC3_IN2_STFT_par_ptr->Windowed_STFT_bfr_6[m] = ADC3_IN2_STFT_ptr->MA_ADC3_IN2_OutBfr[m] * ADC3_IN2_STFT_par_ptr->Gaussian_Win_6[m];
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	3308      	adds	r3, #8
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	3304      	adds	r3, #4
 8003548:	ed93 7a00 	vldr	s14, [r3]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	edd3 7a00 	vldr	s15, [r3]
 8003558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t m = 0; m < ADC_DMA_SIXTEENTHBUFFERSIZE; m++)
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	3301      	adds	r3, #1
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	2bff      	cmp	r3, #255	; 0xff
 8003576:	d9e1      	bls.n	800353c <ADC3_IN2_STFT_Update+0xbc>
	}

	/* Initializes the FFT operation and if the initialization is successful, it computes the FFT from the specified source buffer */
	arm_status FFT_status_6 = arm_rfft_fast_init_f32 (&ADC3_IN2_FFT, ADC_DMA_SIXTEENTHBUFFERSIZE);
 8003578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800357c:	4831      	ldr	r0, [pc, #196]	; (8003644 <ADC3_IN2_STFT_Update+0x1c4>)
 800357e:	f006 fa45 	bl	8009a0c <arm_rfft_fast_init_f32>
 8003582:	4603      	mov	r3, r0
 8003584:	73fb      	strb	r3, [r7, #15]

	if (FFT_status_6 == ARM_MATH_SUCCESS)
 8003586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d149      	bne.n	8003622 <ADC3_IN2_STFT_Update+0x1a2>
	{
		arm_rfft_fast_f32 (&ADC3_IN2_FFT, ADC3_IN2_STFT_par_ptr->Windowed_STFT_bfr_6 , ADC3_IN2_STFT_par_ptr->ADC3_IN2_FFT_Out_bfr, 0 );
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f503 6181 	add.w	r1, r3, #1032	; 0x408
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f603 0208 	addw	r2, r3, #2056	; 0x808
 800359a:	2300      	movs	r3, #0
 800359c:	4829      	ldr	r0, [pc, #164]	; (8003644 <ADC3_IN2_STFT_Update+0x1c4>)
 800359e:	f006 fb19 	bl	8009bd4 <arm_rfft_fast_f32>

		uint32_t mag_indx_6 = 0.0f;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]

		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 80035a6:	e039      	b.n	800361c <ADC3_IN2_STFT_Update+0x19c>
		{
			FFT_Mag_Res_3[mag_indx_6] = sqrtf((ADC3_IN2_STFT_par_ptr->ADC3_IN2_FFT_Out_bfr[p] * ADC3_IN2_STFT_par_ptr->ADC3_IN2_FFT_Out_bfr[p]) + (ADC3_IN2_STFT_par_ptr->ADC3_IN2_FFT_Out_bfr[p+1] * ADC3_IN2_STFT_par_ptr->ADC3_IN2_FFT_Out_bfr[p+1]));
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	f203 2302 	addw	r3, r3, #514	; 0x202
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	ed93 7a00 	vldr	s14, [r3]
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	f203 2302 	addw	r3, r3, #514	; 0x202
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	edd3 7a00 	vldr	s15, [r3]
 80035c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	3301      	adds	r3, #1
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	f203 2302 	addw	r3, r3, #514	; 0x202
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	edd3 6a00 	vldr	s13, [r3]
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	3301      	adds	r3, #1
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	f203 2302 	addw	r3, r3, #514	; 0x202
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4413      	add	r3, r2
 80035ec:	edd3 7a00 	vldr	s15, [r3]
 80035f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035f8:	eeb0 0a67 	vmov.f32	s0, s15
 80035fc:	f007 fe68 	bl	800b2d0 <sqrtf>
 8003600:	eef0 7a40 	vmov.f32	s15, s0
 8003604:	4a10      	ldr	r2, [pc, #64]	; (8003648 <ADC3_IN2_STFT_Update+0x1c8>)
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	edc3 7a00 	vstr	s15, [r3]

			mag_indx_6++;
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	3301      	adds	r3, #1
 8003614:	617b      	str	r3, [r7, #20]
		for (uint32_t p; p < ADC_DMA_SIXTEENTHBUFFERSIZE; p += 2)
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	3302      	adds	r3, #2
 800361a:	613b      	str	r3, [r7, #16]
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	2bff      	cmp	r3, #255	; 0xff
 8003620:	d9c2      	bls.n	80035a8 <ADC3_IN2_STFT_Update+0x128>
		}
	}

	return FFT_Mag_Res_6;
 8003622:	4b0a      	ldr	r3, [pc, #40]	; (800364c <ADC3_IN2_STFT_Update+0x1cc>)
}
 8003624:	4618      	mov	r0, r3
 8003626:	3720      	adds	r7, #32
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	f3af 8000 	nop.w
 8003630:	00000000 	.word	0x00000000
 8003634:	40000000 	.word	0x40000000
 8003638:	42280000 	.word	0x42280000
 800363c:	42ff0000 	.word	0x42ff0000
 8003640:	bfe00000 	.word	0xbfe00000
 8003644:	20009638 	.word	0x20009638
 8003648:	20009a50 	.word	0x20009a50
 800364c:	2000a050 	.word	0x2000a050

08003650 <ADC1_IN1_TKEO>:
float32_t ADC3_IN2_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE];


//FUNCTION DEFINITIONS
uint8_t ADC1_IN1_TKEO(ADC1_IN1_MA *ADC1_IN1_TKEO_ptr, float32_t StnDev_BL_1)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08c      	sub	sp, #48	; 0x30
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	ed87 0a00 	vstr	s0, [r7]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 800365c:	2301      	movs	r3, #1
 800365e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003660:	e030      	b.n	80036c4 <ADC1_IN1_TKEO+0x74>
  {
	  ADC1_IN1_Tkeo_bfr[n]= (ADC1_IN1_TKEO_ptr->MA_ADC1_IN1_OutBfr[n] * ADC1_IN1_TKEO_ptr->MA_ADC1_IN1_OutBfr[n]) - (ADC1_IN1_TKEO_ptr->MA_ADC1_IN1_OutBfr[n-1] * ADC1_IN1_TKEO_ptr->MA_ADC1_IN1_OutBfr[n+1]);
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003666:	3308      	adds	r3, #8
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	3304      	adds	r3, #4
 800366e:	ed93 7a00 	vldr	s14, [r3]
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003676:	3308      	adds	r3, #8
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	3304      	adds	r3, #4
 800367e:	edd3 7a00 	vldr	s15, [r3]
 8003682:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003688:	3b01      	subs	r3, #1
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	3308      	adds	r3, #8
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	3304      	adds	r3, #4
 8003694:	edd3 6a00 	vldr	s13, [r3]
 8003698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369a:	3301      	adds	r3, #1
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	3308      	adds	r3, #8
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	3304      	adds	r3, #4
 80036a6:	edd3 7a00 	vldr	s15, [r3]
 80036aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036b2:	4a47      	ldr	r2, [pc, #284]	; (80037d0 <ADC1_IN1_TKEO+0x180>)
 80036b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	edc3 7a00 	vstr	s15, [r3]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 80036be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c0:	3301      	adds	r3, #1
 80036c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c6:	2bfe      	cmp	r3, #254	; 0xfe
 80036c8:	d9cb      	bls.n	8003662 <ADC1_IN1_TKEO+0x12>
  }

  /* Handling boundary conditions */
  ADC1_IN1_Tkeo_bfr[0] = 0.0f;
 80036ca:	4b41      	ldr	r3, [pc, #260]	; (80037d0 <ADC1_IN1_TKEO+0x180>)
 80036cc:	f04f 0200 	mov.w	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
  ADC1_IN1_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE-1] = 0.0f;
 80036d2:	4b3f      	ldr	r3, [pc, #252]	; (80037d0 <ADC1_IN1_TKEO+0x180>)
 80036d4:	f04f 0200 	mov.w	r2, #0
 80036d8:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


  float32_t Tkeo_Sum_1 = 0.0f; // Initialize the sum to zero
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t Tkeo_mean_1 =0.0f; // Initialize the mean to zero
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	61bb      	str	r3, [r7, #24]
  float32_t Tkeo_Variance_1 = 0.0f; // Initialize variance to zero
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t Tkeo_SD_1 = 0.0f; //Initialize standard deviation to zero
 80036ee:	f04f 0300 	mov.w	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]

  uint8_t Tkeo_flag_1 = 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	74fb      	strb	r3, [r7, #19]

  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80036f8:	2300      	movs	r3, #0
 80036fa:	623b      	str	r3, [r7, #32]
 80036fc:	e00e      	b.n	800371c <ADC1_IN1_TKEO+0xcc>
  {
	Tkeo_Sum_1 += ADC1_IN1_Tkeo_bfr[h];  // Accumulate the sum of all values in the buffer
 80036fe:	4a34      	ldr	r2, [pc, #208]	; (80037d0 <ADC1_IN1_TKEO+0x180>)
 8003700:	6a3b      	ldr	r3, [r7, #32]
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4413      	add	r3, r2
 8003706:	edd3 7a00 	vldr	s15, [r3]
 800370a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800370e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003712:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	3301      	adds	r3, #1
 800371a:	623b      	str	r3, [r7, #32]
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	2bff      	cmp	r3, #255	; 0xff
 8003720:	d9ed      	bls.n	80036fe <ADC1_IN1_TKEO+0xae>
  }

  Tkeo_mean_1 = Tkeo_Sum_1 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003722:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003726:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80037d4 <ADC1_IN1_TKEO+0x184>
 800372a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800372e:	edc7 7a06 	vstr	s15, [r7, #24]


  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003732:	2300      	movs	r3, #0
 8003734:	61fb      	str	r3, [r7, #28]
 8003736:	e018      	b.n	800376a <ADC1_IN1_TKEO+0x11a>
  {
  	float32_t Tkeo_Diff_1 = ADC1_IN1_Tkeo_bfr[q] - Tkeo_mean_1;
 8003738:	4a25      	ldr	r2, [pc, #148]	; (80037d0 <ADC1_IN1_TKEO+0x180>)
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4413      	add	r3, r2
 8003740:	ed93 7a00 	vldr	s14, [r3]
 8003744:	edd7 7a06 	vldr	s15, [r7, #24]
 8003748:	ee77 7a67 	vsub.f32	s15, s14, s15
 800374c:	edc7 7a03 	vstr	s15, [r7, #12]
  	Tkeo_Variance_1 += Tkeo_Diff_1 * Tkeo_Diff_1;
 8003750:	edd7 7a03 	vldr	s15, [r7, #12]
 8003754:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003758:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800375c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003760:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	3301      	adds	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	2bff      	cmp	r3, #255	; 0xff
 800376e:	d9e3      	bls.n	8003738 <ADC1_IN1_TKEO+0xe8>
  }

  Tkeo_Variance_1 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 8003770:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003774:	eddf 6a17 	vldr	s13, [pc, #92]	; 80037d4 <ADC1_IN1_TKEO+0x184>
 8003778:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800377c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  Tkeo_SD_1 = sqrt(Tkeo_Variance_1);
 8003780:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003782:	f7fc fead 	bl	80004e0 <__aeabi_f2d>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	ec43 2b10 	vmov	d0, r2, r3
 800378e:	f007 fd73 	bl	800b278 <sqrt>
 8003792:	ec53 2b10 	vmov	r2, r3, d0
 8003796:	4610      	mov	r0, r2
 8003798:	4619      	mov	r1, r3
 800379a:	f7fd f9d1 	bl	8000b40 <__aeabi_d2f>
 800379e:	4603      	mov	r3, r0
 80037a0:	617b      	str	r3, [r7, #20]

  if (Tkeo_SD_1 > 3 * StnDev_BL_1)
 80037a2:	edd7 7a00 	vldr	s15, [r7]
 80037a6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80037aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80037b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ba:	dd03      	ble.n	80037c4 <ADC1_IN1_TKEO+0x174>
  {
	  Tkeo_flag_1 = 1;
 80037bc:	2301      	movs	r3, #1
 80037be:	74fb      	strb	r3, [r7, #19]

	  return  Tkeo_flag_1;
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	e000      	b.n	80037c6 <ADC1_IN1_TKEO+0x176>
  }

  else
  {
	  return 0;
 80037c4:	2300      	movs	r3, #0
  }


}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3730      	adds	r7, #48	; 0x30
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	2000a250 	.word	0x2000a250
 80037d4:	43800000 	.word	0x43800000

080037d8 <ADC1_IN2_TKEO>:


uint8_t ADC1_IN2_TKEO(ADC1_IN2_MA *ADC1_IN2_TKEO_ptr, float32_t StnDev_BL_2)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b08c      	sub	sp, #48	; 0x30
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	ed87 0a00 	vstr	s0, [r7]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 80037e4:	2301      	movs	r3, #1
 80037e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037e8:	e030      	b.n	800384c <ADC1_IN2_TKEO+0x74>
  {
	  ADC1_IN2_Tkeo_bfr[n]= (ADC1_IN2_TKEO_ptr->MA_ADC1_IN2_OutBfr[n] * ADC1_IN2_TKEO_ptr->MA_ADC1_IN2_OutBfr[n]) - (ADC1_IN2_TKEO_ptr->MA_ADC1_IN2_OutBfr[n-1] * ADC1_IN2_TKEO_ptr->MA_ADC1_IN2_OutBfr[n+1]);
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ee:	3308      	adds	r3, #8
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	4413      	add	r3, r2
 80037f4:	3304      	adds	r3, #4
 80037f6:	ed93 7a00 	vldr	s14, [r3]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fe:	3308      	adds	r3, #8
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	3304      	adds	r3, #4
 8003806:	edd3 7a00 	vldr	s15, [r3]
 800380a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800380e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003810:	3b01      	subs	r3, #1
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	3308      	adds	r3, #8
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	3304      	adds	r3, #4
 800381c:	edd3 6a00 	vldr	s13, [r3]
 8003820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003822:	3301      	adds	r3, #1
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	3308      	adds	r3, #8
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	4413      	add	r3, r2
 800382c:	3304      	adds	r3, #4
 800382e:	edd3 7a00 	vldr	s15, [r3]
 8003832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800383a:	4a47      	ldr	r2, [pc, #284]	; (8003958 <ADC1_IN2_TKEO+0x180>)
 800383c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4413      	add	r3, r2
 8003842:	edc3 7a00 	vstr	s15, [r3]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003848:	3301      	adds	r3, #1
 800384a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800384c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800384e:	2bfe      	cmp	r3, #254	; 0xfe
 8003850:	d9cb      	bls.n	80037ea <ADC1_IN2_TKEO+0x12>
  }


  ADC1_IN2_Tkeo_bfr[0] = 0.0f;
 8003852:	4b41      	ldr	r3, [pc, #260]	; (8003958 <ADC1_IN2_TKEO+0x180>)
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	601a      	str	r2, [r3, #0]
  ADC1_IN2_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE-1] = 0.0f;
 800385a:	4b3f      	ldr	r3, [pc, #252]	; (8003958 <ADC1_IN2_TKEO+0x180>)
 800385c:	f04f 0200 	mov.w	r2, #0
 8003860:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


  float32_t Tkeo_Sum_2 = 0.0f;
 8003864:	f04f 0300 	mov.w	r3, #0
 8003868:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t Tkeo_mean_2 =0.0f;
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	61bb      	str	r3, [r7, #24]
  float32_t Tkeo_Variance_2 = 0.0f;
 8003870:	f04f 0300 	mov.w	r3, #0
 8003874:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t Tkeo_SD_2 = 0.0f;
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	617b      	str	r3, [r7, #20]

  uint8_t Tkeo_flag_2 = 0;
 800387c:	2300      	movs	r3, #0
 800387e:	74fb      	strb	r3, [r7, #19]

  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003880:	2300      	movs	r3, #0
 8003882:	623b      	str	r3, [r7, #32]
 8003884:	e00e      	b.n	80038a4 <ADC1_IN2_TKEO+0xcc>
  {
	Tkeo_Sum_2 += ADC1_IN2_Tkeo_bfr[h];
 8003886:	4a34      	ldr	r2, [pc, #208]	; (8003958 <ADC1_IN2_TKEO+0x180>)
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	edd3 7a00 	vldr	s15, [r3]
 8003892:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800389a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	3301      	adds	r3, #1
 80038a2:	623b      	str	r3, [r7, #32]
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	2bff      	cmp	r3, #255	; 0xff
 80038a8:	d9ed      	bls.n	8003886 <ADC1_IN2_TKEO+0xae>
  }

  Tkeo_mean_2 = Tkeo_Sum_2 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 80038aa:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80038ae:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800395c <ADC1_IN2_TKEO+0x184>
 80038b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038b6:	edc7 7a06 	vstr	s15, [r7, #24]


  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 80038ba:	2300      	movs	r3, #0
 80038bc:	61fb      	str	r3, [r7, #28]
 80038be:	e018      	b.n	80038f2 <ADC1_IN2_TKEO+0x11a>
  {
  	float32_t Tkeo_Diff_2 = ADC1_IN2_Tkeo_bfr[q] - Tkeo_mean_2;
 80038c0:	4a25      	ldr	r2, [pc, #148]	; (8003958 <ADC1_IN2_TKEO+0x180>)
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4413      	add	r3, r2
 80038c8:	ed93 7a00 	vldr	s14, [r3]
 80038cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80038d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038d4:	edc7 7a03 	vstr	s15, [r7, #12]
  	Tkeo_Variance_2 += Tkeo_Diff_2 * Tkeo_Diff_2;
 80038d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80038dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80038e0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80038e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	3301      	adds	r3, #1
 80038f0:	61fb      	str	r3, [r7, #28]
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	2bff      	cmp	r3, #255	; 0xff
 80038f6:	d9e3      	bls.n	80038c0 <ADC1_IN2_TKEO+0xe8>
  }

  Tkeo_Variance_2 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 80038f8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80038fc:	eddf 6a17 	vldr	s13, [pc, #92]	; 800395c <ADC1_IN2_TKEO+0x184>
 8003900:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003904:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  Tkeo_SD_2 = sqrt(Tkeo_Variance_2);
 8003908:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800390a:	f7fc fde9 	bl	80004e0 <__aeabi_f2d>
 800390e:	4602      	mov	r2, r0
 8003910:	460b      	mov	r3, r1
 8003912:	ec43 2b10 	vmov	d0, r2, r3
 8003916:	f007 fcaf 	bl	800b278 <sqrt>
 800391a:	ec53 2b10 	vmov	r2, r3, d0
 800391e:	4610      	mov	r0, r2
 8003920:	4619      	mov	r1, r3
 8003922:	f7fd f90d 	bl	8000b40 <__aeabi_d2f>
 8003926:	4603      	mov	r3, r0
 8003928:	617b      	str	r3, [r7, #20]

  if (Tkeo_SD_2 > 3 * StnDev_BL_2)
 800392a:	edd7 7a00 	vldr	s15, [r7]
 800392e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003932:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003936:	ed97 7a05 	vldr	s14, [r7, #20]
 800393a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800393e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003942:	dd03      	ble.n	800394c <ADC1_IN2_TKEO+0x174>
  {
	  Tkeo_flag_2 = 1;
 8003944:	2301      	movs	r3, #1
 8003946:	74fb      	strb	r3, [r7, #19]

	  return  Tkeo_flag_2;
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	e000      	b.n	800394e <ADC1_IN2_TKEO+0x176>
  }

  else
  {
	  return 0;
 800394c:	2300      	movs	r3, #0
  }


}
 800394e:	4618      	mov	r0, r3
 8003950:	3730      	adds	r7, #48	; 0x30
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	2000a650 	.word	0x2000a650
 800395c:	43800000 	.word	0x43800000

08003960 <ADC2_IN3_TKEO>:



uint8_t ADC2_IN3_TKEO(ADC2_IN3_MA *ADC2_IN3_TKEO_ptr, float32_t StnDev_BL_3)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b08c      	sub	sp, #48	; 0x30
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	ed87 0a00 	vstr	s0, [r7]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 800396c:	2301      	movs	r3, #1
 800396e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003970:	e030      	b.n	80039d4 <ADC2_IN3_TKEO+0x74>
  {
	  ADC2_IN3_Tkeo_bfr[n]= (ADC2_IN3_TKEO_ptr->MA_ADC2_IN3_OutBfr[n] * ADC2_IN3_TKEO_ptr->MA_ADC2_IN3_OutBfr[n]) - (ADC2_IN3_TKEO_ptr->MA_ADC2_IN3_OutBfr[n-1] * ADC2_IN3_TKEO_ptr->MA_ADC2_IN3_OutBfr[n+1]);
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003976:	3308      	adds	r3, #8
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	3304      	adds	r3, #4
 800397e:	ed93 7a00 	vldr	s14, [r3]
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003986:	3308      	adds	r3, #8
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	4413      	add	r3, r2
 800398c:	3304      	adds	r3, #4
 800398e:	edd3 7a00 	vldr	s15, [r3]
 8003992:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003998:	3b01      	subs	r3, #1
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	3308      	adds	r3, #8
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	3304      	adds	r3, #4
 80039a4:	edd3 6a00 	vldr	s13, [r3]
 80039a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039aa:	3301      	adds	r3, #1
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	3308      	adds	r3, #8
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4413      	add	r3, r2
 80039b4:	3304      	adds	r3, #4
 80039b6:	edd3 7a00 	vldr	s15, [r3]
 80039ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039c2:	4a47      	ldr	r2, [pc, #284]	; (8003ae0 <ADC2_IN3_TKEO+0x180>)
 80039c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	4413      	add	r3, r2
 80039ca:	edc3 7a00 	vstr	s15, [r3]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 80039ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d0:	3301      	adds	r3, #1
 80039d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d6:	2bfe      	cmp	r3, #254	; 0xfe
 80039d8:	d9cb      	bls.n	8003972 <ADC2_IN3_TKEO+0x12>
  }


  ADC2_IN3_Tkeo_bfr[0] = 0.0f;
 80039da:	4b41      	ldr	r3, [pc, #260]	; (8003ae0 <ADC2_IN3_TKEO+0x180>)
 80039dc:	f04f 0200 	mov.w	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]
  ADC2_IN3_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE-1] = 0.0f;
 80039e2:	4b3f      	ldr	r3, [pc, #252]	; (8003ae0 <ADC2_IN3_TKEO+0x180>)
 80039e4:	f04f 0200 	mov.w	r2, #0
 80039e8:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


  float32_t Tkeo_Sum_3 = 0.0f;
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t Tkeo_mean_3 =0.0f;
 80039f2:	f04f 0300 	mov.w	r3, #0
 80039f6:	61bb      	str	r3, [r7, #24]
  float32_t Tkeo_Variance_3 = 0.0f;
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t Tkeo_SD_3 = 0.0f;
 80039fe:	f04f 0300 	mov.w	r3, #0
 8003a02:	617b      	str	r3, [r7, #20]

  uint8_t Tkeo_flag_3 = 0;
 8003a04:	2300      	movs	r3, #0
 8003a06:	74fb      	strb	r3, [r7, #19]

  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003a08:	2300      	movs	r3, #0
 8003a0a:	623b      	str	r3, [r7, #32]
 8003a0c:	e00e      	b.n	8003a2c <ADC2_IN3_TKEO+0xcc>
  {
	Tkeo_Sum_3 += ADC2_IN3_Tkeo_bfr[h];
 8003a0e:	4a34      	ldr	r2, [pc, #208]	; (8003ae0 <ADC2_IN3_TKEO+0x180>)
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4413      	add	r3, r2
 8003a16:	edd3 7a00 	vldr	s15, [r3]
 8003a1a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a22:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	3301      	adds	r3, #1
 8003a2a:	623b      	str	r3, [r7, #32]
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	2bff      	cmp	r3, #255	; 0xff
 8003a30:	d9ed      	bls.n	8003a0e <ADC2_IN3_TKEO+0xae>
  }

  Tkeo_mean_3 = Tkeo_Sum_3 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003a32:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003a36:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8003ae4 <ADC2_IN3_TKEO+0x184>
 8003a3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a3e:	edc7 7a06 	vstr	s15, [r7, #24]


  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003a42:	2300      	movs	r3, #0
 8003a44:	61fb      	str	r3, [r7, #28]
 8003a46:	e018      	b.n	8003a7a <ADC2_IN3_TKEO+0x11a>
  {
  	float32_t Tkeo_Diff_3 = ADC2_IN3_Tkeo_bfr[q] - Tkeo_mean_3;
 8003a48:	4a25      	ldr	r2, [pc, #148]	; (8003ae0 <ADC2_IN3_TKEO+0x180>)
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	ed93 7a00 	vldr	s14, [r3]
 8003a54:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a5c:	edc7 7a03 	vstr	s15, [r7, #12]
  	Tkeo_Variance_3 += Tkeo_Diff_3 * Tkeo_Diff_3;
 8003a60:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a64:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003a68:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a70:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	3301      	adds	r3, #1
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	2bff      	cmp	r3, #255	; 0xff
 8003a7e:	d9e3      	bls.n	8003a48 <ADC2_IN3_TKEO+0xe8>
  }

  Tkeo_Variance_3 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003a80:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003a84:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003ae4 <ADC2_IN3_TKEO+0x184>
 8003a88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a8c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  Tkeo_SD_3 = sqrt(Tkeo_Variance_3);
 8003a90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003a92:	f7fc fd25 	bl	80004e0 <__aeabi_f2d>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	ec43 2b10 	vmov	d0, r2, r3
 8003a9e:	f007 fbeb 	bl	800b278 <sqrt>
 8003aa2:	ec53 2b10 	vmov	r2, r3, d0
 8003aa6:	4610      	mov	r0, r2
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	f7fd f849 	bl	8000b40 <__aeabi_d2f>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	617b      	str	r3, [r7, #20]

  if (Tkeo_SD_3 > 3 * StnDev_BL_3)
 8003ab2:	edd7 7a00 	vldr	s15, [r7]
 8003ab6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003abe:	ed97 7a05 	vldr	s14, [r7, #20]
 8003ac2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aca:	dd03      	ble.n	8003ad4 <ADC2_IN3_TKEO+0x174>
  {
	  Tkeo_flag_3 = 1;
 8003acc:	2301      	movs	r3, #1
 8003ace:	74fb      	strb	r3, [r7, #19]

	  return  Tkeo_flag_3;
 8003ad0:	7cfb      	ldrb	r3, [r7, #19]
 8003ad2:	e000      	b.n	8003ad6 <ADC2_IN3_TKEO+0x176>
  }

  else
  {
	  return 0;
 8003ad4:	2300      	movs	r3, #0
  }


}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3730      	adds	r7, #48	; 0x30
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	2000aa50 	.word	0x2000aa50
 8003ae4:	43800000 	.word	0x43800000

08003ae8 <ADC2_IN4_TKEO>:


uint8_t ADC2_IN4_TKEO(ADC2_IN4_MA *ADC2_IN4_TKEO_ptr, float32_t StnDev_BL_4)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08c      	sub	sp, #48	; 0x30
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	ed87 0a00 	vstr	s0, [r7]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003af4:	2301      	movs	r3, #1
 8003af6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003af8:	e030      	b.n	8003b5c <ADC2_IN4_TKEO+0x74>
  {
	  ADC2_IN4_Tkeo_bfr[n]= (ADC2_IN4_TKEO_ptr->MA_ADC2_IN4_OutBfr[n] * ADC2_IN4_TKEO_ptr->MA_ADC2_IN4_OutBfr[n]) - (ADC2_IN4_TKEO_ptr->MA_ADC2_IN4_OutBfr[n-1] * ADC2_IN4_TKEO_ptr->MA_ADC2_IN4_OutBfr[n+1]);
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003afe:	3308      	adds	r3, #8
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4413      	add	r3, r2
 8003b04:	3304      	adds	r3, #4
 8003b06:	ed93 7a00 	vldr	s14, [r3]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0e:	3308      	adds	r3, #8
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	3304      	adds	r3, #4
 8003b16:	edd3 7a00 	vldr	s15, [r3]
 8003b1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b20:	3b01      	subs	r3, #1
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	3308      	adds	r3, #8
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	3304      	adds	r3, #4
 8003b2c:	edd3 6a00 	vldr	s13, [r3]
 8003b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b32:	3301      	adds	r3, #1
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	3308      	adds	r3, #8
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	4413      	add	r3, r2
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	edd3 7a00 	vldr	s15, [r3]
 8003b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b4a:	4a47      	ldr	r2, [pc, #284]	; (8003c68 <ADC2_IN4_TKEO+0x180>)
 8003b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	edc3 7a00 	vstr	s15, [r3]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b58:	3301      	adds	r3, #1
 8003b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b5e:	2bfe      	cmp	r3, #254	; 0xfe
 8003b60:	d9cb      	bls.n	8003afa <ADC2_IN4_TKEO+0x12>
  }


  ADC2_IN4_Tkeo_bfr[0] = 0.0f;
 8003b62:	4b41      	ldr	r3, [pc, #260]	; (8003c68 <ADC2_IN4_TKEO+0x180>)
 8003b64:	f04f 0200 	mov.w	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]
  ADC2_IN4_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE-1] = 0.0f;
 8003b6a:	4b3f      	ldr	r3, [pc, #252]	; (8003c68 <ADC2_IN4_TKEO+0x180>)
 8003b6c:	f04f 0200 	mov.w	r2, #0
 8003b70:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


  float32_t Tkeo_Sum_4 = 0.0f;
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t Tkeo_mean_4 =0.0f;
 8003b7a:	f04f 0300 	mov.w	r3, #0
 8003b7e:	61bb      	str	r3, [r7, #24]
  float32_t Tkeo_Variance_4 = 0.0f;
 8003b80:	f04f 0300 	mov.w	r3, #0
 8003b84:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t Tkeo_SD_4 = 0.0f;
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	617b      	str	r3, [r7, #20]

  uint8_t Tkeo_flag_4 = 0;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	74fb      	strb	r3, [r7, #19]

  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003b90:	2300      	movs	r3, #0
 8003b92:	623b      	str	r3, [r7, #32]
 8003b94:	e00e      	b.n	8003bb4 <ADC2_IN4_TKEO+0xcc>
  {
	Tkeo_Sum_4 += ADC2_IN4_Tkeo_bfr[h];
 8003b96:	4a34      	ldr	r2, [pc, #208]	; (8003c68 <ADC2_IN4_TKEO+0x180>)
 8003b98:	6a3b      	ldr	r3, [r7, #32]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	edd3 7a00 	vldr	s15, [r3]
 8003ba2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003baa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	623b      	str	r3, [r7, #32]
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	2bff      	cmp	r3, #255	; 0xff
 8003bb8:	d9ed      	bls.n	8003b96 <ADC2_IN4_TKEO+0xae>
  }

  Tkeo_mean_4 = Tkeo_Sum_4 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003bba:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003bbe:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8003c6c <ADC2_IN4_TKEO+0x184>
 8003bc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003bc6:	edc7 7a06 	vstr	s15, [r7, #24]


  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
 8003bce:	e018      	b.n	8003c02 <ADC2_IN4_TKEO+0x11a>
  {
  	float32_t Tkeo_Diff_4 = ADC2_IN4_Tkeo_bfr[q] - Tkeo_mean_4;
 8003bd0:	4a25      	ldr	r2, [pc, #148]	; (8003c68 <ADC2_IN4_TKEO+0x180>)
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	ed93 7a00 	vldr	s14, [r3]
 8003bdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8003be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003be4:	edc7 7a03 	vstr	s15, [r7, #12]
  	Tkeo_Variance_4 += Tkeo_Diff_4 * Tkeo_Diff_4;
 8003be8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003bf0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003bf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bf8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	61fb      	str	r3, [r7, #28]
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	2bff      	cmp	r3, #255	; 0xff
 8003c06:	d9e3      	bls.n	8003bd0 <ADC2_IN4_TKEO+0xe8>
  }

  Tkeo_Variance_4 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003c08:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003c0c:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003c6c <ADC2_IN4_TKEO+0x184>
 8003c10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c14:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  Tkeo_SD_4 = sqrt(Tkeo_Variance_4);
 8003c18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c1a:	f7fc fc61 	bl	80004e0 <__aeabi_f2d>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	460b      	mov	r3, r1
 8003c22:	ec43 2b10 	vmov	d0, r2, r3
 8003c26:	f007 fb27 	bl	800b278 <sqrt>
 8003c2a:	ec53 2b10 	vmov	r2, r3, d0
 8003c2e:	4610      	mov	r0, r2
 8003c30:	4619      	mov	r1, r3
 8003c32:	f7fc ff85 	bl	8000b40 <__aeabi_d2f>
 8003c36:	4603      	mov	r3, r0
 8003c38:	617b      	str	r3, [r7, #20]

  if (Tkeo_SD_4 > 3 * StnDev_BL_4)
 8003c3a:	edd7 7a00 	vldr	s15, [r7]
 8003c3e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c46:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c52:	dd03      	ble.n	8003c5c <ADC2_IN4_TKEO+0x174>
  {
	  Tkeo_flag_4 = 1;
 8003c54:	2301      	movs	r3, #1
 8003c56:	74fb      	strb	r3, [r7, #19]

	  return  Tkeo_flag_4;
 8003c58:	7cfb      	ldrb	r3, [r7, #19]
 8003c5a:	e000      	b.n	8003c5e <ADC2_IN4_TKEO+0x176>
  }

  else
  {
	  return 0;
 8003c5c:	2300      	movs	r3, #0
  }


}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3730      	adds	r7, #48	; 0x30
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	2000ae50 	.word	0x2000ae50
 8003c6c:	43800000 	.word	0x43800000

08003c70 <ADC3_IN1_TKEO>:



uint8_t ADC3_IN1_TKEO(ADC3_IN1_MA *ADC3_IN1_TKEO_ptr, float32_t StnDev_BL_5)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b08c      	sub	sp, #48	; 0x30
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	ed87 0a00 	vstr	s0, [r7]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c80:	e030      	b.n	8003ce4 <ADC3_IN1_TKEO+0x74>
  {
	  ADC3_IN1_Tkeo_bfr[n]= (ADC3_IN1_TKEO_ptr->MA_ADC3_IN1_OutBfr[n] * ADC3_IN1_TKEO_ptr->MA_ADC3_IN1_OutBfr[n]) - (ADC3_IN1_TKEO_ptr->MA_ADC3_IN1_OutBfr[n-1] * ADC3_IN1_TKEO_ptr->MA_ADC3_IN1_OutBfr[n+1]);
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c86:	3308      	adds	r3, #8
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	3304      	adds	r3, #4
 8003c8e:	ed93 7a00 	vldr	s14, [r3]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c96:	3308      	adds	r3, #8
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	4413      	add	r3, r2
 8003c9c:	3304      	adds	r3, #4
 8003c9e:	edd3 7a00 	vldr	s15, [r3]
 8003ca2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	3308      	adds	r3, #8
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	edd3 6a00 	vldr	s13, [r3]
 8003cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cba:	3301      	adds	r3, #1
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	3308      	adds	r3, #8
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	edd3 7a00 	vldr	s15, [r3]
 8003cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cd2:	4a47      	ldr	r2, [pc, #284]	; (8003df0 <ADC3_IN1_TKEO+0x180>)
 8003cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	edc3 7a00 	vstr	s15, [r3]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce6:	2bfe      	cmp	r3, #254	; 0xfe
 8003ce8:	d9cb      	bls.n	8003c82 <ADC3_IN1_TKEO+0x12>
  }

  /* Handling boundary conditions */
  ADC3_IN1_Tkeo_bfr[0] = 0.0f;
 8003cea:	4b41      	ldr	r3, [pc, #260]	; (8003df0 <ADC3_IN1_TKEO+0x180>)
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	601a      	str	r2, [r3, #0]
  ADC3_IN1_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE-1] = 0.0f;
 8003cf2:	4b3f      	ldr	r3, [pc, #252]	; (8003df0 <ADC3_IN1_TKEO+0x180>)
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


  float32_t Tkeo_Sum_5 = 0.0f; // Initialize the sum to zero
 8003cfc:	f04f 0300 	mov.w	r3, #0
 8003d00:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t Tkeo_mean_5 =0.0f; // Initialize the mean to zero
 8003d02:	f04f 0300 	mov.w	r3, #0
 8003d06:	61bb      	str	r3, [r7, #24]
  float32_t Tkeo_Variance_5 = 0.0f; // Initialize variance to zero
 8003d08:	f04f 0300 	mov.w	r3, #0
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t Tkeo_SD_5 = 0.0f; //Initialize standard deviation to zero
 8003d0e:	f04f 0300 	mov.w	r3, #0
 8003d12:	617b      	str	r3, [r7, #20]

  uint8_t Tkeo_flag_5 = 0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	74fb      	strb	r3, [r7, #19]

  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003d18:	2300      	movs	r3, #0
 8003d1a:	623b      	str	r3, [r7, #32]
 8003d1c:	e00e      	b.n	8003d3c <ADC3_IN1_TKEO+0xcc>
  {
	Tkeo_Sum_5 += ADC3_IN1_Tkeo_bfr[h];  // Accumulate the sum of all values in the buffer
 8003d1e:	4a34      	ldr	r2, [pc, #208]	; (8003df0 <ADC3_IN1_TKEO+0x180>)
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	edd3 7a00 	vldr	s15, [r3]
 8003d2a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d32:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	623b      	str	r3, [r7, #32]
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	2bff      	cmp	r3, #255	; 0xff
 8003d40:	d9ed      	bls.n	8003d1e <ADC3_IN1_TKEO+0xae>
  }

  Tkeo_mean_5 = Tkeo_Sum_5 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003d42:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003d46:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8003df4 <ADC3_IN1_TKEO+0x184>
 8003d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d4e:	edc7 7a06 	vstr	s15, [r7, #24]


  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	e018      	b.n	8003d8a <ADC3_IN1_TKEO+0x11a>
  {
  	float32_t Tkeo_Diff_5 = ADC3_IN1_Tkeo_bfr[q] - Tkeo_mean_5;
 8003d58:	4a25      	ldr	r2, [pc, #148]	; (8003df0 <ADC3_IN1_TKEO+0x180>)
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	ed93 7a00 	vldr	s14, [r3]
 8003d64:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d6c:	edc7 7a03 	vstr	s15, [r7, #12]
  	Tkeo_Variance_5 += Tkeo_Diff_5 * Tkeo_Diff_5;
 8003d70:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d74:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003d78:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d80:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	3301      	adds	r3, #1
 8003d88:	61fb      	str	r3, [r7, #28]
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	2bff      	cmp	r3, #255	; 0xff
 8003d8e:	d9e3      	bls.n	8003d58 <ADC3_IN1_TKEO+0xe8>
  }

  Tkeo_Variance_5 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 8003d90:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003d94:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003df4 <ADC3_IN1_TKEO+0x184>
 8003d98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d9c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  Tkeo_SD_5 = sqrt(Tkeo_Variance_5);
 8003da0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003da2:	f7fc fb9d 	bl	80004e0 <__aeabi_f2d>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	ec43 2b10 	vmov	d0, r2, r3
 8003dae:	f007 fa63 	bl	800b278 <sqrt>
 8003db2:	ec53 2b10 	vmov	r2, r3, d0
 8003db6:	4610      	mov	r0, r2
 8003db8:	4619      	mov	r1, r3
 8003dba:	f7fc fec1 	bl	8000b40 <__aeabi_d2f>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	617b      	str	r3, [r7, #20]

  if (Tkeo_SD_5 > 3 * StnDev_BL_5)
 8003dc2:	edd7 7a00 	vldr	s15, [r7]
 8003dc6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dce:	ed97 7a05 	vldr	s14, [r7, #20]
 8003dd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dda:	dd03      	ble.n	8003de4 <ADC3_IN1_TKEO+0x174>
  {
	  Tkeo_flag_5 = 1;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	74fb      	strb	r3, [r7, #19]

	  return  Tkeo_flag_5;
 8003de0:	7cfb      	ldrb	r3, [r7, #19]
 8003de2:	e000      	b.n	8003de6 <ADC3_IN1_TKEO+0x176>
  }

  else
  {
	  return 0;
 8003de4:	2300      	movs	r3, #0
  }


}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3730      	adds	r7, #48	; 0x30
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	2000b250 	.word	0x2000b250
 8003df4:	43800000 	.word	0x43800000

08003df8 <ADC3_IN2_TKEO>:



uint8_t ADC3_IN2_TKEO(ADC3_IN2_MA *ADC3_IN2_TKEO_ptr, float32_t StnDev_BL_6)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08c      	sub	sp, #48	; 0x30
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	ed87 0a00 	vstr	s0, [r7]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003e04:	2301      	movs	r3, #1
 8003e06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e08:	e030      	b.n	8003e6c <ADC3_IN2_TKEO+0x74>
  {
	  ADC3_IN2_Tkeo_bfr[n]= (ADC3_IN2_TKEO_ptr->MA_ADC3_IN2_OutBfr[n] * ADC3_IN2_TKEO_ptr->MA_ADC3_IN2_OutBfr[n]) - (ADC3_IN2_TKEO_ptr->MA_ADC3_IN2_OutBfr[n-1] * ADC3_IN2_TKEO_ptr->MA_ADC3_IN2_OutBfr[n+1]);
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e0e:	3308      	adds	r3, #8
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	4413      	add	r3, r2
 8003e14:	3304      	adds	r3, #4
 8003e16:	ed93 7a00 	vldr	s14, [r3]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1e:	3308      	adds	r3, #8
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	4413      	add	r3, r2
 8003e24:	3304      	adds	r3, #4
 8003e26:	edd3 7a00 	vldr	s15, [r3]
 8003e2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e30:	3b01      	subs	r3, #1
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	3308      	adds	r3, #8
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	edd3 6a00 	vldr	s13, [r3]
 8003e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e42:	3301      	adds	r3, #1
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	3308      	adds	r3, #8
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	edd3 7a00 	vldr	s15, [r3]
 8003e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e5a:	4a47      	ldr	r2, [pc, #284]	; (8003f78 <ADC3_IN2_TKEO+0x180>)
 8003e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	4413      	add	r3, r2
 8003e62:	edc3 7a00 	vstr	s15, [r3]
  for(uint32_t n=1; n<ADC_DMA_SIXTEENTHBUFFERSIZE-1 ; n++)
 8003e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e68:	3301      	adds	r3, #1
 8003e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6e:	2bfe      	cmp	r3, #254	; 0xfe
 8003e70:	d9cb      	bls.n	8003e0a <ADC3_IN2_TKEO+0x12>
  }


  ADC3_IN2_Tkeo_bfr[0] = 0.0f;
 8003e72:	4b41      	ldr	r3, [pc, #260]	; (8003f78 <ADC3_IN2_TKEO+0x180>)
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
  ADC3_IN2_Tkeo_bfr[ADC_DMA_SIXTEENTHBUFFERSIZE-1] = 0.0f;
 8003e7a:	4b3f      	ldr	r3, [pc, #252]	; (8003f78 <ADC3_IN2_TKEO+0x180>)
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc


  float32_t Tkeo_Sum_6 = 0.0f;
 8003e84:	f04f 0300 	mov.w	r3, #0
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t Tkeo_mean_6 =0.0f;
 8003e8a:	f04f 0300 	mov.w	r3, #0
 8003e8e:	61bb      	str	r3, [r7, #24]
  float32_t Tkeo_Variance_6 = 0.0f;
 8003e90:	f04f 0300 	mov.w	r3, #0
 8003e94:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t Tkeo_SD_6 = 0.0f;
 8003e96:	f04f 0300 	mov.w	r3, #0
 8003e9a:	617b      	str	r3, [r7, #20]

  uint8_t Tkeo_flag_6 = 0;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	74fb      	strb	r3, [r7, #19]

  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	623b      	str	r3, [r7, #32]
 8003ea4:	e00e      	b.n	8003ec4 <ADC3_IN2_TKEO+0xcc>
  {
	Tkeo_Sum_6 += ADC3_IN2_Tkeo_bfr[h];
 8003ea6:	4a34      	ldr	r2, [pc, #208]	; (8003f78 <ADC3_IN2_TKEO+0x180>)
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	edd3 7a00 	vldr	s15, [r3]
 8003eb2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003eb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eba:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	623b      	str	r3, [r7, #32]
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	2bff      	cmp	r3, #255	; 0xff
 8003ec8:	d9ed      	bls.n	8003ea6 <ADC3_IN2_TKEO+0xae>
  }

  Tkeo_mean_6 = Tkeo_Sum_6 / ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003eca:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003ece:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8003f7c <ADC3_IN2_TKEO+0x184>
 8003ed2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ed6:	edc7 7a06 	vstr	s15, [r7, #24]


  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	61fb      	str	r3, [r7, #28]
 8003ede:	e018      	b.n	8003f12 <ADC3_IN2_TKEO+0x11a>
  {
  	float32_t Tkeo_Diff_6 = ADC3_IN2_Tkeo_bfr[q] - Tkeo_mean_6;
 8003ee0:	4a25      	ldr	r2, [pc, #148]	; (8003f78 <ADC3_IN2_TKEO+0x180>)
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	4413      	add	r3, r2
 8003ee8:	ed93 7a00 	vldr	s14, [r3]
 8003eec:	edd7 7a06 	vldr	s15, [r7, #24]
 8003ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ef4:	edc7 7a03 	vstr	s15, [r7, #12]
  	Tkeo_Variance_6 += Tkeo_Diff_6 * Tkeo_Diff_6;
 8003ef8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003efc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003f00:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003f04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f08:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	61fb      	str	r3, [r7, #28]
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	2bff      	cmp	r3, #255	; 0xff
 8003f16:	d9e3      	bls.n	8003ee0 <ADC3_IN2_TKEO+0xe8>
  }

  Tkeo_Variance_6 /= ADC_DMA_SIXTEENTHBUFFERSIZE;
 8003f18:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003f1c:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003f7c <ADC3_IN2_TKEO+0x184>
 8003f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f24:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  Tkeo_SD_6 = sqrt(Tkeo_Variance_6);
 8003f28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f2a:	f7fc fad9 	bl	80004e0 <__aeabi_f2d>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	ec43 2b10 	vmov	d0, r2, r3
 8003f36:	f007 f99f 	bl	800b278 <sqrt>
 8003f3a:	ec53 2b10 	vmov	r2, r3, d0
 8003f3e:	4610      	mov	r0, r2
 8003f40:	4619      	mov	r1, r3
 8003f42:	f7fc fdfd 	bl	8000b40 <__aeabi_d2f>
 8003f46:	4603      	mov	r3, r0
 8003f48:	617b      	str	r3, [r7, #20]

  if (Tkeo_SD_6 > 3 * StnDev_BL_6)
 8003f4a:	edd7 7a00 	vldr	s15, [r7]
 8003f4e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003f52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f56:	ed97 7a05 	vldr	s14, [r7, #20]
 8003f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f62:	dd03      	ble.n	8003f6c <ADC3_IN2_TKEO+0x174>
  {
	  Tkeo_flag_6 = 1;
 8003f64:	2301      	movs	r3, #1
 8003f66:	74fb      	strb	r3, [r7, #19]

	  return  Tkeo_flag_6;
 8003f68:	7cfb      	ldrb	r3, [r7, #19]
 8003f6a:	e000      	b.n	8003f6e <ADC3_IN2_TKEO+0x176>
  }

  else
  {
	  return 0;
 8003f6c:	2300      	movs	r3, #0
  }


}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3730      	adds	r7, #48	; 0x30
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	2000b650 	.word	0x2000b650
 8003f7c:	43800000 	.word	0x43800000

08003f80 <ADC1_DMA_sort_uhb>:
 */

#include "_DMA_Sort.h"

void ADC1_DMA_sort_uhb (void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)  //Scans the upper half of the DMA buffer
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	e038      	b.n	8003ffe <ADC1_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0)) // Checks that the buffer register location is even and loads the data
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d004      	beq.n	8003f9c <ADC1_DMA_sort_uhb+0x1c>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d117      	bne.n	8003fcc <ADC1_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)  // Stores data on the upper half of IN1 channel data buffer
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60bb      	str	r3, [r7, #8]
 8003fa0:	e00f      	b.n	8003fc2 <ADC1_DMA_sort_uhb+0x42>
			{
				ADC1_DMA_sort_ptr->ADC1_IN1_bfr[n]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8003fa2:	4b1c      	ldr	r3, [pc, #112]	; (8004014 <ADC1_DMA_sort_uhb+0x94>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a1b      	ldr	r2, [pc, #108]	; (8004014 <ADC1_DMA_sort_uhb+0x94>)
 8003fa8:	6811      	ldr	r1, [r2, #0]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)  // Stores data on the upper half of IN1 channel data buffer
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8003fc8:	d3eb      	bcc.n	8003fa2 <ADC1_DMA_sort_uhb+0x22>
 8003fca:	e015      	b.n	8003ff8 <ADC1_DMA_sort_uhb+0x78>
            }
        }
		else  // Checks that the buffer register location is odd and loads the data
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)  // Stores data on the upper half of IN2 channel data buffer
 8003fcc:	2300      	movs	r3, #0
 8003fce:	607b      	str	r3, [r7, #4]
 8003fd0:	e00e      	b.n	8003ff0 <ADC1_DMA_sort_uhb+0x70>
			{
				ADC1_DMA_sort_ptr->ADC1_IN2_bfr[p]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8003fd2:	4b10      	ldr	r3, [pc, #64]	; (8004014 <ADC1_DMA_sort_uhb+0x94>)
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <ADC1_DMA_sort_uhb+0x94>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68f9      	ldr	r1, [r7, #12]
 8003fdc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8003fe6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)  // Stores data on the upper half of IN2 channel data buffer
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	3301      	adds	r3, #1
 8003fee:	607b      	str	r3, [r7, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8003ff6:	d3ec      	bcc.n	8003fd2 <ADC1_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)  //Scans the upper half of the DMA buffer
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8004004:	d9c2      	bls.n	8003f8c <ADC1_DMA_sort_uhb+0xc>
			}
		}
     }

};
 8004006:	bf00      	nop
 8004008:	bf00      	nop
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	2000bdd0 	.word	0x2000bdd0

08004018 <ADC1_DMA_sort_lhb>:


void ADC1_DMA_sort_lhb (void)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++) // Scans the lower half of the DMA buffer
 800401e:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	e03a      	b.n	800409c <ADC1_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0)) // Checks that the buffer register location is even and loads the data
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d004      	beq.n	8004036 <ADC1_DMA_sort_lhb+0x1e>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d118      	bne.n	8004068 <ADC1_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)  // Stores data on the lower half of IN1 channel data buffer
 8004036:	f240 2371 	movw	r3, #625	; 0x271
 800403a:	60bb      	str	r3, [r7, #8]
 800403c:	e00f      	b.n	800405e <ADC1_DMA_sort_lhb+0x46>
			{
				ADC1_DMA_sort_ptr->ADC1_IN1_bfr[n]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 800403e:	4b1d      	ldr	r3, [pc, #116]	; (80040b4 <ADC1_DMA_sort_lhb+0x9c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a1c      	ldr	r2, [pc, #112]	; (80040b4 <ADC1_DMA_sort_lhb+0x9c>)
 8004044:	6811      	ldr	r1, [r2, #0]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)  // Stores data on the lower half of IN1 channel data buffer
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	3301      	adds	r3, #1
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8004064:	d9eb      	bls.n	800403e <ADC1_DMA_sort_lhb+0x26>
 8004066:	e016      	b.n	8004096 <ADC1_DMA_sort_lhb+0x7e>
            }
        }
		else  // Checks that the buffer register location is odd and loads the data
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)  // Stores data on the lower half of IN2 channel data buffer
 8004068:	f240 2371 	movw	r3, #625	; 0x271
 800406c:	607b      	str	r3, [r7, #4]
 800406e:	e00e      	b.n	800408e <ADC1_DMA_sort_lhb+0x76>
			{
				ADC1_DMA_sort_ptr->ADC1_IN2_bfr[p]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8004070:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <ADC1_DMA_sort_lhb+0x9c>)
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <ADC1_DMA_sort_lhb+0x9c>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68f9      	ldr	r1, [r7, #12]
 800407a:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8004084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)  // Stores data on the lower half of IN2 channel data buffer
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3301      	adds	r3, #1
 800408c:	607b      	str	r3, [r7, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8004094:	d9ec      	bls.n	8004070 <ADC1_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++) // Scans the lower half of the DMA buffer
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	3301      	adds	r3, #1
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f640 12c2 	movw	r2, #2498	; 0x9c2
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d9bf      	bls.n	8004026 <ADC1_DMA_sort_lhb+0xe>
			}
		}
     }

};
 80040a6:	bf00      	nop
 80040a8:	bf00      	nop
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	2000bdd0 	.word	0x2000bdd0

080040b8 <ADC2_DMA_sort_uhb>:


void ADC2_DMA_sort_uhb (void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]
 80040c2:	e038      	b.n	8004136 <ADC2_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d004      	beq.n	80040d4 <ADC2_DMA_sort_uhb+0x1c>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d117      	bne.n	8004104 <ADC2_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 80040d4:	2300      	movs	r3, #0
 80040d6:	60bb      	str	r3, [r7, #8]
 80040d8:	e00f      	b.n	80040fa <ADC2_DMA_sort_uhb+0x42>
			{
				ADC2_DMA_sort_ptr->ADC2_IN3_bfr[n]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 80040da:	4b1c      	ldr	r3, [pc, #112]	; (800414c <ADC2_DMA_sort_uhb+0x94>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a1b      	ldr	r2, [pc, #108]	; (800414c <ADC2_DMA_sort_uhb+0x94>)
 80040e0:	6811      	ldr	r1, [r2, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	3301      	adds	r3, #1
 80040f8:	60bb      	str	r3, [r7, #8]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8004100:	d3eb      	bcc.n	80040da <ADC2_DMA_sort_uhb+0x22>
 8004102:	e015      	b.n	8004130 <ADC2_DMA_sort_uhb+0x78>
            }
        }
		else
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 8004104:	2300      	movs	r3, #0
 8004106:	607b      	str	r3, [r7, #4]
 8004108:	e00e      	b.n	8004128 <ADC2_DMA_sort_uhb+0x70>
			{
				ADC2_DMA_sort_ptr->ADC2_IN4_bfr[p]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 800410a:	4b10      	ldr	r3, [pc, #64]	; (800414c <ADC2_DMA_sort_uhb+0x94>)
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	4b0f      	ldr	r3, [pc, #60]	; (800414c <ADC2_DMA_sort_uhb+0x94>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68f9      	ldr	r1, [r7, #12]
 8004114:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 800411e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3301      	adds	r3, #1
 8004126:	607b      	str	r3, [r7, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 800412e:	d3ec      	bcc.n	800410a <ADC2_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	3301      	adds	r3, #1
 8004134:	60fb      	str	r3, [r7, #12]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 800413c:	d9c2      	bls.n	80040c4 <ADC2_DMA_sort_uhb+0xc>
			}
		}
     }

};
 800413e:	bf00      	nop
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	2000bdd4 	.word	0x2000bdd4

08004150 <ADC2_DMA_sort_lhb>:


void ADC2_DMA_sort_lhb (void)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8004156:	f240 43e2 	movw	r3, #1250	; 0x4e2
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	e03a      	b.n	80041d4 <ADC2_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d004      	beq.n	800416e <ADC2_DMA_sort_lhb+0x1e>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d118      	bne.n	80041a0 <ADC2_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 800416e:	f240 2371 	movw	r3, #625	; 0x271
 8004172:	60bb      	str	r3, [r7, #8]
 8004174:	e00f      	b.n	8004196 <ADC2_DMA_sort_lhb+0x46>
			{
				ADC2_DMA_sort_ptr->ADC2_IN3_bfr[n]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8004176:	4b1d      	ldr	r3, [pc, #116]	; (80041ec <ADC2_DMA_sort_lhb+0x9c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a1c      	ldr	r2, [pc, #112]	; (80041ec <ADC2_DMA_sort_lhb+0x9c>)
 800417c:	6811      	ldr	r1, [r2, #0]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	3301      	adds	r3, #1
 8004194:	60bb      	str	r3, [r7, #8]
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 800419c:	d9eb      	bls.n	8004176 <ADC2_DMA_sort_lhb+0x26>
 800419e:	e016      	b.n	80041ce <ADC2_DMA_sort_lhb+0x7e>
            }
        }
		else
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 80041a0:	f240 2371 	movw	r3, #625	; 0x271
 80041a4:	607b      	str	r3, [r7, #4]
 80041a6:	e00e      	b.n	80041c6 <ADC2_DMA_sort_lhb+0x76>
			{
				ADC2_DMA_sort_ptr->ADC2_IN4_bfr[p]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 80041a8:	4b10      	ldr	r3, [pc, #64]	; (80041ec <ADC2_DMA_sort_lhb+0x9c>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	4b0f      	ldr	r3, [pc, #60]	; (80041ec <ADC2_DMA_sort_lhb+0x9c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68f9      	ldr	r1, [r7, #12]
 80041b2:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 80041bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3301      	adds	r3, #1
 80041c4:	607b      	str	r3, [r7, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 80041cc:	d9ec      	bls.n	80041a8 <ADC2_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	3301      	adds	r3, #1
 80041d2:	60fb      	str	r3, [r7, #12]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f640 12c2 	movw	r2, #2498	; 0x9c2
 80041da:	4293      	cmp	r3, r2
 80041dc:	d9bf      	bls.n	800415e <ADC2_DMA_sort_lhb+0xe>
			}
		}
     }

};
 80041de:	bf00      	nop
 80041e0:	bf00      	nop
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr
 80041ec:	2000bdd4 	.word	0x2000bdd4

080041f0 <ADC3_DMA_sort_uhb>:


void ADC3_DMA_sort_uhb (void)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]
 80041fa:	e038      	b.n	800426e <ADC3_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d004      	beq.n	800420c <ADC3_DMA_sort_uhb+0x1c>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d117      	bne.n	800423c <ADC3_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 800420c:	2300      	movs	r3, #0
 800420e:	60bb      	str	r3, [r7, #8]
 8004210:	e00f      	b.n	8004232 <ADC3_DMA_sort_uhb+0x42>
			{
				ADC3_DMA_sort_ptr->ADC3_IN1_bfr[n]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8004212:	4b1c      	ldr	r3, [pc, #112]	; (8004284 <ADC3_DMA_sort_uhb+0x94>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a1b      	ldr	r2, [pc, #108]	; (8004284 <ADC3_DMA_sort_uhb+0x94>)
 8004218:	6811      	ldr	r1, [r2, #0]
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	3301      	adds	r3, #1
 8004230:	60bb      	str	r3, [r7, #8]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8004238:	d3eb      	bcc.n	8004212 <ADC3_DMA_sort_uhb+0x22>
 800423a:	e015      	b.n	8004268 <ADC3_DMA_sort_uhb+0x78>
            }
        }
		else
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 800423c:	2300      	movs	r3, #0
 800423e:	607b      	str	r3, [r7, #4]
 8004240:	e00e      	b.n	8004260 <ADC3_DMA_sort_uhb+0x70>
			{
				ADC3_DMA_sort_ptr->ADC3_IN2_bfr[p]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8004242:	4b10      	ldr	r3, [pc, #64]	; (8004284 <ADC3_DMA_sort_uhb+0x94>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4b0f      	ldr	r3, [pc, #60]	; (8004284 <ADC3_DMA_sort_uhb+0x94>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68f9      	ldr	r1, [r7, #12]
 800424c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8004256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3301      	adds	r3, #1
 800425e:	607b      	str	r3, [r7, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8004266:	d3ec      	bcc.n	8004242 <ADC3_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	3301      	adds	r3, #1
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8004274:	d9c2      	bls.n	80041fc <ADC3_DMA_sort_uhb+0xc>
			}
		}
     }

};
 8004276:	bf00      	nop
 8004278:	bf00      	nop
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	2000bdd8 	.word	0x2000bdd8

08004288 <ADC3_DMA_sort_lhb>:


void ADC3_DMA_sort_lhb (void)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 800428e:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	e03a      	b.n	800430c <ADC3_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d004      	beq.n	80042a6 <ADC3_DMA_sort_lhb+0x1e>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d118      	bne.n	80042d8 <ADC3_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 80042a6:	f240 2371 	movw	r3, #625	; 0x271
 80042aa:	60bb      	str	r3, [r7, #8]
 80042ac:	e00f      	b.n	80042ce <ADC3_DMA_sort_lhb+0x46>
			{
				ADC3_DMA_sort_ptr->ADC3_IN1_bfr[n]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 80042ae:	4b1d      	ldr	r3, [pc, #116]	; (8004324 <ADC3_DMA_sort_lhb+0x9c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a1c      	ldr	r2, [pc, #112]	; (8004324 <ADC3_DMA_sort_lhb+0x9c>)
 80042b4:	6811      	ldr	r1, [r2, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	440b      	add	r3, r1
 80042c6:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	3301      	adds	r3, #1
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 80042d4:	d9eb      	bls.n	80042ae <ADC3_DMA_sort_lhb+0x26>
 80042d6:	e016      	b.n	8004306 <ADC3_DMA_sort_lhb+0x7e>
            }
        }
		else
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 80042d8:	f240 2371 	movw	r3, #625	; 0x271
 80042dc:	607b      	str	r3, [r7, #4]
 80042de:	e00e      	b.n	80042fe <ADC3_DMA_sort_lhb+0x76>
			{
				ADC3_DMA_sort_ptr->ADC3_IN2_bfr[p]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 80042e0:	4b10      	ldr	r3, [pc, #64]	; (8004324 <ADC3_DMA_sort_lhb+0x9c>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b0f      	ldr	r3, [pc, #60]	; (8004324 <ADC3_DMA_sort_lhb+0x9c>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68f9      	ldr	r1, [r7, #12]
 80042ea:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 80042f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	3301      	adds	r3, #1
 80042fc:	607b      	str	r3, [r7, #4]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8004304:	d9ec      	bls.n	80042e0 <ADC3_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	3301      	adds	r3, #1
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f640 12c2 	movw	r2, #2498	; 0x9c2
 8004312:	4293      	cmp	r3, r2
 8004314:	d9bf      	bls.n	8004296 <ADC3_DMA_sort_lhb+0xe>
			}
		}
     }

};
 8004316:	bf00      	nop
 8004318:	bf00      	nop
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	2000bdd8 	.word	0x2000bdd8

08004328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b092      	sub	sp, #72	; 0x48
 800432c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800432e:	f001 fc98 	bl	8005c62 <HAL_Init>

  /* USER CODE BEGIN Init */
  init_ADC1_IN1_struct(); // Pointer to the source buffer is initialized at runtime
 8004332:	f7fd fd33 	bl	8001d9c <init_ADC1_IN1_struct>
  init_ADC1_IN1_FO_biquad_filter();  // Initializes the filter coefficients and variables
 8004336:	f7fd fd43 	bl	8001dc0 <init_ADC1_IN1_FO_biquad_filter>
  MA_ADC1_IN1_Init(&MovingAverage_ADC1_IN1); // Initializes all the output and moving average buffers to zero and the index to zero
 800433a:	48b5      	ldr	r0, [pc, #724]	; (8004610 <main+0x2e8>)
 800433c:	f7fd f956 	bl	80015ec <MA_ADC1_IN1_Init>

  init_ADC1_IN2_struct();
 8004340:	f7fd fd68 	bl	8001e14 <init_ADC1_IN2_struct>
  init_ADC1_IN2_FO_biquad_filter();
 8004344:	f7fd fd78 	bl	8001e38 <init_ADC1_IN2_FO_biquad_filter>
  MA_ADC1_IN2_Init(&MovingAverage_ADC1_IN2);
 8004348:	48b2      	ldr	r0, [pc, #712]	; (8004614 <main+0x2ec>)
 800434a:	f7fd f9f3 	bl	8001734 <MA_ADC1_IN2_Init>

  init_ADC2_IN3_struct();
 800434e:	f7fd fd9d 	bl	8001e8c <init_ADC2_IN3_struct>
  init_ADC2_IN3_FO_biquad_filter();
 8004352:	f7fd fdad 	bl	8001eb0 <init_ADC2_IN3_FO_biquad_filter>
  MA_ADC2_IN3_Init(&MovingAverage_ADC2_IN3);
 8004356:	48b0      	ldr	r0, [pc, #704]	; (8004618 <main+0x2f0>)
 8004358:	f7fd fa90 	bl	800187c <MA_ADC2_IN3_Init>

  init_ADC2_IN4_struct();
 800435c:	f7fd fdd2 	bl	8001f04 <init_ADC2_IN4_struct>
  init_ADC2_IN4_FO_biquad_filter();
 8004360:	f7fd fde2 	bl	8001f28 <init_ADC2_IN4_FO_biquad_filter>
  MA_ADC2_IN4_Init(&MovingAverage_ADC2_IN4);
 8004364:	48ad      	ldr	r0, [pc, #692]	; (800461c <main+0x2f4>)
 8004366:	f7fd fb2d 	bl	80019c4 <MA_ADC2_IN4_Init>

  init_ADC3_IN1_struct();
 800436a:	f7fd fe07 	bl	8001f7c <init_ADC3_IN1_struct>
  init_ADC3_IN1_FO_biquad_filter();
 800436e:	f7fd fe17 	bl	8001fa0 <init_ADC3_IN1_FO_biquad_filter>
  MA_ADC3_IN1_Init(&MovingAverage_ADC3_IN1);
 8004372:	48ab      	ldr	r0, [pc, #684]	; (8004620 <main+0x2f8>)
 8004374:	f7fd fbca 	bl	8001b0c <MA_ADC3_IN1_Init>

  init_ADC3_IN2_struct();
 8004378:	f7fd fe3c 	bl	8001ff4 <init_ADC3_IN2_struct>
  init_ADC3_IN2_FO_biquad_filter();
 800437c:	f7fd fe4c 	bl	8002018 <init_ADC3_IN2_FO_biquad_filter>
  MA_ADC3_IN2_Init(&MovingAverage_ADC3_IN2);
 8004380:	48a8      	ldr	r0, [pc, #672]	; (8004624 <main+0x2fc>)
 8004382:	f7fd fc67 	bl	8001c54 <MA_ADC3_IN2_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004386:	f000 fc87 	bl	8004c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800438a:	f000 ffb9 	bl	8005300 <MX_GPIO_Init>
  MX_DMA_Init();
 800438e:	f000 ff61 	bl	8005254 <MX_DMA_Init>
  MX_ADC1_Init();
 8004392:	f000 fccb 	bl	8004d2c <MX_ADC1_Init>
  MX_ADC2_Init();
 8004396:	f000 fd53 	bl	8004e40 <MX_ADC2_Init>
  MX_ADC3_Init();
 800439a:	f000 fdc9 	bl	8004f30 <MX_ADC3_Init>
  MX_FMAC_Init();
 800439e:	f000 fe85 	bl	80050ac <MX_FMAC_Init>
  MX_TIM6_Init();
 80043a2:	f000 fe97 	bl	80050d4 <MX_TIM6_Init>
  MX_TIM7_Init();
 80043a6:	f000 fecb 	bl	8005140 <MX_TIM7_Init>
  MX_TIM20_Init();
 80043aa:	f000 feff 	bl	80051ac <MX_TIM20_Init>
  MX_DAC1_Init();
 80043ae:	f000 fe37 	bl	8005020 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
	
  /* ADC1 is started using timer 6 triggered conversions */
  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim6);
    ADC_status=HAL_ADC_Start_DMA(&hadc1, ADC1_DMA_sort_ptr->ADC1_DMA_bfr, ADC_DMA_BUFFERSIZE);
 80043b2:	4b9d      	ldr	r3, [pc, #628]	; (8004628 <main+0x300>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80043ba:	4619      	mov	r1, r3
 80043bc:	489b      	ldr	r0, [pc, #620]	; (800462c <main+0x304>)
 80043be:	f002 f88d 	bl	80064dc <HAL_ADC_Start_DMA>
 80043c2:	4603      	mov	r3, r0
 80043c4:	461a      	mov	r2, r3
 80043c6:	4b9a      	ldr	r3, [pc, #616]	; (8004630 <main+0x308>)
 80043c8:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim7);
    ADC_status=HAL_ADC_Start_DMA(&hadc2, ADC2_DMA_sort_ptr->ADC2_DMA_bfr, ADC_DMA_BUFFERSIZE);
 80043ca:	4b9a      	ldr	r3, [pc, #616]	; (8004634 <main+0x30c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80043d2:	4619      	mov	r1, r3
 80043d4:	4898      	ldr	r0, [pc, #608]	; (8004638 <main+0x310>)
 80043d6:	f002 f881 	bl	80064dc <HAL_ADC_Start_DMA>
 80043da:	4603      	mov	r3, r0
 80043dc:	461a      	mov	r2, r3
 80043de:	4b94      	ldr	r3, [pc, #592]	; (8004630 <main+0x308>)
 80043e0:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim20);
    ADC_status=HAL_ADC_Start_DMA(&hadc3, ADC3_DMA_sort_ptr->ADC3_DMA_bfr, ADC_DMA_BUFFERSIZE);
 80043e2:	4b96      	ldr	r3, [pc, #600]	; (800463c <main+0x314>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80043ea:	4619      	mov	r1, r3
 80043ec:	4894      	ldr	r0, [pc, #592]	; (8004640 <main+0x318>)
 80043ee:	f002 f875 	bl	80064dc <HAL_ADC_Start_DMA>
 80043f2:	4603      	mov	r3, r0
 80043f4:	461a      	mov	r2, r3
 80043f6:	4b8e      	ldr	r3, [pc, #568]	; (8004630 <main+0x308>)
 80043f8:	701a      	strb	r2, [r3, #0]

/* Calculating the offset value and standard deviation for the base line signal for all the channels */
if(Offset_1_Calculated==0)
 80043fa:	4b92      	ldr	r3, [pc, #584]	; (8004644 <main+0x31c>)
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d13e      	bne.n	8004480 <main+0x158>
{
  float32_t OffsetSum_1 = 0.0f;
 8004402:	f04f 0300 	mov.w	r3, #0
 8004406:	647b      	str	r3, [r7, #68]	; 0x44
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++) // Calculates the mean and standard deviation for the baseline of the signal for the first n buffer fills where n= NOOFITERATIONS_BL
 8004408:	2300      	movs	r3, #0
 800440a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800440e:	e01a      	b.n	8004446 <main+0x11e>
    {
		/* Collects samples to fill the buffer */
		update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 8004410:	f7fd fce8 	bl	8001de4 <update_ADC1_IN1_FO_biquad_filter>
		MA_ADC1_IN1_Update(&MovingAverage_ADC1_IN1);  // Fill the buffer with ADC data
 8004414:	487e      	ldr	r0, [pc, #504]	; (8004610 <main+0x2e8>)
 8004416:	f7fd f91b 	bl	8001650 <MA_ADC1_IN1_Update>

		/* Calculate the offset from the filled buffer */
		Offset_1 = ADC1_IN1_OffsetCalc(&OffsetCalc_ADC1_IN1);
 800441a:	488b      	ldr	r0, [pc, #556]	; (8004648 <main+0x320>)
 800441c:	f7fd fe26 	bl	800206c <ADC1_IN1_OffsetCalc>
 8004420:	eef0 7a40 	vmov.f32	s15, s0
 8004424:	4b89      	ldr	r3, [pc, #548]	; (800464c <main+0x324>)
 8004426:	edc3 7a00 	vstr	s15, [r3]
		OffsetSum_1 += Offset_1;
 800442a:	4b88      	ldr	r3, [pc, #544]	; (800464c <main+0x324>)
 800442c:	edd3 7a00 	vldr	s15, [r3]
 8004430:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8004434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004438:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++) // Calculates the mean and standard deviation for the baseline of the signal for the first n buffer fills where n= NOOFITERATIONS_BL
 800443c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004440:	3301      	adds	r3, #1
 8004442:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004446:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800444a:	2b13      	cmp	r3, #19
 800444c:	d9e0      	bls.n	8004410 <main+0xe8>
    }

  Offset_1 = OffsetSum_1 / NOOFITERATIONS_BL;
 800444e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8004452:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8004456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800445a:	4b7c      	ldr	r3, [pc, #496]	; (800464c <main+0x324>)
 800445c:	edc3 7a00 	vstr	s15, [r3]
  Offset_1_Calculated = 1; // Set the flag indicating offset has been calculated
 8004460:	4b78      	ldr	r3, [pc, #480]	; (8004644 <main+0x31c>)
 8004462:	2201      	movs	r2, #1
 8004464:	701a      	strb	r2, [r3, #0]

  SD_BL_1 = ADC1_IN1_SD_BL(&SD_BL_ADC1_IN1, Offset_1); // Calculated the standard deviation for the last buffer fill
 8004466:	4b79      	ldr	r3, [pc, #484]	; (800464c <main+0x324>)
 8004468:	edd3 7a00 	vldr	s15, [r3]
 800446c:	eeb0 0a67 	vmov.f32	s0, s15
 8004470:	4877      	ldr	r0, [pc, #476]	; (8004650 <main+0x328>)
 8004472:	f7fd ff1b 	bl	80022ac <ADC1_IN1_SD_BL>
 8004476:	eef0 7a40 	vmov.f32	s15, s0
 800447a:	4b76      	ldr	r3, [pc, #472]	; (8004654 <main+0x32c>)
 800447c:	edc3 7a00 	vstr	s15, [r3]
}


if(Offset_2_Calculated==0)
 8004480:	4b75      	ldr	r3, [pc, #468]	; (8004658 <main+0x330>)
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d13b      	bne.n	8004500 <main+0x1d8>
{
  float32_t OffsetSum_2;
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 8004488:	2300      	movs	r3, #0
 800448a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800448e:	e01a      	b.n	80044c6 <main+0x19e>
    {

		update_ADC1_IN2_FO_biquad_filter();
 8004490:	f7fd fce4 	bl	8001e5c <update_ADC1_IN2_FO_biquad_filter>
		MA_ADC1_IN2_Update(&MovingAverage_ADC1_IN2);
 8004494:	485f      	ldr	r0, [pc, #380]	; (8004614 <main+0x2ec>)
 8004496:	f7fd f97f 	bl	8001798 <MA_ADC1_IN2_Update>


		Offset_2 = ADC1_IN2_OffsetCalc(&OffsetCalc_ADC1_IN2);
 800449a:	4870      	ldr	r0, [pc, #448]	; (800465c <main+0x334>)
 800449c:	f7fd fe16 	bl	80020cc <ADC1_IN2_OffsetCalc>
 80044a0:	eef0 7a40 	vmov.f32	s15, s0
 80044a4:	4b6e      	ldr	r3, [pc, #440]	; (8004660 <main+0x338>)
 80044a6:	edc3 7a00 	vstr	s15, [r3]
		OffsetSum_2 += Offset_2;
 80044aa:	4b6d      	ldr	r3, [pc, #436]	; (8004660 <main+0x338>)
 80044ac:	edd3 7a00 	vldr	s15, [r3]
 80044b0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80044b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044b8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 80044bc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80044c0:	3301      	adds	r3, #1
 80044c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80044c6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80044ca:	2b13      	cmp	r3, #19
 80044cc:	d9e0      	bls.n	8004490 <main+0x168>
    }

  Offset_2 = OffsetSum_2 / NOOFITERATIONS_BL;
 80044ce:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80044d2:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80044d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044da:	4b61      	ldr	r3, [pc, #388]	; (8004660 <main+0x338>)
 80044dc:	edc3 7a00 	vstr	s15, [r3]
  Offset_2_Calculated = 1;
 80044e0:	4b5d      	ldr	r3, [pc, #372]	; (8004658 <main+0x330>)
 80044e2:	2201      	movs	r2, #1
 80044e4:	701a      	strb	r2, [r3, #0]

  SD_BL_2 = ADC1_IN2_SD_BL(&SD_BL_ADC1_IN2, Offset_2);
 80044e6:	4b5e      	ldr	r3, [pc, #376]	; (8004660 <main+0x338>)
 80044e8:	edd3 7a00 	vldr	s15, [r3]
 80044ec:	eeb0 0a67 	vmov.f32	s0, s15
 80044f0:	485c      	ldr	r0, [pc, #368]	; (8004664 <main+0x33c>)
 80044f2:	f7fd ff27 	bl	8002344 <ADC1_IN2_SD_BL>
 80044f6:	eef0 7a40 	vmov.f32	s15, s0
 80044fa:	4b5b      	ldr	r3, [pc, #364]	; (8004668 <main+0x340>)
 80044fc:	edc3 7a00 	vstr	s15, [r3]
}


if(Offset_3_Calculated==0)
 8004500:	4b5a      	ldr	r3, [pc, #360]	; (800466c <main+0x344>)
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d13b      	bne.n	8004580 <main+0x258>
{
  float32_t OffsetSum_3;
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 8004508:	2300      	movs	r3, #0
 800450a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800450e:	e01a      	b.n	8004546 <main+0x21e>
    {

		update_ADC2_IN3_FO_biquad_filter();
 8004510:	f7fd fce0 	bl	8001ed4 <update_ADC2_IN3_FO_biquad_filter>
		MA_ADC2_IN3_Update(&MovingAverage_ADC2_IN3);
 8004514:	4840      	ldr	r0, [pc, #256]	; (8004618 <main+0x2f0>)
 8004516:	f7fd f9e3 	bl	80018e0 <MA_ADC2_IN3_Update>


		Offset_3 = ADC2_IN3_OffsetCalc(&OffsetCalc_ADC2_IN3);
 800451a:	4855      	ldr	r0, [pc, #340]	; (8004670 <main+0x348>)
 800451c:	f7fd fe06 	bl	800212c <ADC2_IN3_OffsetCalc>
 8004520:	eef0 7a40 	vmov.f32	s15, s0
 8004524:	4b53      	ldr	r3, [pc, #332]	; (8004674 <main+0x34c>)
 8004526:	edc3 7a00 	vstr	s15, [r3]
		OffsetSum_3 += Offset_3;
 800452a:	4b52      	ldr	r3, [pc, #328]	; (8004674 <main+0x34c>)
 800452c:	edd3 7a00 	vldr	s15, [r3]
 8004530:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004534:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004538:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 800453c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004540:	3301      	adds	r3, #1
 8004542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004546:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800454a:	2b13      	cmp	r3, #19
 800454c:	d9e0      	bls.n	8004510 <main+0x1e8>
    }

  Offset_3 = OffsetSum_3 / NOOFITERATIONS_BL;
 800454e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004552:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8004556:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800455a:	4b46      	ldr	r3, [pc, #280]	; (8004674 <main+0x34c>)
 800455c:	edc3 7a00 	vstr	s15, [r3]
  Offset_3_Calculated = 1;
 8004560:	4b42      	ldr	r3, [pc, #264]	; (800466c <main+0x344>)
 8004562:	2201      	movs	r2, #1
 8004564:	701a      	strb	r2, [r3, #0]

  SD_BL_3 = ADC2_IN3_SD_BL(&SD_BL_ADC2_IN3, Offset_3);
 8004566:	4b43      	ldr	r3, [pc, #268]	; (8004674 <main+0x34c>)
 8004568:	edd3 7a00 	vldr	s15, [r3]
 800456c:	eeb0 0a67 	vmov.f32	s0, s15
 8004570:	4841      	ldr	r0, [pc, #260]	; (8004678 <main+0x350>)
 8004572:	f7fd ff33 	bl	80023dc <ADC2_IN3_SD_BL>
 8004576:	eef0 7a40 	vmov.f32	s15, s0
 800457a:	4b40      	ldr	r3, [pc, #256]	; (800467c <main+0x354>)
 800457c:	edc3 7a00 	vstr	s15, [r3]
}


if(Offset_4_Calculated==0)
 8004580:	4b3f      	ldr	r3, [pc, #252]	; (8004680 <main+0x358>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d13b      	bne.n	8004600 <main+0x2d8>
{
  float32_t OffsetSum_4;
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 8004588:	2300      	movs	r3, #0
 800458a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800458e:	e01a      	b.n	80045c6 <main+0x29e>
    {

		update_ADC2_IN4_FO_biquad_filter();
 8004590:	f7fd fcdc 	bl	8001f4c <update_ADC2_IN4_FO_biquad_filter>
		MA_ADC2_IN4_Update(&MovingAverage_ADC2_IN4);
 8004594:	4821      	ldr	r0, [pc, #132]	; (800461c <main+0x2f4>)
 8004596:	f7fd fa47 	bl	8001a28 <MA_ADC2_IN4_Update>


		Offset_4 = ADC2_IN4_OffsetCalc(&OffsetCalc_ADC2_IN4);
 800459a:	483a      	ldr	r0, [pc, #232]	; (8004684 <main+0x35c>)
 800459c:	f7fd fdf6 	bl	800218c <ADC2_IN4_OffsetCalc>
 80045a0:	eef0 7a40 	vmov.f32	s15, s0
 80045a4:	4b38      	ldr	r3, [pc, #224]	; (8004688 <main+0x360>)
 80045a6:	edc3 7a00 	vstr	s15, [r3]
		OffsetSum_4 += Offset_4;
 80045aa:	4b37      	ldr	r3, [pc, #220]	; (8004688 <main+0x360>)
 80045ac:	edd3 7a00 	vldr	s15, [r3]
 80045b0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80045b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045b8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 80045bc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045c0:	3301      	adds	r3, #1
 80045c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80045c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045ca:	2b13      	cmp	r3, #19
 80045cc:	d9e0      	bls.n	8004590 <main+0x268>
    }

  Offset_4 = OffsetSum_4 / NOOFITERATIONS_BL;
 80045ce:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80045d2:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80045d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045da:	4b2b      	ldr	r3, [pc, #172]	; (8004688 <main+0x360>)
 80045dc:	edc3 7a00 	vstr	s15, [r3]
  Offset_4_Calculated = 1;
 80045e0:	4b27      	ldr	r3, [pc, #156]	; (8004680 <main+0x358>)
 80045e2:	2201      	movs	r2, #1
 80045e4:	701a      	strb	r2, [r3, #0]

  SD_BL_4 = ADC2_IN4_SD_BL(&SD_BL_ADC2_IN4, Offset_4);
 80045e6:	4b28      	ldr	r3, [pc, #160]	; (8004688 <main+0x360>)
 80045e8:	edd3 7a00 	vldr	s15, [r3]
 80045ec:	eeb0 0a67 	vmov.f32	s0, s15
 80045f0:	4826      	ldr	r0, [pc, #152]	; (800468c <main+0x364>)
 80045f2:	f7fd ff3f 	bl	8002474 <ADC2_IN4_SD_BL>
 80045f6:	eef0 7a40 	vmov.f32	s15, s0
 80045fa:	4b25      	ldr	r3, [pc, #148]	; (8004690 <main+0x368>)
 80045fc:	edc3 7a00 	vstr	s15, [r3]
}


if(Offset_5_Calculated==0)
 8004600:	4b24      	ldr	r3, [pc, #144]	; (8004694 <main+0x36c>)
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d17f      	bne.n	8004708 <main+0x3e0>
{
  float32_t OffsetSum_5;
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++) // Calculates the mean and standard deviation for the baseline of the signal for the first n buffer fills where n= NOOFITERATIONS_BL
 8004608:	2300      	movs	r3, #0
 800460a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800460e:	e05e      	b.n	80046ce <main+0x3a6>
 8004610:	2000bddc 	.word	0x2000bddc
 8004614:	2000c200 	.word	0x2000c200
 8004618:	2000c624 	.word	0x2000c624
 800461c:	2000ca48 	.word	0x2000ca48
 8004620:	2000ce6c 	.word	0x2000ce6c
 8004624:	2000d290 	.word	0x2000d290
 8004628:	2000bdd0 	.word	0x2000bdd0
 800462c:	2000ba50 	.word	0x2000ba50
 8004630:	20019b1c 	.word	0x20019b1c
 8004634:	2000bdd4 	.word	0x2000bdd4
 8004638:	2000babc 	.word	0x2000babc
 800463c:	2000bdd8 	.word	0x2000bdd8
 8004640:	2000bb28 	.word	0x2000bb28
 8004644:	20019b38 	.word	0x20019b38
 8004648:	2000d6b4 	.word	0x2000d6b4
 800464c:	20019b20 	.word	0x20019b20
 8004650:	2000ef8c 	.word	0x2000ef8c
 8004654:	20019b40 	.word	0x20019b40
 8004658:	20019b39 	.word	0x20019b39
 800465c:	2000dad8 	.word	0x2000dad8
 8004660:	20019b24 	.word	0x20019b24
 8004664:	2000f3b0 	.word	0x2000f3b0
 8004668:	20019b44 	.word	0x20019b44
 800466c:	20019b3a 	.word	0x20019b3a
 8004670:	2000defc 	.word	0x2000defc
 8004674:	20019b28 	.word	0x20019b28
 8004678:	2000f7d4 	.word	0x2000f7d4
 800467c:	20019b48 	.word	0x20019b48
 8004680:	20019b3b 	.word	0x20019b3b
 8004684:	2000e320 	.word	0x2000e320
 8004688:	20019b2c 	.word	0x20019b2c
 800468c:	2000fbf8 	.word	0x2000fbf8
 8004690:	20019b4c 	.word	0x20019b4c
 8004694:	20019b3c 	.word	0x20019b3c
    {
		/* Collects samples to fill the buffer */
		update_ADC3_IN1_FO_biquad_filter();  // Notch filters channel 1 data
 8004698:	f7fd fc94 	bl	8001fc4 <update_ADC3_IN1_FO_biquad_filter>
		MA_ADC3_IN1_Update(&MovingAverage_ADC3_IN1);  // Fill the buffer with ADC data
 800469c:	48b7      	ldr	r0, [pc, #732]	; (800497c <main+0x654>)
 800469e:	f7fd fa67 	bl	8001b70 <MA_ADC3_IN1_Update>

		/* Calculate the offset from the filled buffer */
		Offset_1 = ADC3_IN1_OffsetCalc(&OffsetCalc_ADC3_IN1);
 80046a2:	48b7      	ldr	r0, [pc, #732]	; (8004980 <main+0x658>)
 80046a4:	f7fd fda2 	bl	80021ec <ADC3_IN1_OffsetCalc>
 80046a8:	eef0 7a40 	vmov.f32	s15, s0
 80046ac:	4bb5      	ldr	r3, [pc, #724]	; (8004984 <main+0x65c>)
 80046ae:	edc3 7a00 	vstr	s15, [r3]
		OffsetSum_5 += Offset_5;
 80046b2:	4bb5      	ldr	r3, [pc, #724]	; (8004988 <main+0x660>)
 80046b4:	edd3 7a00 	vldr	s15, [r3]
 80046b8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80046bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++) // Calculates the mean and standard deviation for the baseline of the signal for the first n buffer fills where n= NOOFITERATIONS_BL
 80046c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046c8:	3301      	adds	r3, #1
 80046ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046d2:	2b13      	cmp	r3, #19
 80046d4:	d9e0      	bls.n	8004698 <main+0x370>
    }

  Offset_5 = OffsetSum_5 / NOOFITERATIONS_BL;
 80046d6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80046da:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80046de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046e2:	4ba9      	ldr	r3, [pc, #676]	; (8004988 <main+0x660>)
 80046e4:	edc3 7a00 	vstr	s15, [r3]
  Offset_5_Calculated = 1; // Set the flag indicating offset has been calculated
 80046e8:	4ba8      	ldr	r3, [pc, #672]	; (800498c <main+0x664>)
 80046ea:	2201      	movs	r2, #1
 80046ec:	701a      	strb	r2, [r3, #0]

  SD_BL_5 = ADC3_IN1_SD_BL(&SD_BL_ADC3_IN1, Offset_5);
 80046ee:	4ba6      	ldr	r3, [pc, #664]	; (8004988 <main+0x660>)
 80046f0:	edd3 7a00 	vldr	s15, [r3]
 80046f4:	eeb0 0a67 	vmov.f32	s0, s15
 80046f8:	48a5      	ldr	r0, [pc, #660]	; (8004990 <main+0x668>)
 80046fa:	f7fd ff07 	bl	800250c <ADC3_IN1_SD_BL>
 80046fe:	eef0 7a40 	vmov.f32	s15, s0
 8004702:	4ba4      	ldr	r3, [pc, #656]	; (8004994 <main+0x66c>)
 8004704:	edc3 7a00 	vstr	s15, [r3]
}


if(Offset_6_Calculated==0)
 8004708:	4ba3      	ldr	r3, [pc, #652]	; (8004998 <main+0x670>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d137      	bne.n	8004780 <main+0x458>
{
  float32_t OffsetSum_6;
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 8004710:	2300      	movs	r3, #0
 8004712:	76fb      	strb	r3, [r7, #27]
 8004714:	e018      	b.n	8004748 <main+0x420>
    {

		update_ADC3_IN2_FO_biquad_filter();
 8004716:	f7fd fc91 	bl	800203c <update_ADC3_IN2_FO_biquad_filter>
		MA_ADC3_IN2_Update(&MovingAverage_ADC3_IN2);
 800471a:	48a0      	ldr	r0, [pc, #640]	; (800499c <main+0x674>)
 800471c:	f7fd facc 	bl	8001cb8 <MA_ADC3_IN2_Update>


		Offset_6 = ADC3_IN2_OffsetCalc(&OffsetCalc_ADC3_IN2);
 8004720:	489f      	ldr	r0, [pc, #636]	; (80049a0 <main+0x678>)
 8004722:	f7fd fd93 	bl	800224c <ADC3_IN2_OffsetCalc>
 8004726:	eef0 7a40 	vmov.f32	s15, s0
 800472a:	4b9e      	ldr	r3, [pc, #632]	; (80049a4 <main+0x67c>)
 800472c:	edc3 7a00 	vstr	s15, [r3]
		OffsetSum_6 += Offset_6;
 8004730:	4b9c      	ldr	r3, [pc, #624]	; (80049a4 <main+0x67c>)
 8004732:	edd3 7a00 	vldr	s15, [r3]
 8004736:	ed97 7a07 	vldr	s14, [r7, #28]
 800473a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800473e:	edc7 7a07 	vstr	s15, [r7, #28]
  for (uint8_t a=0; a< NOOFITERATIONS_BL; a++)
 8004742:	7efb      	ldrb	r3, [r7, #27]
 8004744:	3301      	adds	r3, #1
 8004746:	76fb      	strb	r3, [r7, #27]
 8004748:	7efb      	ldrb	r3, [r7, #27]
 800474a:	2b13      	cmp	r3, #19
 800474c:	d9e3      	bls.n	8004716 <main+0x3ee>
    }

  Offset_6 = OffsetSum_6 / NOOFITERATIONS_BL;
 800474e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004752:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8004756:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800475a:	4b92      	ldr	r3, [pc, #584]	; (80049a4 <main+0x67c>)
 800475c:	edc3 7a00 	vstr	s15, [r3]
  Offset_6_Calculated = 1;
 8004760:	4b8d      	ldr	r3, [pc, #564]	; (8004998 <main+0x670>)
 8004762:	2201      	movs	r2, #1
 8004764:	701a      	strb	r2, [r3, #0]

  SD_BL_6 = ADC3_IN2_SD_BL(&SD_BL_ADC3_IN2, Offset_6);
 8004766:	4b8f      	ldr	r3, [pc, #572]	; (80049a4 <main+0x67c>)
 8004768:	edd3 7a00 	vldr	s15, [r3]
 800476c:	eeb0 0a67 	vmov.f32	s0, s15
 8004770:	488d      	ldr	r0, [pc, #564]	; (80049a8 <main+0x680>)
 8004772:	f7fd ff17 	bl	80025a4 <ADC3_IN2_SD_BL>
 8004776:	eef0 7a40 	vmov.f32	s15, s0
 800477a:	4b8c      	ldr	r3, [pc, #560]	; (80049ac <main+0x684>)
 800477c:	edc3 7a00 	vstr	s15, [r3]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* DSP SECTION */
	  update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 8004780:	f7fd fb30 	bl	8001de4 <update_ADC1_IN1_FO_biquad_filter>
	  MA_ADC1_IN1_Update(&MovingAverage_ADC1_IN1); // Performs the moving average
 8004784:	488a      	ldr	r0, [pc, #552]	; (80049b0 <main+0x688>)
 8004786:	f7fc ff63 	bl	8001650 <MA_ADC1_IN1_Update>
	  for (uint32_t y = 0; y < ADC_DMA_SIXTEENTHBUFFERSIZE; y++)
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]
 800478e:	e017      	b.n	80047c0 <main+0x498>
	  {
		  MovingAverage_ADC1_IN1.MA_ADC1_IN1_OutBfr[y]  -= Offset_1; // Subtracts the stored offset
 8004790:	4a87      	ldr	r2, [pc, #540]	; (80049b0 <main+0x688>)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	3308      	adds	r3, #8
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	3304      	adds	r3, #4
 800479c:	ed93 7a00 	vldr	s14, [r3]
 80047a0:	4b78      	ldr	r3, [pc, #480]	; (8004984 <main+0x65c>)
 80047a2:	edd3 7a00 	vldr	s15, [r3]
 80047a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047aa:	4a81      	ldr	r2, [pc, #516]	; (80049b0 <main+0x688>)
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	3308      	adds	r3, #8
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	3304      	adds	r3, #4
 80047b6:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t y = 0; y < ADC_DMA_SIXTEENTHBUFFERSIZE; y++)
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	3301      	adds	r3, #1
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	2bff      	cmp	r3, #255	; 0xff
 80047c4:	d9e4      	bls.n	8004790 <main+0x468>
      #ifdef MONITOR_CHANNEL_1_LEFT
	  ADC1_IN1_DAC_Update(&DAC1_ADC1_IN1); // For monitoring the channel on an oscilloscope through the DAC
      #endif

	  /* FEATURE EXCTRACTION SECTION */
      TKEO_1 = ADC1_IN1_TKEO(&TKEO_ADC1_IN1, SD_BL_1); // Performs the windowing through the TKEO operator and returns binary data to indicate presence or absence of muscle activation
 80047c6:	4b7b      	ldr	r3, [pc, #492]	; (80049b4 <main+0x68c>)
 80047c8:	edd3 7a00 	vldr	s15, [r3]
 80047cc:	eeb0 0a67 	vmov.f32	s0, s15
 80047d0:	4879      	ldr	r0, [pc, #484]	; (80049b8 <main+0x690>)
 80047d2:	f7fe ff3d 	bl	8003650 <ADC1_IN1_TKEO>
 80047d6:	4603      	mov	r3, r0
 80047d8:	461a      	mov	r2, r3
 80047da:	4b78      	ldr	r3, [pc, #480]	; (80049bc <main+0x694>)
 80047dc:	701a      	strb	r2, [r3, #0]

      if(TKEO_1 == 1) // Only runs when there is muscle activation.
 80047de:	4b77      	ldr	r3, [pc, #476]	; (80049bc <main+0x694>)
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d11e      	bne.n	8004824 <main+0x4fc>
      {
      /*Slope sign change*/
      SSC_1 = ADC1_IN1_SSC(&SSC_ADC1_IN1, 0.5 * Offset_1); // Calculates slope sign changes for active segments
 80047e6:	4b67      	ldr	r3, [pc, #412]	; (8004984 <main+0x65c>)
 80047e8:	edd3 7a00 	vldr	s15, [r3]
 80047ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80047f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047f4:	eeb0 0a67 	vmov.f32	s0, s15
 80047f8:	4871      	ldr	r0, [pc, #452]	; (80049c0 <main+0x698>)
 80047fa:	f7fd ff1f 	bl	800263c <ADC1_IN1_SSC>
 80047fe:	eef0 7a40 	vmov.f32	s15, s0
 8004802:	4b70      	ldr	r3, [pc, #448]	; (80049c4 <main+0x69c>)
 8004804:	edc3 7a00 	vstr	s15, [r3]
      /*Computes the autocorrelation values and the autoregression coefficients and returns the latter*/
      ADC1_IN1_autocorr_calc();
 8004808:	f7fc f9ea 	bl	8000be0 <ADC1_IN1_autocorr_calc>
      AR_1 = ADC1_IN1_autoreg_coeffs();
 800480c:	f7fc fa1e 	bl	8000c4c <ADC1_IN1_autoreg_coeffs>
 8004810:	4603      	mov	r3, r0
 8004812:	4a6d      	ldr	r2, [pc, #436]	; (80049c8 <main+0x6a0>)
 8004814:	6013      	str	r3, [r2, #0]
      /* Computes the short time Fourier transform from the moving average buffer */
      STFT_1 = ADC1_IN1_STFT_Update(&STFT_par_ADC1_IN1, &STFT_ADC1_IN1);
 8004816:	496d      	ldr	r1, [pc, #436]	; (80049cc <main+0x6a4>)
 8004818:	486d      	ldr	r0, [pc, #436]	; (80049d0 <main+0x6a8>)
 800481a:	f7fe f9a9 	bl	8002b70 <ADC1_IN1_STFT_Update>
 800481e:	4603      	mov	r3, r0
 8004820:	4a6c      	ldr	r2, [pc, #432]	; (80049d4 <main+0x6ac>)
 8004822:	6013      	str	r3, [r2, #0]
      }


	  update_ADC1_IN2_FO_biquad_filter();
 8004824:	f7fd fb1a 	bl	8001e5c <update_ADC1_IN2_FO_biquad_filter>
	  MA_ADC1_IN2_Update(&MovingAverage_ADC1_IN2);
 8004828:	486b      	ldr	r0, [pc, #428]	; (80049d8 <main+0x6b0>)
 800482a:	f7fc ffb5 	bl	8001798 <MA_ADC1_IN2_Update>
	  for (uint32_t z = 0; z < ADC_DMA_SIXTEENTHBUFFERSIZE; z++)
 800482e:	2300      	movs	r3, #0
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	e017      	b.n	8004864 <main+0x53c>
	  {
		  MovingAverage_ADC1_IN2.MA_ADC1_IN2_OutBfr[z]  -= Offset_2;
 8004834:	4a68      	ldr	r2, [pc, #416]	; (80049d8 <main+0x6b0>)
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	3308      	adds	r3, #8
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	3304      	adds	r3, #4
 8004840:	ed93 7a00 	vldr	s14, [r3]
 8004844:	4b65      	ldr	r3, [pc, #404]	; (80049dc <main+0x6b4>)
 8004846:	edd3 7a00 	vldr	s15, [r3]
 800484a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800484e:	4a62      	ldr	r2, [pc, #392]	; (80049d8 <main+0x6b0>)
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	3308      	adds	r3, #8
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4413      	add	r3, r2
 8004858:	3304      	adds	r3, #4
 800485a:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t z = 0; z < ADC_DMA_SIXTEENTHBUFFERSIZE; z++)
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	3301      	adds	r3, #1
 8004862:	613b      	str	r3, [r7, #16]
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	2bff      	cmp	r3, #255	; 0xff
 8004868:	d9e4      	bls.n	8004834 <main+0x50c>
      #ifdef MONITOR_CHANNEL_4_RIGHT
	  ADC1_IN2_DAC_Update(&DAC1_ADC1_IN2);
      #endif


	  TKEO_2 = ADC1_IN2_TKEO(&TKEO_ADC1_IN2, SD_BL_2);
 800486a:	4b5d      	ldr	r3, [pc, #372]	; (80049e0 <main+0x6b8>)
 800486c:	edd3 7a00 	vldr	s15, [r3]
 8004870:	eeb0 0a67 	vmov.f32	s0, s15
 8004874:	485b      	ldr	r0, [pc, #364]	; (80049e4 <main+0x6bc>)
 8004876:	f7fe ffaf 	bl	80037d8 <ADC1_IN2_TKEO>
 800487a:	4603      	mov	r3, r0
 800487c:	461a      	mov	r2, r3
 800487e:	4b5a      	ldr	r3, [pc, #360]	; (80049e8 <main+0x6c0>)
 8004880:	701a      	strb	r2, [r3, #0]

	  if(TKEO_2 == 1)
 8004882:	4b59      	ldr	r3, [pc, #356]	; (80049e8 <main+0x6c0>)
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d11e      	bne.n	80048c8 <main+0x5a0>
	  {
	  SSC_2 = ADC1_IN2_SSC(&SSC_ADC1_IN2, 0.5 * Offset_2);
 800488a:	4b54      	ldr	r3, [pc, #336]	; (80049dc <main+0x6b4>)
 800488c:	edd3 7a00 	vldr	s15, [r3]
 8004890:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004894:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004898:	eeb0 0a67 	vmov.f32	s0, s15
 800489c:	4853      	ldr	r0, [pc, #332]	; (80049ec <main+0x6c4>)
 800489e:	f7fd ff3c 	bl	800271a <ADC1_IN2_SSC>
 80048a2:	eef0 7a40 	vmov.f32	s15, s0
 80048a6:	4b52      	ldr	r3, [pc, #328]	; (80049f0 <main+0x6c8>)
 80048a8:	edc3 7a00 	vstr	s15, [r3]
	  ADC1_IN2_autocorr_calc();
 80048ac:	f7fc fa6e 	bl	8000d8c <ADC1_IN2_autocorr_calc>
	  AR_2 = ADC1_IN2_autoreg_coeffs();
 80048b0:	f7fc faa2 	bl	8000df8 <ADC1_IN2_autoreg_coeffs>
 80048b4:	4603      	mov	r3, r0
 80048b6:	4a4f      	ldr	r2, [pc, #316]	; (80049f4 <main+0x6cc>)
 80048b8:	6013      	str	r3, [r2, #0]
	  STFT_2 = ADC1_IN2_STFT_Update(&STFT_par_ADC1_IN2, &STFT_ADC1_IN2);
 80048ba:	494f      	ldr	r1, [pc, #316]	; (80049f8 <main+0x6d0>)
 80048bc:	484f      	ldr	r0, [pc, #316]	; (80049fc <main+0x6d4>)
 80048be:	f7fe fa3f 	bl	8002d40 <ADC1_IN2_STFT_Update>
 80048c2:	4603      	mov	r3, r0
 80048c4:	4a4e      	ldr	r2, [pc, #312]	; (8004a00 <main+0x6d8>)
 80048c6:	6013      	str	r3, [r2, #0]
	  }


	  update_ADC2_IN3_FO_biquad_filter();
 80048c8:	f7fd fb04 	bl	8001ed4 <update_ADC2_IN3_FO_biquad_filter>
	  MA_ADC2_IN3_Update(&MovingAverage_ADC2_IN3);
 80048cc:	484d      	ldr	r0, [pc, #308]	; (8004a04 <main+0x6dc>)
 80048ce:	f7fd f807 	bl	80018e0 <MA_ADC2_IN3_Update>
	  for (uint32_t g = 0; g <ADC_DMA_SIXTEENTHBUFFERSIZE; g++)
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	e017      	b.n	8004908 <main+0x5e0>
	  {
		  MovingAverage_ADC2_IN3.MA_ADC2_IN3_OutBfr[g]  -= Offset_3;
 80048d8:	4a4a      	ldr	r2, [pc, #296]	; (8004a04 <main+0x6dc>)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	3308      	adds	r3, #8
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	3304      	adds	r3, #4
 80048e4:	ed93 7a00 	vldr	s14, [r3]
 80048e8:	4b47      	ldr	r3, [pc, #284]	; (8004a08 <main+0x6e0>)
 80048ea:	edd3 7a00 	vldr	s15, [r3]
 80048ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048f2:	4a44      	ldr	r2, [pc, #272]	; (8004a04 <main+0x6dc>)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	3308      	adds	r3, #8
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4413      	add	r3, r2
 80048fc:	3304      	adds	r3, #4
 80048fe:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t g = 0; g <ADC_DMA_SIXTEENTHBUFFERSIZE; g++)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3301      	adds	r3, #1
 8004906:	60fb      	str	r3, [r7, #12]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2bff      	cmp	r3, #255	; 0xff
 800490c:	d9e4      	bls.n	80048d8 <main+0x5b0>

      #ifdef MONITOR_CHANNEL_2_LEFT
	  ADC2_IN3_DAC_Update(&DAC1_ADC2_IN3);
      #endif

	  TKEO_3 = ADC2_IN3_TKEO(&TKEO_ADC2_IN3, SD_BL_3);
 800490e:	4b3f      	ldr	r3, [pc, #252]	; (8004a0c <main+0x6e4>)
 8004910:	edd3 7a00 	vldr	s15, [r3]
 8004914:	eeb0 0a67 	vmov.f32	s0, s15
 8004918:	483d      	ldr	r0, [pc, #244]	; (8004a10 <main+0x6e8>)
 800491a:	f7ff f821 	bl	8003960 <ADC2_IN3_TKEO>
 800491e:	4603      	mov	r3, r0
 8004920:	461a      	mov	r2, r3
 8004922:	4b3c      	ldr	r3, [pc, #240]	; (8004a14 <main+0x6ec>)
 8004924:	701a      	strb	r2, [r3, #0]

	  if(TKEO_3 == 1)
 8004926:	4b3b      	ldr	r3, [pc, #236]	; (8004a14 <main+0x6ec>)
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d11e      	bne.n	800496c <main+0x644>
	  {
	  SSC_3 = ADC2_IN3_SSC(&SSC_ADC2_IN3, 0.5 * Offset_3);
 800492e:	4b36      	ldr	r3, [pc, #216]	; (8004a08 <main+0x6e0>)
 8004930:	edd3 7a00 	vldr	s15, [r3]
 8004934:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004938:	ee67 7a87 	vmul.f32	s15, s15, s14
 800493c:	eeb0 0a67 	vmov.f32	s0, s15
 8004940:	4835      	ldr	r0, [pc, #212]	; (8004a18 <main+0x6f0>)
 8004942:	f7fd ff59 	bl	80027f8 <ADC2_IN3_SSC>
 8004946:	eef0 7a40 	vmov.f32	s15, s0
 800494a:	4b34      	ldr	r3, [pc, #208]	; (8004a1c <main+0x6f4>)
 800494c:	edc3 7a00 	vstr	s15, [r3]
	  ADC2_IN3_autocorr_calc();
 8004950:	f7fc faf2 	bl	8000f38 <ADC2_IN3_autocorr_calc>
	  AR_3 = ADC2_IN3_autoreg_coeffs();
 8004954:	f7fc fb26 	bl	8000fa4 <ADC2_IN3_autoreg_coeffs>
 8004958:	4603      	mov	r3, r0
 800495a:	4a31      	ldr	r2, [pc, #196]	; (8004a20 <main+0x6f8>)
 800495c:	6013      	str	r3, [r2, #0]
	  STFT_3 = ADC2_IN3_STFT_Update(&STFT_par_ADC2_IN3, &STFT_ADC2_IN3);
 800495e:	4931      	ldr	r1, [pc, #196]	; (8004a24 <main+0x6fc>)
 8004960:	4831      	ldr	r0, [pc, #196]	; (8004a28 <main+0x700>)
 8004962:	f7fe fad5 	bl	8002f10 <ADC2_IN3_STFT_Update>
 8004966:	4603      	mov	r3, r0
 8004968:	4a30      	ldr	r2, [pc, #192]	; (8004a2c <main+0x704>)
 800496a:	6013      	str	r3, [r2, #0]
	  }


	  update_ADC2_IN4_FO_biquad_filter();
 800496c:	f7fd faee 	bl	8001f4c <update_ADC2_IN4_FO_biquad_filter>
	  MA_ADC2_IN4_Update(&MovingAverage_ADC2_IN4);
 8004970:	482f      	ldr	r0, [pc, #188]	; (8004a30 <main+0x708>)
 8004972:	f7fd f859 	bl	8001a28 <MA_ADC2_IN4_Update>
	  for (uint32_t e = 0; e < ADC_DMA_SIXTEENTHBUFFERSIZE; e++)
 8004976:	2300      	movs	r3, #0
 8004978:	60bb      	str	r3, [r7, #8]
 800497a:	e073      	b.n	8004a64 <main+0x73c>
 800497c:	2000ce6c 	.word	0x2000ce6c
 8004980:	2000e744 	.word	0x2000e744
 8004984:	20019b20 	.word	0x20019b20
 8004988:	20019b30 	.word	0x20019b30
 800498c:	20019b3c 	.word	0x20019b3c
 8004990:	2001001c 	.word	0x2001001c
 8004994:	20019b50 	.word	0x20019b50
 8004998:	20019b3d 	.word	0x20019b3d
 800499c:	2000d290 	.word	0x2000d290
 80049a0:	2000eb68 	.word	0x2000eb68
 80049a4:	20019b34 	.word	0x20019b34
 80049a8:	20010440 	.word	0x20010440
 80049ac:	20019b54 	.word	0x20019b54
 80049b0:	2000bddc 	.word	0x2000bddc
 80049b4:	20019b40 	.word	0x20019b40
 80049b8:	20010864 	.word	0x20010864
 80049bc:	20019b58 	.word	0x20019b58
 80049c0:	2001213c 	.word	0x2001213c
 80049c4:	20019b60 	.word	0x20019b60
 80049c8:	20019b78 	.word	0x20019b78
 80049cc:	20013a14 	.word	0x20013a14
 80049d0:	200152ec 	.word	0x200152ec
 80049d4:	20019b90 	.word	0x20019b90
 80049d8:	2000c200 	.word	0x2000c200
 80049dc:	20019b24 	.word	0x20019b24
 80049e0:	20019b44 	.word	0x20019b44
 80049e4:	20010c88 	.word	0x20010c88
 80049e8:	20019b59 	.word	0x20019b59
 80049ec:	20012560 	.word	0x20012560
 80049f0:	20019b64 	.word	0x20019b64
 80049f4:	20019b7c 	.word	0x20019b7c
 80049f8:	20013e38 	.word	0x20013e38
 80049fc:	20015ef4 	.word	0x20015ef4
 8004a00:	20019b94 	.word	0x20019b94
 8004a04:	2000c624 	.word	0x2000c624
 8004a08:	20019b28 	.word	0x20019b28
 8004a0c:	20019b48 	.word	0x20019b48
 8004a10:	200110ac 	.word	0x200110ac
 8004a14:	20019b5a 	.word	0x20019b5a
 8004a18:	20012984 	.word	0x20012984
 8004a1c:	20019b68 	.word	0x20019b68
 8004a20:	20019b80 	.word	0x20019b80
 8004a24:	2001425c 	.word	0x2001425c
 8004a28:	20016afc 	.word	0x20016afc
 8004a2c:	20019b98 	.word	0x20019b98
 8004a30:	2000ca48 	.word	0x2000ca48
	  {
		  MovingAverage_ADC2_IN4.MA_ADC2_IN4_OutBfr[e]  -= Offset_4;
 8004a34:	4a77      	ldr	r2, [pc, #476]	; (8004c14 <main+0x8ec>)
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	3308      	adds	r3, #8
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4413      	add	r3, r2
 8004a3e:	3304      	adds	r3, #4
 8004a40:	ed93 7a00 	vldr	s14, [r3]
 8004a44:	4b74      	ldr	r3, [pc, #464]	; (8004c18 <main+0x8f0>)
 8004a46:	edd3 7a00 	vldr	s15, [r3]
 8004a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a4e:	4a71      	ldr	r2, [pc, #452]	; (8004c14 <main+0x8ec>)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	3308      	adds	r3, #8
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	3304      	adds	r3, #4
 8004a5a:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t e = 0; e < ADC_DMA_SIXTEENTHBUFFERSIZE; e++)
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	3301      	adds	r3, #1
 8004a62:	60bb      	str	r3, [r7, #8]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2bff      	cmp	r3, #255	; 0xff
 8004a68:	d9e4      	bls.n	8004a34 <main+0x70c>

      #ifdef MONITOR_CHANNEL_5_RIGHT
	  ADC2_IN4_DAC_Update(&DAC1_ADC2_IN4);
      #endif

	  TKEO_4 = ADC2_IN4_TKEO(&TKEO_ADC2_IN4, SD_BL_4);
 8004a6a:	4b6c      	ldr	r3, [pc, #432]	; (8004c1c <main+0x8f4>)
 8004a6c:	edd3 7a00 	vldr	s15, [r3]
 8004a70:	eeb0 0a67 	vmov.f32	s0, s15
 8004a74:	486a      	ldr	r0, [pc, #424]	; (8004c20 <main+0x8f8>)
 8004a76:	f7ff f837 	bl	8003ae8 <ADC2_IN4_TKEO>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4b69      	ldr	r3, [pc, #420]	; (8004c24 <main+0x8fc>)
 8004a80:	701a      	strb	r2, [r3, #0]

	  if(TKEO_4 == 1)
 8004a82:	4b68      	ldr	r3, [pc, #416]	; (8004c24 <main+0x8fc>)
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d11e      	bne.n	8004ac8 <main+0x7a0>
	  {
	  SSC_4 = ADC2_IN4_SSC(&SSC_ADC2_IN4, 0.5 * Offset_4);
 8004a8a:	4b63      	ldr	r3, [pc, #396]	; (8004c18 <main+0x8f0>)
 8004a8c:	edd3 7a00 	vldr	s15, [r3]
 8004a90:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a98:	eeb0 0a67 	vmov.f32	s0, s15
 8004a9c:	4862      	ldr	r0, [pc, #392]	; (8004c28 <main+0x900>)
 8004a9e:	f7fd ff1a 	bl	80028d6 <ADC2_IN4_SSC>
 8004aa2:	eef0 7a40 	vmov.f32	s15, s0
 8004aa6:	4b61      	ldr	r3, [pc, #388]	; (8004c2c <main+0x904>)
 8004aa8:	edc3 7a00 	vstr	s15, [r3]
	  ADC2_IN4_autocorr_calc();
 8004aac:	f7fc fb1a 	bl	80010e4 <ADC2_IN4_autocorr_calc>
	  AR_4 = ADC2_IN4_autoreg_coeffs();
 8004ab0:	f7fc fb4e 	bl	8001150 <ADC2_IN4_autoreg_coeffs>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	4a5e      	ldr	r2, [pc, #376]	; (8004c30 <main+0x908>)
 8004ab8:	6013      	str	r3, [r2, #0]
	  STFT_4 = ADC2_IN4_STFT_Update(&STFT_par_ADC2_IN4, &STFT_ADC2_IN4);
 8004aba:	495e      	ldr	r1, [pc, #376]	; (8004c34 <main+0x90c>)
 8004abc:	485e      	ldr	r0, [pc, #376]	; (8004c38 <main+0x910>)
 8004abe:	f7fe fb0f 	bl	80030e0 <ADC2_IN4_STFT_Update>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	4a5d      	ldr	r2, [pc, #372]	; (8004c3c <main+0x914>)
 8004ac6:	6013      	str	r3, [r2, #0]
	  }


	  update_ADC3_IN1_FO_biquad_filter();
 8004ac8:	f7fd fa7c 	bl	8001fc4 <update_ADC3_IN1_FO_biquad_filter>
	  MA_ADC3_IN1_Update(&MovingAverage_ADC3_IN1);
 8004acc:	485c      	ldr	r0, [pc, #368]	; (8004c40 <main+0x918>)
 8004ace:	f7fd f84f 	bl	8001b70 <MA_ADC3_IN1_Update>
	  for (uint32_t b = 0; b < ADC_DMA_SIXTEENTHBUFFERSIZE; b++)
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	607b      	str	r3, [r7, #4]
 8004ad6:	e017      	b.n	8004b08 <main+0x7e0>
	  {
		  MovingAverage_ADC3_IN1.MA_ADC3_IN1_OutBfr[b]  -= Offset_5;
 8004ad8:	4a59      	ldr	r2, [pc, #356]	; (8004c40 <main+0x918>)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	3308      	adds	r3, #8
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	ed93 7a00 	vldr	s14, [r3]
 8004ae8:	4b56      	ldr	r3, [pc, #344]	; (8004c44 <main+0x91c>)
 8004aea:	edd3 7a00 	vldr	s15, [r3]
 8004aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004af2:	4a53      	ldr	r2, [pc, #332]	; (8004c40 <main+0x918>)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3308      	adds	r3, #8
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	3304      	adds	r3, #4
 8004afe:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t b = 0; b < ADC_DMA_SIXTEENTHBUFFERSIZE; b++)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3301      	adds	r3, #1
 8004b06:	607b      	str	r3, [r7, #4]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2bff      	cmp	r3, #255	; 0xff
 8004b0c:	d9e4      	bls.n	8004ad8 <main+0x7b0>
      #ifdef MONITOR_CHANNEL_3_LEFT
	  ADC3_IN1_DAC_Update(&DAC1_ADC3_IN1);
      #endif


	  TKEO_5 = ADC3_IN1_TKEO(&TKEO_ADC3_IN1, SD_BL_5);
 8004b0e:	4b4e      	ldr	r3, [pc, #312]	; (8004c48 <main+0x920>)
 8004b10:	edd3 7a00 	vldr	s15, [r3]
 8004b14:	eeb0 0a67 	vmov.f32	s0, s15
 8004b18:	484c      	ldr	r0, [pc, #304]	; (8004c4c <main+0x924>)
 8004b1a:	f7ff f8a9 	bl	8003c70 <ADC3_IN1_TKEO>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	461a      	mov	r2, r3
 8004b22:	4b4b      	ldr	r3, [pc, #300]	; (8004c50 <main+0x928>)
 8004b24:	701a      	strb	r2, [r3, #0]

	  if(TKEO_5 == 1)
 8004b26:	4b4a      	ldr	r3, [pc, #296]	; (8004c50 <main+0x928>)
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d11e      	bne.n	8004b6c <main+0x844>
	  {
	  SSC_5 = ADC3_IN1_SSC(&SSC_ADC3_IN1, 0.5 * Offset_5);
 8004b2e:	4b45      	ldr	r3, [pc, #276]	; (8004c44 <main+0x91c>)
 8004b30:	edd3 7a00 	vldr	s15, [r3]
 8004b34:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8004b40:	4844      	ldr	r0, [pc, #272]	; (8004c54 <main+0x92c>)
 8004b42:	f7fd ff37 	bl	80029b4 <ADC3_IN1_SSC>
 8004b46:	eef0 7a40 	vmov.f32	s15, s0
 8004b4a:	4b43      	ldr	r3, [pc, #268]	; (8004c58 <main+0x930>)
 8004b4c:	edc3 7a00 	vstr	s15, [r3]
	  ADC3_IN1_autocorr_calc();
 8004b50:	f7fc fb9e 	bl	8001290 <ADC3_IN1_autocorr_calc>
	  AR_5 = ADC3_IN1_autoreg_coeffs();
 8004b54:	f7fc fbd2 	bl	80012fc <ADC3_IN1_autoreg_coeffs>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	4a40      	ldr	r2, [pc, #256]	; (8004c5c <main+0x934>)
 8004b5c:	6013      	str	r3, [r2, #0]
	  STFT_5 = ADC3_IN1_STFT_Update(&STFT_par_ADC3_IN1, &STFT_ADC3_IN1);
 8004b5e:	4940      	ldr	r1, [pc, #256]	; (8004c60 <main+0x938>)
 8004b60:	4840      	ldr	r0, [pc, #256]	; (8004c64 <main+0x93c>)
 8004b62:	f7fe fba5 	bl	80032b0 <ADC3_IN1_STFT_Update>
 8004b66:	4603      	mov	r3, r0
 8004b68:	4a3f      	ldr	r2, [pc, #252]	; (8004c68 <main+0x940>)
 8004b6a:	6013      	str	r3, [r2, #0]
	  }


	  /* DSP SECTION */
	  update_ADC3_IN2_FO_biquad_filter(); // Notch filters channel 2 data
 8004b6c:	f7fd fa66 	bl	800203c <update_ADC3_IN2_FO_biquad_filter>
	  MA_ADC3_IN2_Update(&MovingAverage_ADC3_IN2); // Performs the moving average
 8004b70:	483e      	ldr	r0, [pc, #248]	; (8004c6c <main+0x944>)
 8004b72:	f7fd f8a1 	bl	8001cb8 <MA_ADC3_IN2_Update>
	  for (uint32_t c = 0; c < ADC_DMA_SIXTEENTHBUFFERSIZE; c++)
 8004b76:	2300      	movs	r3, #0
 8004b78:	603b      	str	r3, [r7, #0]
 8004b7a:	e017      	b.n	8004bac <main+0x884>
	  {
		  MovingAverage_ADC3_IN2.MA_ADC3_IN2_OutBfr[c]  -= Offset_6;  // Subtracts the stored offset
 8004b7c:	4a3b      	ldr	r2, [pc, #236]	; (8004c6c <main+0x944>)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	3308      	adds	r3, #8
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	3304      	adds	r3, #4
 8004b88:	ed93 7a00 	vldr	s14, [r3]
 8004b8c:	4b38      	ldr	r3, [pc, #224]	; (8004c70 <main+0x948>)
 8004b8e:	edd3 7a00 	vldr	s15, [r3]
 8004b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b96:	4a35      	ldr	r2, [pc, #212]	; (8004c6c <main+0x944>)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	3308      	adds	r3, #8
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4413      	add	r3, r2
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t c = 0; c < ADC_DMA_SIXTEENTHBUFFERSIZE; c++)
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2bff      	cmp	r3, #255	; 0xff
 8004bb0:	d9e4      	bls.n	8004b7c <main+0x854>
      #ifdef MONITOR_CHANNEL_6_RIGHT
	  ADC3_IN2_DAC_Update(&DAC1_ADC3_IN2); // For monitoring the channel on an oscilloscope through the DAC
      #endif

	  /* FEATURE EXCTRACTION SECTION */
	  TKEO_6 = ADC3_IN2_TKEO(&TKEO_ADC3_IN2, SD_BL_6); // Performs the windowing through the TKEO operator and returns binary data to indicate presence or absence of muscle activation
 8004bb2:	4b30      	ldr	r3, [pc, #192]	; (8004c74 <main+0x94c>)
 8004bb4:	edd3 7a00 	vldr	s15, [r3]
 8004bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8004bbc:	482e      	ldr	r0, [pc, #184]	; (8004c78 <main+0x950>)
 8004bbe:	f7ff f91b 	bl	8003df8 <ADC3_IN2_TKEO>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	4b2d      	ldr	r3, [pc, #180]	; (8004c7c <main+0x954>)
 8004bc8:	701a      	strb	r2, [r3, #0]

	  if(TKEO_6 == 1) // Only runs when there is muscle activation.
 8004bca:	4b2c      	ldr	r3, [pc, #176]	; (8004c7c <main+0x954>)
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	f47f add6 	bne.w	8004780 <main+0x458>
	  {
	  /*Slope sign change*/
	  SSC_6 = ADC3_IN2_SSC(&SSC_ADC3_IN2, 0.5 * Offset_6); // Calculates slope sign changes for active segments
 8004bd4:	4b26      	ldr	r3, [pc, #152]	; (8004c70 <main+0x948>)
 8004bd6:	edd3 7a00 	vldr	s15, [r3]
 8004bda:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004be2:	eeb0 0a67 	vmov.f32	s0, s15
 8004be6:	4826      	ldr	r0, [pc, #152]	; (8004c80 <main+0x958>)
 8004be8:	f7fd ff53 	bl	8002a92 <ADC3_IN2_SSC>
 8004bec:	eef0 7a40 	vmov.f32	s15, s0
 8004bf0:	4b24      	ldr	r3, [pc, #144]	; (8004c84 <main+0x95c>)
 8004bf2:	edc3 7a00 	vstr	s15, [r3]
	  /*Computes the autocorrelation values and the autoregression coefficients and returns the latter*/
	  ADC3_IN2_autocorr_calc();
 8004bf6:	f7fc fc23 	bl	8001440 <ADC3_IN2_autocorr_calc>
	  AR_6 = ADC3_IN2_autoreg_coeffs();
 8004bfa:	f7fc fc57 	bl	80014ac <ADC3_IN2_autoreg_coeffs>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	4a21      	ldr	r2, [pc, #132]	; (8004c88 <main+0x960>)
 8004c02:	6013      	str	r3, [r2, #0]
	  /* Computes the short time Fourier transform from the moving average buffer */
	  STFT_6 = ADC3_IN2_STFT_Update(&STFT_par_ADC3_IN2, &STFT_ADC3_IN2);
 8004c04:	4921      	ldr	r1, [pc, #132]	; (8004c8c <main+0x964>)
 8004c06:	4822      	ldr	r0, [pc, #136]	; (8004c90 <main+0x968>)
 8004c08:	f7fe fc3a 	bl	8003480 <ADC3_IN2_STFT_Update>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	4a21      	ldr	r2, [pc, #132]	; (8004c94 <main+0x96c>)
 8004c10:	6013      	str	r3, [r2, #0]
	  update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 8004c12:	e5b5      	b.n	8004780 <main+0x458>
 8004c14:	2000ca48 	.word	0x2000ca48
 8004c18:	20019b2c 	.word	0x20019b2c
 8004c1c:	20019b4c 	.word	0x20019b4c
 8004c20:	200114d0 	.word	0x200114d0
 8004c24:	20019b5b 	.word	0x20019b5b
 8004c28:	20012da8 	.word	0x20012da8
 8004c2c:	20019b6c 	.word	0x20019b6c
 8004c30:	20019b84 	.word	0x20019b84
 8004c34:	20014680 	.word	0x20014680
 8004c38:	20017704 	.word	0x20017704
 8004c3c:	20019b9c 	.word	0x20019b9c
 8004c40:	2000ce6c 	.word	0x2000ce6c
 8004c44:	20019b30 	.word	0x20019b30
 8004c48:	20019b50 	.word	0x20019b50
 8004c4c:	200118f4 	.word	0x200118f4
 8004c50:	20019b5c 	.word	0x20019b5c
 8004c54:	200131cc 	.word	0x200131cc
 8004c58:	20019b70 	.word	0x20019b70
 8004c5c:	20019b88 	.word	0x20019b88
 8004c60:	20014aa4 	.word	0x20014aa4
 8004c64:	2001830c 	.word	0x2001830c
 8004c68:	20019ba0 	.word	0x20019ba0
 8004c6c:	2000d290 	.word	0x2000d290
 8004c70:	20019b34 	.word	0x20019b34
 8004c74:	20019b54 	.word	0x20019b54
 8004c78:	20011d18 	.word	0x20011d18
 8004c7c:	20019b5d 	.word	0x20019b5d
 8004c80:	200135f0 	.word	0x200135f0
 8004c84:	20019b74 	.word	0x20019b74
 8004c88:	20019b8c 	.word	0x20019b8c
 8004c8c:	20014ec8 	.word	0x20014ec8
 8004c90:	20018f14 	.word	0x20018f14
 8004c94:	20019ba4 	.word	0x20019ba4

08004c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b094      	sub	sp, #80	; 0x50
 8004c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c9e:	f107 0318 	add.w	r3, r7, #24
 8004ca2:	2238      	movs	r2, #56	; 0x38
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f006 f9fc 	bl	800b0a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004cac:	1d3b      	adds	r3, r7, #4
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	605a      	str	r2, [r3, #4]
 8004cb4:	609a      	str	r2, [r3, #8]
 8004cb6:	60da      	str	r2, [r3, #12]
 8004cb8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004cba:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004cbe:	f003 facf 	bl	8008260 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004cc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ccc:	2302      	movs	r3, #2
 8004cce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8004cd8:	2308      	movs	r3, #8
 8004cda:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004cdc:	2302      	movs	r3, #2
 8004cde:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ce8:	f107 0318 	add.w	r3, r7, #24
 8004cec:	4618      	mov	r0, r3
 8004cee:	f003 fb6b 	bl	80083c8 <HAL_RCC_OscConfig>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <SystemClock_Config+0x64>
  {
    Error_Handler();
 8004cf8:	f000 fc60 	bl	80055bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004cfc:	230f      	movs	r3, #15
 8004cfe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004d00:	2303      	movs	r3, #3
 8004d02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004d10:	1d3b      	adds	r3, r7, #4
 8004d12:	2102      	movs	r1, #2
 8004d14:	4618      	mov	r0, r3
 8004d16:	f003 fe69 	bl	80089ec <HAL_RCC_ClockConfig>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8004d20:	f000 fc4c 	bl	80055bc <Error_Handler>
  }
}
 8004d24:	bf00      	nop
 8004d26:	3750      	adds	r7, #80	; 0x50
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b08c      	sub	sp, #48	; 0x30
 8004d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004d32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d36:	2200      	movs	r2, #0
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	605a      	str	r2, [r3, #4]
 8004d3c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004d3e:	1d3b      	adds	r3, r7, #4
 8004d40:	2220      	movs	r2, #32
 8004d42:	2100      	movs	r1, #0
 8004d44:	4618      	mov	r0, r3
 8004d46:	f006 f9ad 	bl	800b0a4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004d4a:	4b3a      	ldr	r3, [pc, #232]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d4c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004d50:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004d52:	4b38      	ldr	r3, [pc, #224]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d54:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d58:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004d5a:	4b36      	ldr	r3, [pc, #216]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d60:	4b34      	ldr	r3, [pc, #208]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004d66:	4b33      	ldr	r3, [pc, #204]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004d6c:	4b31      	ldr	r3, [pc, #196]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d6e:	2201      	movs	r2, #1
 8004d70:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d72:	4b30      	ldr	r3, [pc, #192]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d74:	2204      	movs	r2, #4
 8004d76:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004d78:	4b2e      	ldr	r3, [pc, #184]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004d7e:	4b2d      	ldr	r3, [pc, #180]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004d84:	4b2b      	ldr	r3, [pc, #172]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d86:	2202      	movs	r2, #2
 8004d88:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004d8a:	4b2a      	ldr	r3, [pc, #168]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8004d92:	4b28      	ldr	r3, [pc, #160]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d94:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8004d98:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004d9a:	4b26      	ldr	r3, [pc, #152]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004d9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004da0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004da2:	4b24      	ldr	r3, [pc, #144]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004daa:	4b22      	ldr	r3, [pc, #136]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004db0:	4b20      	ldr	r3, [pc, #128]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004db8:	481e      	ldr	r0, [pc, #120]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004dba:	f001 f9e1 	bl	8006180 <HAL_ADC_Init>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8004dc4:	f000 fbfa 	bl	80055bc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4818      	ldr	r0, [pc, #96]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004dd4:	f002 f9d2 	bl	800717c <HAL_ADCEx_MultiModeConfigChannel>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8004dde:	f000 fbed 	bl	80055bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004de2:	4b15      	ldr	r3, [pc, #84]	; (8004e38 <MX_ADC1_Init+0x10c>)
 8004de4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004de6:	2306      	movs	r3, #6
 8004de8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8004dea:	2305      	movs	r3, #5
 8004dec:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004dee:	237f      	movs	r3, #127	; 0x7f
 8004df0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004df2:	2304      	movs	r3, #4
 8004df4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004df6:	2300      	movs	r3, #0
 8004df8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004dfa:	1d3b      	adds	r3, r7, #4
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	480d      	ldr	r0, [pc, #52]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004e00:	f001 fc40 	bl	8006684 <HAL_ADC_ConfigChannel>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8004e0a:	f000 fbd7 	bl	80055bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004e0e:	4b0b      	ldr	r3, [pc, #44]	; (8004e3c <MX_ADC1_Init+0x110>)
 8004e10:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004e12:	230c      	movs	r3, #12
 8004e14:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004e16:	1d3b      	adds	r3, r7, #4
 8004e18:	4619      	mov	r1, r3
 8004e1a:	4806      	ldr	r0, [pc, #24]	; (8004e34 <MX_ADC1_Init+0x108>)
 8004e1c:	f001 fc32 	bl	8006684 <HAL_ADC_ConfigChannel>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8004e26:	f000 fbc9 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004e2a:	bf00      	nop
 8004e2c:	3730      	adds	r7, #48	; 0x30
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	2000ba50 	.word	0x2000ba50
 8004e38:	04300002 	.word	0x04300002
 8004e3c:	08600004 	.word	0x08600004

08004e40 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004e46:	463b      	mov	r3, r7
 8004e48:	2220      	movs	r2, #32
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f006 f929 	bl	800b0a4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8004e52:	4b33      	ldr	r3, [pc, #204]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e54:	4a33      	ldr	r2, [pc, #204]	; (8004f24 <MX_ADC2_Init+0xe4>)
 8004e56:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004e58:	4b31      	ldr	r3, [pc, #196]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e5a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e5e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004e60:	4b2f      	ldr	r3, [pc, #188]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004e66:	4b2e      	ldr	r3, [pc, #184]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e68:	2200      	movs	r2, #0
 8004e6a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8004e6c:	4b2c      	ldr	r3, [pc, #176]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004e72:	4b2b      	ldr	r3, [pc, #172]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e74:	2201      	movs	r2, #1
 8004e76:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004e78:	4b29      	ldr	r3, [pc, #164]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e7a:	2204      	movs	r2, #4
 8004e7c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004e7e:	4b28      	ldr	r3, [pc, #160]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004e84:	4b26      	ldr	r3, [pc, #152]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8004e8a:	4b25      	ldr	r3, [pc, #148]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004e90:	4b23      	ldr	r3, [pc, #140]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T7_TRGO;
 8004e98:	4b21      	ldr	r3, [pc, #132]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004e9a:	f44f 62f8 	mov.w	r2, #1984	; 0x7c0
 8004e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004ea0:	4b1f      	ldr	r3, [pc, #124]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004ea2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ea6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004ea8:	4b1d      	ldr	r3, [pc, #116]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004eb0:	4b1b      	ldr	r3, [pc, #108]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004ebe:	4818      	ldr	r0, [pc, #96]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004ec0:	f001 f95e 	bl	8006180 <HAL_ADC_Init>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8004eca:	f000 fb77 	bl	80055bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004ece:	4b16      	ldr	r3, [pc, #88]	; (8004f28 <MX_ADC2_Init+0xe8>)
 8004ed0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004ed2:	2306      	movs	r3, #6
 8004ed4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8004ed6:	2305      	movs	r3, #5
 8004ed8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004eda:	237f      	movs	r3, #127	; 0x7f
 8004edc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004ede:	2304      	movs	r3, #4
 8004ee0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004ee6:	463b      	mov	r3, r7
 8004ee8:	4619      	mov	r1, r3
 8004eea:	480d      	ldr	r0, [pc, #52]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004eec:	f001 fbca 	bl	8006684 <HAL_ADC_ConfigChannel>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8004ef6:	f000 fb61 	bl	80055bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004efa:	4b0c      	ldr	r3, [pc, #48]	; (8004f2c <MX_ADC2_Init+0xec>)
 8004efc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004efe:	230c      	movs	r3, #12
 8004f00:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004f02:	463b      	mov	r3, r7
 8004f04:	4619      	mov	r1, r3
 8004f06:	4806      	ldr	r0, [pc, #24]	; (8004f20 <MX_ADC2_Init+0xe0>)
 8004f08:	f001 fbbc 	bl	8006684 <HAL_ADC_ConfigChannel>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8004f12:	f000 fb53 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004f16:	bf00      	nop
 8004f18:	3720      	adds	r7, #32
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	2000babc 	.word	0x2000babc
 8004f24:	50000100 	.word	0x50000100
 8004f28:	0c900008 	.word	0x0c900008
 8004f2c:	10c00010 	.word	0x10c00010

08004f30 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b088      	sub	sp, #32
 8004f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004f36:	463b      	mov	r3, r7
 8004f38:	2220      	movs	r2, #32
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f006 f8b1 	bl	800b0a4 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8004f42:	4b33      	ldr	r3, [pc, #204]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f44:	4a33      	ldr	r2, [pc, #204]	; (8005014 <MX_ADC3_Init+0xe4>)
 8004f46:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004f48:	4b31      	ldr	r3, [pc, #196]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f4e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8004f50:	4b2f      	ldr	r3, [pc, #188]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004f56:	4b2e      	ldr	r3, [pc, #184]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8004f5c:	4b2c      	ldr	r3, [pc, #176]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004f62:	4b2b      	ldr	r3, [pc, #172]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004f68:	4b29      	ldr	r3, [pc, #164]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8004f6e:	4b28      	ldr	r3, [pc, #160]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8004f74:	4b26      	ldr	r3, [pc, #152]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8004f7a:	4b25      	ldr	r3, [pc, #148]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8004f80:	4b23      	ldr	r3, [pc, #140]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T20_TRGO;
 8004f88:	4b21      	ldr	r3, [pc, #132]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f8a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8004f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004f90:	4b1f      	ldr	r3, [pc, #124]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f96:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8004f98:	4b1d      	ldr	r3, [pc, #116]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004fa0:	4b1b      	ldr	r3, [pc, #108]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8004fa6:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8004fae:	4818      	ldr	r0, [pc, #96]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004fb0:	f001 f8e6 	bl	8006180 <HAL_ADC_Init>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8004fba:	f000 faff 	bl	80055bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004fbe:	4b16      	ldr	r3, [pc, #88]	; (8005018 <MX_ADC3_Init+0xe8>)
 8004fc0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004fc2:	2306      	movs	r3, #6
 8004fc4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8004fc6:	2305      	movs	r3, #5
 8004fc8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004fca:	237f      	movs	r3, #127	; 0x7f
 8004fcc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004fce:	2304      	movs	r3, #4
 8004fd0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004fd6:	463b      	mov	r3, r7
 8004fd8:	4619      	mov	r1, r3
 8004fda:	480d      	ldr	r0, [pc, #52]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004fdc:	f001 fb52 	bl	8006684 <HAL_ADC_ConfigChannel>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <MX_ADC3_Init+0xba>
  {
    Error_Handler();
 8004fe6:	f000 fae9 	bl	80055bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004fea:	4b0c      	ldr	r3, [pc, #48]	; (800501c <MX_ADC3_Init+0xec>)
 8004fec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004fee:	230c      	movs	r3, #12
 8004ff0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004ff2:	463b      	mov	r3, r7
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	4806      	ldr	r0, [pc, #24]	; (8005010 <MX_ADC3_Init+0xe0>)
 8004ff8:	f001 fb44 	bl	8006684 <HAL_ADC_ConfigChannel>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 8005002:	f000 fadb 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8005006:	bf00      	nop
 8005008:	3720      	adds	r7, #32
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	2000bb28 	.word	0x2000bb28
 8005014:	50000400 	.word	0x50000400
 8005018:	04300002 	.word	0x04300002
 800501c:	08600004 	.word	0x08600004

08005020 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b08c      	sub	sp, #48	; 0x30
 8005024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8005026:	463b      	mov	r3, r7
 8005028:	2230      	movs	r2, #48	; 0x30
 800502a:	2100      	movs	r1, #0
 800502c:	4618      	mov	r0, r3
 800502e:	f006 f839 	bl	800b0a4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8005032:	4b1c      	ldr	r3, [pc, #112]	; (80050a4 <MX_DAC1_Init+0x84>)
 8005034:	4a1c      	ldr	r2, [pc, #112]	; (80050a8 <MX_DAC1_Init+0x88>)
 8005036:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005038:	481a      	ldr	r0, [pc, #104]	; (80050a4 <MX_DAC1_Init+0x84>)
 800503a:	f002 fa96 	bl	800756a <HAL_DAC_Init>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8005044:	f000 faba 	bl	80055bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8005048:	2302      	movs	r3, #2
 800504a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800504c:	2300      	movs	r3, #0
 800504e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8005050:	2300      	movs	r3, #0
 8005052:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005054:	2300      	movs	r3, #0
 8005056:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8005058:	231e      	movs	r3, #30
 800505a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800505c:	2300      	movs	r3, #0
 800505e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8005064:	2301      	movs	r3, #1
 8005066:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005068:	2300      	movs	r3, #0
 800506a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800506c:	463b      	mov	r3, r7
 800506e:	2200      	movs	r2, #0
 8005070:	4619      	mov	r1, r3
 8005072:	480c      	ldr	r0, [pc, #48]	; (80050a4 <MX_DAC1_Init+0x84>)
 8005074:	f002 fa9c 	bl	80075b0 <HAL_DAC_ConfigChannel>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800507e:	f000 fa9d 	bl	80055bc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8005082:	230a      	movs	r3, #10
 8005084:	60fb      	str	r3, [r7, #12]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005086:	463b      	mov	r3, r7
 8005088:	2210      	movs	r2, #16
 800508a:	4619      	mov	r1, r3
 800508c:	4805      	ldr	r0, [pc, #20]	; (80050a4 <MX_DAC1_Init+0x84>)
 800508e:	f002 fa8f 	bl	80075b0 <HAL_DAC_ConfigChannel>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <MX_DAC1_Init+0x7c>
  {
    Error_Handler();
 8005098:	f000 fa90 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800509c:	bf00      	nop
 800509e:	3730      	adds	r7, #48	; 0x30
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	2000948c 	.word	0x2000948c
 80050a8:	50000800 	.word	0x50000800

080050ac <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80050b0:	4b06      	ldr	r3, [pc, #24]	; (80050cc <MX_FMAC_Init+0x20>)
 80050b2:	4a07      	ldr	r2, [pc, #28]	; (80050d0 <MX_FMAC_Init+0x24>)
 80050b4:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 80050b6:	4805      	ldr	r0, [pc, #20]	; (80050cc <MX_FMAC_Init+0x20>)
 80050b8:	f002 fea4 	bl	8007e04 <HAL_FMAC_Init>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 80050c2:	f000 fa7b 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 80050c6:	bf00      	nop
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	2000bcb4 	.word	0x2000bcb4
 80050d0:	40021400 	.word	0x40021400

080050d4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050da:	1d3b      	adds	r3, r7, #4
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	605a      	str	r2, [r3, #4]
 80050e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80050e4:	4b14      	ldr	r3, [pc, #80]	; (8005138 <MX_TIM6_Init+0x64>)
 80050e6:	4a15      	ldr	r2, [pc, #84]	; (800513c <MX_TIM6_Init+0x68>)
 80050e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8-1;
 80050ea:	4b13      	ldr	r3, [pc, #76]	; (8005138 <MX_TIM6_Init+0x64>)
 80050ec:	2207      	movs	r2, #7
 80050ee:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050f0:	4b11      	ldr	r3, [pc, #68]	; (8005138 <MX_TIM6_Init+0x64>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7;
 80050f6:	4b10      	ldr	r3, [pc, #64]	; (8005138 <MX_TIM6_Init+0x64>)
 80050f8:	2207      	movs	r2, #7
 80050fa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050fc:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <MX_TIM6_Init+0x64>)
 80050fe:	2200      	movs	r2, #0
 8005100:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005102:	480d      	ldr	r0, [pc, #52]	; (8005138 <MX_TIM6_Init+0x64>)
 8005104:	f004 f89a 	bl	800923c <HAL_TIM_Base_Init>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800510e:	f000 fa55 	bl	80055bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005112:	2320      	movs	r3, #32
 8005114:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800511a:	1d3b      	adds	r3, r7, #4
 800511c:	4619      	mov	r1, r3
 800511e:	4806      	ldr	r0, [pc, #24]	; (8005138 <MX_TIM6_Init+0x64>)
 8005120:	f004 fb1e 	bl	8009760 <HAL_TIMEx_MasterConfigSynchronization>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800512a:	f000 fa47 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800512e:	bf00      	nop
 8005130:	3710      	adds	r7, #16
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	2000bcec 	.word	0x2000bcec
 800513c:	40001000 	.word	0x40001000

08005140 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005146:	1d3b      	adds	r3, r7, #4
 8005148:	2200      	movs	r2, #0
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	605a      	str	r2, [r3, #4]
 800514e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005150:	4b14      	ldr	r3, [pc, #80]	; (80051a4 <MX_TIM7_Init+0x64>)
 8005152:	4a15      	ldr	r2, [pc, #84]	; (80051a8 <MX_TIM7_Init+0x68>)
 8005154:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8-1;
 8005156:	4b13      	ldr	r3, [pc, #76]	; (80051a4 <MX_TIM7_Init+0x64>)
 8005158:	2207      	movs	r2, #7
 800515a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800515c:	4b11      	ldr	r3, [pc, #68]	; (80051a4 <MX_TIM7_Init+0x64>)
 800515e:	2200      	movs	r2, #0
 8005160:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 7;
 8005162:	4b10      	ldr	r3, [pc, #64]	; (80051a4 <MX_TIM7_Init+0x64>)
 8005164:	2207      	movs	r2, #7
 8005166:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005168:	4b0e      	ldr	r3, [pc, #56]	; (80051a4 <MX_TIM7_Init+0x64>)
 800516a:	2200      	movs	r2, #0
 800516c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800516e:	480d      	ldr	r0, [pc, #52]	; (80051a4 <MX_TIM7_Init+0x64>)
 8005170:	f004 f864 	bl	800923c <HAL_TIM_Base_Init>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800517a:	f000 fa1f 	bl	80055bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800517e:	2320      	movs	r3, #32
 8005180:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005182:	2300      	movs	r3, #0
 8005184:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005186:	1d3b      	adds	r3, r7, #4
 8005188:	4619      	mov	r1, r3
 800518a:	4806      	ldr	r0, [pc, #24]	; (80051a4 <MX_TIM7_Init+0x64>)
 800518c:	f004 fae8 	bl	8009760 <HAL_TIMEx_MasterConfigSynchronization>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8005196:	f000 fa11 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800519a:	bf00      	nop
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	2000bd38 	.word	0x2000bd38
 80051a8:	40001400 	.word	0x40001400

080051ac <MX_TIM20_Init>:
  * @brief TIM20 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM20_Init(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b088      	sub	sp, #32
 80051b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80051b2:	f107 030c 	add.w	r3, r7, #12
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	605a      	str	r2, [r3, #4]
 80051bc:	609a      	str	r2, [r3, #8]
 80051be:	60da      	str	r2, [r3, #12]
 80051c0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051c2:	463b      	mov	r3, r7
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	605a      	str	r2, [r3, #4]
 80051ca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 80051cc:	4b1f      	ldr	r3, [pc, #124]	; (800524c <MX_TIM20_Init+0xa0>)
 80051ce:	4a20      	ldr	r2, [pc, #128]	; (8005250 <MX_TIM20_Init+0xa4>)
 80051d0:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 8-1;
 80051d2:	4b1e      	ldr	r3, [pc, #120]	; (800524c <MX_TIM20_Init+0xa0>)
 80051d4:	2207      	movs	r2, #7
 80051d6:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051d8:	4b1c      	ldr	r3, [pc, #112]	; (800524c <MX_TIM20_Init+0xa0>)
 80051da:	2200      	movs	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 7;
 80051de:	4b1b      	ldr	r3, [pc, #108]	; (800524c <MX_TIM20_Init+0xa0>)
 80051e0:	2207      	movs	r2, #7
 80051e2:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051e4:	4b19      	ldr	r3, [pc, #100]	; (800524c <MX_TIM20_Init+0xa0>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 80051ea:	4b18      	ldr	r3, [pc, #96]	; (800524c <MX_TIM20_Init+0xa0>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051f0:	4b16      	ldr	r3, [pc, #88]	; (800524c <MX_TIM20_Init+0xa0>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 80051f6:	4815      	ldr	r0, [pc, #84]	; (800524c <MX_TIM20_Init+0xa0>)
 80051f8:	f004 f820 	bl	800923c <HAL_TIM_Base_Init>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <MX_TIM20_Init+0x5a>
  {
    Error_Handler();
 8005202:	f000 f9db 	bl	80055bc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8005206:	2300      	movs	r3, #0
 8005208:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800520a:	2300      	movs	r3, #0
 800520c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim20, &sSlaveConfig) != HAL_OK)
 800520e:	f107 030c 	add.w	r3, r7, #12
 8005212:	4619      	mov	r1, r3
 8005214:	480d      	ldr	r0, [pc, #52]	; (800524c <MX_TIM20_Init+0xa0>)
 8005216:	f004 f868 	bl	80092ea <HAL_TIM_SlaveConfigSynchro>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <MX_TIM20_Init+0x78>
  {
    Error_Handler();
 8005220:	f000 f9cc 	bl	80055bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005224:	2320      	movs	r3, #32
 8005226:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005228:	2300      	movs	r3, #0
 800522a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800522c:	2300      	movs	r3, #0
 800522e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8005230:	463b      	mov	r3, r7
 8005232:	4619      	mov	r1, r3
 8005234:	4805      	ldr	r0, [pc, #20]	; (800524c <MX_TIM20_Init+0xa0>)
 8005236:	f004 fa93 	bl	8009760 <HAL_TIMEx_MasterConfigSynchronization>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8005240:	f000 f9bc 	bl	80055bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8005244:	bf00      	nop
 8005246:	3720      	adds	r7, #32
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	2000bd84 	.word	0x2000bd84
 8005250:	40015000 	.word	0x40015000

08005254 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800525a:	4b28      	ldr	r3, [pc, #160]	; (80052fc <MX_DMA_Init+0xa8>)
 800525c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800525e:	4a27      	ldr	r2, [pc, #156]	; (80052fc <MX_DMA_Init+0xa8>)
 8005260:	f043 0304 	orr.w	r3, r3, #4
 8005264:	6493      	str	r3, [r2, #72]	; 0x48
 8005266:	4b25      	ldr	r3, [pc, #148]	; (80052fc <MX_DMA_Init+0xa8>)
 8005268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800526a:	f003 0304 	and.w	r3, r3, #4
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005272:	4b22      	ldr	r3, [pc, #136]	; (80052fc <MX_DMA_Init+0xa8>)
 8005274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005276:	4a21      	ldr	r2, [pc, #132]	; (80052fc <MX_DMA_Init+0xa8>)
 8005278:	f043 0301 	orr.w	r3, r3, #1
 800527c:	6493      	str	r3, [r2, #72]	; 0x48
 800527e:	4b1f      	ldr	r3, [pc, #124]	; (80052fc <MX_DMA_Init+0xa8>)
 8005280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	60bb      	str	r3, [r7, #8]
 8005288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800528a:	4b1c      	ldr	r3, [pc, #112]	; (80052fc <MX_DMA_Init+0xa8>)
 800528c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800528e:	4a1b      	ldr	r2, [pc, #108]	; (80052fc <MX_DMA_Init+0xa8>)
 8005290:	f043 0302 	orr.w	r3, r3, #2
 8005294:	6493      	str	r3, [r2, #72]	; 0x48
 8005296:	4b19      	ldr	r3, [pc, #100]	; (80052fc <MX_DMA_Init+0xa8>)
 8005298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	607b      	str	r3, [r7, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80052a2:	2200      	movs	r2, #0
 80052a4:	2100      	movs	r1, #0
 80052a6:	200b      	movs	r0, #11
 80052a8:	f002 f92b 	bl	8007502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80052ac:	200b      	movs	r0, #11
 80052ae:	f002 f942 	bl	8007536 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80052b2:	2200      	movs	r2, #0
 80052b4:	2100      	movs	r1, #0
 80052b6:	200d      	movs	r0, #13
 80052b8:	f002 f923 	bl	8007502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80052bc:	200d      	movs	r0, #13
 80052be:	f002 f93a 	bl	8007536 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80052c2:	2200      	movs	r2, #0
 80052c4:	2100      	movs	r1, #0
 80052c6:	2010      	movs	r0, #16
 80052c8:	f002 f91b 	bl	8007502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80052cc:	2010      	movs	r0, #16
 80052ce:	f002 f932 	bl	8007536 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80052d2:	2200      	movs	r2, #0
 80052d4:	2100      	movs	r1, #0
 80052d6:	2038      	movs	r0, #56	; 0x38
 80052d8:	f002 f913 	bl	8007502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80052dc:	2038      	movs	r0, #56	; 0x38
 80052de:	f002 f92a 	bl	8007536 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 80052e2:	2200      	movs	r2, #0
 80052e4:	2100      	movs	r1, #0
 80052e6:	2061      	movs	r0, #97	; 0x61
 80052e8:	f002 f90b 	bl	8007502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80052ec:	2061      	movs	r0, #97	; 0x61
 80052ee:	f002 f922 	bl	8007536 <HAL_NVIC_EnableIRQ>

}
 80052f2:	bf00      	nop
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	40021000 	.word	0x40021000

08005300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005306:	4b1b      	ldr	r3, [pc, #108]	; (8005374 <MX_GPIO_Init+0x74>)
 8005308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800530a:	4a1a      	ldr	r2, [pc, #104]	; (8005374 <MX_GPIO_Init+0x74>)
 800530c:	f043 0320 	orr.w	r3, r3, #32
 8005310:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005312:	4b18      	ldr	r3, [pc, #96]	; (8005374 <MX_GPIO_Init+0x74>)
 8005314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005316:	f003 0320 	and.w	r3, r3, #32
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800531e:	4b15      	ldr	r3, [pc, #84]	; (8005374 <MX_GPIO_Init+0x74>)
 8005320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005322:	4a14      	ldr	r2, [pc, #80]	; (8005374 <MX_GPIO_Init+0x74>)
 8005324:	f043 0301 	orr.w	r3, r3, #1
 8005328:	64d3      	str	r3, [r2, #76]	; 0x4c
 800532a:	4b12      	ldr	r3, [pc, #72]	; (8005374 <MX_GPIO_Init+0x74>)
 800532c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	60bb      	str	r3, [r7, #8]
 8005334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005336:	4b0f      	ldr	r3, [pc, #60]	; (8005374 <MX_GPIO_Init+0x74>)
 8005338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800533a:	4a0e      	ldr	r2, [pc, #56]	; (8005374 <MX_GPIO_Init+0x74>)
 800533c:	f043 0302 	orr.w	r3, r3, #2
 8005340:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005342:	4b0c      	ldr	r3, [pc, #48]	; (8005374 <MX_GPIO_Init+0x74>)
 8005344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	607b      	str	r3, [r7, #4]
 800534c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800534e:	4b09      	ldr	r3, [pc, #36]	; (8005374 <MX_GPIO_Init+0x74>)
 8005350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005352:	4a08      	ldr	r2, [pc, #32]	; (8005374 <MX_GPIO_Init+0x74>)
 8005354:	f043 0310 	orr.w	r3, r3, #16
 8005358:	64d3      	str	r3, [r2, #76]	; 0x4c
 800535a:	4b06      	ldr	r3, [pc, #24]	; (8005374 <MX_GPIO_Init+0x74>)
 800535c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800535e:	f003 0310 	and.w	r3, r3, #16
 8005362:	603b      	str	r3, [r7, #0]
 8005364:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005366:	bf00      	nop
 8005368:	3714      	adds	r7, #20
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	40021000 	.word	0x40021000

08005378 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void                    HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)   // Fires when the upper half of the DMA buffer is filled
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005388:	d123      	bne.n	80053d2 <HAL_ADC_ConvHalfCpltCallback+0x5a>
	   {
	        ADC1_DMA_sort_uhb(); // Handles the upper half of the DMA buffer
 800538a:	f7fe fdf9 	bl	8003f80 <ADC1_DMA_sort_uhb>

	        ADC1_DMA_sort_ptr->ADC1_DMA_mon=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];  // Monitors one of the DMA buffer registers in the upper half of the buffer
 800538e:	4b3c      	ldr	r3, [pc, #240]	; (8005480 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a3b      	ldr	r2, [pc, #236]	; (8005480 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 800539a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800539e:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
	        ADC1_DMA_sort_ptr->ADC1_IN1_mon=ADC1_DMA_sort_ptr->ADC1_IN1_bfr[ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN1 data buffer registers in the upper half of the buffer
 80053a2:	4b37      	ldr	r3, [pc, #220]	; (8005480 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a36      	ldr	r2, [pc, #216]	; (8005480 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 80053a8:	6812      	ldr	r2, [r2, #0]
 80053aa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80053ae:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 80053b2:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 80053b6:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
	        ADC1_DMA_sort_ptr->ADC1_IN2_mon=ADC1_DMA_sort_ptr->ADC1_IN2_bfr[ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN2 data buffer registers in the upper half of the buffer
 80053ba:	4b31      	ldr	r3, [pc, #196]	; (8005480 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a30      	ldr	r2, [pc, #192]	; (8005480 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 80053c0:	6812      	ldr	r2, [r2, #0]
 80053c2:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80053c6:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 80053ca:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80053ce:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }


	 if (hadc->Instance == ADC2)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a2b      	ldr	r2, [pc, #172]	; (8005484 <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d123      	bne.n	8005424 <HAL_ADC_ConvHalfCpltCallback+0xac>

	   {
		    ADC2_DMA_sort_uhb(); 
 80053dc:	f7fe fe6c 	bl	80040b8 <ADC2_DMA_sort_uhb>

		    ADC2_DMA_sort_ptr->ADC2_DMA_mon=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];
 80053e0:	4b29      	ldr	r3, [pc, #164]	; (8005488 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a28      	ldr	r2, [pc, #160]	; (8005488 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80053e6:	6812      	ldr	r2, [r2, #0]
 80053e8:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 80053ec:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80053f0:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		    ADC2_DMA_sort_ptr->ADC2_IN3_mon=ADC2_DMA_sort_ptr->ADC2_IN3_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 80053f4:	4b24      	ldr	r3, [pc, #144]	; (8005488 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a23      	ldr	r2, [pc, #140]	; (8005488 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80053fa:	6812      	ldr	r2, [r2, #0]
 80053fc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005400:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8005404:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8005408:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
		    ADC2_DMA_sort_ptr->ADC2_IN4_mon=ADC2_DMA_sort_ptr->ADC2_IN4_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 800540c:	4b1e      	ldr	r3, [pc, #120]	; (8005488 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a1d      	ldr	r2, [pc, #116]	; (8005488 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8005412:	6812      	ldr	r2, [r2, #0]
 8005414:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8005418:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 800541c:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8005420:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }

	 if (hadc->Instance == ADC3)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a18      	ldr	r2, [pc, #96]	; (800548c <HAL_ADC_ConvHalfCpltCallback+0x114>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d123      	bne.n	8005476 <HAL_ADC_ConvHalfCpltCallback+0xfe>

	   {
		    ADC3_DMA_sort_uhb(); 
 800542e:	f7fe fedf 	bl	80041f0 <ADC3_DMA_sort_uhb>

		    ADC3_DMA_sort_ptr->ADC3_DMA_mon=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];
 8005432:	4b17      	ldr	r3, [pc, #92]	; (8005490 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a16      	ldr	r2, [pc, #88]	; (8005490 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8005438:	6812      	ldr	r2, [r2, #0]
 800543a:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 800543e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8005442:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		    ADC3_DMA_sort_ptr->ADC3_IN1_mon=ADC3_DMA_sort_ptr->ADC3_IN1_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8005446:	4b12      	ldr	r3, [pc, #72]	; (8005490 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a11      	ldr	r2, [pc, #68]	; (8005490 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 800544c:	6812      	ldr	r2, [r2, #0]
 800544e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005452:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8005456:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 800545a:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
		    ADC3_DMA_sort_ptr->ADC3_IN2_mon=ADC3_DMA_sort_ptr->ADC3_IN2_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 800545e:	4b0c      	ldr	r3, [pc, #48]	; (8005490 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a0b      	ldr	r2, [pc, #44]	; (8005490 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8005464:	6812      	ldr	r2, [r2, #0]
 8005466:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 800546a:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 800546e:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8005472:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }
};
 8005476:	bf00      	nop
 8005478:	3708      	adds	r7, #8
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	2000bdd0 	.word	0x2000bdd0
 8005484:	50000100 	.word	0x50000100
 8005488:	2000bdd4 	.word	0x2000bdd4
 800548c:	50000400 	.word	0x50000400
 8005490:	2000bdd8 	.word	0x2000bdd8

08005494 <HAL_ADC_ConvCpltCallback>:

void                    HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)  // Fires when the lower half of the DMA buffer is filled
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
	  if (hadc->Instance == ADC1)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054a4:	d125      	bne.n	80054f2 <HAL_ADC_ConvCpltCallback+0x5e>
		{
			ADC1_DMA_sort_lhb(); // Handles the lower half of the DMA buffer
 80054a6:	f7fe fdb7 	bl	8004018 <ADC1_DMA_sort_lhb>

			ADC1_DMA_sort_ptr->ADC1_DMA_mon=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE]; // Monitors one of the DMA buffer registers in the lower half of the buffer
 80054aa:	4b3f      	ldr	r3, [pc, #252]	; (80055a8 <HAL_ADC_ConvCpltCallback+0x114>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a3e      	ldr	r2, [pc, #248]	; (80055a8 <HAL_ADC_ConvCpltCallback+0x114>)
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054b6:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 80054ba:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80054be:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
			ADC1_DMA_sort_ptr->ADC1_IN1_mon=ADC1_DMA_sort_ptr->ADC1_IN1_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN1 data buffer registers in the lower half of the buffer
 80054c2:	4b39      	ldr	r3, [pc, #228]	; (80055a8 <HAL_ADC_ConvCpltCallback+0x114>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a38      	ldr	r2, [pc, #224]	; (80055a8 <HAL_ADC_ConvCpltCallback+0x114>)
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80054ce:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 80054d2:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 80054d6:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			ADC1_DMA_sort_ptr->ADC1_IN2_mon=ADC1_DMA_sort_ptr->ADC1_IN2_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN2 data buffer registers in the lower half of the buffer
 80054da:	4b33      	ldr	r3, [pc, #204]	; (80055a8 <HAL_ADC_ConvCpltCallback+0x114>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a32      	ldr	r2, [pc, #200]	; (80055a8 <HAL_ADC_ConvCpltCallback+0x114>)
 80054e0:	6812      	ldr	r2, [r2, #0]
 80054e2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80054e6:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 80054ea:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80054ee:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}


	  if (hadc->Instance == ADC2)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a2d      	ldr	r2, [pc, #180]	; (80055ac <HAL_ADC_ConvCpltCallback+0x118>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d125      	bne.n	8005548 <HAL_ADC_ConvCpltCallback+0xb4>

		{
		     ADC2_DMA_sort_lhb();
 80054fc:	f7fe fe28 	bl	8004150 <ADC2_DMA_sort_lhb>

		     ADC2_DMA_sort_ptr->ADC2_DMA_mon=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE];
 8005500:	4b2b      	ldr	r3, [pc, #172]	; (80055b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a2a      	ldr	r2, [pc, #168]	; (80055b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 8005506:	6812      	ldr	r2, [r2, #0]
 8005508:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800550c:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 8005510:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8005514:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		     ADC2_DMA_sort_ptr->ADC2_IN3_mon=ADC2_DMA_sort_ptr->ADC2_IN3_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8005518:	4b25      	ldr	r3, [pc, #148]	; (80055b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a24      	ldr	r2, [pc, #144]	; (80055b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 800551e:	6812      	ldr	r2, [r2, #0]
 8005520:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8005524:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 8005528:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 800552c:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			 ADC2_DMA_sort_ptr->ADC2_IN4_mon=ADC2_DMA_sort_ptr->ADC2_IN4_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8005530:	4b1f      	ldr	r3, [pc, #124]	; (80055b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a1e      	ldr	r2, [pc, #120]	; (80055b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 8005536:	6812      	ldr	r2, [r2, #0]
 8005538:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800553c:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 8005540:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8005544:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}

	   if (hadc->Instance == ADC3)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a19      	ldr	r2, [pc, #100]	; (80055b4 <HAL_ADC_ConvCpltCallback+0x120>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d125      	bne.n	800559e <HAL_ADC_ConvCpltCallback+0x10a>

		{
		     ADC3_DMA_sort_lhb();
 8005552:	f7fe fe99 	bl	8004288 <ADC3_DMA_sort_lhb>

			 ADC3_DMA_sort_ptr->ADC3_DMA_mon=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE];
 8005556:	4b18      	ldr	r3, [pc, #96]	; (80055b8 <HAL_ADC_ConvCpltCallback+0x124>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a17      	ldr	r2, [pc, #92]	; (80055b8 <HAL_ADC_ConvCpltCallback+0x124>)
 800555c:	6812      	ldr	r2, [r2, #0]
 800555e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005562:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 8005566:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800556a:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
			 ADC3_DMA_sort_ptr->ADC3_IN1_mon=ADC3_DMA_sort_ptr->ADC3_IN1_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 800556e:	4b12      	ldr	r3, [pc, #72]	; (80055b8 <HAL_ADC_ConvCpltCallback+0x124>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a11      	ldr	r2, [pc, #68]	; (80055b8 <HAL_ADC_ConvCpltCallback+0x124>)
 8005574:	6812      	ldr	r2, [r2, #0]
 8005576:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 800557a:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 800557e:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8005582:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			 ADC3_DMA_sort_ptr->ADC3_IN2_mon=ADC3_DMA_sort_ptr->ADC3_IN2_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8005586:	4b0c      	ldr	r3, [pc, #48]	; (80055b8 <HAL_ADC_ConvCpltCallback+0x124>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a0b      	ldr	r2, [pc, #44]	; (80055b8 <HAL_ADC_ConvCpltCallback+0x124>)
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8005592:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 8005596:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800559a:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}

};
 800559e:	bf00      	nop
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	2000bdd0 	.word	0x2000bdd0
 80055ac:	50000100 	.word	0x50000100
 80055b0:	2000bdd4 	.word	0x2000bdd4
 80055b4:	50000400 	.word	0x50000400
 80055b8:	2000bdd8 	.word	0x2000bdd8

080055bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055c0:	b672      	cpsid	i
}
 80055c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80055c4:	e7fe      	b.n	80055c4 <Error_Handler+0x8>
	...

080055c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055ce:	4b0f      	ldr	r3, [pc, #60]	; (800560c <HAL_MspInit+0x44>)
 80055d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055d2:	4a0e      	ldr	r2, [pc, #56]	; (800560c <HAL_MspInit+0x44>)
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	6613      	str	r3, [r2, #96]	; 0x60
 80055da:	4b0c      	ldr	r3, [pc, #48]	; (800560c <HAL_MspInit+0x44>)
 80055dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055e6:	4b09      	ldr	r3, [pc, #36]	; (800560c <HAL_MspInit+0x44>)
 80055e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ea:	4a08      	ldr	r2, [pc, #32]	; (800560c <HAL_MspInit+0x44>)
 80055ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f0:	6593      	str	r3, [r2, #88]	; 0x58
 80055f2:	4b06      	ldr	r3, [pc, #24]	; (800560c <HAL_MspInit+0x44>)
 80055f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80055fe:	f002 fed3 	bl	80083a8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005602:	bf00      	nop
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	40021000 	.word	0x40021000

08005610 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b0a2      	sub	sp, #136	; 0x88
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005618:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	605a      	str	r2, [r3, #4]
 8005622:	609a      	str	r2, [r3, #8]
 8005624:	60da      	str	r2, [r3, #12]
 8005626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800562c:	2250      	movs	r2, #80	; 0x50
 800562e:	2100      	movs	r1, #0
 8005630:	4618      	mov	r0, r3
 8005632:	f005 fd37 	bl	800b0a4 <memset>
  if(hadc->Instance==ADC1)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800563e:	d169      	bne.n	8005714 <HAL_ADC_MspInit+0x104>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005640:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005644:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005646:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800564a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800564c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005650:	4618      	mov	r0, r3
 8005652:	f003 fbb7 	bl	8008dc4 <HAL_RCCEx_PeriphCLKConfig>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800565c:	f7ff ffae 	bl	80055bc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005660:	4b64      	ldr	r3, [pc, #400]	; (80057f4 <HAL_ADC_MspInit+0x1e4>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	3301      	adds	r3, #1
 8005666:	4a63      	ldr	r2, [pc, #396]	; (80057f4 <HAL_ADC_MspInit+0x1e4>)
 8005668:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800566a:	4b62      	ldr	r3, [pc, #392]	; (80057f4 <HAL_ADC_MspInit+0x1e4>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d10b      	bne.n	800568a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005672:	4b61      	ldr	r3, [pc, #388]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005676:	4a60      	ldr	r2, [pc, #384]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800567c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800567e:	4b5e      	ldr	r3, [pc, #376]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005682:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005686:	623b      	str	r3, [r7, #32]
 8005688:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800568a:	4b5b      	ldr	r3, [pc, #364]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 800568c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568e:	4a5a      	ldr	r2, [pc, #360]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005690:	f043 0301 	orr.w	r3, r3, #1
 8005694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005696:	4b58      	ldr	r3, [pc, #352]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	61fb      	str	r3, [r7, #28]
 80056a0:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80056a2:	2303      	movs	r3, #3
 80056a4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056a6:	2303      	movs	r3, #3
 80056a8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80056b2:	4619      	mov	r1, r3
 80056b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056b8:	f002 fc50 	bl	8007f5c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80056bc:	4b4f      	ldr	r3, [pc, #316]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056be:	4a50      	ldr	r2, [pc, #320]	; (8005800 <HAL_ADC_MspInit+0x1f0>)
 80056c0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80056c2:	4b4e      	ldr	r3, [pc, #312]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056c4:	2205      	movs	r2, #5
 80056c6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056c8:	4b4c      	ldr	r3, [pc, #304]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80056ce:	4b4b      	ldr	r3, [pc, #300]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80056d4:	4b49      	ldr	r3, [pc, #292]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056d6:	2280      	movs	r2, #128	; 0x80
 80056d8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80056da:	4b48      	ldr	r3, [pc, #288]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056e0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80056e2:	4b46      	ldr	r3, [pc, #280]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80056ea:	4b44      	ldr	r3, [pc, #272]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056ec:	2220      	movs	r2, #32
 80056ee:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80056f0:	4b42      	ldr	r3, [pc, #264]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80056f6:	4841      	ldr	r0, [pc, #260]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 80056f8:	f002 f912 	bl	8007920 <HAL_DMA_Init>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d001      	beq.n	8005706 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8005702:	f7ff ff5b 	bl	80055bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a3c      	ldr	r2, [pc, #240]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 800570a:	655a      	str	r2, [r3, #84]	; 0x54
 800570c:	4a3b      	ldr	r2, [pc, #236]	; (80057fc <HAL_ADC_MspInit+0x1ec>)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8005712:	e0fa      	b.n	800590a <HAL_ADC_MspInit+0x2fa>
  else if(hadc->Instance==ADC2)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a3a      	ldr	r2, [pc, #232]	; (8005804 <HAL_ADC_MspInit+0x1f4>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d178      	bne.n	8005810 <HAL_ADC_MspInit+0x200>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800571e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005722:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005724:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005728:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800572a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800572e:	4618      	mov	r0, r3
 8005730:	f003 fb48 	bl	8008dc4 <HAL_RCCEx_PeriphCLKConfig>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 800573a:	f7ff ff3f 	bl	80055bc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800573e:	4b2d      	ldr	r3, [pc, #180]	; (80057f4 <HAL_ADC_MspInit+0x1e4>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	3301      	adds	r3, #1
 8005744:	4a2b      	ldr	r2, [pc, #172]	; (80057f4 <HAL_ADC_MspInit+0x1e4>)
 8005746:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005748:	4b2a      	ldr	r3, [pc, #168]	; (80057f4 <HAL_ADC_MspInit+0x1e4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d10b      	bne.n	8005768 <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005750:	4b29      	ldr	r3, [pc, #164]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005754:	4a28      	ldr	r2, [pc, #160]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005756:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800575a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800575c:	4b26      	ldr	r3, [pc, #152]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 800575e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005760:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005764:	61bb      	str	r3, [r7, #24]
 8005766:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005768:	4b23      	ldr	r3, [pc, #140]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 800576a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800576c:	4a22      	ldr	r2, [pc, #136]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 800576e:	f043 0301 	orr.w	r3, r3, #1
 8005772:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005774:	4b20      	ldr	r3, [pc, #128]	; (80057f8 <HAL_ADC_MspInit+0x1e8>)
 8005776:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005780:	23c0      	movs	r3, #192	; 0xc0
 8005782:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005784:	2303      	movs	r3, #3
 8005786:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005788:	2300      	movs	r3, #0
 800578a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800578c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005790:	4619      	mov	r1, r3
 8005792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005796:	f002 fbe1 	bl	8007f5c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel6;
 800579a:	4b1b      	ldr	r3, [pc, #108]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 800579c:	4a1b      	ldr	r2, [pc, #108]	; (800580c <HAL_ADC_MspInit+0x1fc>)
 800579e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80057a0:	4b19      	ldr	r3, [pc, #100]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057a2:	2224      	movs	r2, #36	; 0x24
 80057a4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057a6:	4b18      	ldr	r3, [pc, #96]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80057ac:	4b16      	ldr	r3, [pc, #88]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80057b2:	4b15      	ldr	r3, [pc, #84]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057b4:	2280      	movs	r2, #128	; 0x80
 80057b6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80057b8:	4b13      	ldr	r3, [pc, #76]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057be:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80057c0:	4b11      	ldr	r3, [pc, #68]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057c6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80057c8:	4b0f      	ldr	r3, [pc, #60]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057ca:	2220      	movs	r2, #32
 80057cc:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80057ce:	4b0e      	ldr	r3, [pc, #56]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80057d4:	480c      	ldr	r0, [pc, #48]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057d6:	f002 f8a3 	bl	8007920 <HAL_DMA_Init>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d001      	beq.n	80057e4 <HAL_ADC_MspInit+0x1d4>
      Error_Handler();
 80057e0:	f7ff feec 	bl	80055bc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a08      	ldr	r2, [pc, #32]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057e8:	655a      	str	r2, [r3, #84]	; 0x54
 80057ea:	4a07      	ldr	r2, [pc, #28]	; (8005808 <HAL_ADC_MspInit+0x1f8>)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6293      	str	r3, [r2, #40]	; 0x28
}
 80057f0:	e08b      	b.n	800590a <HAL_ADC_MspInit+0x2fa>
 80057f2:	bf00      	nop
 80057f4:	20019ba8 	.word	0x20019ba8
 80057f8:	40021000 	.word	0x40021000
 80057fc:	2000bb94 	.word	0x2000bb94
 8005800:	40020008 	.word	0x40020008
 8005804:	50000100 	.word	0x50000100
 8005808:	2000bbf4 	.word	0x2000bbf4
 800580c:	4002006c 	.word	0x4002006c
  else if(hadc->Instance==ADC3)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a3f      	ldr	r2, [pc, #252]	; (8005914 <HAL_ADC_MspInit+0x304>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d177      	bne.n	800590a <HAL_ADC_MspInit+0x2fa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800581a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800581e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8005820:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005824:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005826:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800582a:	4618      	mov	r0, r3
 800582c:	f003 faca 	bl	8008dc4 <HAL_RCCEx_PeriphCLKConfig>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <HAL_ADC_MspInit+0x22a>
      Error_Handler();
 8005836:	f7ff fec1 	bl	80055bc <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 800583a:	4b37      	ldr	r3, [pc, #220]	; (8005918 <HAL_ADC_MspInit+0x308>)
 800583c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800583e:	4a36      	ldr	r2, [pc, #216]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005846:	4b34      	ldr	r3, [pc, #208]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800584a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800584e:	613b      	str	r3, [r7, #16]
 8005850:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005852:	4b31      	ldr	r3, [pc, #196]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005856:	4a30      	ldr	r2, [pc, #192]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005858:	f043 0302 	orr.w	r3, r3, #2
 800585c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800585e:	4b2e      	ldr	r3, [pc, #184]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800586a:	4b2b      	ldr	r3, [pc, #172]	; (8005918 <HAL_ADC_MspInit+0x308>)
 800586c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800586e:	4a2a      	ldr	r2, [pc, #168]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005870:	f043 0310 	orr.w	r3, r3, #16
 8005874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005876:	4b28      	ldr	r3, [pc, #160]	; (8005918 <HAL_ADC_MspInit+0x308>)
 8005878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800587a:	f003 0310 	and.w	r3, r3, #16
 800587e:	60bb      	str	r3, [r7, #8]
 8005880:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005882:	2302      	movs	r3, #2
 8005884:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005886:	2303      	movs	r3, #3
 8005888:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800588a:	2300      	movs	r3, #0
 800588c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800588e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005892:	4619      	mov	r1, r3
 8005894:	4821      	ldr	r0, [pc, #132]	; (800591c <HAL_ADC_MspInit+0x30c>)
 8005896:	f002 fb61 	bl	8007f5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800589a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800589e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058a0:	2303      	movs	r3, #3
 80058a2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a4:	2300      	movs	r3, #0
 80058a6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80058a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80058ac:	4619      	mov	r1, r3
 80058ae:	481c      	ldr	r0, [pc, #112]	; (8005920 <HAL_ADC_MspInit+0x310>)
 80058b0:	f002 fb54 	bl	8007f5c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel1;
 80058b4:	4b1b      	ldr	r3, [pc, #108]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058b6:	4a1c      	ldr	r2, [pc, #112]	; (8005928 <HAL_ADC_MspInit+0x318>)
 80058b8:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80058ba:	4b1a      	ldr	r3, [pc, #104]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058bc:	2225      	movs	r2, #37	; 0x25
 80058be:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80058c0:	4b18      	ldr	r3, [pc, #96]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80058c6:	4b17      	ldr	r3, [pc, #92]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80058cc:	4b15      	ldr	r3, [pc, #84]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058ce:	2280      	movs	r2, #128	; 0x80
 80058d0:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80058d2:	4b14      	ldr	r3, [pc, #80]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058d8:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80058da:	4b12      	ldr	r3, [pc, #72]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058e0:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80058e2:	4b10      	ldr	r3, [pc, #64]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058e4:	2220      	movs	r2, #32
 80058e6:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80058e8:	4b0e      	ldr	r3, [pc, #56]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80058ee:	480d      	ldr	r0, [pc, #52]	; (8005924 <HAL_ADC_MspInit+0x314>)
 80058f0:	f002 f816 	bl	8007920 <HAL_DMA_Init>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <HAL_ADC_MspInit+0x2ee>
      Error_Handler();
 80058fa:	f7ff fe5f 	bl	80055bc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a08      	ldr	r2, [pc, #32]	; (8005924 <HAL_ADC_MspInit+0x314>)
 8005902:	655a      	str	r2, [r3, #84]	; 0x54
 8005904:	4a07      	ldr	r2, [pc, #28]	; (8005924 <HAL_ADC_MspInit+0x314>)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6293      	str	r3, [r2, #40]	; 0x28
}
 800590a:	bf00      	nop
 800590c:	3788      	adds	r7, #136	; 0x88
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	50000400 	.word	0x50000400
 8005918:	40021000 	.word	0x40021000
 800591c:	48000400 	.word	0x48000400
 8005920:	48001000 	.word	0x48001000
 8005924:	2000bc54 	.word	0x2000bc54
 8005928:	40020408 	.word	0x40020408

0800592c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08a      	sub	sp, #40	; 0x28
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005934:	f107 0314 	add.w	r3, r7, #20
 8005938:	2200      	movs	r2, #0
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	605a      	str	r2, [r3, #4]
 800593e:	609a      	str	r2, [r3, #8]
 8005940:	60da      	str	r2, [r3, #12]
 8005942:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a40      	ldr	r2, [pc, #256]	; (8005a4c <HAL_DAC_MspInit+0x120>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d17a      	bne.n	8005a44 <HAL_DAC_MspInit+0x118>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800594e:	4b40      	ldr	r3, [pc, #256]	; (8005a50 <HAL_DAC_MspInit+0x124>)
 8005950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005952:	4a3f      	ldr	r2, [pc, #252]	; (8005a50 <HAL_DAC_MspInit+0x124>)
 8005954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800595a:	4b3d      	ldr	r3, [pc, #244]	; (8005a50 <HAL_DAC_MspInit+0x124>)
 800595c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800595e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005962:	613b      	str	r3, [r7, #16]
 8005964:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005966:	4b3a      	ldr	r3, [pc, #232]	; (8005a50 <HAL_DAC_MspInit+0x124>)
 8005968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596a:	4a39      	ldr	r2, [pc, #228]	; (8005a50 <HAL_DAC_MspInit+0x124>)
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005972:	4b37      	ldr	r3, [pc, #220]	; (8005a50 <HAL_DAC_MspInit+0x124>)
 8005974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800597e:	2330      	movs	r3, #48	; 0x30
 8005980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005982:	2303      	movs	r3, #3
 8005984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005986:	2300      	movs	r3, #0
 8005988:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800598a:	f107 0314 	add.w	r3, r7, #20
 800598e:	4619      	mov	r1, r3
 8005990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005994:	f002 fae2 	bl	8007f5c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8005998:	4b2e      	ldr	r3, [pc, #184]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 800599a:	4a2f      	ldr	r2, [pc, #188]	; (8005a58 <HAL_DAC_MspInit+0x12c>)
 800599c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800599e:	4b2d      	ldr	r3, [pc, #180]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059a0:	2206      	movs	r2, #6
 80059a2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059a4:	4b2b      	ldr	r3, [pc, #172]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059a6:	2210      	movs	r2, #16
 80059a8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80059aa:	4b2a      	ldr	r3, [pc, #168]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80059b0:	4b28      	ldr	r3, [pc, #160]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059b2:	2280      	movs	r2, #128	; 0x80
 80059b4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80059b6:	4b27      	ldr	r3, [pc, #156]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059bc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80059be:	4b25      	ldr	r3, [pc, #148]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059c4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80059c6:	4b23      	ldr	r3, [pc, #140]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059c8:	2220      	movs	r2, #32
 80059ca:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80059cc:	4b21      	ldr	r3, [pc, #132]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80059d2:	4820      	ldr	r0, [pc, #128]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059d4:	f001 ffa4 	bl	8007920 <HAL_DMA_Init>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80059de:	f7ff fded 	bl	80055bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a1b      	ldr	r2, [pc, #108]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059e6:	609a      	str	r2, [r3, #8]
 80059e8:	4a1a      	ldr	r2, [pc, #104]	; (8005a54 <HAL_DAC_MspInit+0x128>)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA2_Channel6;
 80059ee:	4b1b      	ldr	r3, [pc, #108]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 80059f0:	4a1b      	ldr	r2, [pc, #108]	; (8005a60 <HAL_DAC_MspInit+0x134>)
 80059f2:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CHANNEL2;
 80059f4:	4b19      	ldr	r3, [pc, #100]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 80059f6:	2207      	movs	r2, #7
 80059f8:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059fa:	4b18      	ldr	r3, [pc, #96]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 80059fc:	2210      	movs	r2, #16
 80059fe:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a00:	4b16      	ldr	r3, [pc, #88]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8005a06:	4b15      	ldr	r3, [pc, #84]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a08:	2280      	movs	r2, #128	; 0x80
 8005a0a:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005a0c:	4b13      	ldr	r3, [pc, #76]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a12:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005a14:	4b11      	ldr	r3, [pc, #68]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a1a:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a1e:	2220      	movs	r2, #32
 8005a20:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8005a22:	4b0e      	ldr	r3, [pc, #56]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8005a28:	480c      	ldr	r0, [pc, #48]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a2a:	f001 ff79 	bl	8007920 <HAL_DMA_Init>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <HAL_DAC_MspInit+0x10c>
    {
      Error_Handler();
 8005a34:	f7ff fdc2 	bl	80055bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a08      	ldr	r2, [pc, #32]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a3c:	60da      	str	r2, [r3, #12]
 8005a3e:	4a07      	ldr	r2, [pc, #28]	; (8005a5c <HAL_DAC_MspInit+0x130>)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8005a44:	bf00      	nop
 8005a46:	3728      	adds	r7, #40	; 0x28
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}
 8005a4c:	50000800 	.word	0x50000800
 8005a50:	40021000 	.word	0x40021000
 8005a54:	200094a0 	.word	0x200094a0
 8005a58:	40020030 	.word	0x40020030
 8005a5c:	20009500 	.word	0x20009500
 8005a60:	4002046c 	.word	0x4002046c

08005a64 <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a0a      	ldr	r2, [pc, #40]	; (8005a9c <HAL_FMAC_MspInit+0x38>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d10b      	bne.n	8005a8e <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8005a76:	4b0a      	ldr	r3, [pc, #40]	; (8005aa0 <HAL_FMAC_MspInit+0x3c>)
 8005a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a7a:	4a09      	ldr	r2, [pc, #36]	; (8005aa0 <HAL_FMAC_MspInit+0x3c>)
 8005a7c:	f043 0310 	orr.w	r3, r3, #16
 8005a80:	6493      	str	r3, [r2, #72]	; 0x48
 8005a82:	4b07      	ldr	r3, [pc, #28]	; (8005aa0 <HAL_FMAC_MspInit+0x3c>)
 8005a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a86:	f003 0310 	and.w	r3, r3, #16
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 8005a8e:	bf00      	nop
 8005a90:	3714      	adds	r7, #20
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	40021400 	.word	0x40021400
 8005aa0:	40021000 	.word	0x40021000

08005aa4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a1c      	ldr	r2, [pc, #112]	; (8005b24 <HAL_TIM_Base_MspInit+0x80>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d10c      	bne.n	8005ad0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005ab6:	4b1c      	ldr	r3, [pc, #112]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aba:	4a1b      	ldr	r2, [pc, #108]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005abc:	f043 0310 	orr.w	r3, r3, #16
 8005ac0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ac2:	4b19      	ldr	r3, [pc, #100]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac6:	f003 0310 	and.w	r3, r3, #16
 8005aca:	617b      	str	r3, [r7, #20]
 8005acc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }

}
 8005ace:	e022      	b.n	8005b16 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM7)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a15      	ldr	r2, [pc, #84]	; (8005b2c <HAL_TIM_Base_MspInit+0x88>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d10c      	bne.n	8005af4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005ada:	4b13      	ldr	r3, [pc, #76]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ade:	4a12      	ldr	r2, [pc, #72]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005ae0:	f043 0320 	orr.w	r3, r3, #32
 8005ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8005ae6:	4b10      	ldr	r3, [pc, #64]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aea:	f003 0320 	and.w	r3, r3, #32
 8005aee:	613b      	str	r3, [r7, #16]
 8005af0:	693b      	ldr	r3, [r7, #16]
}
 8005af2:	e010      	b.n	8005b16 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM20)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a0d      	ldr	r2, [pc, #52]	; (8005b30 <HAL_TIM_Base_MspInit+0x8c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d10b      	bne.n	8005b16 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8005afe:	4b0a      	ldr	r3, [pc, #40]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b02:	4a09      	ldr	r2, [pc, #36]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005b04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b08:	6613      	str	r3, [r2, #96]	; 0x60
 8005b0a:	4b07      	ldr	r3, [pc, #28]	; (8005b28 <HAL_TIM_Base_MspInit+0x84>)
 8005b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b12:	60fb      	str	r3, [r7, #12]
 8005b14:	68fb      	ldr	r3, [r7, #12]
}
 8005b16:	bf00      	nop
 8005b18:	371c      	adds	r7, #28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	40001000 	.word	0x40001000
 8005b28:	40021000 	.word	0x40021000
 8005b2c:	40001400 	.word	0x40001400
 8005b30:	40015000 	.word	0x40015000

08005b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b34:	b480      	push	{r7}
 8005b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005b38:	e7fe      	b.n	8005b38 <NMI_Handler+0x4>

08005b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b3e:	e7fe      	b.n	8005b3e <HardFault_Handler+0x4>

08005b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b44:	e7fe      	b.n	8005b44 <MemManage_Handler+0x4>

08005b46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b46:	b480      	push	{r7}
 8005b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b4a:	e7fe      	b.n	8005b4a <BusFault_Handler+0x4>

08005b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b50:	e7fe      	b.n	8005b50 <UsageFault_Handler+0x4>

08005b52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b52:	b480      	push	{r7}
 8005b54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b56:	bf00      	nop
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b60:	b480      	push	{r7}
 8005b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b64:	bf00      	nop
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b72:	bf00      	nop
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b80:	f000 f8c2 	bl	8005d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b84:	bf00      	nop
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005b8c:	4802      	ldr	r0, [pc, #8]	; (8005b98 <DMA1_Channel1_IRQHandler+0x10>)
 8005b8e:	f001 ffea 	bl	8007b66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005b92:	bf00      	nop
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	2000bb94 	.word	0x2000bb94

08005b9c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8005ba0:	4802      	ldr	r0, [pc, #8]	; (8005bac <DMA1_Channel3_IRQHandler+0x10>)
 8005ba2:	f001 ffe0 	bl	8007b66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	200094a0 	.word	0x200094a0

08005bb0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005bb4:	4802      	ldr	r0, [pc, #8]	; (8005bc0 <DMA1_Channel6_IRQHandler+0x10>)
 8005bb6:	f001 ffd6 	bl	8007b66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8005bba:	bf00      	nop
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	2000bbf4 	.word	0x2000bbf4

08005bc4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005bc8:	4802      	ldr	r0, [pc, #8]	; (8005bd4 <DMA2_Channel1_IRQHandler+0x10>)
 8005bca:	f001 ffcc 	bl	8007b66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8005bce:	bf00      	nop
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	2000bc54 	.word	0x2000bc54

08005bd8 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8005bdc:	4802      	ldr	r0, [pc, #8]	; (8005be8 <DMA2_Channel6_IRQHandler+0x10>)
 8005bde:	f001 ffc2 	bl	8007b66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8005be2:	bf00      	nop
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	20009500 	.word	0x20009500

08005bec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005bf0:	4b06      	ldr	r3, [pc, #24]	; (8005c0c <SystemInit+0x20>)
 8005bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf6:	4a05      	ldr	r2, [pc, #20]	; (8005c0c <SystemInit+0x20>)
 8005bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005c00:	bf00      	nop
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	e000ed00 	.word	0xe000ed00

08005c10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005c10:	480d      	ldr	r0, [pc, #52]	; (8005c48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005c12:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005c14:	f7ff ffea 	bl	8005bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c18:	480c      	ldr	r0, [pc, #48]	; (8005c4c <LoopForever+0x6>)
  ldr r1, =_edata
 8005c1a:	490d      	ldr	r1, [pc, #52]	; (8005c50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005c1c:	4a0d      	ldr	r2, [pc, #52]	; (8005c54 <LoopForever+0xe>)
  movs r3, #0
 8005c1e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005c20:	e002      	b.n	8005c28 <LoopCopyDataInit>

08005c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c26:	3304      	adds	r3, #4

08005c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c2c:	d3f9      	bcc.n	8005c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c2e:	4a0a      	ldr	r2, [pc, #40]	; (8005c58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005c30:	4c0a      	ldr	r4, [pc, #40]	; (8005c5c <LoopForever+0x16>)
  movs r3, #0
 8005c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c34:	e001      	b.n	8005c3a <LoopFillZerobss>

08005c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c38:	3204      	adds	r2, #4

08005c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c3c:	d3fb      	bcc.n	8005c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c3e:	f005 fa3f 	bl	800b0c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005c42:	f7fe fb71 	bl	8004328 <main>

08005c46 <LoopForever>:

LoopForever:
    b LoopForever
 8005c46:	e7fe      	b.n	8005c46 <LoopForever>
  ldr   r0, =_estack
 8005c48:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8005c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c50:	200078d8 	.word	0x200078d8
  ldr r2, =_sidata
 8005c54:	0801f428 	.word	0x0801f428
  ldr r2, =_sbss
 8005c58:	200078d8 	.word	0x200078d8
  ldr r4, =_ebss
 8005c5c:	20019ce8 	.word	0x20019ce8

08005c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005c60:	e7fe      	b.n	8005c60 <ADC1_2_IRQHandler>

08005c62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b082      	sub	sp, #8
 8005c66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c6c:	2003      	movs	r0, #3
 8005c6e:	f001 fc3d 	bl	80074ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c72:	200f      	movs	r0, #15
 8005c74:	f000 f80e 	bl	8005c94 <HAL_InitTick>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d002      	beq.n	8005c84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	71fb      	strb	r3, [r7, #7]
 8005c82:	e001      	b.n	8005c88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005c84:	f7ff fca0 	bl	80055c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005c88:	79fb      	ldrb	r3, [r7, #7]

}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
	...

08005c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005ca0:	4b16      	ldr	r3, [pc, #88]	; (8005cfc <HAL_InitTick+0x68>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d022      	beq.n	8005cee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ca8:	4b15      	ldr	r3, [pc, #84]	; (8005d00 <HAL_InitTick+0x6c>)
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	4b13      	ldr	r3, [pc, #76]	; (8005cfc <HAL_InitTick+0x68>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005cb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f001 fc48 	bl	8007552 <HAL_SYSTICK_Config>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d10f      	bne.n	8005ce8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b0f      	cmp	r3, #15
 8005ccc:	d809      	bhi.n	8005ce2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005cce:	2200      	movs	r2, #0
 8005cd0:	6879      	ldr	r1, [r7, #4]
 8005cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd6:	f001 fc14 	bl	8007502 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005cda:	4a0a      	ldr	r2, [pc, #40]	; (8005d04 <HAL_InitTick+0x70>)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6013      	str	r3, [r2, #0]
 8005ce0:	e007      	b.n	8005cf2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	73fb      	strb	r3, [r7, #15]
 8005ce6:	e004      	b.n	8005cf2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	73fb      	strb	r3, [r7, #15]
 8005cec:	e001      	b.n	8005cf2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	20007870 	.word	0x20007870
 8005d00:	20007868 	.word	0x20007868
 8005d04:	2000786c 	.word	0x2000786c

08005d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d0c:	4b05      	ldr	r3, [pc, #20]	; (8005d24 <HAL_IncTick+0x1c>)
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	4b05      	ldr	r3, [pc, #20]	; (8005d28 <HAL_IncTick+0x20>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4413      	add	r3, r2
 8005d16:	4a03      	ldr	r2, [pc, #12]	; (8005d24 <HAL_IncTick+0x1c>)
 8005d18:	6013      	str	r3, [r2, #0]
}
 8005d1a:	bf00      	nop
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	20019bac 	.word	0x20019bac
 8005d28:	20007870 	.word	0x20007870

08005d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8005d30:	4b03      	ldr	r3, [pc, #12]	; (8005d40 <HAL_GetTick+0x14>)
 8005d32:	681b      	ldr	r3, [r3, #0]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	20019bac 	.word	0x20019bac

08005d44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	609a      	str	r2, [r3, #8]
}
 8005d5e:	bf00      	nop
 8005d60:	370c      	adds	r7, #12
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	609a      	str	r2, [r3, #8]
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
 8005db8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	3360      	adds	r3, #96	; 0x60
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	4413      	add	r3, r2
 8005dc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	4b08      	ldr	r3, [pc, #32]	; (8005df0 <LL_ADC_SetOffset+0x44>)
 8005dce:	4013      	ands	r3, r2
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	03fff000 	.word	0x03fff000

08005df4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	3360      	adds	r3, #96	; 0x60
 8005e02:	461a      	mov	r2, r3
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	3360      	adds	r3, #96	; 0x60
 8005e30:	461a      	mov	r2, r3
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	4413      	add	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	431a      	orrs	r2, r3
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005e4a:	bf00      	nop
 8005e4c:	371c      	adds	r7, #28
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b087      	sub	sp, #28
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3360      	adds	r3, #96	; 0x60
 8005e66:	461a      	mov	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005e80:	bf00      	nop
 8005e82:	371c      	adds	r7, #28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	3360      	adds	r3, #96	; 0x60
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4413      	add	r3, r2
 8005ea4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005eb6:	bf00      	nop
 8005eb8:	371c      	adds	r7, #28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr

08005ec2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	b083      	sub	sp, #12
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
 8005eca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	615a      	str	r2, [r3, #20]
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005efc:	2301      	movs	r3, #1
 8005efe:	e000      	b.n	8005f02 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b087      	sub	sp, #28
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	60f8      	str	r0, [r7, #12]
 8005f16:	60b9      	str	r1, [r7, #8]
 8005f18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	3330      	adds	r3, #48	; 0x30
 8005f1e:	461a      	mov	r2, r3
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	0a1b      	lsrs	r3, r3, #8
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	f003 030c 	and.w	r3, r3, #12
 8005f2a:	4413      	add	r3, r2
 8005f2c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f003 031f 	and.w	r3, r3, #31
 8005f38:	211f      	movs	r1, #31
 8005f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f3e:	43db      	mvns	r3, r3
 8005f40:	401a      	ands	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	0e9b      	lsrs	r3, r3, #26
 8005f46:	f003 011f 	and.w	r1, r3, #31
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f003 031f 	and.w	r3, r3, #31
 8005f50:	fa01 f303 	lsl.w	r3, r1, r3
 8005f54:	431a      	orrs	r2, r3
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005f5a:	bf00      	nop
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b087      	sub	sp, #28
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	60f8      	str	r0, [r7, #12]
 8005f6e:	60b9      	str	r1, [r7, #8]
 8005f70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	3314      	adds	r3, #20
 8005f76:	461a      	mov	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	0e5b      	lsrs	r3, r3, #25
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	4413      	add	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	0d1b      	lsrs	r3, r3, #20
 8005f8e:	f003 031f 	and.w	r3, r3, #31
 8005f92:	2107      	movs	r1, #7
 8005f94:	fa01 f303 	lsl.w	r3, r1, r3
 8005f98:	43db      	mvns	r3, r3
 8005f9a:	401a      	ands	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	0d1b      	lsrs	r3, r3, #20
 8005fa0:	f003 031f 	and.w	r3, r3, #31
 8005fa4:	6879      	ldr	r1, [r7, #4]
 8005fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8005faa:	431a      	orrs	r2, r3
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005fb0:	bf00      	nop
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	401a      	ands	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f003 0318 	and.w	r3, r3, #24
 8005fde:	4908      	ldr	r1, [pc, #32]	; (8006000 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005fe0:	40d9      	lsrs	r1, r3
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	400b      	ands	r3, r1
 8005fe6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fea:	431a      	orrs	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005ff2:	bf00      	nop
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	0007ffff 	.word	0x0007ffff

08006004 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f003 031f 	and.w	r3, r3, #31
}
 8006014:	4618      	mov	r0, r3
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006030:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	6093      	str	r3, [r2, #8]
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006054:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006058:	d101      	bne.n	800605e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800605a:	2301      	movs	r3, #1
 800605c:	e000      	b.n	8006060 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800607c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006080:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060a8:	d101      	bne.n	80060ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80060aa:	2301      	movs	r3, #1
 80060ac:	e000      	b.n	80060b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80060d0:	f043 0201 	orr.w	r2, r3, #1
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80060d8:	bf00      	nop
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d101      	bne.n	80060fc <LL_ADC_IsEnabled+0x18>
 80060f8:	2301      	movs	r3, #1
 80060fa:	e000      	b.n	80060fe <LL_ADC_IsEnabled+0x1a>
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800611a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800611e:	f043 0204 	orr.w	r2, r3, #4
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr

08006132 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006132:	b480      	push	{r7}
 8006134:	b083      	sub	sp, #12
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b04      	cmp	r3, #4
 8006144:	d101      	bne.n	800614a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006146:	2301      	movs	r3, #1
 8006148:	e000      	b.n	800614c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f003 0308 	and.w	r3, r3, #8
 8006168:	2b08      	cmp	r3, #8
 800616a:	d101      	bne.n	8006170 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800616c:	2301      	movs	r3, #1
 800616e:	e000      	b.n	8006172 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
	...

08006180 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006180:	b590      	push	{r4, r7, lr}
 8006182:	b089      	sub	sp, #36	; 0x24
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006188:	2300      	movs	r3, #0
 800618a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800618c:	2300      	movs	r3, #0
 800618e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e19b      	b.n	80064d2 <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	695b      	ldr	r3, [r3, #20]
 800619e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d109      	bne.n	80061bc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff fa31 	bl	8005610 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7ff ff3f 	bl	8006044 <LL_ADC_IsDeepPowerDownEnabled>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d004      	beq.n	80061d6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7ff ff25 	bl	8006020 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4618      	mov	r0, r3
 80061dc:	f7ff ff5a 	bl	8006094 <LL_ADC_IsInternalRegulatorEnabled>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d115      	bne.n	8006212 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7ff ff3e 	bl	800606c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061f0:	4b97      	ldr	r3, [pc, #604]	; (8006450 <HAL_ADC_Init+0x2d0>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	099b      	lsrs	r3, r3, #6
 80061f6:	4a97      	ldr	r2, [pc, #604]	; (8006454 <HAL_ADC_Init+0x2d4>)
 80061f8:	fba2 2303 	umull	r2, r3, r2, r3
 80061fc:	099b      	lsrs	r3, r3, #6
 80061fe:	3301      	adds	r3, #1
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006204:	e002      	b.n	800620c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	3b01      	subs	r3, #1
 800620a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1f9      	bne.n	8006206 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f7ff ff3c 	bl	8006094 <LL_ADC_IsInternalRegulatorEnabled>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d10d      	bne.n	800623e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006226:	f043 0210 	orr.w	r2, r3, #16
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006232:	f043 0201 	orr.w	r2, r3, #1
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f7ff ff75 	bl	8006132 <LL_ADC_REG_IsConversionOngoing>
 8006248:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624e:	f003 0310 	and.w	r3, r3, #16
 8006252:	2b00      	cmp	r3, #0
 8006254:	f040 8134 	bne.w	80064c0 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2b00      	cmp	r3, #0
 800625c:	f040 8130 	bne.w	80064c0 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006264:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006268:	f043 0202 	orr.w	r2, r3, #2
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff ff35 	bl	80060e4 <LL_ADC_IsEnabled>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d137      	bne.n	80062f0 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006288:	d004      	beq.n	8006294 <HAL_ADC_Init+0x114>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a72      	ldr	r2, [pc, #456]	; (8006458 <HAL_ADC_Init+0x2d8>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d10f      	bne.n	80062b4 <HAL_ADC_Init+0x134>
 8006294:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006298:	f7ff ff24 	bl	80060e4 <LL_ADC_IsEnabled>
 800629c:	4604      	mov	r4, r0
 800629e:	486e      	ldr	r0, [pc, #440]	; (8006458 <HAL_ADC_Init+0x2d8>)
 80062a0:	f7ff ff20 	bl	80060e4 <LL_ADC_IsEnabled>
 80062a4:	4603      	mov	r3, r0
 80062a6:	4323      	orrs	r3, r4
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	bf0c      	ite	eq
 80062ac:	2301      	moveq	r3, #1
 80062ae:	2300      	movne	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	e008      	b.n	80062c6 <HAL_ADC_Init+0x146>
 80062b4:	4869      	ldr	r0, [pc, #420]	; (800645c <HAL_ADC_Init+0x2dc>)
 80062b6:	f7ff ff15 	bl	80060e4 <LL_ADC_IsEnabled>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	bf0c      	ite	eq
 80062c0:	2301      	moveq	r3, #1
 80062c2:	2300      	movne	r3, #0
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d012      	beq.n	80062f0 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062d2:	d004      	beq.n	80062de <HAL_ADC_Init+0x15e>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a5f      	ldr	r2, [pc, #380]	; (8006458 <HAL_ADC_Init+0x2d8>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d101      	bne.n	80062e2 <HAL_ADC_Init+0x162>
 80062de:	4a60      	ldr	r2, [pc, #384]	; (8006460 <HAL_ADC_Init+0x2e0>)
 80062e0:	e000      	b.n	80062e4 <HAL_ADC_Init+0x164>
 80062e2:	4a60      	ldr	r2, [pc, #384]	; (8006464 <HAL_ADC_Init+0x2e4>)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	4619      	mov	r1, r3
 80062ea:	4610      	mov	r0, r2
 80062ec:	f7ff fd2a 	bl	8005d44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	7f5b      	ldrb	r3, [r3, #29]
 80062f4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80062fa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006300:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006306:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800630e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006310:	4313      	orrs	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800631a:	2b01      	cmp	r3, #1
 800631c:	d106      	bne.n	800632c <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006322:	3b01      	subs	r3, #1
 8006324:	045b      	lsls	r3, r3, #17
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	4313      	orrs	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006330:	2b00      	cmp	r3, #0
 8006332:	d009      	beq.n	8006348 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006338:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006340:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006342:	69ba      	ldr	r2, [r7, #24]
 8006344:	4313      	orrs	r3, r2
 8006346:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	4b46      	ldr	r3, [pc, #280]	; (8006468 <HAL_ADC_Init+0x2e8>)
 8006350:	4013      	ands	r3, r2
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	6812      	ldr	r2, [r2, #0]
 8006356:	69b9      	ldr	r1, [r7, #24]
 8006358:	430b      	orrs	r3, r1
 800635a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	430a      	orrs	r2, r1
 8006370:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4618      	mov	r0, r3
 8006378:	f7ff feee 	bl	8006158 <LL_ADC_INJ_IsConversionOngoing>
 800637c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d17b      	bne.n	800647c <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d178      	bne.n	800647c <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800638e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006396:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006398:	4313      	orrs	r3, r2
 800639a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80063a6:	f023 0302 	bic.w	r3, r3, #2
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	6812      	ldr	r2, [r2, #0]
 80063ae:	69b9      	ldr	r1, [r7, #24]
 80063b0:	430b      	orrs	r3, r1
 80063b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d017      	beq.n	80063ec <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691a      	ldr	r2, [r3, #16]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80063ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80063d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80063d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6911      	ldr	r1, [r2, #16]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	6812      	ldr	r2, [r2, #0]
 80063e4:	430b      	orrs	r3, r1
 80063e6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80063ea:	e013      	b.n	8006414 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6812      	ldr	r2, [r2, #0]
 8006408:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800640c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006410:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800641a:	2b01      	cmp	r3, #1
 800641c:	d126      	bne.n	800646c <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006428:	f023 0304 	bic.w	r3, r3, #4
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006434:	4311      	orrs	r1, r2
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800643a:	4311      	orrs	r1, r2
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006440:	430a      	orrs	r2, r1
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 0201 	orr.w	r2, r2, #1
 800644c:	611a      	str	r2, [r3, #16]
 800644e:	e015      	b.n	800647c <HAL_ADC_Init+0x2fc>
 8006450:	20007868 	.word	0x20007868
 8006454:	053e2d63 	.word	0x053e2d63
 8006458:	50000100 	.word	0x50000100
 800645c:	50000400 	.word	0x50000400
 8006460:	50000300 	.word	0x50000300
 8006464:	50000700 	.word	0x50000700
 8006468:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691a      	ldr	r2, [r3, #16]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 0201 	bic.w	r2, r2, #1
 800647a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d10c      	bne.n	800649e <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648a:	f023 010f 	bic.w	r1, r3, #15
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	1e5a      	subs	r2, r3, #1
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	430a      	orrs	r2, r1
 800649a:	631a      	str	r2, [r3, #48]	; 0x30
 800649c:	e007      	b.n	80064ae <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 020f 	bic.w	r2, r2, #15
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064b2:	f023 0303 	bic.w	r3, r3, #3
 80064b6:	f043 0201 	orr.w	r2, r3, #1
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80064be:	e007      	b.n	80064d0 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064c4:	f043 0210 	orr.w	r2, r3, #16
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80064d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3724      	adds	r7, #36	; 0x24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd90      	pop	{r4, r7, pc}
 80064da:	bf00      	nop

080064dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064f0:	d004      	beq.n	80064fc <HAL_ADC_Start_DMA+0x20>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a57      	ldr	r2, [pc, #348]	; (8006654 <HAL_ADC_Start_DMA+0x178>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d101      	bne.n	8006500 <HAL_ADC_Start_DMA+0x24>
 80064fc:	4b56      	ldr	r3, [pc, #344]	; (8006658 <HAL_ADC_Start_DMA+0x17c>)
 80064fe:	e000      	b.n	8006502 <HAL_ADC_Start_DMA+0x26>
 8006500:	4b56      	ldr	r3, [pc, #344]	; (800665c <HAL_ADC_Start_DMA+0x180>)
 8006502:	4618      	mov	r0, r3
 8006504:	f7ff fd7e 	bl	8006004 <LL_ADC_GetMultimode>
 8006508:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4618      	mov	r0, r3
 8006510:	f7ff fe0f 	bl	8006132 <LL_ADC_REG_IsConversionOngoing>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	f040 8094 	bne.w	8006644 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <HAL_ADC_Start_DMA+0x4e>
 8006526:	2302      	movs	r3, #2
 8006528:	e08f      	b.n	800664a <HAL_ADC_Start_DMA+0x16e>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a4a      	ldr	r2, [pc, #296]	; (8006660 <HAL_ADC_Start_DMA+0x184>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d008      	beq.n	800654e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d005      	beq.n	800654e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	2b05      	cmp	r3, #5
 8006546:	d002      	beq.n	800654e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	2b09      	cmp	r3, #9
 800654c:	d173      	bne.n	8006636 <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800654e:	68f8      	ldr	r0, [r7, #12]
 8006550:	f000 fcc4 	bl	8006edc <ADC_Enable>
 8006554:	4603      	mov	r3, r0
 8006556:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006558:	7dfb      	ldrb	r3, [r7, #23]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d166      	bne.n	800662c <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006562:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006566:	f023 0301 	bic.w	r3, r3, #1
 800656a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a37      	ldr	r2, [pc, #220]	; (8006654 <HAL_ADC_Start_DMA+0x178>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d002      	beq.n	8006582 <HAL_ADC_Start_DMA+0xa6>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	e001      	b.n	8006586 <HAL_ADC_Start_DMA+0xaa>
 8006582:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	6812      	ldr	r2, [r2, #0]
 800658a:	4293      	cmp	r3, r2
 800658c:	d002      	beq.n	8006594 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d105      	bne.n	80065a0 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006598:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d006      	beq.n	80065ba <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065b0:	f023 0206 	bic.w	r2, r3, #6
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	661a      	str	r2, [r3, #96]	; 0x60
 80065b8:	e002      	b.n	80065c0 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065c4:	4a27      	ldr	r2, [pc, #156]	; (8006664 <HAL_ADC_Start_DMA+0x188>)
 80065c6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065cc:	4a26      	ldr	r2, [pc, #152]	; (8006668 <HAL_ADC_Start_DMA+0x18c>)
 80065ce:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065d4:	4a25      	ldr	r2, [pc, #148]	; (800666c <HAL_ADC_Start_DMA+0x190>)
 80065d6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	221c      	movs	r2, #28
 80065de:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	685a      	ldr	r2, [r3, #4]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0210 	orr.w	r2, r2, #16
 80065f6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	3340      	adds	r3, #64	; 0x40
 8006612:	4619      	mov	r1, r3
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f001 fa2a 	bl	8007a70 <HAL_DMA_Start_IT>
 800661c:	4603      	mov	r3, r0
 800661e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4618      	mov	r0, r3
 8006626:	f7ff fd70 	bl	800610a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800662a:	e00d      	b.n	8006648 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8006634:	e008      	b.n	8006648 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8006642:	e001      	b.n	8006648 <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006644:	2302      	movs	r3, #2
 8006646:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006648:	7dfb      	ldrb	r3, [r7, #23]
}
 800664a:	4618      	mov	r0, r3
 800664c:	3718      	adds	r7, #24
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	50000100 	.word	0x50000100
 8006658:	50000300 	.word	0x50000300
 800665c:	50000700 	.word	0x50000700
 8006660:	50000400 	.word	0x50000400
 8006664:	08007009 	.word	0x08007009
 8006668:	080070e1 	.word	0x080070e1
 800666c:	080070fd 	.word	0x080070fd

08006670 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b0b6      	sub	sp, #216	; 0xd8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d102      	bne.n	80066a8 <HAL_ADC_ConfigChannel+0x24>
 80066a2:	2302      	movs	r3, #2
 80066a4:	f000 bc04 	b.w	8006eb0 <HAL_ADC_ConfigChannel+0x82c>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff fd3c 	bl	8006132 <LL_ADC_REG_IsConversionOngoing>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f040 83e8 	bne.w	8006e92 <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6818      	ldr	r0, [r3, #0]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	6859      	ldr	r1, [r3, #4]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	461a      	mov	r2, r3
 80066d0:	f7ff fc1d 	bl	8005f0e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff fd2a 	bl	8006132 <LL_ADC_REG_IsConversionOngoing>
 80066de:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fd36 	bl	8006158 <LL_ADC_INJ_IsConversionOngoing>
 80066ec:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80066f0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f040 81d9 	bne.w	8006aac <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80066fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f040 81d4 	bne.w	8006aac <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800670c:	d10f      	bne.n	800672e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6818      	ldr	r0, [r3, #0]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2200      	movs	r2, #0
 8006718:	4619      	mov	r1, r3
 800671a:	f7ff fc24 	bl	8005f66 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006726:	4618      	mov	r0, r3
 8006728:	f7ff fbcb 	bl	8005ec2 <LL_ADC_SetSamplingTimeCommonConfig>
 800672c:	e00e      	b.n	800674c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6818      	ldr	r0, [r3, #0]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	6819      	ldr	r1, [r3, #0]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	461a      	mov	r2, r3
 800673c:	f7ff fc13 	bl	8005f66 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2100      	movs	r1, #0
 8006746:	4618      	mov	r0, r3
 8006748:	f7ff fbbb 	bl	8005ec2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	695a      	ldr	r2, [r3, #20]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	08db      	lsrs	r3, r3, #3
 8006758:	f003 0303 	and.w	r3, r3, #3
 800675c:	005b      	lsls	r3, r3, #1
 800675e:	fa02 f303 	lsl.w	r3, r2, r3
 8006762:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	2b04      	cmp	r3, #4
 800676c:	d022      	beq.n	80067b4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6818      	ldr	r0, [r3, #0]
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	6919      	ldr	r1, [r3, #16]
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800677e:	f7ff fb15 	bl	8005dac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6818      	ldr	r0, [r3, #0]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	6919      	ldr	r1, [r3, #16]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	461a      	mov	r2, r3
 8006790:	f7ff fb61 	bl	8005e56 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6818      	ldr	r0, [r3, #0]
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d102      	bne.n	80067aa <HAL_ADC_ConfigChannel+0x126>
 80067a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067a8:	e000      	b.n	80067ac <HAL_ADC_ConfigChannel+0x128>
 80067aa:	2300      	movs	r3, #0
 80067ac:	461a      	mov	r2, r3
 80067ae:	f7ff fb6d 	bl	8005e8c <LL_ADC_SetOffsetSaturation>
 80067b2:	e17b      	b.n	8006aac <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2100      	movs	r1, #0
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7ff fb1a 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 80067c0:	4603      	mov	r3, r0
 80067c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10a      	bne.n	80067e0 <HAL_ADC_ConfigChannel+0x15c>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2100      	movs	r1, #0
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7ff fb0f 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 80067d6:	4603      	mov	r3, r0
 80067d8:	0e9b      	lsrs	r3, r3, #26
 80067da:	f003 021f 	and.w	r2, r3, #31
 80067de:	e01e      	b.n	800681e <HAL_ADC_ConfigChannel+0x19a>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2100      	movs	r1, #0
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff fb04 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 80067ec:	4603      	mov	r3, r0
 80067ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80067f6:	fa93 f3a3 	rbit	r3, r3
 80067fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006802:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006806:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800680e:	2320      	movs	r3, #32
 8006810:	e004      	b.n	800681c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006812:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006816:	fab3 f383 	clz	r3, r3
 800681a:	b2db      	uxtb	r3, r3
 800681c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006826:	2b00      	cmp	r3, #0
 8006828:	d105      	bne.n	8006836 <HAL_ADC_ConfigChannel+0x1b2>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	0e9b      	lsrs	r3, r3, #26
 8006830:	f003 031f 	and.w	r3, r3, #31
 8006834:	e018      	b.n	8006868 <HAL_ADC_ConfigChannel+0x1e4>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800683e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006842:	fa93 f3a3 	rbit	r3, r3
 8006846:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800684a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800684e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006852:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800685a:	2320      	movs	r3, #32
 800685c:	e004      	b.n	8006868 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800685e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006862:	fab3 f383 	clz	r3, r3
 8006866:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006868:	429a      	cmp	r2, r3
 800686a:	d106      	bne.n	800687a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2200      	movs	r2, #0
 8006872:	2100      	movs	r1, #0
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff fad3 	bl	8005e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2101      	movs	r1, #1
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fab7 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 8006886:	4603      	mov	r3, r0
 8006888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10a      	bne.n	80068a6 <HAL_ADC_ConfigChannel+0x222>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2101      	movs	r1, #1
 8006896:	4618      	mov	r0, r3
 8006898:	f7ff faac 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 800689c:	4603      	mov	r3, r0
 800689e:	0e9b      	lsrs	r3, r3, #26
 80068a0:	f003 021f 	and.w	r2, r3, #31
 80068a4:	e01e      	b.n	80068e4 <HAL_ADC_ConfigChannel+0x260>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2101      	movs	r1, #1
 80068ac:	4618      	mov	r0, r3
 80068ae:	f7ff faa1 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 80068b2:	4603      	mov	r3, r0
 80068b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80068bc:	fa93 f3a3 	rbit	r3, r3
 80068c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80068c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80068c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80068cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80068d4:	2320      	movs	r3, #32
 80068d6:	e004      	b.n	80068e2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80068d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80068dc:	fab3 f383 	clz	r3, r3
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d105      	bne.n	80068fc <HAL_ADC_ConfigChannel+0x278>
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	0e9b      	lsrs	r3, r3, #26
 80068f6:	f003 031f 	and.w	r3, r3, #31
 80068fa:	e018      	b.n	800692e <HAL_ADC_ConfigChannel+0x2aa>
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006904:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006908:	fa93 f3a3 	rbit	r3, r3
 800690c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006910:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006914:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006918:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800691c:	2b00      	cmp	r3, #0
 800691e:	d101      	bne.n	8006924 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006920:	2320      	movs	r3, #32
 8006922:	e004      	b.n	800692e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006924:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006928:	fab3 f383 	clz	r3, r3
 800692c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800692e:	429a      	cmp	r2, r3
 8006930:	d106      	bne.n	8006940 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2200      	movs	r2, #0
 8006938:	2101      	movs	r1, #1
 800693a:	4618      	mov	r0, r3
 800693c:	f7ff fa70 	bl	8005e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2102      	movs	r1, #2
 8006946:	4618      	mov	r0, r3
 8006948:	f7ff fa54 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 800694c:	4603      	mov	r3, r0
 800694e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10a      	bne.n	800696c <HAL_ADC_ConfigChannel+0x2e8>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2102      	movs	r1, #2
 800695c:	4618      	mov	r0, r3
 800695e:	f7ff fa49 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 8006962:	4603      	mov	r3, r0
 8006964:	0e9b      	lsrs	r3, r3, #26
 8006966:	f003 021f 	and.w	r2, r3, #31
 800696a:	e01e      	b.n	80069aa <HAL_ADC_ConfigChannel+0x326>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2102      	movs	r1, #2
 8006972:	4618      	mov	r0, r3
 8006974:	f7ff fa3e 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 8006978:	4603      	mov	r3, r0
 800697a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800697e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006982:	fa93 f3a3 	rbit	r3, r3
 8006986:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800698a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800698e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006992:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006996:	2b00      	cmp	r3, #0
 8006998:	d101      	bne.n	800699e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800699a:	2320      	movs	r3, #32
 800699c:	e004      	b.n	80069a8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800699e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80069a2:	fab3 f383 	clz	r3, r3
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d105      	bne.n	80069c2 <HAL_ADC_ConfigChannel+0x33e>
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	0e9b      	lsrs	r3, r3, #26
 80069bc:	f003 031f 	and.w	r3, r3, #31
 80069c0:	e016      	b.n	80069f0 <HAL_ADC_ConfigChannel+0x36c>
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80069ce:	fa93 f3a3 	rbit	r3, r3
 80069d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80069d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80069d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80069da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80069e2:	2320      	movs	r3, #32
 80069e4:	e004      	b.n	80069f0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80069e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069ea:	fab3 f383 	clz	r3, r3
 80069ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d106      	bne.n	8006a02 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2200      	movs	r2, #0
 80069fa:	2102      	movs	r1, #2
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff fa0f 	bl	8005e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2103      	movs	r1, #3
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7ff f9f3 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10a      	bne.n	8006a2e <HAL_ADC_ConfigChannel+0x3aa>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2103      	movs	r1, #3
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7ff f9e8 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 8006a24:	4603      	mov	r3, r0
 8006a26:	0e9b      	lsrs	r3, r3, #26
 8006a28:	f003 021f 	and.w	r2, r3, #31
 8006a2c:	e017      	b.n	8006a5e <HAL_ADC_ConfigChannel+0x3da>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2103      	movs	r1, #3
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7ff f9dd 	bl	8005df4 <LL_ADC_GetOffsetChannel>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a40:	fa93 f3a3 	rbit	r3, r3
 8006a44:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006a46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a48:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006a4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d101      	bne.n	8006a54 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006a50:	2320      	movs	r3, #32
 8006a52:	e003      	b.n	8006a5c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006a54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a56:	fab3 f383 	clz	r3, r3
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d105      	bne.n	8006a76 <HAL_ADC_ConfigChannel+0x3f2>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	0e9b      	lsrs	r3, r3, #26
 8006a70:	f003 031f 	and.w	r3, r3, #31
 8006a74:	e011      	b.n	8006a9a <HAL_ADC_ConfigChannel+0x416>
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a7e:	fa93 f3a3 	rbit	r3, r3
 8006a82:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006a84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a86:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006a88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006a8e:	2320      	movs	r3, #32
 8006a90:	e003      	b.n	8006a9a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006a92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a94:	fab3 f383 	clz	r3, r3
 8006a98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d106      	bne.n	8006aac <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	2103      	movs	r1, #3
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7ff f9ba 	bl	8005e20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7ff fb17 	bl	80060e4 <LL_ADC_IsEnabled>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f040 813d 	bne.w	8006d38 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6818      	ldr	r0, [r3, #0]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	6819      	ldr	r1, [r3, #0]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	461a      	mov	r2, r3
 8006acc:	f7ff fa76 	bl	8005fbc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	4aa2      	ldr	r2, [pc, #648]	; (8006d60 <HAL_ADC_ConfigChannel+0x6dc>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	f040 812e 	bne.w	8006d38 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10b      	bne.n	8006b04 <HAL_ADC_ConfigChannel+0x480>
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	0e9b      	lsrs	r3, r3, #26
 8006af2:	3301      	adds	r3, #1
 8006af4:	f003 031f 	and.w	r3, r3, #31
 8006af8:	2b09      	cmp	r3, #9
 8006afa:	bf94      	ite	ls
 8006afc:	2301      	movls	r3, #1
 8006afe:	2300      	movhi	r3, #0
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	e019      	b.n	8006b38 <HAL_ADC_ConfigChannel+0x4b4>
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b0c:	fa93 f3a3 	rbit	r3, r3
 8006b10:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006b12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b14:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006b16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006b1c:	2320      	movs	r3, #32
 8006b1e:	e003      	b.n	8006b28 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006b20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b22:	fab3 f383 	clz	r3, r3
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	3301      	adds	r3, #1
 8006b2a:	f003 031f 	and.w	r3, r3, #31
 8006b2e:	2b09      	cmp	r3, #9
 8006b30:	bf94      	ite	ls
 8006b32:	2301      	movls	r3, #1
 8006b34:	2300      	movhi	r3, #0
 8006b36:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d079      	beq.n	8006c30 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d107      	bne.n	8006b58 <HAL_ADC_ConfigChannel+0x4d4>
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	0e9b      	lsrs	r3, r3, #26
 8006b4e:	3301      	adds	r3, #1
 8006b50:	069b      	lsls	r3, r3, #26
 8006b52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b56:	e015      	b.n	8006b84 <HAL_ADC_ConfigChannel+0x500>
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b60:	fa93 f3a3 	rbit	r3, r3
 8006b64:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006b66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b68:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006b6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8006b70:	2320      	movs	r3, #32
 8006b72:	e003      	b.n	8006b7c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b76:	fab3 f383 	clz	r3, r3
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	069b      	lsls	r3, r3, #26
 8006b80:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d109      	bne.n	8006ba4 <HAL_ADC_ConfigChannel+0x520>
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	0e9b      	lsrs	r3, r3, #26
 8006b96:	3301      	adds	r3, #1
 8006b98:	f003 031f 	and.w	r3, r3, #31
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006ba2:	e017      	b.n	8006bd4 <HAL_ADC_ConfigChannel+0x550>
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006baa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bac:	fa93 f3a3 	rbit	r3, r3
 8006bb0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006bb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bb4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006bbc:	2320      	movs	r3, #32
 8006bbe:	e003      	b.n	8006bc8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006bc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bc2:	fab3 f383 	clz	r3, r3
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	3301      	adds	r3, #1
 8006bca:	f003 031f 	and.w	r3, r3, #31
 8006bce:	2101      	movs	r1, #1
 8006bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006bd4:	ea42 0103 	orr.w	r1, r2, r3
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10a      	bne.n	8006bfa <HAL_ADC_ConfigChannel+0x576>
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	0e9b      	lsrs	r3, r3, #26
 8006bea:	3301      	adds	r3, #1
 8006bec:	f003 021f 	and.w	r2, r3, #31
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	005b      	lsls	r3, r3, #1
 8006bf4:	4413      	add	r3, r2
 8006bf6:	051b      	lsls	r3, r3, #20
 8006bf8:	e018      	b.n	8006c2c <HAL_ADC_ConfigChannel+0x5a8>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c02:	fa93 f3a3 	rbit	r3, r3
 8006c06:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006c0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8006c12:	2320      	movs	r3, #32
 8006c14:	e003      	b.n	8006c1e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8006c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c18:	fab3 f383 	clz	r3, r3
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	3301      	adds	r3, #1
 8006c20:	f003 021f 	and.w	r2, r3, #31
 8006c24:	4613      	mov	r3, r2
 8006c26:	005b      	lsls	r3, r3, #1
 8006c28:	4413      	add	r3, r2
 8006c2a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	e07e      	b.n	8006d2e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d107      	bne.n	8006c4c <HAL_ADC_ConfigChannel+0x5c8>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	0e9b      	lsrs	r3, r3, #26
 8006c42:	3301      	adds	r3, #1
 8006c44:	069b      	lsls	r3, r3, #26
 8006c46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c4a:	e015      	b.n	8006c78 <HAL_ADC_ConfigChannel+0x5f4>
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c54:	fa93 f3a3 	rbit	r3, r3
 8006c58:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c5c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006c64:	2320      	movs	r3, #32
 8006c66:	e003      	b.n	8006c70 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6a:	fab3 f383 	clz	r3, r3
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	3301      	adds	r3, #1
 8006c72:	069b      	lsls	r3, r3, #26
 8006c74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d109      	bne.n	8006c98 <HAL_ADC_ConfigChannel+0x614>
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	0e9b      	lsrs	r3, r3, #26
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	f003 031f 	and.w	r3, r3, #31
 8006c90:	2101      	movs	r1, #1
 8006c92:	fa01 f303 	lsl.w	r3, r1, r3
 8006c96:	e017      	b.n	8006cc8 <HAL_ADC_ConfigChannel+0x644>
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	fa93 f3a3 	rbit	r3, r3
 8006ca4:	61fb      	str	r3, [r7, #28]
  return result;
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d101      	bne.n	8006cb4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006cb0:	2320      	movs	r3, #32
 8006cb2:	e003      	b.n	8006cbc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb6:	fab3 f383 	clz	r3, r3
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	f003 031f 	and.w	r3, r3, #31
 8006cc2:	2101      	movs	r1, #1
 8006cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc8:	ea42 0103 	orr.w	r1, r2, r3
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10d      	bne.n	8006cf4 <HAL_ADC_ConfigChannel+0x670>
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	0e9b      	lsrs	r3, r3, #26
 8006cde:	3301      	adds	r3, #1
 8006ce0:	f003 021f 	and.w	r2, r3, #31
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	005b      	lsls	r3, r3, #1
 8006ce8:	4413      	add	r3, r2
 8006cea:	3b1e      	subs	r3, #30
 8006cec:	051b      	lsls	r3, r3, #20
 8006cee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006cf2:	e01b      	b.n	8006d2c <HAL_ADC_ConfigChannel+0x6a8>
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	fa93 f3a3 	rbit	r3, r3
 8006d00:	613b      	str	r3, [r7, #16]
  return result;
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006d0c:	2320      	movs	r3, #32
 8006d0e:	e003      	b.n	8006d18 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	fab3 f383 	clz	r3, r3
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	3301      	adds	r3, #1
 8006d1a:	f003 021f 	and.w	r2, r3, #31
 8006d1e:	4613      	mov	r3, r2
 8006d20:	005b      	lsls	r3, r3, #1
 8006d22:	4413      	add	r3, r2
 8006d24:	3b1e      	subs	r3, #30
 8006d26:	051b      	lsls	r3, r3, #20
 8006d28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d2c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006d2e:	683a      	ldr	r2, [r7, #0]
 8006d30:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d32:	4619      	mov	r1, r3
 8006d34:	f7ff f917 	bl	8005f66 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	4b09      	ldr	r3, [pc, #36]	; (8006d64 <HAL_ADC_ConfigChannel+0x6e0>)
 8006d3e:	4013      	ands	r3, r2
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 80af 	beq.w	8006ea4 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d4e:	d004      	beq.n	8006d5a <HAL_ADC_ConfigChannel+0x6d6>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a04      	ldr	r2, [pc, #16]	; (8006d68 <HAL_ADC_ConfigChannel+0x6e4>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d10a      	bne.n	8006d70 <HAL_ADC_ConfigChannel+0x6ec>
 8006d5a:	4b04      	ldr	r3, [pc, #16]	; (8006d6c <HAL_ADC_ConfigChannel+0x6e8>)
 8006d5c:	e009      	b.n	8006d72 <HAL_ADC_ConfigChannel+0x6ee>
 8006d5e:	bf00      	nop
 8006d60:	407f0000 	.word	0x407f0000
 8006d64:	80080000 	.word	0x80080000
 8006d68:	50000100 	.word	0x50000100
 8006d6c:	50000300 	.word	0x50000300
 8006d70:	4b51      	ldr	r3, [pc, #324]	; (8006eb8 <HAL_ADC_ConfigChannel+0x834>)
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7ff f80c 	bl	8005d90 <LL_ADC_GetCommonPathInternalCh>
 8006d78:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a4e      	ldr	r2, [pc, #312]	; (8006ebc <HAL_ADC_ConfigChannel+0x838>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d004      	beq.n	8006d90 <HAL_ADC_ConfigChannel+0x70c>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a4d      	ldr	r2, [pc, #308]	; (8006ec0 <HAL_ADC_ConfigChannel+0x83c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d134      	bne.n	8006dfa <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006d90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d12e      	bne.n	8006dfa <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006da4:	d17e      	bne.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006dae:	d004      	beq.n	8006dba <HAL_ADC_ConfigChannel+0x736>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a43      	ldr	r2, [pc, #268]	; (8006ec4 <HAL_ADC_ConfigChannel+0x840>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d101      	bne.n	8006dbe <HAL_ADC_ConfigChannel+0x73a>
 8006dba:	4a43      	ldr	r2, [pc, #268]	; (8006ec8 <HAL_ADC_ConfigChannel+0x844>)
 8006dbc:	e000      	b.n	8006dc0 <HAL_ADC_ConfigChannel+0x73c>
 8006dbe:	4a3e      	ldr	r2, [pc, #248]	; (8006eb8 <HAL_ADC_ConfigChannel+0x834>)
 8006dc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006dc4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006dc8:	4619      	mov	r1, r3
 8006dca:	4610      	mov	r0, r2
 8006dcc:	f7fe ffcd 	bl	8005d6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006dd0:	4b3e      	ldr	r3, [pc, #248]	; (8006ecc <HAL_ADC_ConfigChannel+0x848>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	099b      	lsrs	r3, r3, #6
 8006dd6:	4a3e      	ldr	r2, [pc, #248]	; (8006ed0 <HAL_ADC_ConfigChannel+0x84c>)
 8006dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ddc:	099b      	lsrs	r3, r3, #6
 8006dde:	1c5a      	adds	r2, r3, #1
 8006de0:	4613      	mov	r3, r2
 8006de2:	005b      	lsls	r3, r3, #1
 8006de4:	4413      	add	r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006dea:	e002      	b.n	8006df2 <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1f9      	bne.n	8006dec <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006df8:	e054      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a35      	ldr	r2, [pc, #212]	; (8006ed4 <HAL_ADC_ConfigChannel+0x850>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d120      	bne.n	8006e46 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006e04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d11a      	bne.n	8006e46 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e18:	d144      	bne.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e22:	d004      	beq.n	8006e2e <HAL_ADC_ConfigChannel+0x7aa>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a26      	ldr	r2, [pc, #152]	; (8006ec4 <HAL_ADC_ConfigChannel+0x840>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d101      	bne.n	8006e32 <HAL_ADC_ConfigChannel+0x7ae>
 8006e2e:	4a26      	ldr	r2, [pc, #152]	; (8006ec8 <HAL_ADC_ConfigChannel+0x844>)
 8006e30:	e000      	b.n	8006e34 <HAL_ADC_ConfigChannel+0x7b0>
 8006e32:	4a21      	ldr	r2, [pc, #132]	; (8006eb8 <HAL_ADC_ConfigChannel+0x834>)
 8006e34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	4610      	mov	r0, r2
 8006e40:	f7fe ff93 	bl	8005d6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e44:	e02e      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a23      	ldr	r2, [pc, #140]	; (8006ed8 <HAL_ADC_ConfigChannel+0x854>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d129      	bne.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d123      	bne.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a18      	ldr	r2, [pc, #96]	; (8006ec4 <HAL_ADC_ConfigChannel+0x840>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d01e      	beq.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e6e:	d004      	beq.n	8006e7a <HAL_ADC_ConfigChannel+0x7f6>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a13      	ldr	r2, [pc, #76]	; (8006ec4 <HAL_ADC_ConfigChannel+0x840>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d101      	bne.n	8006e7e <HAL_ADC_ConfigChannel+0x7fa>
 8006e7a:	4a13      	ldr	r2, [pc, #76]	; (8006ec8 <HAL_ADC_ConfigChannel+0x844>)
 8006e7c:	e000      	b.n	8006e80 <HAL_ADC_ConfigChannel+0x7fc>
 8006e7e:	4a0e      	ldr	r2, [pc, #56]	; (8006eb8 <HAL_ADC_ConfigChannel+0x834>)
 8006e80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006e88:	4619      	mov	r1, r3
 8006e8a:	4610      	mov	r0, r2
 8006e8c:	f7fe ff6d 	bl	8005d6a <LL_ADC_SetCommonPathInternalCh>
 8006e90:	e008      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e96:	f043 0220 	orr.w	r2, r3, #32
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006eac:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	37d8      	adds	r7, #216	; 0xd8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}
 8006eb8:	50000700 	.word	0x50000700
 8006ebc:	c3210000 	.word	0xc3210000
 8006ec0:	90c00010 	.word	0x90c00010
 8006ec4:	50000100 	.word	0x50000100
 8006ec8:	50000300 	.word	0x50000300
 8006ecc:	20007868 	.word	0x20007868
 8006ed0:	053e2d63 	.word	0x053e2d63
 8006ed4:	c7520000 	.word	0xc7520000
 8006ed8:	cb840000 	.word	0xcb840000

08006edc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7ff f8f9 	bl	80060e4 <LL_ADC_IsEnabled>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d176      	bne.n	8006fe6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	689a      	ldr	r2, [r3, #8]
 8006efe:	4b3c      	ldr	r3, [pc, #240]	; (8006ff0 <ADC_Enable+0x114>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00d      	beq.n	8006f22 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f0a:	f043 0210 	orr.w	r2, r3, #16
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f16:	f043 0201 	orr.w	r2, r3, #1
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e062      	b.n	8006fe8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7ff f8c8 	bl	80060bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006f34:	d004      	beq.n	8006f40 <ADC_Enable+0x64>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a2e      	ldr	r2, [pc, #184]	; (8006ff4 <ADC_Enable+0x118>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d101      	bne.n	8006f44 <ADC_Enable+0x68>
 8006f40:	4b2d      	ldr	r3, [pc, #180]	; (8006ff8 <ADC_Enable+0x11c>)
 8006f42:	e000      	b.n	8006f46 <ADC_Enable+0x6a>
 8006f44:	4b2d      	ldr	r3, [pc, #180]	; (8006ffc <ADC_Enable+0x120>)
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7fe ff22 	bl	8005d90 <LL_ADC_GetCommonPathInternalCh>
 8006f4c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006f4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d013      	beq.n	8006f7e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006f56:	4b2a      	ldr	r3, [pc, #168]	; (8007000 <ADC_Enable+0x124>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	099b      	lsrs	r3, r3, #6
 8006f5c:	4a29      	ldr	r2, [pc, #164]	; (8007004 <ADC_Enable+0x128>)
 8006f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f62:	099b      	lsrs	r3, r3, #6
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	4613      	mov	r3, r2
 8006f68:	005b      	lsls	r3, r3, #1
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006f70:	e002      	b.n	8006f78 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	3b01      	subs	r3, #1
 8006f76:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1f9      	bne.n	8006f72 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006f7e:	f7fe fed5 	bl	8005d2c <HAL_GetTick>
 8006f82:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f84:	e028      	b.n	8006fd8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7ff f8aa 	bl	80060e4 <LL_ADC_IsEnabled>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d104      	bne.n	8006fa0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7ff f88e 	bl	80060bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006fa0:	f7fe fec4 	bl	8005d2c <HAL_GetTick>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	1ad3      	subs	r3, r2, r3
 8006faa:	2b02      	cmp	r3, #2
 8006fac:	d914      	bls.n	8006fd8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 0301 	and.w	r3, r3, #1
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d00d      	beq.n	8006fd8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fc0:	f043 0210 	orr.w	r2, r3, #16
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fcc:	f043 0201 	orr.w	r2, r3, #1
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e007      	b.n	8006fe8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d1cf      	bne.n	8006f86 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	8000003f 	.word	0x8000003f
 8006ff4:	50000100 	.word	0x50000100
 8006ff8:	50000300 	.word	0x50000300
 8006ffc:	50000700 	.word	0x50000700
 8007000:	20007868 	.word	0x20007868
 8007004:	053e2d63 	.word	0x053e2d63

08007008 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007014:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800701a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800701e:	2b00      	cmp	r3, #0
 8007020:	d14b      	bne.n	80070ba <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007026:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0308 	and.w	r3, r3, #8
 8007038:	2b00      	cmp	r3, #0
 800703a:	d021      	beq.n	8007080 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4618      	mov	r0, r3
 8007042:	f7fe ff51 	bl	8005ee8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d032      	beq.n	80070b2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d12b      	bne.n	80070b2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800705e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800706a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d11f      	bne.n	80070b2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007076:	f043 0201 	orr.w	r2, r3, #1
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	65da      	str	r2, [r3, #92]	; 0x5c
 800707e:	e018      	b.n	80070b2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d111      	bne.n	80070b2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800709e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d105      	bne.n	80070b2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070aa:	f043 0201 	orr.w	r2, r3, #1
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80070b2:	68f8      	ldr	r0, [r7, #12]
 80070b4:	f7fe f9ee 	bl	8005494 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070b8:	e00e      	b.n	80070d8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070be:	f003 0310 	and.w	r3, r3, #16
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f7ff fad2 	bl	8006670 <HAL_ADC_ErrorCallback>
}
 80070cc:	e004      	b.n	80070d8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	4798      	blx	r3
}
 80070d8:	bf00      	nop
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80070ee:	68f8      	ldr	r0, [r7, #12]
 80070f0:	f7fe f942 	bl	8005378 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80070f4:	bf00      	nop
 80070f6:	3710      	adds	r7, #16
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007108:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800710e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800711a:	f043 0204 	orr.w	r2, r3, #4
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f7ff faa4 	bl	8006670 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007128:	bf00      	nop
 800712a:	3710      	adds	r7, #16
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <LL_ADC_IsEnabled>:
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f003 0301 	and.w	r3, r3, #1
 8007140:	2b01      	cmp	r3, #1
 8007142:	d101      	bne.n	8007148 <LL_ADC_IsEnabled+0x18>
 8007144:	2301      	movs	r3, #1
 8007146:	e000      	b.n	800714a <LL_ADC_IsEnabled+0x1a>
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	370c      	adds	r7, #12
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr

08007156 <LL_ADC_REG_IsConversionOngoing>:
{
 8007156:	b480      	push	{r7}
 8007158:	b083      	sub	sp, #12
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 0304 	and.w	r3, r3, #4
 8007166:	2b04      	cmp	r3, #4
 8007168:	d101      	bne.n	800716e <LL_ADC_REG_IsConversionOngoing+0x18>
 800716a:	2301      	movs	r3, #1
 800716c:	e000      	b.n	8007170 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800717c:	b590      	push	{r4, r7, lr}
 800717e:	b0a1      	sub	sp, #132	; 0x84
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007192:	2b01      	cmp	r3, #1
 8007194:	d101      	bne.n	800719a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007196:	2302      	movs	r3, #2
 8007198:	e0cb      	b.n	8007332 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2201      	movs	r2, #1
 800719e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80071a2:	2300      	movs	r3, #0
 80071a4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80071a6:	2300      	movs	r3, #0
 80071a8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80071b2:	d102      	bne.n	80071ba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80071b4:	4b61      	ldr	r3, [pc, #388]	; (800733c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80071b6:	60bb      	str	r3, [r7, #8]
 80071b8:	e001      	b.n	80071be <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80071ba:	2300      	movs	r3, #0
 80071bc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10b      	bne.n	80071dc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071c8:	f043 0220 	orr.w	r2, r3, #32
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e0aa      	b.n	8007332 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	4618      	mov	r0, r3
 80071e0:	f7ff ffb9 	bl	8007156 <LL_ADC_REG_IsConversionOngoing>
 80071e4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7ff ffb3 	bl	8007156 <LL_ADC_REG_IsConversionOngoing>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	f040 808c 	bne.w	8007310 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80071f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f040 8088 	bne.w	8007310 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007208:	d004      	beq.n	8007214 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a4b      	ldr	r2, [pc, #300]	; (800733c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d101      	bne.n	8007218 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8007214:	4b4a      	ldr	r3, [pc, #296]	; (8007340 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8007216:	e000      	b.n	800721a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007218:	4b4a      	ldr	r3, [pc, #296]	; (8007344 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800721a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d041      	beq.n	80072a8 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007224:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	6859      	ldr	r1, [r3, #4]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007236:	035b      	lsls	r3, r3, #13
 8007238:	430b      	orrs	r3, r1
 800723a:	431a      	orrs	r2, r3
 800723c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800723e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007248:	d004      	beq.n	8007254 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a3b      	ldr	r2, [pc, #236]	; (800733c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d10f      	bne.n	8007274 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8007254:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007258:	f7ff ff6a 	bl	8007130 <LL_ADC_IsEnabled>
 800725c:	4604      	mov	r4, r0
 800725e:	4837      	ldr	r0, [pc, #220]	; (800733c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007260:	f7ff ff66 	bl	8007130 <LL_ADC_IsEnabled>
 8007264:	4603      	mov	r3, r0
 8007266:	4323      	orrs	r3, r4
 8007268:	2b00      	cmp	r3, #0
 800726a:	bf0c      	ite	eq
 800726c:	2301      	moveq	r3, #1
 800726e:	2300      	movne	r3, #0
 8007270:	b2db      	uxtb	r3, r3
 8007272:	e008      	b.n	8007286 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8007274:	4834      	ldr	r0, [pc, #208]	; (8007348 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8007276:	f7ff ff5b 	bl	8007130 <LL_ADC_IsEnabled>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	bf0c      	ite	eq
 8007280:	2301      	moveq	r3, #1
 8007282:	2300      	movne	r3, #0
 8007284:	b2db      	uxtb	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	d04c      	beq.n	8007324 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800728a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007292:	f023 030f 	bic.w	r3, r3, #15
 8007296:	683a      	ldr	r2, [r7, #0]
 8007298:	6811      	ldr	r1, [r2, #0]
 800729a:	683a      	ldr	r2, [r7, #0]
 800729c:	6892      	ldr	r2, [r2, #8]
 800729e:	430a      	orrs	r2, r1
 80072a0:	431a      	orrs	r2, r3
 80072a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072a4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80072a6:	e03d      	b.n	8007324 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80072a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072b2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072bc:	d004      	beq.n	80072c8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a1e      	ldr	r2, [pc, #120]	; (800733c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d10f      	bne.n	80072e8 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 80072c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80072cc:	f7ff ff30 	bl	8007130 <LL_ADC_IsEnabled>
 80072d0:	4604      	mov	r4, r0
 80072d2:	481a      	ldr	r0, [pc, #104]	; (800733c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80072d4:	f7ff ff2c 	bl	8007130 <LL_ADC_IsEnabled>
 80072d8:	4603      	mov	r3, r0
 80072da:	4323      	orrs	r3, r4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	bf0c      	ite	eq
 80072e0:	2301      	moveq	r3, #1
 80072e2:	2300      	movne	r3, #0
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	e008      	b.n	80072fa <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 80072e8:	4817      	ldr	r0, [pc, #92]	; (8007348 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80072ea:	f7ff ff21 	bl	8007130 <LL_ADC_IsEnabled>
 80072ee:	4603      	mov	r3, r0
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	bf0c      	ite	eq
 80072f4:	2301      	moveq	r3, #1
 80072f6:	2300      	movne	r3, #0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d012      	beq.n	8007324 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80072fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007306:	f023 030f 	bic.w	r3, r3, #15
 800730a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800730c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800730e:	e009      	b.n	8007324 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007314:	f043 0220 	orr.w	r2, r3, #32
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8007322:	e000      	b.n	8007326 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007324:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800732e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8007332:	4618      	mov	r0, r3
 8007334:	3784      	adds	r7, #132	; 0x84
 8007336:	46bd      	mov	sp, r7
 8007338:	bd90      	pop	{r4, r7, pc}
 800733a:	bf00      	nop
 800733c:	50000100 	.word	0x50000100
 8007340:	50000300 	.word	0x50000300
 8007344:	50000700 	.word	0x50000700
 8007348:	50000400 	.word	0x50000400

0800734c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f003 0307 	and.w	r3, r3, #7
 800735a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800735c:	4b0c      	ldr	r3, [pc, #48]	; (8007390 <__NVIC_SetPriorityGrouping+0x44>)
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007362:	68ba      	ldr	r2, [r7, #8]
 8007364:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007368:	4013      	ands	r3, r2
 800736a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007374:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800737c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800737e:	4a04      	ldr	r2, [pc, #16]	; (8007390 <__NVIC_SetPriorityGrouping+0x44>)
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	60d3      	str	r3, [r2, #12]
}
 8007384:	bf00      	nop
 8007386:	3714      	adds	r7, #20
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	e000ed00 	.word	0xe000ed00

08007394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007394:	b480      	push	{r7}
 8007396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007398:	4b04      	ldr	r3, [pc, #16]	; (80073ac <__NVIC_GetPriorityGrouping+0x18>)
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	0a1b      	lsrs	r3, r3, #8
 800739e:	f003 0307 	and.w	r3, r3, #7
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	e000ed00 	.word	0xe000ed00

080073b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	4603      	mov	r3, r0
 80073b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	db0b      	blt.n	80073da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80073c2:	79fb      	ldrb	r3, [r7, #7]
 80073c4:	f003 021f 	and.w	r2, r3, #31
 80073c8:	4907      	ldr	r1, [pc, #28]	; (80073e8 <__NVIC_EnableIRQ+0x38>)
 80073ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ce:	095b      	lsrs	r3, r3, #5
 80073d0:	2001      	movs	r0, #1
 80073d2:	fa00 f202 	lsl.w	r2, r0, r2
 80073d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	e000e100 	.word	0xe000e100

080073ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	4603      	mov	r3, r0
 80073f4:	6039      	str	r1, [r7, #0]
 80073f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	db0a      	blt.n	8007416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	b2da      	uxtb	r2, r3
 8007404:	490c      	ldr	r1, [pc, #48]	; (8007438 <__NVIC_SetPriority+0x4c>)
 8007406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800740a:	0112      	lsls	r2, r2, #4
 800740c:	b2d2      	uxtb	r2, r2
 800740e:	440b      	add	r3, r1
 8007410:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007414:	e00a      	b.n	800742c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	b2da      	uxtb	r2, r3
 800741a:	4908      	ldr	r1, [pc, #32]	; (800743c <__NVIC_SetPriority+0x50>)
 800741c:	79fb      	ldrb	r3, [r7, #7]
 800741e:	f003 030f 	and.w	r3, r3, #15
 8007422:	3b04      	subs	r3, #4
 8007424:	0112      	lsls	r2, r2, #4
 8007426:	b2d2      	uxtb	r2, r2
 8007428:	440b      	add	r3, r1
 800742a:	761a      	strb	r2, [r3, #24]
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr
 8007438:	e000e100 	.word	0xe000e100
 800743c:	e000ed00 	.word	0xe000ed00

08007440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007440:	b480      	push	{r7}
 8007442:	b089      	sub	sp, #36	; 0x24
 8007444:	af00      	add	r7, sp, #0
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f003 0307 	and.w	r3, r3, #7
 8007452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	f1c3 0307 	rsb	r3, r3, #7
 800745a:	2b04      	cmp	r3, #4
 800745c:	bf28      	it	cs
 800745e:	2304      	movcs	r3, #4
 8007460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	3304      	adds	r3, #4
 8007466:	2b06      	cmp	r3, #6
 8007468:	d902      	bls.n	8007470 <NVIC_EncodePriority+0x30>
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	3b03      	subs	r3, #3
 800746e:	e000      	b.n	8007472 <NVIC_EncodePriority+0x32>
 8007470:	2300      	movs	r3, #0
 8007472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007474:	f04f 32ff 	mov.w	r2, #4294967295
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	fa02 f303 	lsl.w	r3, r2, r3
 800747e:	43da      	mvns	r2, r3
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	401a      	ands	r2, r3
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007488:	f04f 31ff 	mov.w	r1, #4294967295
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	fa01 f303 	lsl.w	r3, r1, r3
 8007492:	43d9      	mvns	r1, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007498:	4313      	orrs	r3, r2
         );
}
 800749a:	4618      	mov	r0, r3
 800749c:	3724      	adds	r7, #36	; 0x24
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
	...

080074a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	3b01      	subs	r3, #1
 80074b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80074b8:	d301      	bcc.n	80074be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80074ba:	2301      	movs	r3, #1
 80074bc:	e00f      	b.n	80074de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80074be:	4a0a      	ldr	r2, [pc, #40]	; (80074e8 <SysTick_Config+0x40>)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	3b01      	subs	r3, #1
 80074c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80074c6:	210f      	movs	r1, #15
 80074c8:	f04f 30ff 	mov.w	r0, #4294967295
 80074cc:	f7ff ff8e 	bl	80073ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80074d0:	4b05      	ldr	r3, [pc, #20]	; (80074e8 <SysTick_Config+0x40>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80074d6:	4b04      	ldr	r3, [pc, #16]	; (80074e8 <SysTick_Config+0x40>)
 80074d8:	2207      	movs	r2, #7
 80074da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80074dc:	2300      	movs	r3, #0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3708      	adds	r7, #8
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	bf00      	nop
 80074e8:	e000e010 	.word	0xe000e010

080074ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f7ff ff29 	bl	800734c <__NVIC_SetPriorityGrouping>
}
 80074fa:	bf00      	nop
 80074fc:	3708      	adds	r7, #8
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b086      	sub	sp, #24
 8007506:	af00      	add	r7, sp, #0
 8007508:	4603      	mov	r3, r0
 800750a:	60b9      	str	r1, [r7, #8]
 800750c:	607a      	str	r2, [r7, #4]
 800750e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007510:	f7ff ff40 	bl	8007394 <__NVIC_GetPriorityGrouping>
 8007514:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	68b9      	ldr	r1, [r7, #8]
 800751a:	6978      	ldr	r0, [r7, #20]
 800751c:	f7ff ff90 	bl	8007440 <NVIC_EncodePriority>
 8007520:	4602      	mov	r2, r0
 8007522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007526:	4611      	mov	r1, r2
 8007528:	4618      	mov	r0, r3
 800752a:	f7ff ff5f 	bl	80073ec <__NVIC_SetPriority>
}
 800752e:	bf00      	nop
 8007530:	3718      	adds	r7, #24
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b082      	sub	sp, #8
 800753a:	af00      	add	r7, sp, #0
 800753c:	4603      	mov	r3, r0
 800753e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007544:	4618      	mov	r0, r3
 8007546:	f7ff ff33 	bl	80073b0 <__NVIC_EnableIRQ>
}
 800754a:	bf00      	nop
 800754c:	3708      	adds	r7, #8
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b082      	sub	sp, #8
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7ff ffa4 	bl	80074a8 <SysTick_Config>
 8007560:	4603      	mov	r3, r0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3708      	adds	r7, #8
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}

0800756a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800756a:	b580      	push	{r7, lr}
 800756c:	b082      	sub	sp, #8
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d101      	bne.n	800757c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e014      	b.n	80075a6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	791b      	ldrb	r3, [r3, #4]
 8007580:	b2db      	uxtb	r3, r3
 8007582:	2b00      	cmp	r3, #0
 8007584:	d105      	bne.n	8007592 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7fe f9cd 	bl	800592c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2202      	movs	r2, #2
 8007596:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b08a      	sub	sp, #40	; 0x28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075bc:	2300      	movs	r3, #0
 80075be:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d002      	beq.n	80075cc <HAL_DAC_ConfigChannel+0x1c>
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d101      	bne.n	80075d0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e19e      	b.n	800790e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	795b      	ldrb	r3, [r3, #5]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d101      	bne.n	80075dc <HAL_DAC_ConfigChannel+0x2c>
 80075d8:	2302      	movs	r3, #2
 80075da:	e198      	b.n	800790e <HAL_DAC_ConfigChannel+0x35e>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2201      	movs	r2, #1
 80075e0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2202      	movs	r2, #2
 80075e6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	2b04      	cmp	r3, #4
 80075ee:	d17a      	bne.n	80076e6 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80075f0:	f7fe fb9c 	bl	8005d2c <HAL_GetTick>
 80075f4:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d13d      	bne.n	8007678 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80075fc:	e018      	b.n	8007630 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80075fe:	f7fe fb95 	bl	8005d2c <HAL_GetTick>
 8007602:	4602      	mov	r2, r0
 8007604:	69bb      	ldr	r3, [r7, #24]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	2b01      	cmp	r3, #1
 800760a:	d911      	bls.n	8007630 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007612:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	f043 0208 	orr.w	r2, r3, #8
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2203      	movs	r2, #3
 800762a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800762c:	2303      	movs	r3, #3
 800762e:	e16e      	b.n	800790e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007636:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d1df      	bne.n	80075fe <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007646:	641a      	str	r2, [r3, #64]	; 0x40
 8007648:	e020      	b.n	800768c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800764a:	f7fe fb6f 	bl	8005d2c <HAL_GetTick>
 800764e:	4602      	mov	r2, r0
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	2b01      	cmp	r3, #1
 8007656:	d90f      	bls.n	8007678 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800765e:	2b00      	cmp	r3, #0
 8007660:	da0a      	bge.n	8007678 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	f043 0208 	orr.w	r2, r3, #8
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2203      	movs	r2, #3
 8007672:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007674:	2303      	movs	r3, #3
 8007676:	e14a      	b.n	800790e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800767e:	2b00      	cmp	r3, #0
 8007680:	dbe3      	blt.n	800764a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800768a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f003 0310 	and.w	r3, r3, #16
 8007698:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800769c:	fa01 f303 	lsl.w	r3, r1, r3
 80076a0:	43db      	mvns	r3, r3
 80076a2:	ea02 0103 	and.w	r1, r2, r3
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f003 0310 	and.w	r3, r3, #16
 80076b0:	409a      	lsls	r2, r3
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	430a      	orrs	r2, r1
 80076b8:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f003 0310 	and.w	r3, r3, #16
 80076c6:	21ff      	movs	r1, #255	; 0xff
 80076c8:	fa01 f303 	lsl.w	r3, r1, r3
 80076cc:	43db      	mvns	r3, r3
 80076ce:	ea02 0103 	and.w	r1, r2, r3
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f003 0310 	and.w	r3, r3, #16
 80076dc:	409a      	lsls	r2, r3
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d11d      	bne.n	800772a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f003 0310 	and.w	r3, r3, #16
 80076fc:	221f      	movs	r2, #31
 80076fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007702:	43db      	mvns	r3, r3
 8007704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007706:	4013      	ands	r3, r2
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	6a1b      	ldr	r3, [r3, #32]
 800770e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f003 0310 	and.w	r3, r3, #16
 8007716:	697a      	ldr	r2, [r7, #20]
 8007718:	fa02 f303 	lsl.w	r3, r2, r3
 800771c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800771e:	4313      	orrs	r3, r2
 8007720:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007728:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f003 0310 	and.w	r3, r3, #16
 8007738:	2207      	movs	r2, #7
 800773a:	fa02 f303 	lsl.w	r3, r2, r3
 800773e:	43db      	mvns	r3, r3
 8007740:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007742:	4013      	ands	r3, r2
 8007744:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d102      	bne.n	8007754 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800774e:	2300      	movs	r3, #0
 8007750:	623b      	str	r3, [r7, #32]
 8007752:	e00f      	b.n	8007774 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	2b02      	cmp	r3, #2
 800775a:	d102      	bne.n	8007762 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800775c:	2301      	movs	r3, #1
 800775e:	623b      	str	r3, [r7, #32]
 8007760:	e008      	b.n	8007774 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d102      	bne.n	8007770 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800776a:	2301      	movs	r3, #1
 800776c:	623b      	str	r3, [r7, #32]
 800776e:	e001      	b.n	8007774 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007770:	2300      	movs	r3, #0
 8007772:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	689a      	ldr	r2, [r3, #8]
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	4313      	orrs	r3, r2
 800777e:	6a3a      	ldr	r2, [r7, #32]
 8007780:	4313      	orrs	r3, r2
 8007782:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f003 0310 	and.w	r3, r3, #16
 800778a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800778e:	fa02 f303 	lsl.w	r3, r2, r3
 8007792:	43db      	mvns	r3, r3
 8007794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007796:	4013      	ands	r3, r2
 8007798:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	791b      	ldrb	r3, [r3, #4]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d102      	bne.n	80077a8 <HAL_DAC_ConfigChannel+0x1f8>
 80077a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077a6:	e000      	b.n	80077aa <HAL_DAC_ConfigChannel+0x1fa>
 80077a8:	2300      	movs	r3, #0
 80077aa:	697a      	ldr	r2, [r7, #20]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f003 0310 	and.w	r3, r3, #16
 80077b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	43db      	mvns	r3, r3
 80077c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077c2:	4013      	ands	r3, r2
 80077c4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	795b      	ldrb	r3, [r3, #5]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d102      	bne.n	80077d4 <HAL_DAC_ConfigChannel+0x224>
 80077ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077d2:	e000      	b.n	80077d6 <HAL_DAC_ConfigChannel+0x226>
 80077d4:	2300      	movs	r3, #0
 80077d6:	697a      	ldr	r2, [r7, #20]
 80077d8:	4313      	orrs	r3, r2
 80077da:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80077e2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d114      	bne.n	8007816 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80077ec:	f001 fa9a 	bl	8008d24 <HAL_RCC_GetHCLKFreq>
 80077f0:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	4a48      	ldr	r2, [pc, #288]	; (8007918 <HAL_DAC_ConfigChannel+0x368>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d904      	bls.n	8007804 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007800:	627b      	str	r3, [r7, #36]	; 0x24
 8007802:	e00f      	b.n	8007824 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	4a45      	ldr	r2, [pc, #276]	; (800791c <HAL_DAC_ConfigChannel+0x36c>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d90a      	bls.n	8007822 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800780c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007812:	627b      	str	r3, [r7, #36]	; 0x24
 8007814:	e006      	b.n	8007824 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800781c:	4313      	orrs	r3, r2
 800781e:	627b      	str	r3, [r7, #36]	; 0x24
 8007820:	e000      	b.n	8007824 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8007822:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f003 0310 	and.w	r3, r3, #16
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	fa02 f303 	lsl.w	r3, r2, r3
 8007830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007832:	4313      	orrs	r3, r2
 8007834:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800783c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6819      	ldr	r1, [r3, #0]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f003 0310 	and.w	r3, r3, #16
 800784a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800784e:	fa02 f303 	lsl.w	r3, r2, r3
 8007852:	43da      	mvns	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	400a      	ands	r2, r1
 800785a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f003 0310 	and.w	r3, r3, #16
 800786a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800786e:	fa02 f303 	lsl.w	r3, r2, r3
 8007872:	43db      	mvns	r3, r3
 8007874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007876:	4013      	ands	r3, r2
 8007878:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f003 0310 	and.w	r3, r3, #16
 8007886:	697a      	ldr	r2, [r7, #20]
 8007888:	fa02 f303 	lsl.w	r3, r2, r3
 800788c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800788e:	4313      	orrs	r3, r2
 8007890:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007898:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	6819      	ldr	r1, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f003 0310 	and.w	r3, r3, #16
 80078a6:	22c0      	movs	r2, #192	; 0xc0
 80078a8:	fa02 f303 	lsl.w	r3, r2, r3
 80078ac:	43da      	mvns	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	400a      	ands	r2, r1
 80078b4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	089b      	lsrs	r3, r3, #2
 80078bc:	f003 030f 	and.w	r3, r3, #15
 80078c0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	089b      	lsrs	r3, r3, #2
 80078c8:	021b      	lsls	r3, r3, #8
 80078ca:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f003 0310 	and.w	r3, r3, #16
 80078e0:	f640 710f 	movw	r1, #3855	; 0xf0f
 80078e4:	fa01 f303 	lsl.w	r3, r1, r3
 80078e8:	43db      	mvns	r3, r3
 80078ea:	ea02 0103 	and.w	r1, r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f003 0310 	and.w	r3, r3, #16
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	409a      	lsls	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	430a      	orrs	r2, r1
 80078fe:	661a      	str	r2, [r3, #96]	; 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800790c:	7ffb      	ldrb	r3, [r7, #31]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3728      	adds	r7, #40	; 0x28
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	09896800 	.word	0x09896800
 800791c:	04c4b400 	.word	0x04c4b400

08007920 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d101      	bne.n	8007932 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	e08d      	b.n	8007a4e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	461a      	mov	r2, r3
 8007938:	4b47      	ldr	r3, [pc, #284]	; (8007a58 <HAL_DMA_Init+0x138>)
 800793a:	429a      	cmp	r2, r3
 800793c:	d80f      	bhi.n	800795e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	4b45      	ldr	r3, [pc, #276]	; (8007a5c <HAL_DMA_Init+0x13c>)
 8007946:	4413      	add	r3, r2
 8007948:	4a45      	ldr	r2, [pc, #276]	; (8007a60 <HAL_DMA_Init+0x140>)
 800794a:	fba2 2303 	umull	r2, r3, r2, r3
 800794e:	091b      	lsrs	r3, r3, #4
 8007950:	009a      	lsls	r2, r3, #2
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a42      	ldr	r2, [pc, #264]	; (8007a64 <HAL_DMA_Init+0x144>)
 800795a:	641a      	str	r2, [r3, #64]	; 0x40
 800795c:	e00e      	b.n	800797c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	4b40      	ldr	r3, [pc, #256]	; (8007a68 <HAL_DMA_Init+0x148>)
 8007966:	4413      	add	r3, r2
 8007968:	4a3d      	ldr	r2, [pc, #244]	; (8007a60 <HAL_DMA_Init+0x140>)
 800796a:	fba2 2303 	umull	r2, r3, r2, r3
 800796e:	091b      	lsrs	r3, r3, #4
 8007970:	009a      	lsls	r2, r3, #2
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a3c      	ldr	r2, [pc, #240]	; (8007a6c <HAL_DMA_Init+0x14c>)
 800797a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2202      	movs	r2, #2
 8007980:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007996:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80079a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	691b      	ldr	r3, [r3, #16]
 80079a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	699b      	ldr	r3, [r3, #24]
 80079b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 f9b6 	bl	8007d40 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079dc:	d102      	bne.n	80079e4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	685a      	ldr	r2, [r3, #4]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079ec:	b2d2      	uxtb	r2, r2
 80079ee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80079f8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d010      	beq.n	8007a24 <HAL_DMA_Init+0x104>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	d80c      	bhi.n	8007a24 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f9d6 	bl	8007dbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a14:	2200      	movs	r2, #0
 8007a16:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a20:	605a      	str	r2, [r3, #4]
 8007a22:	e008      	b.n	8007a36 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	40020407 	.word	0x40020407
 8007a5c:	bffdfff8 	.word	0xbffdfff8
 8007a60:	cccccccd 	.word	0xcccccccd
 8007a64:	40020000 	.word	0x40020000
 8007a68:	bffdfbf8 	.word	0xbffdfbf8
 8007a6c:	40020400 	.word	0x40020400

08007a70 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
 8007a7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d101      	bne.n	8007a90 <HAL_DMA_Start_IT+0x20>
 8007a8c:	2302      	movs	r3, #2
 8007a8e:	e066      	b.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d155      	bne.n	8007b50 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2202      	movs	r2, #2
 8007aa8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f022 0201 	bic.w	r2, r2, #1
 8007ac0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	68b9      	ldr	r1, [r7, #8]
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f000 f8fb 	bl	8007cc4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d008      	beq.n	8007ae8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f042 020e 	orr.w	r2, r2, #14
 8007ae4:	601a      	str	r2, [r3, #0]
 8007ae6:	e00f      	b.n	8007b08 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f022 0204 	bic.w	r2, r2, #4
 8007af6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 020a 	orr.w	r2, r2, #10
 8007b06:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d007      	beq.n	8007b26 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b24:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d007      	beq.n	8007b3e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b3c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f042 0201 	orr.w	r2, r2, #1
 8007b4c:	601a      	str	r2, [r3, #0]
 8007b4e:	e005      	b.n	8007b5c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007b58:	2302      	movs	r3, #2
 8007b5a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3718      	adds	r7, #24
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b084      	sub	sp, #16
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b82:	f003 031f 	and.w	r3, r3, #31
 8007b86:	2204      	movs	r2, #4
 8007b88:	409a      	lsls	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d026      	beq.n	8007be0 <HAL_DMA_IRQHandler+0x7a>
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	f003 0304 	and.w	r3, r3, #4
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d021      	beq.n	8007be0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0320 	and.w	r3, r3, #32
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d107      	bne.n	8007bba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f022 0204 	bic.w	r2, r2, #4
 8007bb8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bbe:	f003 021f 	and.w	r2, r3, #31
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc6:	2104      	movs	r1, #4
 8007bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8007bcc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d071      	beq.n	8007cba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007bde:	e06c      	b.n	8007cba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007be4:	f003 031f 	and.w	r3, r3, #31
 8007be8:	2202      	movs	r2, #2
 8007bea:	409a      	lsls	r2, r3
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	4013      	ands	r3, r2
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d02e      	beq.n	8007c52 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	f003 0302 	and.w	r3, r3, #2
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d029      	beq.n	8007c52 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0320 	and.w	r3, r3, #32
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10b      	bne.n	8007c24 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f022 020a 	bic.w	r2, r2, #10
 8007c1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c28:	f003 021f 	and.w	r2, r3, #31
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c30:	2102      	movs	r1, #2
 8007c32:	fa01 f202 	lsl.w	r2, r1, r2
 8007c36:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d038      	beq.n	8007cba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007c50:	e033      	b.n	8007cba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c56:	f003 031f 	and.w	r3, r3, #31
 8007c5a:	2208      	movs	r2, #8
 8007c5c:	409a      	lsls	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	4013      	ands	r3, r2
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d02a      	beq.n	8007cbc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f003 0308 	and.w	r3, r3, #8
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d025      	beq.n	8007cbc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f022 020e 	bic.w	r2, r2, #14
 8007c7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c84:	f003 021f 	and.w	r2, r3, #31
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8c:	2101      	movs	r1, #1
 8007c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8007c92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d004      	beq.n	8007cbc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007cba:	bf00      	nop
 8007cbc:	bf00      	nop
}
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
 8007cd0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007cda:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d004      	beq.n	8007cee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ce8:	68fa      	ldr	r2, [r7, #12]
 8007cea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007cec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cf2:	f003 021f 	and.w	r2, r3, #31
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8007d00:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	683a      	ldr	r2, [r7, #0]
 8007d08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	2b10      	cmp	r3, #16
 8007d10:	d108      	bne.n	8007d24 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007d22:	e007      	b.n	8007d34 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	68ba      	ldr	r2, [r7, #8]
 8007d2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	60da      	str	r2, [r3, #12]
}
 8007d34:	bf00      	nop
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	4b16      	ldr	r3, [pc, #88]	; (8007da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d802      	bhi.n	8007d5a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007d54:	4b15      	ldr	r3, [pc, #84]	; (8007dac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007d56:	617b      	str	r3, [r7, #20]
 8007d58:	e001      	b.n	8007d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007d5a:	4b15      	ldr	r3, [pc, #84]	; (8007db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007d5c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	3b08      	subs	r3, #8
 8007d6a:	4a12      	ldr	r2, [pc, #72]	; (8007db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d70:	091b      	lsrs	r3, r3, #4
 8007d72:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d78:	089b      	lsrs	r3, r3, #2
 8007d7a:	009a      	lsls	r2, r3, #2
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	4413      	add	r3, r2
 8007d80:	461a      	mov	r2, r3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a0b      	ldr	r2, [pc, #44]	; (8007db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007d8a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f003 031f 	and.w	r3, r3, #31
 8007d92:	2201      	movs	r2, #1
 8007d94:	409a      	lsls	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007d9a:	bf00      	nop
 8007d9c:	371c      	adds	r7, #28
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	40020407 	.word	0x40020407
 8007dac:	40020800 	.word	0x40020800
 8007db0:	40020820 	.word	0x40020820
 8007db4:	cccccccd 	.word	0xcccccccd
 8007db8:	40020880 	.word	0x40020880

08007dbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b085      	sub	sp, #20
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	4b0b      	ldr	r3, [pc, #44]	; (8007dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a08      	ldr	r2, [pc, #32]	; (8007e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007dde:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	3b01      	subs	r3, #1
 8007de4:	f003 031f 	and.w	r3, r3, #31
 8007de8:	2201      	movs	r2, #1
 8007dea:	409a      	lsls	r2, r3
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007df0:	bf00      	nop
 8007df2:	3714      	adds	r7, #20
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr
 8007dfc:	1000823f 	.word	0x1000823f
 8007e00:	40020940 	.word	0x40020940

08007e04 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b084      	sub	sp, #16
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e033      	b.n	8007e7e <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d106      	bne.n	8007e30 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7fd fe1a 	bl	8005a64 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 f854 	bl	8007ee4 <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 f822 	bl	8007e86 <FMAC_Reset>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d10c      	bne.n	8007e62 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4c:	f043 0210 	orr.w	r2, r3, #16
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	22a0      	movs	r2, #160	; 0xa0
 8007e58:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	73fb      	strb	r3, [r7, #15]
 8007e60:	e008      	b.n	8007e74 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_OK;
 8007e70:	2300      	movs	r3, #0
 8007e72:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8007e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	3710      	adds	r7, #16
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}

08007e86 <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b084      	sub	sp, #16
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e8e:	f7fd ff4d 	bl	8005d2c <HAL_GetTick>
 8007e92:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	691a      	ldr	r2, [r3, #16]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007ea2:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8007ea4:	e00f      	b.n	8007ec6 <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8007ea6:	f7fd ff41 	bl	8005d2c <HAL_GetTick>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	1ad3      	subs	r3, r2, r3
 8007eb0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007eb4:	d907      	bls.n	8007ec6 <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eba:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e00a      	b.n	8007edc <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1e8      	bne.n	8007ea6 <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	635a      	str	r2, [r3, #52]	; 0x34
  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b082      	sub	sp, #8
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 f807 	bl	8007f00 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 f81b 	bl	8007f2e <FMAC_ResetOutputStateAndDataPointers>
}
 8007ef8:	bf00      	nop
 8007efa:	3708      	adds	r7, #8
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2220      	movs	r2, #32
 8007f1e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 8007f22:	bf00      	nop
 8007f24:	370c      	adds	r7, #12
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b083      	sub	sp, #12
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007f66:	2300      	movs	r3, #0
 8007f68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007f6a:	e15a      	b.n	8008222 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	2101      	movs	r1, #1
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	fa01 f303 	lsl.w	r3, r1, r3
 8007f78:	4013      	ands	r3, r2
 8007f7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f000 814c 	beq.w	800821c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f003 0303 	and.w	r3, r3, #3
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d005      	beq.n	8007f9c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d130      	bne.n	8007ffe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	005b      	lsls	r3, r3, #1
 8007fa6:	2203      	movs	r2, #3
 8007fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fac:	43db      	mvns	r3, r3
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	68da      	ldr	r2, [r3, #12]
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fda:	43db      	mvns	r3, r3
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4013      	ands	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	091b      	lsrs	r3, r3, #4
 8007fe8:	f003 0201 	and.w	r2, r3, #1
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	f003 0303 	and.w	r3, r3, #3
 8008006:	2b03      	cmp	r3, #3
 8008008:	d017      	beq.n	800803a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	68db      	ldr	r3, [r3, #12]
 800800e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	005b      	lsls	r3, r3, #1
 8008014:	2203      	movs	r2, #3
 8008016:	fa02 f303 	lsl.w	r3, r2, r3
 800801a:	43db      	mvns	r3, r3
 800801c:	693a      	ldr	r2, [r7, #16]
 800801e:	4013      	ands	r3, r2
 8008020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	689a      	ldr	r2, [r3, #8]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	005b      	lsls	r3, r3, #1
 800802a:	fa02 f303 	lsl.w	r3, r2, r3
 800802e:	693a      	ldr	r2, [r7, #16]
 8008030:	4313      	orrs	r3, r2
 8008032:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f003 0303 	and.w	r3, r3, #3
 8008042:	2b02      	cmp	r3, #2
 8008044:	d123      	bne.n	800808e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	08da      	lsrs	r2, r3, #3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	3208      	adds	r2, #8
 800804e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008052:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f003 0307 	and.w	r3, r3, #7
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	220f      	movs	r2, #15
 800805e:	fa02 f303 	lsl.w	r3, r2, r3
 8008062:	43db      	mvns	r3, r3
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	4013      	ands	r3, r2
 8008068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	691a      	ldr	r2, [r3, #16]
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	f003 0307 	and.w	r3, r3, #7
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	fa02 f303 	lsl.w	r3, r2, r3
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	08da      	lsrs	r2, r3, #3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	3208      	adds	r2, #8
 8008088:	6939      	ldr	r1, [r7, #16]
 800808a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	005b      	lsls	r3, r3, #1
 8008098:	2203      	movs	r2, #3
 800809a:	fa02 f303 	lsl.w	r3, r2, r3
 800809e:	43db      	mvns	r3, r3
 80080a0:	693a      	ldr	r2, [r7, #16]
 80080a2:	4013      	ands	r3, r2
 80080a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	f003 0203 	and.w	r2, r3, #3
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	005b      	lsls	r3, r3, #1
 80080b2:	fa02 f303 	lsl.w	r3, r2, r3
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	693a      	ldr	r2, [r7, #16]
 80080c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 80a6 	beq.w	800821c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080d0:	4b5b      	ldr	r3, [pc, #364]	; (8008240 <HAL_GPIO_Init+0x2e4>)
 80080d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080d4:	4a5a      	ldr	r2, [pc, #360]	; (8008240 <HAL_GPIO_Init+0x2e4>)
 80080d6:	f043 0301 	orr.w	r3, r3, #1
 80080da:	6613      	str	r3, [r2, #96]	; 0x60
 80080dc:	4b58      	ldr	r3, [pc, #352]	; (8008240 <HAL_GPIO_Init+0x2e4>)
 80080de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080e0:	f003 0301 	and.w	r3, r3, #1
 80080e4:	60bb      	str	r3, [r7, #8]
 80080e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80080e8:	4a56      	ldr	r2, [pc, #344]	; (8008244 <HAL_GPIO_Init+0x2e8>)
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	089b      	lsrs	r3, r3, #2
 80080ee:	3302      	adds	r3, #2
 80080f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f003 0303 	and.w	r3, r3, #3
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	220f      	movs	r2, #15
 8008100:	fa02 f303 	lsl.w	r3, r2, r3
 8008104:	43db      	mvns	r3, r3
 8008106:	693a      	ldr	r2, [r7, #16]
 8008108:	4013      	ands	r3, r2
 800810a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008112:	d01f      	beq.n	8008154 <HAL_GPIO_Init+0x1f8>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a4c      	ldr	r2, [pc, #304]	; (8008248 <HAL_GPIO_Init+0x2ec>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d019      	beq.n	8008150 <HAL_GPIO_Init+0x1f4>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a4b      	ldr	r2, [pc, #300]	; (800824c <HAL_GPIO_Init+0x2f0>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d013      	beq.n	800814c <HAL_GPIO_Init+0x1f0>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a4a      	ldr	r2, [pc, #296]	; (8008250 <HAL_GPIO_Init+0x2f4>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d00d      	beq.n	8008148 <HAL_GPIO_Init+0x1ec>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a49      	ldr	r2, [pc, #292]	; (8008254 <HAL_GPIO_Init+0x2f8>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d007      	beq.n	8008144 <HAL_GPIO_Init+0x1e8>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a48      	ldr	r2, [pc, #288]	; (8008258 <HAL_GPIO_Init+0x2fc>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d101      	bne.n	8008140 <HAL_GPIO_Init+0x1e4>
 800813c:	2305      	movs	r3, #5
 800813e:	e00a      	b.n	8008156 <HAL_GPIO_Init+0x1fa>
 8008140:	2306      	movs	r3, #6
 8008142:	e008      	b.n	8008156 <HAL_GPIO_Init+0x1fa>
 8008144:	2304      	movs	r3, #4
 8008146:	e006      	b.n	8008156 <HAL_GPIO_Init+0x1fa>
 8008148:	2303      	movs	r3, #3
 800814a:	e004      	b.n	8008156 <HAL_GPIO_Init+0x1fa>
 800814c:	2302      	movs	r3, #2
 800814e:	e002      	b.n	8008156 <HAL_GPIO_Init+0x1fa>
 8008150:	2301      	movs	r3, #1
 8008152:	e000      	b.n	8008156 <HAL_GPIO_Init+0x1fa>
 8008154:	2300      	movs	r3, #0
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	f002 0203 	and.w	r2, r2, #3
 800815c:	0092      	lsls	r2, r2, #2
 800815e:	4093      	lsls	r3, r2
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	4313      	orrs	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008166:	4937      	ldr	r1, [pc, #220]	; (8008244 <HAL_GPIO_Init+0x2e8>)
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	089b      	lsrs	r3, r3, #2
 800816c:	3302      	adds	r3, #2
 800816e:	693a      	ldr	r2, [r7, #16]
 8008170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008174:	4b39      	ldr	r3, [pc, #228]	; (800825c <HAL_GPIO_Init+0x300>)
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	43db      	mvns	r3, r3
 800817e:	693a      	ldr	r2, [r7, #16]
 8008180:	4013      	ands	r3, r2
 8008182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d003      	beq.n	8008198 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	4313      	orrs	r3, r2
 8008196:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008198:	4a30      	ldr	r2, [pc, #192]	; (800825c <HAL_GPIO_Init+0x300>)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800819e:	4b2f      	ldr	r3, [pc, #188]	; (800825c <HAL_GPIO_Init+0x300>)
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	43db      	mvns	r3, r3
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	4013      	ands	r3, r2
 80081ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d003      	beq.n	80081c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80081ba:	693a      	ldr	r2, [r7, #16]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4313      	orrs	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80081c2:	4a26      	ldr	r2, [pc, #152]	; (800825c <HAL_GPIO_Init+0x300>)
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80081c8:	4b24      	ldr	r3, [pc, #144]	; (800825c <HAL_GPIO_Init+0x300>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	43db      	mvns	r3, r3
 80081d2:	693a      	ldr	r2, [r7, #16]
 80081d4:	4013      	ands	r3, r2
 80081d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d003      	beq.n	80081ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80081ec:	4a1b      	ldr	r2, [pc, #108]	; (800825c <HAL_GPIO_Init+0x300>)
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80081f2:	4b1a      	ldr	r3, [pc, #104]	; (800825c <HAL_GPIO_Init+0x300>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	43db      	mvns	r3, r3
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	4013      	ands	r3, r2
 8008200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d003      	beq.n	8008216 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800820e:	693a      	ldr	r2, [r7, #16]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	4313      	orrs	r3, r2
 8008214:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008216:	4a11      	ldr	r2, [pc, #68]	; (800825c <HAL_GPIO_Init+0x300>)
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	3301      	adds	r3, #1
 8008220:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	fa22 f303 	lsr.w	r3, r2, r3
 800822c:	2b00      	cmp	r3, #0
 800822e:	f47f ae9d 	bne.w	8007f6c <HAL_GPIO_Init+0x10>
  }
}
 8008232:	bf00      	nop
 8008234:	bf00      	nop
 8008236:	371c      	adds	r7, #28
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr
 8008240:	40021000 	.word	0x40021000
 8008244:	40010000 	.word	0x40010000
 8008248:	48000400 	.word	0x48000400
 800824c:	48000800 	.word	0x48000800
 8008250:	48000c00 	.word	0x48000c00
 8008254:	48001000 	.word	0x48001000
 8008258:	48001400 	.word	0x48001400
 800825c:	40010400 	.word	0x40010400

08008260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d141      	bne.n	80082f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800826e:	4b4b      	ldr	r3, [pc, #300]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008276:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800827a:	d131      	bne.n	80082e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800827c:	4b47      	ldr	r3, [pc, #284]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800827e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008282:	4a46      	ldr	r2, [pc, #280]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008288:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800828c:	4b43      	ldr	r3, [pc, #268]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008294:	4a41      	ldr	r2, [pc, #260]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800829a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800829c:	4b40      	ldr	r3, [pc, #256]	; (80083a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2232      	movs	r2, #50	; 0x32
 80082a2:	fb02 f303 	mul.w	r3, r2, r3
 80082a6:	4a3f      	ldr	r2, [pc, #252]	; (80083a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80082a8:	fba2 2303 	umull	r2, r3, r2, r3
 80082ac:	0c9b      	lsrs	r3, r3, #18
 80082ae:	3301      	adds	r3, #1
 80082b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082b2:	e002      	b.n	80082ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082ba:	4b38      	ldr	r3, [pc, #224]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082c6:	d102      	bne.n	80082ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1f2      	bne.n	80082b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80082ce:	4b33      	ldr	r3, [pc, #204]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082d0:	695b      	ldr	r3, [r3, #20]
 80082d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082da:	d158      	bne.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e057      	b.n	8008390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80082e0:	4b2e      	ldr	r3, [pc, #184]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082e6:	4a2d      	ldr	r2, [pc, #180]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80082f0:	e04d      	b.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082f8:	d141      	bne.n	800837e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80082fa:	4b28      	ldr	r3, [pc, #160]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008302:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008306:	d131      	bne.n	800836c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008308:	4b24      	ldr	r3, [pc, #144]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800830a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800830e:	4a23      	ldr	r2, [pc, #140]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008314:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008318:	4b20      	ldr	r3, [pc, #128]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008320:	4a1e      	ldr	r2, [pc, #120]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008326:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008328:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2232      	movs	r2, #50	; 0x32
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	4a1c      	ldr	r2, [pc, #112]	; (80083a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008334:	fba2 2303 	umull	r2, r3, r2, r3
 8008338:	0c9b      	lsrs	r3, r3, #18
 800833a:	3301      	adds	r3, #1
 800833c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800833e:	e002      	b.n	8008346 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	3b01      	subs	r3, #1
 8008344:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008346:	4b15      	ldr	r3, [pc, #84]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800834e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008352:	d102      	bne.n	800835a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1f2      	bne.n	8008340 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800835a:	4b10      	ldr	r3, [pc, #64]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008366:	d112      	bne.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008368:	2303      	movs	r3, #3
 800836a:	e011      	b.n	8008390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800836c:	4b0b      	ldr	r3, [pc, #44]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800836e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008372:	4a0a      	ldr	r2, [pc, #40]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008378:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800837c:	e007      	b.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800837e:	4b07      	ldr	r3, [pc, #28]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008386:	4a05      	ldr	r2, [pc, #20]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008388:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800838c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800838e:	2300      	movs	r3, #0
}
 8008390:	4618      	mov	r0, r3
 8008392:	3714      	adds	r7, #20
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr
 800839c:	40007000 	.word	0x40007000
 80083a0:	20007868 	.word	0x20007868
 80083a4:	431bde83 	.word	0x431bde83

080083a8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80083a8:	b480      	push	{r7}
 80083aa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80083ac:	4b05      	ldr	r3, [pc, #20]	; (80083c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	4a04      	ldr	r2, [pc, #16]	; (80083c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80083b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80083b6:	6093      	str	r3, [r2, #8]
}
 80083b8:	bf00      	nop
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	40007000 	.word	0x40007000

080083c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b088      	sub	sp, #32
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	e2fe      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f003 0301 	and.w	r3, r3, #1
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d075      	beq.n	80084d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083e6:	4b97      	ldr	r3, [pc, #604]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f003 030c 	and.w	r3, r3, #12
 80083ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80083f0:	4b94      	ldr	r3, [pc, #592]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80083f2:	68db      	ldr	r3, [r3, #12]
 80083f4:	f003 0303 	and.w	r3, r3, #3
 80083f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	2b0c      	cmp	r3, #12
 80083fe:	d102      	bne.n	8008406 <HAL_RCC_OscConfig+0x3e>
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	2b03      	cmp	r3, #3
 8008404:	d002      	beq.n	800840c <HAL_RCC_OscConfig+0x44>
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	2b08      	cmp	r3, #8
 800840a:	d10b      	bne.n	8008424 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800840c:	4b8d      	ldr	r3, [pc, #564]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008414:	2b00      	cmp	r3, #0
 8008416:	d05b      	beq.n	80084d0 <HAL_RCC_OscConfig+0x108>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d157      	bne.n	80084d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e2d9      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800842c:	d106      	bne.n	800843c <HAL_RCC_OscConfig+0x74>
 800842e:	4b85      	ldr	r3, [pc, #532]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a84      	ldr	r2, [pc, #528]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008438:	6013      	str	r3, [r2, #0]
 800843a:	e01d      	b.n	8008478 <HAL_RCC_OscConfig+0xb0>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008444:	d10c      	bne.n	8008460 <HAL_RCC_OscConfig+0x98>
 8008446:	4b7f      	ldr	r3, [pc, #508]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a7e      	ldr	r2, [pc, #504]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800844c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008450:	6013      	str	r3, [r2, #0]
 8008452:	4b7c      	ldr	r3, [pc, #496]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a7b      	ldr	r2, [pc, #492]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800845c:	6013      	str	r3, [r2, #0]
 800845e:	e00b      	b.n	8008478 <HAL_RCC_OscConfig+0xb0>
 8008460:	4b78      	ldr	r3, [pc, #480]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a77      	ldr	r2, [pc, #476]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008466:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800846a:	6013      	str	r3, [r2, #0]
 800846c:	4b75      	ldr	r3, [pc, #468]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a74      	ldr	r2, [pc, #464]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008472:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d013      	beq.n	80084a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008480:	f7fd fc54 	bl	8005d2c <HAL_GetTick>
 8008484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008486:	e008      	b.n	800849a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008488:	f7fd fc50 	bl	8005d2c <HAL_GetTick>
 800848c:	4602      	mov	r2, r0
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	2b64      	cmp	r3, #100	; 0x64
 8008494:	d901      	bls.n	800849a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e29e      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800849a:	4b6a      	ldr	r3, [pc, #424]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d0f0      	beq.n	8008488 <HAL_RCC_OscConfig+0xc0>
 80084a6:	e014      	b.n	80084d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a8:	f7fd fc40 	bl	8005d2c <HAL_GetTick>
 80084ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084b0:	f7fd fc3c 	bl	8005d2c <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b64      	cmp	r3, #100	; 0x64
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e28a      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80084c2:	4b60      	ldr	r3, [pc, #384]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1f0      	bne.n	80084b0 <HAL_RCC_OscConfig+0xe8>
 80084ce:	e000      	b.n	80084d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 0302 	and.w	r3, r3, #2
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d075      	beq.n	80085ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80084de:	4b59      	ldr	r3, [pc, #356]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	f003 030c 	and.w	r3, r3, #12
 80084e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80084e8:	4b56      	ldr	r3, [pc, #344]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	f003 0303 	and.w	r3, r3, #3
 80084f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	2b0c      	cmp	r3, #12
 80084f6:	d102      	bne.n	80084fe <HAL_RCC_OscConfig+0x136>
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d002      	beq.n	8008504 <HAL_RCC_OscConfig+0x13c>
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	2b04      	cmp	r3, #4
 8008502:	d11f      	bne.n	8008544 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008504:	4b4f      	ldr	r3, [pc, #316]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800850c:	2b00      	cmp	r3, #0
 800850e:	d005      	beq.n	800851c <HAL_RCC_OscConfig+0x154>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d101      	bne.n	800851c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	e25d      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800851c:	4b49      	ldr	r3, [pc, #292]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	691b      	ldr	r3, [r3, #16]
 8008528:	061b      	lsls	r3, r3, #24
 800852a:	4946      	ldr	r1, [pc, #280]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800852c:	4313      	orrs	r3, r2
 800852e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008530:	4b45      	ldr	r3, [pc, #276]	; (8008648 <HAL_RCC_OscConfig+0x280>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4618      	mov	r0, r3
 8008536:	f7fd fbad 	bl	8005c94 <HAL_InitTick>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d043      	beq.n	80085c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e249      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	68db      	ldr	r3, [r3, #12]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d023      	beq.n	8008594 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800854c:	4b3d      	ldr	r3, [pc, #244]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a3c      	ldr	r2, [pc, #240]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008556:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008558:	f7fd fbe8 	bl	8005d2c <HAL_GetTick>
 800855c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800855e:	e008      	b.n	8008572 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008560:	f7fd fbe4 	bl	8005d2c <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	2b02      	cmp	r3, #2
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e232      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008572:	4b34      	ldr	r3, [pc, #208]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0f0      	beq.n	8008560 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800857e:	4b31      	ldr	r3, [pc, #196]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	061b      	lsls	r3, r3, #24
 800858c:	492d      	ldr	r1, [pc, #180]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800858e:	4313      	orrs	r3, r2
 8008590:	604b      	str	r3, [r1, #4]
 8008592:	e01a      	b.n	80085ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008594:	4b2b      	ldr	r3, [pc, #172]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a2a      	ldr	r2, [pc, #168]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800859a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800859e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a0:	f7fd fbc4 	bl	8005d2c <HAL_GetTick>
 80085a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80085a6:	e008      	b.n	80085ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085a8:	f7fd fbc0 	bl	8005d2c <HAL_GetTick>
 80085ac:	4602      	mov	r2, r0
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d901      	bls.n	80085ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e20e      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80085ba:	4b22      	ldr	r3, [pc, #136]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1f0      	bne.n	80085a8 <HAL_RCC_OscConfig+0x1e0>
 80085c6:	e000      	b.n	80085ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 0308 	and.w	r3, r3, #8
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d041      	beq.n	800865a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	695b      	ldr	r3, [r3, #20]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d01c      	beq.n	8008618 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085de:	4b19      	ldr	r3, [pc, #100]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80085e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085e4:	4a17      	ldr	r2, [pc, #92]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 80085e6:	f043 0301 	orr.w	r3, r3, #1
 80085ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085ee:	f7fd fb9d 	bl	8005d2c <HAL_GetTick>
 80085f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80085f4:	e008      	b.n	8008608 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085f6:	f7fd fb99 	bl	8005d2c <HAL_GetTick>
 80085fa:	4602      	mov	r2, r0
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	2b02      	cmp	r3, #2
 8008602:	d901      	bls.n	8008608 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008604:	2303      	movs	r3, #3
 8008606:	e1e7      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008608:	4b0e      	ldr	r3, [pc, #56]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800860a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800860e:	f003 0302 	and.w	r3, r3, #2
 8008612:	2b00      	cmp	r3, #0
 8008614:	d0ef      	beq.n	80085f6 <HAL_RCC_OscConfig+0x22e>
 8008616:	e020      	b.n	800865a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008618:	4b0a      	ldr	r3, [pc, #40]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 800861a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800861e:	4a09      	ldr	r2, [pc, #36]	; (8008644 <HAL_RCC_OscConfig+0x27c>)
 8008620:	f023 0301 	bic.w	r3, r3, #1
 8008624:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008628:	f7fd fb80 	bl	8005d2c <HAL_GetTick>
 800862c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800862e:	e00d      	b.n	800864c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008630:	f7fd fb7c 	bl	8005d2c <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	2b02      	cmp	r3, #2
 800863c:	d906      	bls.n	800864c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e1ca      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
 8008642:	bf00      	nop
 8008644:	40021000 	.word	0x40021000
 8008648:	2000786c 	.word	0x2000786c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800864c:	4b8c      	ldr	r3, [pc, #560]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 800864e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008652:	f003 0302 	and.w	r3, r3, #2
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1ea      	bne.n	8008630 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 0304 	and.w	r3, r3, #4
 8008662:	2b00      	cmp	r3, #0
 8008664:	f000 80a6 	beq.w	80087b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008668:	2300      	movs	r3, #0
 800866a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800866c:	4b84      	ldr	r3, [pc, #528]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 800866e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008674:	2b00      	cmp	r3, #0
 8008676:	d101      	bne.n	800867c <HAL_RCC_OscConfig+0x2b4>
 8008678:	2301      	movs	r3, #1
 800867a:	e000      	b.n	800867e <HAL_RCC_OscConfig+0x2b6>
 800867c:	2300      	movs	r3, #0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d00d      	beq.n	800869e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008682:	4b7f      	ldr	r3, [pc, #508]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008686:	4a7e      	ldr	r2, [pc, #504]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800868c:	6593      	str	r3, [r2, #88]	; 0x58
 800868e:	4b7c      	ldr	r3, [pc, #496]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008696:	60fb      	str	r3, [r7, #12]
 8008698:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800869a:	2301      	movs	r3, #1
 800869c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800869e:	4b79      	ldr	r3, [pc, #484]	; (8008884 <HAL_RCC_OscConfig+0x4bc>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d118      	bne.n	80086dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086aa:	4b76      	ldr	r3, [pc, #472]	; (8008884 <HAL_RCC_OscConfig+0x4bc>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a75      	ldr	r2, [pc, #468]	; (8008884 <HAL_RCC_OscConfig+0x4bc>)
 80086b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086b6:	f7fd fb39 	bl	8005d2c <HAL_GetTick>
 80086ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086bc:	e008      	b.n	80086d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086be:	f7fd fb35 	bl	8005d2c <HAL_GetTick>
 80086c2:	4602      	mov	r2, r0
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	1ad3      	subs	r3, r2, r3
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d901      	bls.n	80086d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80086cc:	2303      	movs	r3, #3
 80086ce:	e183      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086d0:	4b6c      	ldr	r3, [pc, #432]	; (8008884 <HAL_RCC_OscConfig+0x4bc>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d0f0      	beq.n	80086be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d108      	bne.n	80086f6 <HAL_RCC_OscConfig+0x32e>
 80086e4:	4b66      	ldr	r3, [pc, #408]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80086e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086ea:	4a65      	ldr	r2, [pc, #404]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80086ec:	f043 0301 	orr.w	r3, r3, #1
 80086f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086f4:	e024      	b.n	8008740 <HAL_RCC_OscConfig+0x378>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	2b05      	cmp	r3, #5
 80086fc:	d110      	bne.n	8008720 <HAL_RCC_OscConfig+0x358>
 80086fe:	4b60      	ldr	r3, [pc, #384]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008704:	4a5e      	ldr	r2, [pc, #376]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008706:	f043 0304 	orr.w	r3, r3, #4
 800870a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800870e:	4b5c      	ldr	r3, [pc, #368]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008714:	4a5a      	ldr	r2, [pc, #360]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008716:	f043 0301 	orr.w	r3, r3, #1
 800871a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800871e:	e00f      	b.n	8008740 <HAL_RCC_OscConfig+0x378>
 8008720:	4b57      	ldr	r3, [pc, #348]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008726:	4a56      	ldr	r2, [pc, #344]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008728:	f023 0301 	bic.w	r3, r3, #1
 800872c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008730:	4b53      	ldr	r3, [pc, #332]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008736:	4a52      	ldr	r2, [pc, #328]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008738:	f023 0304 	bic.w	r3, r3, #4
 800873c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d016      	beq.n	8008776 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008748:	f7fd faf0 	bl	8005d2c <HAL_GetTick>
 800874c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800874e:	e00a      	b.n	8008766 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008750:	f7fd faec 	bl	8005d2c <HAL_GetTick>
 8008754:	4602      	mov	r2, r0
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	1ad3      	subs	r3, r2, r3
 800875a:	f241 3288 	movw	r2, #5000	; 0x1388
 800875e:	4293      	cmp	r3, r2
 8008760:	d901      	bls.n	8008766 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008762:	2303      	movs	r3, #3
 8008764:	e138      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008766:	4b46      	ldr	r3, [pc, #280]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800876c:	f003 0302 	and.w	r3, r3, #2
 8008770:	2b00      	cmp	r3, #0
 8008772:	d0ed      	beq.n	8008750 <HAL_RCC_OscConfig+0x388>
 8008774:	e015      	b.n	80087a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008776:	f7fd fad9 	bl	8005d2c <HAL_GetTick>
 800877a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800877c:	e00a      	b.n	8008794 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800877e:	f7fd fad5 	bl	8005d2c <HAL_GetTick>
 8008782:	4602      	mov	r2, r0
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	1ad3      	subs	r3, r2, r3
 8008788:	f241 3288 	movw	r2, #5000	; 0x1388
 800878c:	4293      	cmp	r3, r2
 800878e:	d901      	bls.n	8008794 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e121      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008794:	4b3a      	ldr	r3, [pc, #232]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1ed      	bne.n	800877e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80087a2:	7ffb      	ldrb	r3, [r7, #31]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d105      	bne.n	80087b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087a8:	4b35      	ldr	r3, [pc, #212]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80087aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087ac:	4a34      	ldr	r2, [pc, #208]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80087ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f003 0320 	and.w	r3, r3, #32
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d03c      	beq.n	800883a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	699b      	ldr	r3, [r3, #24]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d01c      	beq.n	8008802 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80087c8:	4b2d      	ldr	r3, [pc, #180]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80087ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087ce:	4a2c      	ldr	r2, [pc, #176]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80087d0:	f043 0301 	orr.w	r3, r3, #1
 80087d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087d8:	f7fd faa8 	bl	8005d2c <HAL_GetTick>
 80087dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80087de:	e008      	b.n	80087f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087e0:	f7fd faa4 	bl	8005d2c <HAL_GetTick>
 80087e4:	4602      	mov	r2, r0
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	1ad3      	subs	r3, r2, r3
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d901      	bls.n	80087f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e0f2      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80087f2:	4b23      	ldr	r3, [pc, #140]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 80087f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d0ef      	beq.n	80087e0 <HAL_RCC_OscConfig+0x418>
 8008800:	e01b      	b.n	800883a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008802:	4b1f      	ldr	r3, [pc, #124]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008804:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008808:	4a1d      	ldr	r2, [pc, #116]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 800880a:	f023 0301 	bic.w	r3, r3, #1
 800880e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008812:	f7fd fa8b 	bl	8005d2c <HAL_GetTick>
 8008816:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008818:	e008      	b.n	800882c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800881a:	f7fd fa87 	bl	8005d2c <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	2b02      	cmp	r3, #2
 8008826:	d901      	bls.n	800882c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008828:	2303      	movs	r3, #3
 800882a:	e0d5      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800882c:	4b14      	ldr	r3, [pc, #80]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 800882e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008832:	f003 0302 	and.w	r3, r3, #2
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1ef      	bne.n	800881a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	2b00      	cmp	r3, #0
 8008840:	f000 80c9 	beq.w	80089d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008844:	4b0e      	ldr	r3, [pc, #56]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f003 030c 	and.w	r3, r3, #12
 800884c:	2b0c      	cmp	r3, #12
 800884e:	f000 8083 	beq.w	8008958 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	2b02      	cmp	r3, #2
 8008858:	d15e      	bne.n	8008918 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800885a:	4b09      	ldr	r3, [pc, #36]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a08      	ldr	r2, [pc, #32]	; (8008880 <HAL_RCC_OscConfig+0x4b8>)
 8008860:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008866:	f7fd fa61 	bl	8005d2c <HAL_GetTick>
 800886a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800886c:	e00c      	b.n	8008888 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800886e:	f7fd fa5d 	bl	8005d2c <HAL_GetTick>
 8008872:	4602      	mov	r2, r0
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	2b02      	cmp	r3, #2
 800887a:	d905      	bls.n	8008888 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800887c:	2303      	movs	r3, #3
 800887e:	e0ab      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
 8008880:	40021000 	.word	0x40021000
 8008884:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008888:	4b55      	ldr	r3, [pc, #340]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1ec      	bne.n	800886e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008894:	4b52      	ldr	r3, [pc, #328]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 8008896:	68da      	ldr	r2, [r3, #12]
 8008898:	4b52      	ldr	r3, [pc, #328]	; (80089e4 <HAL_RCC_OscConfig+0x61c>)
 800889a:	4013      	ands	r3, r2
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	6a11      	ldr	r1, [r2, #32]
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80088a4:	3a01      	subs	r2, #1
 80088a6:	0112      	lsls	r2, r2, #4
 80088a8:	4311      	orrs	r1, r2
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80088ae:	0212      	lsls	r2, r2, #8
 80088b0:	4311      	orrs	r1, r2
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80088b6:	0852      	lsrs	r2, r2, #1
 80088b8:	3a01      	subs	r2, #1
 80088ba:	0552      	lsls	r2, r2, #21
 80088bc:	4311      	orrs	r1, r2
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80088c2:	0852      	lsrs	r2, r2, #1
 80088c4:	3a01      	subs	r2, #1
 80088c6:	0652      	lsls	r2, r2, #25
 80088c8:	4311      	orrs	r1, r2
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80088ce:	06d2      	lsls	r2, r2, #27
 80088d0:	430a      	orrs	r2, r1
 80088d2:	4943      	ldr	r1, [pc, #268]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088d8:	4b41      	ldr	r3, [pc, #260]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a40      	ldr	r2, [pc, #256]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 80088de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80088e4:	4b3e      	ldr	r3, [pc, #248]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	4a3d      	ldr	r2, [pc, #244]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 80088ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088f0:	f7fd fa1c 	bl	8005d2c <HAL_GetTick>
 80088f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088f6:	e008      	b.n	800890a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088f8:	f7fd fa18 	bl	8005d2c <HAL_GetTick>
 80088fc:	4602      	mov	r2, r0
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	2b02      	cmp	r3, #2
 8008904:	d901      	bls.n	800890a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008906:	2303      	movs	r3, #3
 8008908:	e066      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800890a:	4b35      	ldr	r3, [pc, #212]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008912:	2b00      	cmp	r3, #0
 8008914:	d0f0      	beq.n	80088f8 <HAL_RCC_OscConfig+0x530>
 8008916:	e05e      	b.n	80089d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008918:	4b31      	ldr	r3, [pc, #196]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a30      	ldr	r2, [pc, #192]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 800891e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008924:	f7fd fa02 	bl	8005d2c <HAL_GetTick>
 8008928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800892a:	e008      	b.n	800893e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800892c:	f7fd f9fe 	bl	8005d2c <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	2b02      	cmp	r3, #2
 8008938:	d901      	bls.n	800893e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e04c      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800893e:	4b28      	ldr	r3, [pc, #160]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1f0      	bne.n	800892c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800894a:	4b25      	ldr	r3, [pc, #148]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 800894c:	68da      	ldr	r2, [r3, #12]
 800894e:	4924      	ldr	r1, [pc, #144]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 8008950:	4b25      	ldr	r3, [pc, #148]	; (80089e8 <HAL_RCC_OscConfig+0x620>)
 8008952:	4013      	ands	r3, r2
 8008954:	60cb      	str	r3, [r1, #12]
 8008956:	e03e      	b.n	80089d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d101      	bne.n	8008964 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e039      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008964:	4b1e      	ldr	r3, [pc, #120]	; (80089e0 <HAL_RCC_OscConfig+0x618>)
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	f003 0203 	and.w	r2, r3, #3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a1b      	ldr	r3, [r3, #32]
 8008974:	429a      	cmp	r2, r3
 8008976:	d12c      	bne.n	80089d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008982:	3b01      	subs	r3, #1
 8008984:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008986:	429a      	cmp	r2, r3
 8008988:	d123      	bne.n	80089d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008994:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008996:	429a      	cmp	r2, r3
 8008998:	d11b      	bne.n	80089d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d113      	bne.n	80089d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b4:	085b      	lsrs	r3, r3, #1
 80089b6:	3b01      	subs	r3, #1
 80089b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d109      	bne.n	80089d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089c8:	085b      	lsrs	r3, r3, #1
 80089ca:	3b01      	subs	r3, #1
 80089cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d001      	beq.n	80089d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e000      	b.n	80089d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80089d6:	2300      	movs	r3, #0
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3720      	adds	r7, #32
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	40021000 	.word	0x40021000
 80089e4:	019f800c 	.word	0x019f800c
 80089e8:	feeefffc 	.word	0xfeeefffc

080089ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80089f6:	2300      	movs	r3, #0
 80089f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d101      	bne.n	8008a04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e11e      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008a04:	4b91      	ldr	r3, [pc, #580]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d910      	bls.n	8008a34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a12:	4b8e      	ldr	r3, [pc, #568]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f023 020f 	bic.w	r2, r3, #15
 8008a1a:	498c      	ldr	r1, [pc, #560]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a22:	4b8a      	ldr	r3, [pc, #552]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 030f 	and.w	r3, r3, #15
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d001      	beq.n	8008a34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e106      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0301 	and.w	r3, r3, #1
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d073      	beq.n	8008b28 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	2b03      	cmp	r3, #3
 8008a46:	d129      	bne.n	8008a9c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a48:	4b81      	ldr	r3, [pc, #516]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d101      	bne.n	8008a58 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008a54:	2301      	movs	r3, #1
 8008a56:	e0f4      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008a58:	f000 f970 	bl	8008d3c <RCC_GetSysClockFreqFromPLLSource>
 8008a5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	4a7c      	ldr	r2, [pc, #496]	; (8008c54 <HAL_RCC_ClockConfig+0x268>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d93f      	bls.n	8008ae6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008a66:	4b7a      	ldr	r3, [pc, #488]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d009      	beq.n	8008a86 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d033      	beq.n	8008ae6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d12f      	bne.n	8008ae6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008a86:	4b72      	ldr	r3, [pc, #456]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a8e:	4a70      	ldr	r2, [pc, #448]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008a96:	2380      	movs	r3, #128	; 0x80
 8008a98:	617b      	str	r3, [r7, #20]
 8008a9a:	e024      	b.n	8008ae6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d107      	bne.n	8008ab4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008aa4:	4b6a      	ldr	r3, [pc, #424]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d109      	bne.n	8008ac4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e0c6      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008ab4:	4b66      	ldr	r3, [pc, #408]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e0be      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008ac4:	f000 f8ce 	bl	8008c64 <HAL_RCC_GetSysClockFreq>
 8008ac8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	4a61      	ldr	r2, [pc, #388]	; (8008c54 <HAL_RCC_ClockConfig+0x268>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d909      	bls.n	8008ae6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008ad2:	4b5f      	ldr	r3, [pc, #380]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ada:	4a5d      	ldr	r2, [pc, #372]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ae0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008ae2:	2380      	movs	r3, #128	; 0x80
 8008ae4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008ae6:	4b5a      	ldr	r3, [pc, #360]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	f023 0203 	bic.w	r2, r3, #3
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	4957      	ldr	r1, [pc, #348]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008af4:	4313      	orrs	r3, r2
 8008af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008af8:	f7fd f918 	bl	8005d2c <HAL_GetTick>
 8008afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008afe:	e00a      	b.n	8008b16 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b00:	f7fd f914 	bl	8005d2c <HAL_GetTick>
 8008b04:	4602      	mov	r2, r0
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d901      	bls.n	8008b16 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e095      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b16:	4b4e      	ldr	r3, [pc, #312]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	f003 020c 	and.w	r2, r3, #12
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d1eb      	bne.n	8008b00 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f003 0302 	and.w	r3, r3, #2
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d023      	beq.n	8008b7c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f003 0304 	and.w	r3, r3, #4
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d005      	beq.n	8008b4c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008b40:	4b43      	ldr	r3, [pc, #268]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	4a42      	ldr	r2, [pc, #264]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008b4a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 0308 	and.w	r3, r3, #8
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d007      	beq.n	8008b68 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008b58:	4b3d      	ldr	r3, [pc, #244]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008b60:	4a3b      	ldr	r2, [pc, #236]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008b66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b68:	4b39      	ldr	r3, [pc, #228]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	4936      	ldr	r1, [pc, #216]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b76:	4313      	orrs	r3, r2
 8008b78:	608b      	str	r3, [r1, #8]
 8008b7a:	e008      	b.n	8008b8e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	2b80      	cmp	r3, #128	; 0x80
 8008b80:	d105      	bne.n	8008b8e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008b82:	4b33      	ldr	r3, [pc, #204]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	4a32      	ldr	r2, [pc, #200]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b8c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008b8e:	4b2f      	ldr	r3, [pc, #188]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f003 030f 	and.w	r3, r3, #15
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d21d      	bcs.n	8008bd8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b9c:	4b2b      	ldr	r3, [pc, #172]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f023 020f 	bic.w	r2, r3, #15
 8008ba4:	4929      	ldr	r1, [pc, #164]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008bac:	f7fd f8be 	bl	8005d2c <HAL_GetTick>
 8008bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bb2:	e00a      	b.n	8008bca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008bb4:	f7fd f8ba 	bl	8005d2c <HAL_GetTick>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	1ad3      	subs	r3, r2, r3
 8008bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d901      	bls.n	8008bca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e03b      	b.n	8008c42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bca:	4b20      	ldr	r3, [pc, #128]	; (8008c4c <HAL_RCC_ClockConfig+0x260>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f003 030f 	and.w	r3, r3, #15
 8008bd2:	683a      	ldr	r2, [r7, #0]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d1ed      	bne.n	8008bb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0304 	and.w	r3, r3, #4
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d008      	beq.n	8008bf6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008be4:	4b1a      	ldr	r3, [pc, #104]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	4917      	ldr	r1, [pc, #92]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 0308 	and.w	r3, r3, #8
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d009      	beq.n	8008c16 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008c02:	4b13      	ldr	r3, [pc, #76]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	00db      	lsls	r3, r3, #3
 8008c10:	490f      	ldr	r1, [pc, #60]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008c12:	4313      	orrs	r3, r2
 8008c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008c16:	f000 f825 	bl	8008c64 <HAL_RCC_GetSysClockFreq>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	4b0c      	ldr	r3, [pc, #48]	; (8008c50 <HAL_RCC_ClockConfig+0x264>)
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	091b      	lsrs	r3, r3, #4
 8008c22:	f003 030f 	and.w	r3, r3, #15
 8008c26:	490c      	ldr	r1, [pc, #48]	; (8008c58 <HAL_RCC_ClockConfig+0x26c>)
 8008c28:	5ccb      	ldrb	r3, [r1, r3]
 8008c2a:	f003 031f 	and.w	r3, r3, #31
 8008c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c32:	4a0a      	ldr	r2, [pc, #40]	; (8008c5c <HAL_RCC_ClockConfig+0x270>)
 8008c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008c36:	4b0a      	ldr	r3, [pc, #40]	; (8008c60 <HAL_RCC_ClockConfig+0x274>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7fd f82a 	bl	8005c94 <HAL_InitTick>
 8008c40:	4603      	mov	r3, r0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3718      	adds	r7, #24
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	40022000 	.word	0x40022000
 8008c50:	40021000 	.word	0x40021000
 8008c54:	04c4b400 	.word	0x04c4b400
 8008c58:	0800c3c8 	.word	0x0800c3c8
 8008c5c:	20007868 	.word	0x20007868
 8008c60:	2000786c 	.word	0x2000786c

08008c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b087      	sub	sp, #28
 8008c68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008c6a:	4b2c      	ldr	r3, [pc, #176]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	f003 030c 	and.w	r3, r3, #12
 8008c72:	2b04      	cmp	r3, #4
 8008c74:	d102      	bne.n	8008c7c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008c76:	4b2a      	ldr	r3, [pc, #168]	; (8008d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008c78:	613b      	str	r3, [r7, #16]
 8008c7a:	e047      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008c7c:	4b27      	ldr	r3, [pc, #156]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	f003 030c 	and.w	r3, r3, #12
 8008c84:	2b08      	cmp	r3, #8
 8008c86:	d102      	bne.n	8008c8e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008c88:	4b25      	ldr	r3, [pc, #148]	; (8008d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008c8a:	613b      	str	r3, [r7, #16]
 8008c8c:	e03e      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008c8e:	4b23      	ldr	r3, [pc, #140]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	f003 030c 	and.w	r3, r3, #12
 8008c96:	2b0c      	cmp	r3, #12
 8008c98:	d136      	bne.n	8008d08 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008c9a:	4b20      	ldr	r3, [pc, #128]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c9c:	68db      	ldr	r3, [r3, #12]
 8008c9e:	f003 0303 	and.w	r3, r3, #3
 8008ca2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008ca4:	4b1d      	ldr	r3, [pc, #116]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	091b      	lsrs	r3, r3, #4
 8008caa:	f003 030f 	and.w	r3, r3, #15
 8008cae:	3301      	adds	r3, #1
 8008cb0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2b03      	cmp	r3, #3
 8008cb6:	d10c      	bne.n	8008cd2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008cb8:	4a19      	ldr	r2, [pc, #100]	; (8008d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc0:	4a16      	ldr	r2, [pc, #88]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008cc2:	68d2      	ldr	r2, [r2, #12]
 8008cc4:	0a12      	lsrs	r2, r2, #8
 8008cc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008cca:	fb02 f303 	mul.w	r3, r2, r3
 8008cce:	617b      	str	r3, [r7, #20]
      break;
 8008cd0:	e00c      	b.n	8008cec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008cd2:	4a13      	ldr	r2, [pc, #76]	; (8008d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cda:	4a10      	ldr	r2, [pc, #64]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008cdc:	68d2      	ldr	r2, [r2, #12]
 8008cde:	0a12      	lsrs	r2, r2, #8
 8008ce0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008ce4:	fb02 f303 	mul.w	r3, r2, r3
 8008ce8:	617b      	str	r3, [r7, #20]
      break;
 8008cea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008cec:	4b0b      	ldr	r3, [pc, #44]	; (8008d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	0e5b      	lsrs	r3, r3, #25
 8008cf2:	f003 0303 	and.w	r3, r3, #3
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d04:	613b      	str	r3, [r7, #16]
 8008d06:	e001      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008d0c:	693b      	ldr	r3, [r7, #16]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	371c      	adds	r7, #28
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	40021000 	.word	0x40021000
 8008d20:	00f42400 	.word	0x00f42400

08008d24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d24:	b480      	push	{r7}
 8008d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d28:	4b03      	ldr	r3, [pc, #12]	; (8008d38 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop
 8008d38:	20007868 	.word	0x20007868

08008d3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b087      	sub	sp, #28
 8008d40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d42:	4b1e      	ldr	r3, [pc, #120]	; (8008dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	f003 0303 	and.w	r3, r3, #3
 8008d4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d4c:	4b1b      	ldr	r3, [pc, #108]	; (8008dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	091b      	lsrs	r3, r3, #4
 8008d52:	f003 030f 	and.w	r3, r3, #15
 8008d56:	3301      	adds	r3, #1
 8008d58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	2b03      	cmp	r3, #3
 8008d5e:	d10c      	bne.n	8008d7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d60:	4a17      	ldr	r2, [pc, #92]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d68:	4a14      	ldr	r2, [pc, #80]	; (8008dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d6a:	68d2      	ldr	r2, [r2, #12]
 8008d6c:	0a12      	lsrs	r2, r2, #8
 8008d6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008d72:	fb02 f303 	mul.w	r3, r2, r3
 8008d76:	617b      	str	r3, [r7, #20]
    break;
 8008d78:	e00c      	b.n	8008d94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d7a:	4a11      	ldr	r2, [pc, #68]	; (8008dc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d82:	4a0e      	ldr	r2, [pc, #56]	; (8008dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d84:	68d2      	ldr	r2, [r2, #12]
 8008d86:	0a12      	lsrs	r2, r2, #8
 8008d88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008d8c:	fb02 f303 	mul.w	r3, r2, r3
 8008d90:	617b      	str	r3, [r7, #20]
    break;
 8008d92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008d94:	4b09      	ldr	r3, [pc, #36]	; (8008dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	0e5b      	lsrs	r3, r3, #25
 8008d9a:	f003 0303 	and.w	r3, r3, #3
 8008d9e:	3301      	adds	r3, #1
 8008da0:	005b      	lsls	r3, r3, #1
 8008da2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008da4:	697a      	ldr	r2, [r7, #20]
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008dae:	687b      	ldr	r3, [r7, #4]
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	371c      	adds	r7, #28
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr
 8008dbc:	40021000 	.word	0x40021000
 8008dc0:	00f42400 	.word	0x00f42400

08008dc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008dcc:	2300      	movs	r3, #0
 8008dce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 8098 	beq.w	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008de2:	2300      	movs	r3, #0
 8008de4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008de6:	4b43      	ldr	r3, [pc, #268]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10d      	bne.n	8008e0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008df2:	4b40      	ldr	r3, [pc, #256]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008df6:	4a3f      	ldr	r2, [pc, #252]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008dfc:	6593      	str	r3, [r2, #88]	; 0x58
 8008dfe:	4b3d      	ldr	r3, [pc, #244]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e06:	60bb      	str	r3, [r7, #8]
 8008e08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e0e:	4b3a      	ldr	r3, [pc, #232]	; (8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a39      	ldr	r2, [pc, #228]	; (8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e1a:	f7fc ff87 	bl	8005d2c <HAL_GetTick>
 8008e1e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e20:	e009      	b.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e22:	f7fc ff83 	bl	8005d2c <HAL_GetTick>
 8008e26:	4602      	mov	r2, r0
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	1ad3      	subs	r3, r2, r3
 8008e2c:	2b02      	cmp	r3, #2
 8008e2e:	d902      	bls.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008e30:	2303      	movs	r3, #3
 8008e32:	74fb      	strb	r3, [r7, #19]
        break;
 8008e34:	e005      	b.n	8008e42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e36:	4b30      	ldr	r3, [pc, #192]	; (8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d0ef      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008e42:	7cfb      	ldrb	r3, [r7, #19]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d159      	bne.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008e48:	4b2a      	ldr	r3, [pc, #168]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e52:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d01e      	beq.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e5e:	697a      	ldr	r2, [r7, #20]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d019      	beq.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008e64:	4b23      	ldr	r3, [pc, #140]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008e70:	4b20      	ldr	r3, [pc, #128]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e76:	4a1f      	ldr	r2, [pc, #124]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008e80:	4b1c      	ldr	r3, [pc, #112]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e86:	4a1b      	ldr	r2, [pc, #108]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008e90:	4a18      	ldr	r2, [pc, #96]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d016      	beq.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ea2:	f7fc ff43 	bl	8005d2c <HAL_GetTick>
 8008ea6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ea8:	e00b      	b.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008eaa:	f7fc ff3f 	bl	8005d2c <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d902      	bls.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	74fb      	strb	r3, [r7, #19]
            break;
 8008ec0:	e006      	b.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ec2:	4b0c      	ldr	r3, [pc, #48]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ec8:	f003 0302 	and.w	r3, r3, #2
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d0ec      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008ed0:	7cfb      	ldrb	r3, [r7, #19]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10b      	bne.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ed6:	4b07      	ldr	r3, [pc, #28]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008edc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ee4:	4903      	ldr	r1, [pc, #12]	; (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008eec:	e008      	b.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008eee:	7cfb      	ldrb	r3, [r7, #19]
 8008ef0:	74bb      	strb	r3, [r7, #18]
 8008ef2:	e005      	b.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008ef4:	40021000 	.word	0x40021000
 8008ef8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008efc:	7cfb      	ldrb	r3, [r7, #19]
 8008efe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f00:	7c7b      	ldrb	r3, [r7, #17]
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d105      	bne.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f06:	4ba7      	ldr	r3, [pc, #668]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f0a:	4aa6      	ldr	r2, [pc, #664]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f003 0301 	and.w	r3, r3, #1
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00a      	beq.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008f1e:	4ba1      	ldr	r3, [pc, #644]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f24:	f023 0203 	bic.w	r2, r3, #3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	499d      	ldr	r1, [pc, #628]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f003 0302 	and.w	r3, r3, #2
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00a      	beq.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008f40:	4b98      	ldr	r3, [pc, #608]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f46:	f023 020c 	bic.w	r2, r3, #12
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	4995      	ldr	r1, [pc, #596]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f50:	4313      	orrs	r3, r2
 8008f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 0304 	and.w	r3, r3, #4
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00a      	beq.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008f62:	4b90      	ldr	r3, [pc, #576]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	498c      	ldr	r1, [pc, #560]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f72:	4313      	orrs	r3, r2
 8008f74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 0308 	and.w	r3, r3, #8
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d00a      	beq.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008f84:	4b87      	ldr	r3, [pc, #540]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	691b      	ldr	r3, [r3, #16]
 8008f92:	4984      	ldr	r1, [pc, #528]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f94:	4313      	orrs	r3, r2
 8008f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 0310 	and.w	r3, r3, #16
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d00a      	beq.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008fa6:	4b7f      	ldr	r3, [pc, #508]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	497b      	ldr	r1, [pc, #492]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f003 0320 	and.w	r3, r3, #32
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d00a      	beq.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008fc8:	4b76      	ldr	r3, [pc, #472]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	699b      	ldr	r3, [r3, #24]
 8008fd6:	4973      	ldr	r1, [pc, #460]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00a      	beq.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008fea:	4b6e      	ldr	r3, [pc, #440]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ff0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	69db      	ldr	r3, [r3, #28]
 8008ff8:	496a      	ldr	r1, [pc, #424]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00a      	beq.n	8009022 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800900c:	4b65      	ldr	r3, [pc, #404]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800900e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009012:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a1b      	ldr	r3, [r3, #32]
 800901a:	4962      	ldr	r1, [pc, #392]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800901c:	4313      	orrs	r3, r2
 800901e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00a      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800902e:	4b5d      	ldr	r3, [pc, #372]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009034:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903c:	4959      	ldr	r1, [pc, #356]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800903e:	4313      	orrs	r3, r2
 8009040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800904c:	2b00      	cmp	r3, #0
 800904e:	d00a      	beq.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009050:	4b54      	ldr	r3, [pc, #336]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009056:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800905e:	4951      	ldr	r1, [pc, #324]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009060:	4313      	orrs	r3, r2
 8009062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800906e:	2b00      	cmp	r3, #0
 8009070:	d015      	beq.n	800909e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009072:	4b4c      	ldr	r3, [pc, #304]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009078:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009080:	4948      	ldr	r1, [pc, #288]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009082:	4313      	orrs	r3, r2
 8009084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800908c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009090:	d105      	bne.n	800909e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009092:	4b44      	ldr	r3, [pc, #272]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	4a43      	ldr	r2, [pc, #268]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009098:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800909c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d015      	beq.n	80090d6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80090aa:	4b3e      	ldr	r3, [pc, #248]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b8:	493a      	ldr	r1, [pc, #232]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090ba:	4313      	orrs	r3, r2
 80090bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090c8:	d105      	bne.n	80090d6 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090ca:	4b36      	ldr	r3, [pc, #216]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	4a35      	ldr	r2, [pc, #212]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090d4:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d015      	beq.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80090e2:	4b30      	ldr	r3, [pc, #192]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090f0:	492c      	ldr	r1, [pc, #176]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090f2:	4313      	orrs	r3, r2
 80090f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009100:	d105      	bne.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009102:	4b28      	ldr	r3, [pc, #160]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	4a27      	ldr	r2, [pc, #156]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009108:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800910c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009116:	2b00      	cmp	r3, #0
 8009118:	d015      	beq.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800911a:	4b22      	ldr	r3, [pc, #136]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800911c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009120:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009128:	491e      	ldr	r1, [pc, #120]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800912a:	4313      	orrs	r3, r2
 800912c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009134:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009138:	d105      	bne.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800913a:	4b1a      	ldr	r3, [pc, #104]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	4a19      	ldr	r2, [pc, #100]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009140:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009144:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d015      	beq.n	800917e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009152:	4b14      	ldr	r3, [pc, #80]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009158:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009160:	4910      	ldr	r1, [pc, #64]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009162:	4313      	orrs	r3, r2
 8009164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800916c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009170:	d105      	bne.n	800917e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009172:	4b0c      	ldr	r3, [pc, #48]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	4a0b      	ldr	r2, [pc, #44]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009178:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800917c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009186:	2b00      	cmp	r3, #0
 8009188:	d018      	beq.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800918a:	4b06      	ldr	r3, [pc, #24]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800918c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009190:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009198:	4902      	ldr	r1, [pc, #8]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800919a:	4313      	orrs	r3, r2
 800919c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	e001      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80091a4:	40021000 	.word	0x40021000
 80091a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80091ae:	d105      	bne.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80091b0:	4b21      	ldr	r3, [pc, #132]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	4a20      	ldr	r2, [pc, #128]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80091b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d015      	beq.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80091c8:	4b1b      	ldr	r3, [pc, #108]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80091ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091ce:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091d6:	4918      	ldr	r1, [pc, #96]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80091d8:	4313      	orrs	r3, r2
 80091da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091e6:	d105      	bne.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80091e8:	4b13      	ldr	r3, [pc, #76]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	4a12      	ldr	r2, [pc, #72]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80091ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d015      	beq.n	800922c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009200:	4b0d      	ldr	r3, [pc, #52]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009202:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009206:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800920e:	490a      	ldr	r1, [pc, #40]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009210:	4313      	orrs	r3, r2
 8009212:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800921a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800921e:	d105      	bne.n	800922c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009220:	4b05      	ldr	r3, [pc, #20]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	4a04      	ldr	r2, [pc, #16]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800922a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800922c:	7cbb      	ldrb	r3, [r7, #18]
}
 800922e:	4618      	mov	r0, r3
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	40021000 	.word	0x40021000

0800923c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d101      	bne.n	800924e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e049      	b.n	80092e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009254:	b2db      	uxtb	r3, r3
 8009256:	2b00      	cmp	r3, #0
 8009258:	d106      	bne.n	8009268 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2200      	movs	r2, #0
 800925e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f7fc fc1e 	bl	8005aa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2202      	movs	r2, #2
 800926c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	3304      	adds	r3, #4
 8009278:	4619      	mov	r1, r3
 800927a:	4610      	mov	r0, r2
 800927c:	f000 f878 	bl	8009370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2201      	movs	r2, #1
 80092cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3708      	adds	r7, #8
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}

080092ea <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b082      	sub	sp, #8
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d101      	bne.n	8009302 <HAL_TIM_SlaveConfigSynchro+0x18>
 80092fe:	2302      	movs	r3, #2
 8009300:	e031      	b.n	8009366 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2201      	movs	r2, #1
 8009306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2202      	movs	r2, #2
 800930e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009312:	6839      	ldr	r1, [r7, #0]
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 f8d5 	bl	80094c4 <TIM_SlaveTimer_SetConfig>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d009      	beq.n	8009334 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e018      	b.n	8009366 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68da      	ldr	r2, [r3, #12]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009342:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68da      	ldr	r2, [r3, #12]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009352:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009364:	2300      	movs	r3, #0
}
 8009366:	4618      	mov	r0, r3
 8009368:	3708      	adds	r7, #8
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
	...

08009370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009370:	b480      	push	{r7}
 8009372:	b085      	sub	sp, #20
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	4a48      	ldr	r2, [pc, #288]	; (80094a4 <TIM_Base_SetConfig+0x134>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d013      	beq.n	80093b0 <TIM_Base_SetConfig+0x40>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800938e:	d00f      	beq.n	80093b0 <TIM_Base_SetConfig+0x40>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	4a45      	ldr	r2, [pc, #276]	; (80094a8 <TIM_Base_SetConfig+0x138>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d00b      	beq.n	80093b0 <TIM_Base_SetConfig+0x40>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	4a44      	ldr	r2, [pc, #272]	; (80094ac <TIM_Base_SetConfig+0x13c>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d007      	beq.n	80093b0 <TIM_Base_SetConfig+0x40>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4a43      	ldr	r2, [pc, #268]	; (80094b0 <TIM_Base_SetConfig+0x140>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d003      	beq.n	80093b0 <TIM_Base_SetConfig+0x40>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a42      	ldr	r2, [pc, #264]	; (80094b4 <TIM_Base_SetConfig+0x144>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d108      	bne.n	80093c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	4313      	orrs	r3, r2
 80093c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a37      	ldr	r2, [pc, #220]	; (80094a4 <TIM_Base_SetConfig+0x134>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d01f      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d0:	d01b      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a34      	ldr	r2, [pc, #208]	; (80094a8 <TIM_Base_SetConfig+0x138>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d017      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a33      	ldr	r2, [pc, #204]	; (80094ac <TIM_Base_SetConfig+0x13c>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d013      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a32      	ldr	r2, [pc, #200]	; (80094b0 <TIM_Base_SetConfig+0x140>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00f      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a32      	ldr	r2, [pc, #200]	; (80094b8 <TIM_Base_SetConfig+0x148>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d00b      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a31      	ldr	r2, [pc, #196]	; (80094bc <TIM_Base_SetConfig+0x14c>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d007      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a30      	ldr	r2, [pc, #192]	; (80094c0 <TIM_Base_SetConfig+0x150>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d003      	beq.n	800940a <TIM_Base_SetConfig+0x9a>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a2b      	ldr	r2, [pc, #172]	; (80094b4 <TIM_Base_SetConfig+0x144>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d108      	bne.n	800941c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009410:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	4313      	orrs	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	4313      	orrs	r3, r2
 8009428:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	689a      	ldr	r2, [r3, #8]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4a18      	ldr	r2, [pc, #96]	; (80094a4 <TIM_Base_SetConfig+0x134>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d013      	beq.n	8009470 <TIM_Base_SetConfig+0x100>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a19      	ldr	r2, [pc, #100]	; (80094b0 <TIM_Base_SetConfig+0x140>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d00f      	beq.n	8009470 <TIM_Base_SetConfig+0x100>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a19      	ldr	r2, [pc, #100]	; (80094b8 <TIM_Base_SetConfig+0x148>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d00b      	beq.n	8009470 <TIM_Base_SetConfig+0x100>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a18      	ldr	r2, [pc, #96]	; (80094bc <TIM_Base_SetConfig+0x14c>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d007      	beq.n	8009470 <TIM_Base_SetConfig+0x100>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	4a17      	ldr	r2, [pc, #92]	; (80094c0 <TIM_Base_SetConfig+0x150>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d003      	beq.n	8009470 <TIM_Base_SetConfig+0x100>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	4a12      	ldr	r2, [pc, #72]	; (80094b4 <TIM_Base_SetConfig+0x144>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d103      	bne.n	8009478 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	691a      	ldr	r2, [r3, #16]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2201      	movs	r2, #1
 800947c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	f003 0301 	and.w	r3, r3, #1
 8009486:	2b01      	cmp	r3, #1
 8009488:	d105      	bne.n	8009496 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	691b      	ldr	r3, [r3, #16]
 800948e:	f023 0201 	bic.w	r2, r3, #1
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	611a      	str	r2, [r3, #16]
  }
}
 8009496:	bf00      	nop
 8009498:	3714      	adds	r7, #20
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	40012c00 	.word	0x40012c00
 80094a8:	40000400 	.word	0x40000400
 80094ac:	40000800 	.word	0x40000800
 80094b0:	40013400 	.word	0x40013400
 80094b4:	40015000 	.word	0x40015000
 80094b8:	40014000 	.word	0x40014000
 80094bc:	40014400 	.word	0x40014400
 80094c0:	40014800 	.word	0x40014800

080094c4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b086      	sub	sp, #24
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80094e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094e4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	4313      	orrs	r3, r2
 80094ee:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094f6:	f023 0307 	bic.w	r3, r3, #7
 80094fa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	693a      	ldr	r2, [r7, #16]
 8009502:	4313      	orrs	r3, r2
 8009504:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	693a      	ldr	r2, [r7, #16]
 800950c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	4a4e      	ldr	r2, [pc, #312]	; (800964c <TIM_SlaveTimer_SetConfig+0x188>)
 8009514:	4293      	cmp	r3, r2
 8009516:	f000 8092 	beq.w	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 800951a:	4a4c      	ldr	r2, [pc, #304]	; (800964c <TIM_SlaveTimer_SetConfig+0x188>)
 800951c:	4293      	cmp	r3, r2
 800951e:	f200 808b 	bhi.w	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009522:	4a4b      	ldr	r2, [pc, #300]	; (8009650 <TIM_SlaveTimer_SetConfig+0x18c>)
 8009524:	4293      	cmp	r3, r2
 8009526:	f000 808a 	beq.w	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 800952a:	4a49      	ldr	r2, [pc, #292]	; (8009650 <TIM_SlaveTimer_SetConfig+0x18c>)
 800952c:	4293      	cmp	r3, r2
 800952e:	f200 8083 	bhi.w	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009532:	4a48      	ldr	r2, [pc, #288]	; (8009654 <TIM_SlaveTimer_SetConfig+0x190>)
 8009534:	4293      	cmp	r3, r2
 8009536:	f000 8082 	beq.w	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 800953a:	4a46      	ldr	r2, [pc, #280]	; (8009654 <TIM_SlaveTimer_SetConfig+0x190>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d87b      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009540:	4a45      	ldr	r2, [pc, #276]	; (8009658 <TIM_SlaveTimer_SetConfig+0x194>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d07b      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 8009546:	4a44      	ldr	r2, [pc, #272]	; (8009658 <TIM_SlaveTimer_SetConfig+0x194>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d875      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 800954c:	4a43      	ldr	r2, [pc, #268]	; (800965c <TIM_SlaveTimer_SetConfig+0x198>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d075      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 8009552:	4a42      	ldr	r2, [pc, #264]	; (800965c <TIM_SlaveTimer_SetConfig+0x198>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d86f      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009558:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800955c:	d06f      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 800955e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009562:	d869      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009564:	2b70      	cmp	r3, #112	; 0x70
 8009566:	d01a      	beq.n	800959e <TIM_SlaveTimer_SetConfig+0xda>
 8009568:	2b70      	cmp	r3, #112	; 0x70
 800956a:	d865      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 800956c:	2b60      	cmp	r3, #96	; 0x60
 800956e:	d059      	beq.n	8009624 <TIM_SlaveTimer_SetConfig+0x160>
 8009570:	2b60      	cmp	r3, #96	; 0x60
 8009572:	d861      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009574:	2b50      	cmp	r3, #80	; 0x50
 8009576:	d04b      	beq.n	8009610 <TIM_SlaveTimer_SetConfig+0x14c>
 8009578:	2b50      	cmp	r3, #80	; 0x50
 800957a:	d85d      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 800957c:	2b40      	cmp	r3, #64	; 0x40
 800957e:	d019      	beq.n	80095b4 <TIM_SlaveTimer_SetConfig+0xf0>
 8009580:	2b40      	cmp	r3, #64	; 0x40
 8009582:	d859      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009584:	2b30      	cmp	r3, #48	; 0x30
 8009586:	d05a      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 8009588:	2b30      	cmp	r3, #48	; 0x30
 800958a:	d855      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 800958c:	2b20      	cmp	r3, #32
 800958e:	d056      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 8009590:	2b20      	cmp	r3, #32
 8009592:	d851      	bhi.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
 8009594:	2b00      	cmp	r3, #0
 8009596:	d052      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 8009598:	2b10      	cmp	r3, #16
 800959a:	d050      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x17a>
 800959c:	e04c      	b.n	8009638 <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80095ae:	f000 f8b6 	bl	800971e <TIM_ETR_SetConfig>
      break;
 80095b2:	e045      	b.n	8009640 <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2b05      	cmp	r3, #5
 80095ba:	d004      	beq.n	80095c6 <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80095c0:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 80095c4:	d101      	bne.n	80095ca <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e03b      	b.n	8009642 <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	6a1b      	ldr	r3, [r3, #32]
 80095d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	6a1a      	ldr	r2, [r3, #32]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f022 0201 	bic.w	r2, r2, #1
 80095e0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	699b      	ldr	r3, [r3, #24]
 80095e8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095f0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	011b      	lsls	r3, r3, #4
 80095f8:	68ba      	ldr	r2, [r7, #8]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	68ba      	ldr	r2, [r7, #8]
 8009604:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	68fa      	ldr	r2, [r7, #12]
 800960c:	621a      	str	r2, [r3, #32]
      break;
 800960e:	e017      	b.n	8009640 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800961c:	461a      	mov	r2, r3
 800961e:	f000 f81f 	bl	8009660 <TIM_TI1_ConfigInputStage>
      break;
 8009622:	e00d      	b.n	8009640 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009630:	461a      	mov	r2, r3
 8009632:	f000 f844 	bl	80096be <TIM_TI2_ConfigInputStage>
      break;
 8009636:	e003      	b.n	8009640 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8009638:	2301      	movs	r3, #1
 800963a:	75fb      	strb	r3, [r7, #23]
      break;
 800963c:	e000      	b.n	8009640 <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 800963e:	bf00      	nop
  }

  return status;
 8009640:	7dfb      	ldrb	r3, [r7, #23]
}
 8009642:	4618      	mov	r0, r3
 8009644:	3718      	adds	r7, #24
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	00100070 	.word	0x00100070
 8009650:	00100050 	.word	0x00100050
 8009654:	00100040 	.word	0x00100040
 8009658:	00100030 	.word	0x00100030
 800965c:	00100020 	.word	0x00100020

08009660 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6a1b      	ldr	r3, [r3, #32]
 8009670:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	6a1b      	ldr	r3, [r3, #32]
 8009676:	f023 0201 	bic.w	r2, r3, #1
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800968a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	011b      	lsls	r3, r3, #4
 8009690:	693a      	ldr	r2, [r7, #16]
 8009692:	4313      	orrs	r3, r2
 8009694:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f023 030a 	bic.w	r3, r3, #10
 800969c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	697a      	ldr	r2, [r7, #20]
 80096b0:	621a      	str	r2, [r3, #32]
}
 80096b2:	bf00      	nop
 80096b4:	371c      	adds	r7, #28
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr

080096be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096be:	b480      	push	{r7}
 80096c0:	b087      	sub	sp, #28
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	60f8      	str	r0, [r7, #12]
 80096c6:	60b9      	str	r1, [r7, #8]
 80096c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6a1b      	ldr	r3, [r3, #32]
 80096ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6a1b      	ldr	r3, [r3, #32]
 80096d4:	f023 0210 	bic.w	r2, r3, #16
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80096e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	031b      	lsls	r3, r3, #12
 80096ee:	693a      	ldr	r2, [r7, #16]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80096fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	011b      	lsls	r3, r3, #4
 8009700:	697a      	ldr	r2, [r7, #20]
 8009702:	4313      	orrs	r3, r2
 8009704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	693a      	ldr	r2, [r7, #16]
 800970a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	697a      	ldr	r2, [r7, #20]
 8009710:	621a      	str	r2, [r3, #32]
}
 8009712:	bf00      	nop
 8009714:	371c      	adds	r7, #28
 8009716:	46bd      	mov	sp, r7
 8009718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971c:	4770      	bx	lr

0800971e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800971e:	b480      	push	{r7}
 8009720:	b087      	sub	sp, #28
 8009722:	af00      	add	r7, sp, #0
 8009724:	60f8      	str	r0, [r7, #12]
 8009726:	60b9      	str	r1, [r7, #8]
 8009728:	607a      	str	r2, [r7, #4]
 800972a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009738:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	021a      	lsls	r2, r3, #8
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	431a      	orrs	r2, r3
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	4313      	orrs	r3, r2
 8009746:	697a      	ldr	r2, [r7, #20]
 8009748:	4313      	orrs	r3, r2
 800974a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	697a      	ldr	r2, [r7, #20]
 8009750:	609a      	str	r2, [r3, #8]
}
 8009752:	bf00      	nop
 8009754:	371c      	adds	r7, #28
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr
	...

08009760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009760:	b480      	push	{r7}
 8009762:	b085      	sub	sp, #20
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009770:	2b01      	cmp	r3, #1
 8009772:	d101      	bne.n	8009778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009774:	2302      	movs	r3, #2
 8009776:	e06f      	b.n	8009858 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a31      	ldr	r2, [pc, #196]	; (8009864 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d009      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a30      	ldr	r2, [pc, #192]	; (8009868 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d004      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a2e      	ldr	r2, [pc, #184]	; (800986c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d108      	bne.n	80097c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80097bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80097ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	68fa      	ldr	r2, [r7, #12]
 80097da:	4313      	orrs	r3, r2
 80097dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	68fa      	ldr	r2, [r7, #12]
 80097e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a1e      	ldr	r2, [pc, #120]	; (8009864 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d01d      	beq.n	800982c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097f8:	d018      	beq.n	800982c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a1c      	ldr	r2, [pc, #112]	; (8009870 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d013      	beq.n	800982c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a1a      	ldr	r2, [pc, #104]	; (8009874 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d00e      	beq.n	800982c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a15      	ldr	r2, [pc, #84]	; (8009868 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d009      	beq.n	800982c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a16      	ldr	r2, [pc, #88]	; (8009878 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d004      	beq.n	800982c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4a11      	ldr	r2, [pc, #68]	; (800986c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d10c      	bne.n	8009846 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009832:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	4313      	orrs	r3, r2
 800983c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	68ba      	ldr	r2, [r7, #8]
 8009844:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2201      	movs	r2, #1
 800984a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3714      	adds	r7, #20
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr
 8009864:	40012c00 	.word	0x40012c00
 8009868:	40013400 	.word	0x40013400
 800986c:	40015000 	.word	0x40015000
 8009870:	40000400 	.word	0x40000400
 8009874:	40000800 	.word	0x40000800
 8009878:	40014000 	.word	0x40014000

0800987c <arm_rfft_32_fast_init_f32>:
 800987c:	b178      	cbz	r0, 800989e <arm_rfft_32_fast_init_f32+0x22>
 800987e:	b430      	push	{r4, r5}
 8009880:	4908      	ldr	r1, [pc, #32]	; (80098a4 <arm_rfft_32_fast_init_f32+0x28>)
 8009882:	4a09      	ldr	r2, [pc, #36]	; (80098a8 <arm_rfft_32_fast_init_f32+0x2c>)
 8009884:	2310      	movs	r3, #16
 8009886:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800988a:	8003      	strh	r3, [r0, #0]
 800988c:	2520      	movs	r5, #32
 800988e:	2414      	movs	r4, #20
 8009890:	4b06      	ldr	r3, [pc, #24]	; (80098ac <arm_rfft_32_fast_init_f32+0x30>)
 8009892:	8205      	strh	r5, [r0, #16]
 8009894:	8184      	strh	r4, [r0, #12]
 8009896:	6143      	str	r3, [r0, #20]
 8009898:	bc30      	pop	{r4, r5}
 800989a:	2000      	movs	r0, #0
 800989c:	4770      	bx	lr
 800989e:	f04f 30ff 	mov.w	r0, #4294967295
 80098a2:	4770      	bx	lr
 80098a4:	0800d388 	.word	0x0800d388
 80098a8:	08011cc0 	.word	0x08011cc0
 80098ac:	0801aa40 	.word	0x0801aa40

080098b0 <arm_rfft_64_fast_init_f32>:
 80098b0:	b178      	cbz	r0, 80098d2 <arm_rfft_64_fast_init_f32+0x22>
 80098b2:	b430      	push	{r4, r5}
 80098b4:	4908      	ldr	r1, [pc, #32]	; (80098d8 <arm_rfft_64_fast_init_f32+0x28>)
 80098b6:	4a09      	ldr	r2, [pc, #36]	; (80098dc <arm_rfft_64_fast_init_f32+0x2c>)
 80098b8:	2320      	movs	r3, #32
 80098ba:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80098be:	8003      	strh	r3, [r0, #0]
 80098c0:	2540      	movs	r5, #64	; 0x40
 80098c2:	2430      	movs	r4, #48	; 0x30
 80098c4:	4b06      	ldr	r3, [pc, #24]	; (80098e0 <arm_rfft_64_fast_init_f32+0x30>)
 80098c6:	8205      	strh	r5, [r0, #16]
 80098c8:	8184      	strh	r4, [r0, #12]
 80098ca:	6143      	str	r3, [r0, #20]
 80098cc:	bc30      	pop	{r4, r5}
 80098ce:	2000      	movs	r0, #0
 80098d0:	4770      	bx	lr
 80098d2:	f04f 30ff 	mov.w	r0, #4294967295
 80098d6:	4770      	bx	lr
 80098d8:	0800f4e0 	.word	0x0800f4e0
 80098dc:	08016540 	.word	0x08016540
 80098e0:	0801f2c0 	.word	0x0801f2c0

080098e4 <arm_rfft_256_fast_init_f32>:
 80098e4:	b180      	cbz	r0, 8009908 <arm_rfft_256_fast_init_f32+0x24>
 80098e6:	b430      	push	{r4, r5}
 80098e8:	4909      	ldr	r1, [pc, #36]	; (8009910 <arm_rfft_256_fast_init_f32+0x2c>)
 80098ea:	4a0a      	ldr	r2, [pc, #40]	; (8009914 <arm_rfft_256_fast_init_f32+0x30>)
 80098ec:	2380      	movs	r3, #128	; 0x80
 80098ee:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80098f2:	8003      	strh	r3, [r0, #0]
 80098f4:	f44f 7580 	mov.w	r5, #256	; 0x100
 80098f8:	24d0      	movs	r4, #208	; 0xd0
 80098fa:	4b07      	ldr	r3, [pc, #28]	; (8009918 <arm_rfft_256_fast_init_f32+0x34>)
 80098fc:	8205      	strh	r5, [r0, #16]
 80098fe:	8184      	strh	r4, [r0, #12]
 8009900:	6143      	str	r3, [r0, #20]
 8009902:	bc30      	pop	{r4, r5}
 8009904:	2000      	movs	r0, #0
 8009906:	4770      	bx	lr
 8009908:	f04f 30ff 	mov.w	r0, #4294967295
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	0800d1e8 	.word	0x0800d1e8
 8009914:	080118c0 	.word	0x080118c0
 8009918:	0801a640 	.word	0x0801a640

0800991c <arm_rfft_512_fast_init_f32>:
 800991c:	b190      	cbz	r0, 8009944 <arm_rfft_512_fast_init_f32+0x28>
 800991e:	b430      	push	{r4, r5}
 8009920:	490a      	ldr	r1, [pc, #40]	; (800994c <arm_rfft_512_fast_init_f32+0x30>)
 8009922:	4a0b      	ldr	r2, [pc, #44]	; (8009950 <arm_rfft_512_fast_init_f32+0x34>)
 8009924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009928:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800992c:	8003      	strh	r3, [r0, #0]
 800992e:	f44f 7500 	mov.w	r5, #512	; 0x200
 8009932:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8009936:	4b07      	ldr	r3, [pc, #28]	; (8009954 <arm_rfft_512_fast_init_f32+0x38>)
 8009938:	8205      	strh	r5, [r0, #16]
 800993a:	8184      	strh	r4, [r0, #12]
 800993c:	6143      	str	r3, [r0, #20]
 800993e:	bc30      	pop	{r4, r5}
 8009940:	2000      	movs	r0, #0
 8009942:	4770      	bx	lr
 8009944:	f04f 30ff 	mov.w	r0, #4294967295
 8009948:	4770      	bx	lr
 800994a:	bf00      	nop
 800994c:	0800f170 	.word	0x0800f170
 8009950:	08015d40 	.word	0x08015d40
 8009954:	0801eac0 	.word	0x0801eac0

08009958 <arm_rfft_1024_fast_init_f32>:
 8009958:	b190      	cbz	r0, 8009980 <arm_rfft_1024_fast_init_f32+0x28>
 800995a:	b430      	push	{r4, r5}
 800995c:	490a      	ldr	r1, [pc, #40]	; (8009988 <arm_rfft_1024_fast_init_f32+0x30>)
 800995e:	4a0b      	ldr	r2, [pc, #44]	; (800998c <arm_rfft_1024_fast_init_f32+0x34>)
 8009960:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009964:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009968:	8003      	strh	r3, [r0, #0]
 800996a:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800996e:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8009972:	4b07      	ldr	r3, [pc, #28]	; (8009990 <arm_rfft_1024_fast_init_f32+0x38>)
 8009974:	8205      	strh	r5, [r0, #16]
 8009976:	8184      	strh	r4, [r0, #12]
 8009978:	6143      	str	r3, [r0, #20]
 800997a:	bc30      	pop	{r4, r5}
 800997c:	2000      	movs	r0, #0
 800997e:	4770      	bx	lr
 8009980:	f04f 30ff 	mov.w	r0, #4294967295
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop
 8009988:	0800f540 	.word	0x0800f540
 800998c:	08016640 	.word	0x08016640
 8009990:	08017640 	.word	0x08017640

08009994 <arm_rfft_2048_fast_init_f32>:
 8009994:	b190      	cbz	r0, 80099bc <arm_rfft_2048_fast_init_f32+0x28>
 8009996:	b430      	push	{r4, r5}
 8009998:	490a      	ldr	r1, [pc, #40]	; (80099c4 <arm_rfft_2048_fast_init_f32+0x30>)
 800999a:	4a0b      	ldr	r2, [pc, #44]	; (80099c8 <arm_rfft_2048_fast_init_f32+0x34>)
 800999c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099a0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80099a4:	8003      	strh	r3, [r0, #0]
 80099a6:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80099aa:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 80099ae:	4b07      	ldr	r3, [pc, #28]	; (80099cc <arm_rfft_2048_fast_init_f32+0x38>)
 80099b0:	8205      	strh	r5, [r0, #16]
 80099b2:	8184      	strh	r4, [r0, #12]
 80099b4:	6143      	str	r3, [r0, #20]
 80099b6:	bc30      	pop	{r4, r5}
 80099b8:	2000      	movs	r0, #0
 80099ba:	4770      	bx	lr
 80099bc:	f04f 30ff 	mov.w	r0, #4294967295
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	0800c3d8 	.word	0x0800c3d8
 80099c8:	0800f8c0 	.word	0x0800f8c0
 80099cc:	08018640 	.word	0x08018640

080099d0 <arm_rfft_4096_fast_init_f32>:
 80099d0:	b190      	cbz	r0, 80099f8 <arm_rfft_4096_fast_init_f32+0x28>
 80099d2:	b430      	push	{r4, r5}
 80099d4:	490a      	ldr	r1, [pc, #40]	; (8009a00 <arm_rfft_4096_fast_init_f32+0x30>)
 80099d6:	4a0b      	ldr	r2, [pc, #44]	; (8009a04 <arm_rfft_4096_fast_init_f32+0x34>)
 80099d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80099dc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80099e0:	8003      	strh	r3, [r0, #0]
 80099e2:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80099e6:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 80099ea:	4b07      	ldr	r3, [pc, #28]	; (8009a08 <arm_rfft_4096_fast_init_f32+0x38>)
 80099ec:	8205      	strh	r5, [r0, #16]
 80099ee:	8184      	strh	r4, [r0, #12]
 80099f0:	6143      	str	r3, [r0, #20]
 80099f2:	bc30      	pop	{r4, r5}
 80099f4:	2000      	movs	r0, #0
 80099f6:	4770      	bx	lr
 80099f8:	f04f 30ff 	mov.w	r0, #4294967295
 80099fc:	4770      	bx	lr
 80099fe:	bf00      	nop
 8009a00:	0800d3b0 	.word	0x0800d3b0
 8009a04:	08011d40 	.word	0x08011d40
 8009a08:	0801aac0 	.word	0x0801aac0

08009a0c <arm_rfft_fast_init_f32>:
 8009a0c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009a10:	d01f      	beq.n	8009a52 <arm_rfft_fast_init_f32+0x46>
 8009a12:	d90b      	bls.n	8009a2c <arm_rfft_fast_init_f32+0x20>
 8009a14:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8009a18:	d019      	beq.n	8009a4e <arm_rfft_fast_init_f32+0x42>
 8009a1a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009a1e:	d012      	beq.n	8009a46 <arm_rfft_fast_init_f32+0x3a>
 8009a20:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009a24:	d00d      	beq.n	8009a42 <arm_rfft_fast_init_f32+0x36>
 8009a26:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2a:	4770      	bx	lr
 8009a2c:	2940      	cmp	r1, #64	; 0x40
 8009a2e:	d00c      	beq.n	8009a4a <arm_rfft_fast_init_f32+0x3e>
 8009a30:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009a34:	d003      	beq.n	8009a3e <arm_rfft_fast_init_f32+0x32>
 8009a36:	2920      	cmp	r1, #32
 8009a38:	d1f5      	bne.n	8009a26 <arm_rfft_fast_init_f32+0x1a>
 8009a3a:	4b07      	ldr	r3, [pc, #28]	; (8009a58 <arm_rfft_fast_init_f32+0x4c>)
 8009a3c:	4718      	bx	r3
 8009a3e:	4b07      	ldr	r3, [pc, #28]	; (8009a5c <arm_rfft_fast_init_f32+0x50>)
 8009a40:	4718      	bx	r3
 8009a42:	4b07      	ldr	r3, [pc, #28]	; (8009a60 <arm_rfft_fast_init_f32+0x54>)
 8009a44:	4718      	bx	r3
 8009a46:	4b07      	ldr	r3, [pc, #28]	; (8009a64 <arm_rfft_fast_init_f32+0x58>)
 8009a48:	4718      	bx	r3
 8009a4a:	4b07      	ldr	r3, [pc, #28]	; (8009a68 <arm_rfft_fast_init_f32+0x5c>)
 8009a4c:	e7f6      	b.n	8009a3c <arm_rfft_fast_init_f32+0x30>
 8009a4e:	4b07      	ldr	r3, [pc, #28]	; (8009a6c <arm_rfft_fast_init_f32+0x60>)
 8009a50:	e7f4      	b.n	8009a3c <arm_rfft_fast_init_f32+0x30>
 8009a52:	4b07      	ldr	r3, [pc, #28]	; (8009a70 <arm_rfft_fast_init_f32+0x64>)
 8009a54:	e7f2      	b.n	8009a3c <arm_rfft_fast_init_f32+0x30>
 8009a56:	bf00      	nop
 8009a58:	0800987d 	.word	0x0800987d
 8009a5c:	080098e5 	.word	0x080098e5
 8009a60:	08009959 	.word	0x08009959
 8009a64:	080099d1 	.word	0x080099d1
 8009a68:	080098b1 	.word	0x080098b1
 8009a6c:	08009995 	.word	0x08009995
 8009a70:	0800991d 	.word	0x0800991d

08009a74 <stage_rfft_f32>:
 8009a74:	b410      	push	{r4}
 8009a76:	edd1 7a00 	vldr	s15, [r1]
 8009a7a:	ed91 7a01 	vldr	s14, [r1, #4]
 8009a7e:	8804      	ldrh	r4, [r0, #0]
 8009a80:	6940      	ldr	r0, [r0, #20]
 8009a82:	ee37 7a07 	vadd.f32	s14, s14, s14
 8009a86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a8a:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009a8e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009a92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a96:	3c01      	subs	r4, #1
 8009a98:	ee26 7a84 	vmul.f32	s14, s13, s8
 8009a9c:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009aa0:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009aa4:	ed82 7a00 	vstr	s14, [r2]
 8009aa8:	edc2 7a01 	vstr	s15, [r2, #4]
 8009aac:	3010      	adds	r0, #16
 8009aae:	3210      	adds	r2, #16
 8009ab0:	3b08      	subs	r3, #8
 8009ab2:	3110      	adds	r1, #16
 8009ab4:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009ab8:	ed93 7a02 	vldr	s14, [r3, #8]
 8009abc:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009ac0:	edd3 4a03 	vldr	s9, [r3, #12]
 8009ac4:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009ac8:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009acc:	ee77 5a45 	vsub.f32	s11, s14, s10
 8009ad0:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009ad4:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009ad8:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009adc:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009ae0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009ae4:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009ae8:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009aec:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009af0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009af4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009af8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009afc:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009b00:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009b04:	3c01      	subs	r4, #1
 8009b06:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009b0a:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009b0e:	f1a3 0308 	sub.w	r3, r3, #8
 8009b12:	f101 0108 	add.w	r1, r1, #8
 8009b16:	f100 0008 	add.w	r0, r0, #8
 8009b1a:	f102 0208 	add.w	r2, r2, #8
 8009b1e:	d1c9      	bne.n	8009ab4 <stage_rfft_f32+0x40>
 8009b20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop

08009b28 <merge_rfft_f32>:
 8009b28:	b410      	push	{r4}
 8009b2a:	edd1 7a00 	vldr	s15, [r1]
 8009b2e:	edd1 6a01 	vldr	s13, [r1, #4]
 8009b32:	8804      	ldrh	r4, [r0, #0]
 8009b34:	6940      	ldr	r0, [r0, #20]
 8009b36:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009b3a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009b3e:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009b42:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009b46:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009b4a:	3c01      	subs	r4, #1
 8009b4c:	ed82 7a00 	vstr	s14, [r2]
 8009b50:	edc2 7a01 	vstr	s15, [r2, #4]
 8009b54:	b3dc      	cbz	r4, 8009bce <merge_rfft_f32+0xa6>
 8009b56:	00e3      	lsls	r3, r4, #3
 8009b58:	3b08      	subs	r3, #8
 8009b5a:	440b      	add	r3, r1
 8009b5c:	3010      	adds	r0, #16
 8009b5e:	3210      	adds	r2, #16
 8009b60:	3110      	adds	r1, #16
 8009b62:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009b66:	ed93 7a02 	vldr	s14, [r3, #8]
 8009b6a:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009b6e:	edd3 4a03 	vldr	s9, [r3, #12]
 8009b72:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009b76:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009b7a:	ee75 5a47 	vsub.f32	s11, s10, s14
 8009b7e:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009b82:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009b86:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009b8a:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009b8e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009b92:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009b96:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009b9a:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009b9e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009ba2:	ee37 7a46 	vsub.f32	s14, s14, s12
 8009ba6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009baa:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009bae:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009bb2:	3c01      	subs	r4, #1
 8009bb4:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009bb8:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009bbc:	f1a3 0308 	sub.w	r3, r3, #8
 8009bc0:	f101 0108 	add.w	r1, r1, #8
 8009bc4:	f100 0008 	add.w	r0, r0, #8
 8009bc8:	f102 0208 	add.w	r2, r2, #8
 8009bcc:	d1c9      	bne.n	8009b62 <merge_rfft_f32+0x3a>
 8009bce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bd2:	4770      	bx	lr

08009bd4 <arm_rfft_fast_f32>:
 8009bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd8:	8a05      	ldrh	r5, [r0, #16]
 8009bda:	086d      	lsrs	r5, r5, #1
 8009bdc:	8005      	strh	r5, [r0, #0]
 8009bde:	4604      	mov	r4, r0
 8009be0:	4616      	mov	r6, r2
 8009be2:	461d      	mov	r5, r3
 8009be4:	b14b      	cbz	r3, 8009bfa <arm_rfft_fast_f32+0x26>
 8009be6:	f7ff ff9f 	bl	8009b28 <merge_rfft_f32>
 8009bea:	462a      	mov	r2, r5
 8009bec:	4631      	mov	r1, r6
 8009bee:	4620      	mov	r0, r4
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bf6:	f000 bb33 	b.w	800a260 <arm_cfft_f32>
 8009bfa:	460f      	mov	r7, r1
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	2301      	movs	r3, #1
 8009c00:	f000 fb2e 	bl	800a260 <arm_cfft_f32>
 8009c04:	4632      	mov	r2, r6
 8009c06:	4639      	mov	r1, r7
 8009c08:	4620      	mov	r0, r4
 8009c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c0e:	f7ff bf31 	b.w	8009a74 <stage_rfft_f32>
 8009c12:	bf00      	nop

08009c14 <arm_cfft_radix8by2_f32>:
 8009c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c18:	ed2d 8b08 	vpush	{d8-d11}
 8009c1c:	4607      	mov	r7, r0
 8009c1e:	4608      	mov	r0, r1
 8009c20:	f8b7 c000 	ldrh.w	ip, [r7]
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8009c2a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8009c2e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009c32:	f000 80b0 	beq.w	8009d96 <arm_cfft_radix8by2_f32+0x182>
 8009c36:	008c      	lsls	r4, r1, #2
 8009c38:	3410      	adds	r4, #16
 8009c3a:	f100 0310 	add.w	r3, r0, #16
 8009c3e:	1906      	adds	r6, r0, r4
 8009c40:	3210      	adds	r2, #16
 8009c42:	4444      	add	r4, r8
 8009c44:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8009c48:	f108 0510 	add.w	r5, r8, #16
 8009c4c:	ed15 2a04 	vldr	s4, [r5, #-16]
 8009c50:	ed55 2a03 	vldr	s5, [r5, #-12]
 8009c54:	ed54 4a04 	vldr	s9, [r4, #-16]
 8009c58:	ed14 4a03 	vldr	s8, [r4, #-12]
 8009c5c:	ed14 6a02 	vldr	s12, [r4, #-8]
 8009c60:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009c64:	ed53 3a04 	vldr	s7, [r3, #-16]
 8009c68:	ed15 0a02 	vldr	s0, [r5, #-8]
 8009c6c:	ed55 0a01 	vldr	s1, [r5, #-4]
 8009c70:	ed56 6a04 	vldr	s13, [r6, #-16]
 8009c74:	ed16 3a03 	vldr	s6, [r6, #-12]
 8009c78:	ed13 7a03 	vldr	s14, [r3, #-12]
 8009c7c:	ed13 5a02 	vldr	s10, [r3, #-8]
 8009c80:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009c84:	ed16 1a02 	vldr	s2, [r6, #-8]
 8009c88:	ed56 1a01 	vldr	s3, [r6, #-4]
 8009c8c:	ee73 ba82 	vadd.f32	s23, s7, s4
 8009c90:	ee37 ba22 	vadd.f32	s22, s14, s5
 8009c94:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8009c98:	ee33 9a04 	vadd.f32	s18, s6, s8
 8009c9c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8009ca0:	ee75 aa00 	vadd.f32	s21, s10, s0
 8009ca4:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8009ca8:	ee71 8a06 	vadd.f32	s17, s2, s12
 8009cac:	ed43 ba04 	vstr	s23, [r3, #-16]
 8009cb0:	ed03 ba03 	vstr	s22, [r3, #-12]
 8009cb4:	ed43 aa02 	vstr	s21, [r3, #-8]
 8009cb8:	ed03 aa01 	vstr	s20, [r3, #-4]
 8009cbc:	ed06 8a01 	vstr	s16, [r6, #-4]
 8009cc0:	ed46 9a04 	vstr	s19, [r6, #-16]
 8009cc4:	ed06 9a03 	vstr	s18, [r6, #-12]
 8009cc8:	ed46 8a02 	vstr	s17, [r6, #-8]
 8009ccc:	ee37 7a62 	vsub.f32	s14, s14, s5
 8009cd0:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8009cd4:	ee34 4a43 	vsub.f32	s8, s8, s6
 8009cd8:	ed52 6a03 	vldr	s13, [r2, #-12]
 8009cdc:	ed12 3a04 	vldr	s6, [r2, #-16]
 8009ce0:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8009ce4:	ee27 8a26 	vmul.f32	s16, s14, s13
 8009ce8:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8009cec:	ee23 2a83 	vmul.f32	s4, s7, s6
 8009cf0:	ee64 4a83 	vmul.f32	s9, s9, s6
 8009cf4:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8009cf8:	ee27 7a03 	vmul.f32	s14, s14, s6
 8009cfc:	ee64 6a26 	vmul.f32	s13, s8, s13
 8009d00:	ee24 4a03 	vmul.f32	s8, s8, s6
 8009d04:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009d08:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009d0c:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8009d10:	ee32 3a08 	vadd.f32	s6, s4, s16
 8009d14:	ed05 7a03 	vstr	s14, [r5, #-12]
 8009d18:	ed05 3a04 	vstr	s6, [r5, #-16]
 8009d1c:	ed04 4a04 	vstr	s8, [r4, #-16]
 8009d20:	ed44 6a03 	vstr	s13, [r4, #-12]
 8009d24:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009d28:	ee76 6a41 	vsub.f32	s13, s12, s2
 8009d2c:	ee35 5a40 	vsub.f32	s10, s10, s0
 8009d30:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8009d34:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009d38:	ed52 5a02 	vldr	s11, [r2, #-8]
 8009d3c:	ee67 3a87 	vmul.f32	s7, s15, s14
 8009d40:	ee66 4a87 	vmul.f32	s9, s13, s14
 8009d44:	ee25 4a25 	vmul.f32	s8, s10, s11
 8009d48:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009d4c:	ee25 5a07 	vmul.f32	s10, s10, s14
 8009d50:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009d54:	ee26 7a07 	vmul.f32	s14, s12, s14
 8009d58:	ee26 6a25 	vmul.f32	s12, s12, s11
 8009d5c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009d60:	ee74 5a23 	vadd.f32	s11, s8, s7
 8009d64:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8009d68:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009d6c:	3310      	adds	r3, #16
 8009d6e:	4563      	cmp	r3, ip
 8009d70:	ed45 5a02 	vstr	s11, [r5, #-8]
 8009d74:	f106 0610 	add.w	r6, r6, #16
 8009d78:	ed45 7a01 	vstr	s15, [r5, #-4]
 8009d7c:	f102 0210 	add.w	r2, r2, #16
 8009d80:	ed04 6a02 	vstr	s12, [r4, #-8]
 8009d84:	ed04 7a01 	vstr	s14, [r4, #-4]
 8009d88:	f105 0510 	add.w	r5, r5, #16
 8009d8c:	f104 0410 	add.w	r4, r4, #16
 8009d90:	f47f af5c 	bne.w	8009c4c <arm_cfft_radix8by2_f32+0x38>
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	b28c      	uxth	r4, r1
 8009d98:	4621      	mov	r1, r4
 8009d9a:	2302      	movs	r3, #2
 8009d9c:	f000 fec2 	bl	800ab24 <arm_radix8_butterfly_f32>
 8009da0:	ecbd 8b08 	vpop	{d8-d11}
 8009da4:	4621      	mov	r1, r4
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	4640      	mov	r0, r8
 8009daa:	2302      	movs	r3, #2
 8009dac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009db0:	f000 beb8 	b.w	800ab24 <arm_radix8_butterfly_f32>

08009db4 <arm_cfft_radix8by4_f32>:
 8009db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db8:	ed2d 8b0a 	vpush	{d8-d12}
 8009dbc:	b08d      	sub	sp, #52	; 0x34
 8009dbe:	460d      	mov	r5, r1
 8009dc0:	910b      	str	r1, [sp, #44]	; 0x2c
 8009dc2:	8801      	ldrh	r1, [r0, #0]
 8009dc4:	6842      	ldr	r2, [r0, #4]
 8009dc6:	900a      	str	r0, [sp, #40]	; 0x28
 8009dc8:	0849      	lsrs	r1, r1, #1
 8009dca:	008b      	lsls	r3, r1, #2
 8009dcc:	18ee      	adds	r6, r5, r3
 8009dce:	18f0      	adds	r0, r6, r3
 8009dd0:	edd0 5a00 	vldr	s11, [r0]
 8009dd4:	edd5 7a00 	vldr	s15, [r5]
 8009dd8:	ed96 7a00 	vldr	s14, [r6]
 8009ddc:	edd0 3a01 	vldr	s7, [r0, #4]
 8009de0:	ed96 4a01 	vldr	s8, [r6, #4]
 8009de4:	ed95 5a01 	vldr	s10, [r5, #4]
 8009de8:	9008      	str	r0, [sp, #32]
 8009dea:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8009dee:	18c7      	adds	r7, r0, r3
 8009df0:	edd7 4a00 	vldr	s9, [r7]
 8009df4:	ed97 3a01 	vldr	s6, [r7, #4]
 8009df8:	9701      	str	r7, [sp, #4]
 8009dfa:	ee77 6a06 	vadd.f32	s13, s14, s12
 8009dfe:	462c      	mov	r4, r5
 8009e00:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009e04:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009e08:	ee16 ca90 	vmov	ip, s13
 8009e0c:	f844 cb08 	str.w	ip, [r4], #8
 8009e10:	ee75 6a23 	vadd.f32	s13, s10, s7
 8009e14:	edd6 5a01 	vldr	s11, [r6, #4]
 8009e18:	edd7 2a01 	vldr	s5, [r7, #4]
 8009e1c:	9404      	str	r4, [sp, #16]
 8009e1e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8009e22:	ee74 3a27 	vadd.f32	s7, s8, s15
 8009e26:	ee36 6a47 	vsub.f32	s12, s12, s14
 8009e2a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8009e2e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8009e32:	0849      	lsrs	r1, r1, #1
 8009e34:	f102 0e08 	add.w	lr, r2, #8
 8009e38:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8009e3c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8009e40:	9109      	str	r1, [sp, #36]	; 0x24
 8009e42:	ee35 4a47 	vsub.f32	s8, s10, s14
 8009e46:	f1a1 0902 	sub.w	r9, r1, #2
 8009e4a:	f8cd e00c 	str.w	lr, [sp, #12]
 8009e4e:	4631      	mov	r1, r6
 8009e50:	ee13 ea90 	vmov	lr, s7
 8009e54:	ee36 6a64 	vsub.f32	s12, s12, s9
 8009e58:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8009e5c:	4604      	mov	r4, r0
 8009e5e:	edc5 5a01 	vstr	s11, [r5, #4]
 8009e62:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009e66:	f841 eb08 	str.w	lr, [r1], #8
 8009e6a:	ee34 5a24 	vadd.f32	s10, s8, s9
 8009e6e:	ee16 ea10 	vmov	lr, s12
 8009e72:	ed86 5a01 	vstr	s10, [r6, #4]
 8009e76:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8009e7a:	f844 eb08 	str.w	lr, [r4], #8
 8009e7e:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009e82:	edc0 6a01 	vstr	s13, [r0, #4]
 8009e86:	9405      	str	r4, [sp, #20]
 8009e88:	4604      	mov	r4, r0
 8009e8a:	ee17 0a90 	vmov	r0, s15
 8009e8e:	9106      	str	r1, [sp, #24]
 8009e90:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009e94:	f102 0110 	add.w	r1, r2, #16
 8009e98:	46bc      	mov	ip, r7
 8009e9a:	9100      	str	r1, [sp, #0]
 8009e9c:	f847 0b08 	str.w	r0, [r7], #8
 8009ea0:	f102 0118 	add.w	r1, r2, #24
 8009ea4:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8009ea8:	9102      	str	r1, [sp, #8]
 8009eaa:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009eae:	9007      	str	r0, [sp, #28]
 8009eb0:	f000 8134 	beq.w	800a11c <arm_cfft_radix8by4_f32+0x368>
 8009eb4:	f102 0920 	add.w	r9, r2, #32
 8009eb8:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8009ebc:	9a01      	ldr	r2, [sp, #4]
 8009ebe:	f8dd a000 	ldr.w	sl, [sp]
 8009ec2:	3b0c      	subs	r3, #12
 8009ec4:	4683      	mov	fp, r0
 8009ec6:	4463      	add	r3, ip
 8009ec8:	f105 0e10 	add.w	lr, r5, #16
 8009ecc:	f1a4 010c 	sub.w	r1, r4, #12
 8009ed0:	f104 0510 	add.w	r5, r4, #16
 8009ed4:	f1a6 0c0c 	sub.w	ip, r6, #12
 8009ed8:	f1a2 040c 	sub.w	r4, r2, #12
 8009edc:	f106 0010 	add.w	r0, r6, #16
 8009ee0:	3210      	adds	r2, #16
 8009ee2:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8009ee6:	ed55 5a02 	vldr	s11, [r5, #-8]
 8009eea:	ed50 7a02 	vldr	s15, [r0, #-8]
 8009eee:	ed52 1a02 	vldr	s3, [r2, #-8]
 8009ef2:	ed55 6a01 	vldr	s13, [r5, #-4]
 8009ef6:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8009efa:	ed12 1a01 	vldr	s2, [r2, #-4]
 8009efe:	ed10 8a01 	vldr	s16, [r0, #-4]
 8009f02:	ee35 4a25 	vadd.f32	s8, s10, s11
 8009f06:	ee30 6a26 	vadd.f32	s12, s0, s13
 8009f0a:	ee37 7a84 	vadd.f32	s14, s15, s8
 8009f0e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009f12:	ee37 7a21 	vadd.f32	s14, s14, s3
 8009f16:	ee75 5a65 	vsub.f32	s11, s10, s11
 8009f1a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8009f1e:	ed10 7a01 	vldr	s14, [r0, #-4]
 8009f22:	ed52 6a01 	vldr	s13, [r2, #-4]
 8009f26:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009f2a:	ee78 aa25 	vadd.f32	s21, s16, s11
 8009f2e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009f32:	ee70 3a67 	vsub.f32	s7, s0, s15
 8009f36:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8009f3a:	ed94 7a02 	vldr	s14, [r4, #8]
 8009f3e:	ed9c 2a02 	vldr	s4, [ip, #8]
 8009f42:	ed91 ba02 	vldr	s22, [r1, #8]
 8009f46:	edd3 9a02 	vldr	s19, [r3, #8]
 8009f4a:	edd4 2a01 	vldr	s5, [r4, #4]
 8009f4e:	ed9c 9a01 	vldr	s18, [ip, #4]
 8009f52:	ed93 5a01 	vldr	s10, [r3, #4]
 8009f56:	edd1 0a01 	vldr	s1, [r1, #4]
 8009f5a:	ee72 6a07 	vadd.f32	s13, s4, s14
 8009f5e:	ee32 2a47 	vsub.f32	s4, s4, s14
 8009f62:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8009f66:	ee79 4a22 	vadd.f32	s9, s18, s5
 8009f6a:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8009f6e:	ee79 2a62 	vsub.f32	s5, s18, s5
 8009f72:	ed8c 7a02 	vstr	s14, [ip, #8]
 8009f76:	ed91 7a01 	vldr	s14, [r1, #4]
 8009f7a:	edd3 8a01 	vldr	s17, [r3, #4]
 8009f7e:	ee34 7a87 	vadd.f32	s14, s9, s14
 8009f82:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8009f86:	ee37 7a28 	vadd.f32	s14, s14, s17
 8009f8a:	ee32 9a60 	vsub.f32	s18, s4, s1
 8009f8e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009f92:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8009f96:	ed1a aa02 	vldr	s20, [sl, #-8]
 8009f9a:	ee73 8a22 	vadd.f32	s17, s6, s5
 8009f9e:	ee39 9a05 	vadd.f32	s18, s18, s10
 8009fa2:	ee7a aac1 	vsub.f32	s21, s21, s2
 8009fa6:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009faa:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8009fae:	ee69 ba07 	vmul.f32	s23, s18, s14
 8009fb2:	ee6a aa87 	vmul.f32	s21, s21, s14
 8009fb6:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8009fba:	ee63 ca87 	vmul.f32	s25, s7, s14
 8009fbe:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8009fc2:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8009fc6:	ee68 8a87 	vmul.f32	s17, s17, s14
 8009fca:	ee73 3aea 	vsub.f32	s7, s7, s21
 8009fce:	ee78 8a89 	vadd.f32	s17, s17, s18
 8009fd2:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8009fd6:	ee3b aaca 	vsub.f32	s20, s23, s20
 8009fda:	ee34 4a67 	vsub.f32	s8, s8, s15
 8009fde:	ee76 6acb 	vsub.f32	s13, s13, s22
 8009fe2:	ee36 6a48 	vsub.f32	s12, s12, s16
 8009fe6:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8009fea:	ed00 7a02 	vstr	s14, [r0, #-8]
 8009fee:	ed40 3a01 	vstr	s7, [r0, #-4]
 8009ff2:	edc1 8a01 	vstr	s17, [r1, #4]
 8009ff6:	ed81 aa02 	vstr	s20, [r1, #8]
 8009ffa:	ed59 3a04 	vldr	s7, [r9, #-16]
 8009ffe:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a002:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a006:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a00a:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a00e:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a012:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a016:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a01a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a01e:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a022:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a026:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a02a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a02e:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a032:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a036:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a03a:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a03e:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a042:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a046:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a04a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a04e:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a052:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a056:	ed84 7a01 	vstr	s14, [r4, #4]
 800a05a:	ed84 4a02 	vstr	s8, [r4, #8]
 800a05e:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a062:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a066:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800a06a:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800a06e:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a072:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a076:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a07a:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a07e:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a082:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a086:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a08a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a08e:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a092:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a096:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a09a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a09e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a0a2:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a0a6:	f1bb 0b01 	subs.w	fp, fp, #1
 800a0aa:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a0ae:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a0b2:	f10e 0e08 	add.w	lr, lr, #8
 800a0b6:	ed83 3a02 	vstr	s6, [r3, #8]
 800a0ba:	ed83 7a01 	vstr	s14, [r3, #4]
 800a0be:	f1ac 0c08 	sub.w	ip, ip, #8
 800a0c2:	f10a 0a08 	add.w	sl, sl, #8
 800a0c6:	f100 0008 	add.w	r0, r0, #8
 800a0ca:	f1a1 0108 	sub.w	r1, r1, #8
 800a0ce:	f109 0910 	add.w	r9, r9, #16
 800a0d2:	f105 0508 	add.w	r5, r5, #8
 800a0d6:	f1a4 0408 	sub.w	r4, r4, #8
 800a0da:	f108 0818 	add.w	r8, r8, #24
 800a0de:	f102 0208 	add.w	r2, r2, #8
 800a0e2:	f1a3 0308 	sub.w	r3, r3, #8
 800a0e6:	f47f aefc 	bne.w	8009ee2 <arm_cfft_radix8by4_f32+0x12e>
 800a0ea:	9907      	ldr	r1, [sp, #28]
 800a0ec:	9800      	ldr	r0, [sp, #0]
 800a0ee:	00cb      	lsls	r3, r1, #3
 800a0f0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a0f4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a0f8:	9100      	str	r1, [sp, #0]
 800a0fa:	9904      	ldr	r1, [sp, #16]
 800a0fc:	4419      	add	r1, r3
 800a0fe:	9104      	str	r1, [sp, #16]
 800a100:	9903      	ldr	r1, [sp, #12]
 800a102:	4419      	add	r1, r3
 800a104:	9103      	str	r1, [sp, #12]
 800a106:	9906      	ldr	r1, [sp, #24]
 800a108:	4419      	add	r1, r3
 800a10a:	9106      	str	r1, [sp, #24]
 800a10c:	9905      	ldr	r1, [sp, #20]
 800a10e:	441f      	add	r7, r3
 800a110:	4419      	add	r1, r3
 800a112:	9b02      	ldr	r3, [sp, #8]
 800a114:	9105      	str	r1, [sp, #20]
 800a116:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a11a:	9302      	str	r3, [sp, #8]
 800a11c:	9904      	ldr	r1, [sp, #16]
 800a11e:	9805      	ldr	r0, [sp, #20]
 800a120:	ed91 4a00 	vldr	s8, [r1]
 800a124:	edd0 6a00 	vldr	s13, [r0]
 800a128:	9b06      	ldr	r3, [sp, #24]
 800a12a:	ed97 3a00 	vldr	s6, [r7]
 800a12e:	edd3 7a00 	vldr	s15, [r3]
 800a132:	edd0 4a01 	vldr	s9, [r0, #4]
 800a136:	edd1 3a01 	vldr	s7, [r1, #4]
 800a13a:	ed97 2a01 	vldr	s4, [r7, #4]
 800a13e:	ed93 7a01 	vldr	s14, [r3, #4]
 800a142:	9a03      	ldr	r2, [sp, #12]
 800a144:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800a148:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a14c:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a150:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a154:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a158:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a15c:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a160:	ed81 5a00 	vstr	s10, [r1]
 800a164:	ed93 5a01 	vldr	s10, [r3, #4]
 800a168:	edd7 4a01 	vldr	s9, [r7, #4]
 800a16c:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a170:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a174:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a178:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a17c:	ed81 5a01 	vstr	s10, [r1, #4]
 800a180:	edd2 1a00 	vldr	s3, [r2]
 800a184:	edd2 2a01 	vldr	s5, [r2, #4]
 800a188:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a18c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a190:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a194:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a198:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a19c:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a1a0:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a1a4:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a1a8:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a1ac:	edc3 2a00 	vstr	s5, [r3]
 800a1b0:	ed83 5a01 	vstr	s10, [r3, #4]
 800a1b4:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a1b8:	9b00      	ldr	r3, [sp, #0]
 800a1ba:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a1be:	ed93 4a01 	vldr	s8, [r3, #4]
 800a1c2:	ed93 5a00 	vldr	s10, [r3]
 800a1c6:	9b02      	ldr	r3, [sp, #8]
 800a1c8:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a1cc:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a1d0:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a1d4:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a1d8:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a1dc:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a1e0:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a1e4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a1e8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a1ec:	ed80 6a01 	vstr	s12, [r0, #4]
 800a1f0:	edc0 5a00 	vstr	s11, [r0]
 800a1f4:	edd3 5a01 	vldr	s11, [r3, #4]
 800a1f8:	edd3 6a00 	vldr	s13, [r3]
 800a1fc:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a200:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a204:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a208:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a20c:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a210:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a214:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a218:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a21c:	ed87 7a01 	vstr	s14, [r7, #4]
 800a220:	edc7 7a00 	vstr	s15, [r7]
 800a224:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800a228:	4621      	mov	r1, r4
 800a22a:	686a      	ldr	r2, [r5, #4]
 800a22c:	2304      	movs	r3, #4
 800a22e:	f000 fc79 	bl	800ab24 <arm_radix8_butterfly_f32>
 800a232:	4630      	mov	r0, r6
 800a234:	4621      	mov	r1, r4
 800a236:	686a      	ldr	r2, [r5, #4]
 800a238:	2304      	movs	r3, #4
 800a23a:	f000 fc73 	bl	800ab24 <arm_radix8_butterfly_f32>
 800a23e:	9808      	ldr	r0, [sp, #32]
 800a240:	686a      	ldr	r2, [r5, #4]
 800a242:	4621      	mov	r1, r4
 800a244:	2304      	movs	r3, #4
 800a246:	f000 fc6d 	bl	800ab24 <arm_radix8_butterfly_f32>
 800a24a:	686a      	ldr	r2, [r5, #4]
 800a24c:	9801      	ldr	r0, [sp, #4]
 800a24e:	4621      	mov	r1, r4
 800a250:	2304      	movs	r3, #4
 800a252:	b00d      	add	sp, #52	; 0x34
 800a254:	ecbd 8b0a 	vpop	{d8-d12}
 800a258:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a25c:	f000 bc62 	b.w	800ab24 <arm_radix8_butterfly_f32>

0800a260 <arm_cfft_f32>:
 800a260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a264:	2a01      	cmp	r2, #1
 800a266:	4606      	mov	r6, r0
 800a268:	4617      	mov	r7, r2
 800a26a:	460c      	mov	r4, r1
 800a26c:	4698      	mov	r8, r3
 800a26e:	8805      	ldrh	r5, [r0, #0]
 800a270:	d056      	beq.n	800a320 <arm_cfft_f32+0xc0>
 800a272:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800a276:	d063      	beq.n	800a340 <arm_cfft_f32+0xe0>
 800a278:	d916      	bls.n	800a2a8 <arm_cfft_f32+0x48>
 800a27a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800a27e:	d01a      	beq.n	800a2b6 <arm_cfft_f32+0x56>
 800a280:	d947      	bls.n	800a312 <arm_cfft_f32+0xb2>
 800a282:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800a286:	d05b      	beq.n	800a340 <arm_cfft_f32+0xe0>
 800a288:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800a28c:	d105      	bne.n	800a29a <arm_cfft_f32+0x3a>
 800a28e:	2301      	movs	r3, #1
 800a290:	6872      	ldr	r2, [r6, #4]
 800a292:	4629      	mov	r1, r5
 800a294:	4620      	mov	r0, r4
 800a296:	f000 fc45 	bl	800ab24 <arm_radix8_butterfly_f32>
 800a29a:	f1b8 0f00 	cmp.w	r8, #0
 800a29e:	d111      	bne.n	800a2c4 <arm_cfft_f32+0x64>
 800a2a0:	2f01      	cmp	r7, #1
 800a2a2:	d016      	beq.n	800a2d2 <arm_cfft_f32+0x72>
 800a2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2a8:	2d20      	cmp	r5, #32
 800a2aa:	d049      	beq.n	800a340 <arm_cfft_f32+0xe0>
 800a2ac:	d935      	bls.n	800a31a <arm_cfft_f32+0xba>
 800a2ae:	2d40      	cmp	r5, #64	; 0x40
 800a2b0:	d0ed      	beq.n	800a28e <arm_cfft_f32+0x2e>
 800a2b2:	2d80      	cmp	r5, #128	; 0x80
 800a2b4:	d1f1      	bne.n	800a29a <arm_cfft_f32+0x3a>
 800a2b6:	4621      	mov	r1, r4
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	f7ff fcab 	bl	8009c14 <arm_cfft_radix8by2_f32>
 800a2be:	f1b8 0f00 	cmp.w	r8, #0
 800a2c2:	d0ed      	beq.n	800a2a0 <arm_cfft_f32+0x40>
 800a2c4:	68b2      	ldr	r2, [r6, #8]
 800a2c6:	89b1      	ldrh	r1, [r6, #12]
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	f000 f841 	bl	800a350 <arm_bitreversal_32>
 800a2ce:	2f01      	cmp	r7, #1
 800a2d0:	d1e8      	bne.n	800a2a4 <arm_cfft_f32+0x44>
 800a2d2:	ee07 5a90 	vmov	s15, r5
 800a2d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a2de:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a2e2:	2d00      	cmp	r5, #0
 800a2e4:	d0de      	beq.n	800a2a4 <arm_cfft_f32+0x44>
 800a2e6:	f104 0108 	add.w	r1, r4, #8
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	429d      	cmp	r5, r3
 800a2f0:	f101 0108 	add.w	r1, r1, #8
 800a2f4:	ed11 7a04 	vldr	s14, [r1, #-16]
 800a2f8:	ed51 7a03 	vldr	s15, [r1, #-12]
 800a2fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a300:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a304:	ed01 7a04 	vstr	s14, [r1, #-16]
 800a308:	ed41 7a03 	vstr	s15, [r1, #-12]
 800a30c:	d1ee      	bne.n	800a2ec <arm_cfft_f32+0x8c>
 800a30e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a312:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800a316:	d0ba      	beq.n	800a28e <arm_cfft_f32+0x2e>
 800a318:	e7bf      	b.n	800a29a <arm_cfft_f32+0x3a>
 800a31a:	2d10      	cmp	r5, #16
 800a31c:	d0cb      	beq.n	800a2b6 <arm_cfft_f32+0x56>
 800a31e:	e7bc      	b.n	800a29a <arm_cfft_f32+0x3a>
 800a320:	b19d      	cbz	r5, 800a34a <arm_cfft_f32+0xea>
 800a322:	f101 030c 	add.w	r3, r1, #12
 800a326:	2200      	movs	r2, #0
 800a328:	ed53 7a02 	vldr	s15, [r3, #-8]
 800a32c:	3201      	adds	r2, #1
 800a32e:	eef1 7a67 	vneg.f32	s15, s15
 800a332:	4295      	cmp	r5, r2
 800a334:	ed43 7a02 	vstr	s15, [r3, #-8]
 800a338:	f103 0308 	add.w	r3, r3, #8
 800a33c:	d1f4      	bne.n	800a328 <arm_cfft_f32+0xc8>
 800a33e:	e798      	b.n	800a272 <arm_cfft_f32+0x12>
 800a340:	4621      	mov	r1, r4
 800a342:	4630      	mov	r0, r6
 800a344:	f7ff fd36 	bl	8009db4 <arm_cfft_radix8by4_f32>
 800a348:	e7a7      	b.n	800a29a <arm_cfft_f32+0x3a>
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d0aa      	beq.n	800a2a4 <arm_cfft_f32+0x44>
 800a34e:	e7b9      	b.n	800a2c4 <arm_cfft_f32+0x64>

0800a350 <arm_bitreversal_32>:
 800a350:	b1e9      	cbz	r1, 800a38e <arm_bitreversal_32+0x3e>
 800a352:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a354:	2500      	movs	r5, #0
 800a356:	f102 0e02 	add.w	lr, r2, #2
 800a35a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800a35e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800a362:	08a4      	lsrs	r4, r4, #2
 800a364:	089b      	lsrs	r3, r3, #2
 800a366:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800a36a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800a36e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a372:	00a6      	lsls	r6, r4, #2
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800a37a:	3304      	adds	r3, #4
 800a37c:	1d34      	adds	r4, r6, #4
 800a37e:	3502      	adds	r5, #2
 800a380:	58c6      	ldr	r6, [r0, r3]
 800a382:	5907      	ldr	r7, [r0, r4]
 800a384:	50c7      	str	r7, [r0, r3]
 800a386:	428d      	cmp	r5, r1
 800a388:	5106      	str	r6, [r0, r4]
 800a38a:	d3e6      	bcc.n	800a35a <arm_bitreversal_32+0xa>
 800a38c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a38e:	4770      	bx	lr

0800a390 <arm_mat_mult_f32>:
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	8845      	ldrh	r5, [r0, #2]
 800a396:	880b      	ldrh	r3, [r1, #0]
 800a398:	8806      	ldrh	r6, [r0, #0]
 800a39a:	6847      	ldr	r7, [r0, #4]
 800a39c:	6854      	ldr	r4, [r2, #4]
 800a39e:	6848      	ldr	r0, [r1, #4]
 800a3a0:	b08b      	sub	sp, #44	; 0x2c
 800a3a2:	42ab      	cmp	r3, r5
 800a3a4:	9109      	str	r1, [sp, #36]	; 0x24
 800a3a6:	9604      	str	r6, [sp, #16]
 800a3a8:	8849      	ldrh	r1, [r1, #2]
 800a3aa:	f040 808a 	bne.w	800a4c2 <arm_mat_mult_f32+0x132>
 800a3ae:	8815      	ldrh	r5, [r2, #0]
 800a3b0:	42b5      	cmp	r5, r6
 800a3b2:	f040 8086 	bne.w	800a4c2 <arm_mat_mult_f32+0x132>
 800a3b6:	8852      	ldrh	r2, [r2, #2]
 800a3b8:	428a      	cmp	r2, r1
 800a3ba:	f040 8082 	bne.w	800a4c2 <arm_mat_mult_f32+0x132>
 800a3be:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800a3c2:	1d01      	adds	r1, r0, #4
 800a3c4:	0116      	lsls	r6, r2, #4
 800a3c6:	9108      	str	r1, [sp, #32]
 800a3c8:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 800a3cc:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 800a3d0:	9101      	str	r1, [sp, #4]
 800a3d2:	fb06 f108 	mul.w	r1, r6, r8
 800a3d6:	0095      	lsls	r5, r2, #2
 800a3d8:	9103      	str	r1, [sp, #12]
 800a3da:	00d2      	lsls	r2, r2, #3
 800a3dc:	ea4f 018c 	mov.w	r1, ip, lsl #2
 800a3e0:	f003 0903 	and.w	r9, r3, #3
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	f107 0b10 	add.w	fp, r7, #16
 800a3ea:	eb04 0a05 	add.w	sl, r4, r5
 800a3ee:	9107      	str	r1, [sp, #28]
 800a3f0:	9202      	str	r2, [sp, #8]
 800a3f2:	9306      	str	r3, [sp, #24]
 800a3f4:	f1ab 0310 	sub.w	r3, fp, #16
 800a3f8:	9305      	str	r3, [sp, #20]
 800a3fa:	9b07      	ldr	r3, [sp, #28]
 800a3fc:	f8dd e020 	ldr.w	lr, [sp, #32]
 800a400:	eb03 0c0a 	add.w	ip, r3, sl
 800a404:	eddf 7a31 	vldr	s15, [pc, #196]	; 800a4cc <arm_mat_mult_f32+0x13c>
 800a408:	f1b8 0f00 	cmp.w	r8, #0
 800a40c:	d053      	beq.n	800a4b6 <arm_mat_mult_f32+0x126>
 800a40e:	9b02      	ldr	r3, [sp, #8]
 800a410:	4644      	mov	r4, r8
 800a412:	18c1      	adds	r1, r0, r3
 800a414:	4602      	mov	r2, r0
 800a416:	465b      	mov	r3, fp
 800a418:	ed92 6a00 	vldr	s12, [r2]
 800a41c:	ed13 7a04 	vldr	s14, [r3, #-16]
 800a420:	ed53 4a03 	vldr	s9, [r3, #-12]
 800a424:	ed53 6a02 	vldr	s13, [r3, #-8]
 800a428:	ed91 5a00 	vldr	s10, [r1]
 800a42c:	ed53 5a01 	vldr	s11, [r3, #-4]
 800a430:	1957      	adds	r7, r2, r5
 800a432:	ee27 7a06 	vmul.f32	s14, s14, s12
 800a436:	ed97 6a00 	vldr	s12, [r7]
 800a43a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a43e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800a442:	194f      	adds	r7, r1, r5
 800a444:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a448:	ee26 7a85 	vmul.f32	s14, s13, s10
 800a44c:	edd7 7a00 	vldr	s15, [r7]
 800a450:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a454:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a458:	3c01      	subs	r4, #1
 800a45a:	4432      	add	r2, r6
 800a45c:	4431      	add	r1, r6
 800a45e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a462:	f103 0310 	add.w	r3, r3, #16
 800a466:	d1d7      	bne.n	800a418 <arm_mat_mult_f32+0x88>
 800a468:	9b03      	ldr	r3, [sp, #12]
 800a46a:	9a01      	ldr	r2, [sp, #4]
 800a46c:	4418      	add	r0, r3
 800a46e:	f1b9 0f00 	cmp.w	r9, #0
 800a472:	d00b      	beq.n	800a48c <arm_mat_mult_f32+0xfc>
 800a474:	464b      	mov	r3, r9
 800a476:	edd0 6a00 	vldr	s13, [r0]
 800a47a:	ecb2 7a01 	vldmia	r2!, {s14}
 800a47e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a482:	3b01      	subs	r3, #1
 800a484:	4428      	add	r0, r5
 800a486:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a48a:	d1f4      	bne.n	800a476 <arm_mat_mult_f32+0xe6>
 800a48c:	ecec 7a01 	vstmia	ip!, {s15}
 800a490:	45d4      	cmp	ip, sl
 800a492:	4670      	mov	r0, lr
 800a494:	f10e 0e04 	add.w	lr, lr, #4
 800a498:	d1b4      	bne.n	800a404 <arm_mat_mult_f32+0x74>
 800a49a:	9a01      	ldr	r2, [sp, #4]
 800a49c:	9b06      	ldr	r3, [sp, #24]
 800a49e:	4611      	mov	r1, r2
 800a4a0:	4419      	add	r1, r3
 800a4a2:	449b      	add	fp, r3
 800a4a4:	9b04      	ldr	r3, [sp, #16]
 800a4a6:	9101      	str	r1, [sp, #4]
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	44aa      	add	sl, r5
 800a4ac:	9304      	str	r3, [sp, #16]
 800a4ae:	d004      	beq.n	800a4ba <arm_mat_mult_f32+0x12a>
 800a4b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b2:	6858      	ldr	r0, [r3, #4]
 800a4b4:	e79e      	b.n	800a3f4 <arm_mat_mult_f32+0x64>
 800a4b6:	9a05      	ldr	r2, [sp, #20]
 800a4b8:	e7d9      	b.n	800a46e <arm_mat_mult_f32+0xde>
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	b00b      	add	sp, #44	; 0x2c
 800a4be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c2:	f06f 0002 	mvn.w	r0, #2
 800a4c6:	b00b      	add	sp, #44	; 0x2c
 800a4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4cc:	00000000 	.word	0x00000000

0800a4d0 <arm_mat_inverse_f32>:
 800a4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d4:	8843      	ldrh	r3, [r0, #2]
 800a4d6:	8804      	ldrh	r4, [r0, #0]
 800a4d8:	684e      	ldr	r6, [r1, #4]
 800a4da:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800a4de:	b087      	sub	sp, #28
 800a4e0:	429c      	cmp	r4, r3
 800a4e2:	9301      	str	r3, [sp, #4]
 800a4e4:	9603      	str	r6, [sp, #12]
 800a4e6:	f040 80ea 	bne.w	800a6be <arm_mat_inverse_f32+0x1ee>
 800a4ea:	880a      	ldrh	r2, [r1, #0]
 800a4ec:	884b      	ldrh	r3, [r1, #2]
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	f040 80e5 	bne.w	800a6be <arm_mat_inverse_f32+0x1ee>
 800a4f4:	429c      	cmp	r4, r3
 800a4f6:	f040 80e2 	bne.w	800a6be <arm_mat_inverse_f32+0x1ee>
 800a4fa:	9005      	str	r0, [sp, #20]
 800a4fc:	b30c      	cbz	r4, 800a542 <arm_mat_inverse_f32+0x72>
 800a4fe:	f04f 5b7e 	mov.w	fp, #1065353216	; 0x3f800000
 800a502:	1e67      	subs	r7, r4, #1
 800a504:	f846 bb04 	str.w	fp, [r6], #4
 800a508:	d01b      	beq.n	800a542 <arm_mat_inverse_f32+0x72>
 800a50a:	f04f 0801 	mov.w	r8, #1
 800a50e:	00ba      	lsls	r2, r7, #2
 800a510:	eb06 0a02 	add.w	sl, r6, r2
 800a514:	ea4f 0588 	mov.w	r5, r8, lsl #2
 800a518:	4630      	mov	r0, r6
 800a51a:	2100      	movs	r1, #0
 800a51c:	f000 fdc2 	bl	800b0a4 <memset>
 800a520:	eb0a 0605 	add.w	r6, sl, r5
 800a524:	462a      	mov	r2, r5
 800a526:	2100      	movs	r1, #0
 800a528:	4650      	mov	r0, sl
 800a52a:	f1b8 0f00 	cmp.w	r8, #0
 800a52e:	f000 80cb 	beq.w	800a6c8 <arm_mat_inverse_f32+0x1f8>
 800a532:	f000 fdb7 	bl	800b0a4 <memset>
 800a536:	3f01      	subs	r7, #1
 800a538:	f108 0801 	add.w	r8, r8, #1
 800a53c:	f846 bb04 	str.w	fp, [r6], #4
 800a540:	d1e5      	bne.n	800a50e <arm_mat_inverse_f32+0x3e>
 800a542:	9b01      	ldr	r3, [sp, #4]
 800a544:	2b00      	cmp	r3, #0
 800a546:	f000 80b5 	beq.w	800a6b4 <arm_mat_inverse_f32+0x1e4>
 800a54a:	009d      	lsls	r5, r3, #2
 800a54c:	eb09 0205 	add.w	r2, r9, r5
 800a550:	46cc      	mov	ip, r9
 800a552:	9202      	str	r2, [sp, #8]
 800a554:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a558:	1d2a      	adds	r2, r5, #4
 800a55a:	9204      	str	r2, [sp, #16]
 800a55c:	462f      	mov	r7, r5
 800a55e:	469e      	mov	lr, r3
 800a560:	2600      	movs	r6, #0
 800a562:	9b02      	ldr	r3, [sp, #8]
 800a564:	eddc 6a00 	vldr	s13, [ip]
 800a568:	42b4      	cmp	r4, r6
 800a56a:	eba3 0b07 	sub.w	fp, r3, r7
 800a56e:	f000 80a1 	beq.w	800a6b4 <arm_mat_inverse_f32+0x1e4>
 800a572:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800a6d8 <arm_mat_inverse_f32+0x208>
 800a576:	4632      	mov	r2, r6
 800a578:	4663      	mov	r3, ip
 800a57a:	e00b      	b.n	800a594 <arm_mat_inverse_f32+0xc4>
 800a57c:	eef4 7a47 	vcmp.f32	s15, s14
 800a580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a584:	f102 0201 	add.w	r2, r2, #1
 800a588:	bfc8      	it	gt
 800a58a:	eeb0 7a67 	vmovgt.f32	s14, s15
 800a58e:	42a2      	cmp	r2, r4
 800a590:	442b      	add	r3, r5
 800a592:	d014      	beq.n	800a5be <arm_mat_inverse_f32+0xee>
 800a594:	edd3 7a00 	vldr	s15, [r3]
 800a598:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5a0:	eeb1 6a67 	vneg.f32	s12, s15
 800a5a4:	dcea      	bgt.n	800a57c <arm_mat_inverse_f32+0xac>
 800a5a6:	eeb4 6a47 	vcmp.f32	s12, s14
 800a5aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ae:	f102 0201 	add.w	r2, r2, #1
 800a5b2:	bfc8      	it	gt
 800a5b4:	eeb0 7a46 	vmovgt.f32	s14, s12
 800a5b8:	42a2      	cmp	r2, r4
 800a5ba:	442b      	add	r3, r5
 800a5bc:	d1ea      	bne.n	800a594 <arm_mat_inverse_f32+0xc4>
 800a5be:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a5c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5c6:	d075      	beq.n	800a6b4 <arm_mat_inverse_f32+0x1e4>
 800a5c8:	eef5 6a40 	vcmp.f32	s13, #0.0
 800a5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5d0:	d070      	beq.n	800a6b4 <arm_mat_inverse_f32+0x1e4>
 800a5d2:	4672      	mov	r2, lr
 800a5d4:	4663      	mov	r3, ip
 800a5d6:	ed93 7a00 	vldr	s14, [r3]
 800a5da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a5de:	3a01      	subs	r2, #1
 800a5e0:	ece3 7a01 	vstmia	r3!, {s15}
 800a5e4:	d1f7      	bne.n	800a5d6 <arm_mat_inverse_f32+0x106>
 800a5e6:	9901      	ldr	r1, [sp, #4]
 800a5e8:	464b      	mov	r3, r9
 800a5ea:	ed93 7a00 	vldr	s14, [r3]
 800a5ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a5f2:	3901      	subs	r1, #1
 800a5f4:	ece3 7a01 	vstmia	r3!, {s15}
 800a5f8:	d1f7      	bne.n	800a5ea <arm_mat_inverse_f32+0x11a>
 800a5fa:	9803      	ldr	r0, [sp, #12]
 800a5fc:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800a600:	42b1      	cmp	r1, r6
 800a602:	d039      	beq.n	800a678 <arm_mat_inverse_f32+0x1a8>
 800a604:	eddb 6a00 	vldr	s13, [fp]
 800a608:	465a      	mov	r2, fp
 800a60a:	4673      	mov	r3, lr
 800a60c:	46e2      	mov	sl, ip
 800a60e:	ecba 7a01 	vldmia	sl!, {s14}
 800a612:	edd2 7a00 	vldr	s15, [r2]
 800a616:	ee26 7a87 	vmul.f32	s14, s13, s14
 800a61a:	3b01      	subs	r3, #1
 800a61c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a620:	ece2 7a01 	vstmia	r2!, {s15}
 800a624:	d1f3      	bne.n	800a60e <arm_mat_inverse_f32+0x13e>
 800a626:	9b01      	ldr	r3, [sp, #4]
 800a628:	44bb      	add	fp, r7
 800a62a:	4602      	mov	r2, r0
 800a62c:	46ca      	mov	sl, r9
 800a62e:	ecba 7a01 	vldmia	sl!, {s14}
 800a632:	edd2 7a00 	vldr	s15, [r2]
 800a636:	ee26 7a87 	vmul.f32	s14, s13, s14
 800a63a:	3b01      	subs	r3, #1
 800a63c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a640:	ece2 7a01 	vstmia	r2!, {s15}
 800a644:	d1f3      	bne.n	800a62e <arm_mat_inverse_f32+0x15e>
 800a646:	4428      	add	r0, r5
 800a648:	3101      	adds	r1, #1
 800a64a:	428c      	cmp	r4, r1
 800a64c:	44c3      	add	fp, r8
 800a64e:	d1d7      	bne.n	800a600 <arm_mat_inverse_f32+0x130>
 800a650:	9b04      	ldr	r3, [sp, #16]
 800a652:	f1be 0e01 	subs.w	lr, lr, #1
 800a656:	f106 0601 	add.w	r6, r6, #1
 800a65a:	449c      	add	ip, r3
 800a65c:	f1a7 0704 	sub.w	r7, r7, #4
 800a660:	44a9      	add	r9, r5
 800a662:	f47f af7e 	bne.w	800a562 <arm_mat_inverse_f32+0x92>
 800a666:	eef5 6a40 	vcmp.f32	s13, #0.0
 800a66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a66e:	d006      	beq.n	800a67e <arm_mat_inverse_f32+0x1ae>
 800a670:	2000      	movs	r0, #0
 800a672:	b007      	add	sp, #28
 800a674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a678:	44bb      	add	fp, r7
 800a67a:	4428      	add	r0, r5
 800a67c:	e7e4      	b.n	800a648 <arm_mat_inverse_f32+0x178>
 800a67e:	9b05      	ldr	r3, [sp, #20]
 800a680:	9a01      	ldr	r2, [sp, #4]
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	edd3 7a00 	vldr	s15, [r3]
 800a688:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a68c:	fb02 f204 	mul.w	r2, r2, r4
 800a690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a694:	4614      	mov	r4, r2
 800a696:	bf08      	it	eq
 800a698:	3304      	addeq	r3, #4
 800a69a:	d007      	beq.n	800a6ac <arm_mat_inverse_f32+0x1dc>
 800a69c:	e7e8      	b.n	800a670 <arm_mat_inverse_f32+0x1a0>
 800a69e:	ecf3 7a01 	vldmia	r3!, {s15}
 800a6a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6aa:	d1e1      	bne.n	800a670 <arm_mat_inverse_f32+0x1a0>
 800a6ac:	f10e 0e01 	add.w	lr, lr, #1
 800a6b0:	4574      	cmp	r4, lr
 800a6b2:	d1f4      	bne.n	800a69e <arm_mat_inverse_f32+0x1ce>
 800a6b4:	f06f 0004 	mvn.w	r0, #4
 800a6b8:	b007      	add	sp, #28
 800a6ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6be:	f06f 0002 	mvn.w	r0, #2
 800a6c2:	b007      	add	sp, #28
 800a6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6c8:	4656      	mov	r6, sl
 800a6ca:	3f01      	subs	r7, #1
 800a6cc:	f846 bb04 	str.w	fp, [r6], #4
 800a6d0:	f47f af1b 	bne.w	800a50a <arm_mat_inverse_f32+0x3a>
 800a6d4:	e735      	b.n	800a542 <arm_mat_inverse_f32+0x72>
 800a6d6:	bf00      	nop
 800a6d8:	00000000 	.word	0x00000000

0800a6dc <arm_mat_init_f32>:
 800a6dc:	8001      	strh	r1, [r0, #0]
 800a6de:	8042      	strh	r2, [r0, #2]
 800a6e0:	6043      	str	r3, [r0, #4]
 800a6e2:	4770      	bx	lr

0800a6e4 <arm_biquad_cascade_df2T_f32>:
 800a6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e8:	7807      	ldrb	r7, [r0, #0]
 800a6ea:	ea4f 1e13 	mov.w	lr, r3, lsr #4
 800a6ee:	6885      	ldr	r5, [r0, #8]
 800a6f0:	3514      	adds	r5, #20
 800a6f2:	6846      	ldr	r6, [r0, #4]
 800a6f4:	3608      	adds	r6, #8
 800a6f6:	ea4f 198e 	mov.w	r9, lr, lsl #6
 800a6fa:	eb02 0b09 	add.w	fp, r2, r9
 800a6fe:	f003 080f 	and.w	r8, r3, #15
 800a702:	ea4f 0a88 	mov.w	sl, r8, lsl #2
 800a706:	ed55 7a05 	vldr	s15, [r5, #-20]	; 0xffffffec
 800a70a:	ed15 7a04 	vldr	s14, [r5, #-16]
 800a70e:	ed55 6a03 	vldr	s13, [r5, #-12]
 800a712:	ed15 6a02 	vldr	s12, [r5, #-8]
 800a716:	ed55 5a01 	vldr	s11, [r5, #-4]
 800a71a:	46b4      	mov	ip, r6
 800a71c:	ed56 3a02 	vldr	s7, [r6, #-8]
 800a720:	ed16 4a01 	vldr	s8, [r6, #-4]
 800a724:	f1be 0f00 	cmp.w	lr, #0
 800a728:	f000 8195 	beq.w	800aa56 <arm_biquad_cascade_df2T_f32+0x372>
 800a72c:	f101 0040 	add.w	r0, r1, #64	; 0x40
 800a730:	f102 0340 	add.w	r3, r2, #64	; 0x40
 800a734:	4674      	mov	r4, lr
 800a736:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 800a73a:	ee27 5a83 	vmul.f32	s10, s15, s6
 800a73e:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a742:	ee67 4a03 	vmul.f32	s9, s14, s6
 800a746:	ee34 4a84 	vadd.f32	s8, s9, s8
 800a74a:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a74e:	ee34 4a84 	vadd.f32	s8, s9, s8
 800a752:	ee26 3a83 	vmul.f32	s6, s13, s6
 800a756:	ed03 5a10 	vstr	s10, [r3, #-64]	; 0xffffffc0
 800a75a:	ed50 3a0f 	vldr	s7, [r0, #-60]	; 0xffffffc4
 800a75e:	ee67 4aa3 	vmul.f32	s9, s15, s7
 800a762:	ee74 4a84 	vadd.f32	s9, s9, s8
 800a766:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a76a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a76e:	ee27 4a23 	vmul.f32	s8, s14, s7
 800a772:	ee35 5a04 	vadd.f32	s10, s10, s8
 800a776:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a77a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a77e:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800a782:	ed43 4a0f 	vstr	s9, [r3, #-60]	; 0xffffffc4
 800a786:	ed10 4a0e 	vldr	s8, [r0, #-56]	; 0xffffffc8
 800a78a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a78e:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a792:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a796:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a79a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a79e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a7a2:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a7a6:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a7aa:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a7ae:	ed03 5a0e 	vstr	s10, [r3, #-56]	; 0xffffffc8
 800a7b2:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 800a7b6:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a7ba:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a7be:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a7c2:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a7c6:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a7ca:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a7ce:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a7d2:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a7d6:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a7da:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
 800a7de:	ed10 4a0c 	vldr	s8, [r0, #-48]	; 0xffffffd0
 800a7e2:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a7e6:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a7ea:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a7ee:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a7f2:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a7f6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a7fa:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a7fe:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a802:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a806:	ed03 5a0c 	vstr	s10, [r3, #-48]	; 0xffffffd0
 800a80a:	ed10 4a0b 	vldr	s8, [r0, #-44]	; 0xffffffd4
 800a80e:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a812:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a816:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a81a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a81e:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a822:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a826:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a82a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a82e:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a832:	ed43 4a0b 	vstr	s9, [r3, #-44]	; 0xffffffd4
 800a836:	ed10 4a0a 	vldr	s8, [r0, #-40]	; 0xffffffd8
 800a83a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a83e:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a842:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a846:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a84a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a84e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a852:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a856:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a85a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a85e:	ed03 5a0a 	vstr	s10, [r3, #-40]	; 0xffffffd8
 800a862:	ed10 4a09 	vldr	s8, [r0, #-36]	; 0xffffffdc
 800a866:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a86a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a86e:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a872:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a876:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a87a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a87e:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a882:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a886:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a88a:	ed43 4a09 	vstr	s9, [r3, #-36]	; 0xffffffdc
 800a88e:	ed10 4a08 	vldr	s8, [r0, #-32]	; 0xffffffe0
 800a892:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a896:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a89a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a89e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a8a2:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a8a6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a8aa:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a8ae:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a8b2:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a8b6:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 800a8ba:	ed10 4a07 	vldr	s8, [r0, #-28]	; 0xffffffe4
 800a8be:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a8c2:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a8c6:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a8ca:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a8ce:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a8d2:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a8d6:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a8da:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a8de:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a8e2:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 800a8e6:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 800a8ea:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a8ee:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a8f2:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a8f6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a8fa:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a8fe:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a902:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a906:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a90a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a90e:	ed03 5a06 	vstr	s10, [r3, #-24]	; 0xffffffe8
 800a912:	ed10 4a05 	vldr	s8, [r0, #-20]	; 0xffffffec
 800a916:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a91a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a91e:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a922:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a926:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a92a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a92e:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a932:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a936:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a93a:	ed43 4a05 	vstr	s9, [r3, #-20]	; 0xffffffec
 800a93e:	ed10 4a04 	vldr	s8, [r0, #-16]
 800a942:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a946:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a94a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a94e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a952:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a956:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a95a:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a95e:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a962:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a966:	ed03 5a04 	vstr	s10, [r3, #-16]
 800a96a:	ed10 4a03 	vldr	s8, [r0, #-12]
 800a96e:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a972:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a976:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a97a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a97e:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a982:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a986:	ee26 3a24 	vmul.f32	s6, s12, s9
 800a98a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800a98e:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a992:	ed43 4a03 	vstr	s9, [r3, #-12]
 800a996:	ed10 4a02 	vldr	s8, [r0, #-8]
 800a99a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800a99e:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a9a2:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800a9a6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a9aa:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a9ae:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a9b2:	ee26 3a05 	vmul.f32	s6, s12, s10
 800a9b6:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a9ba:	ee66 3a84 	vmul.f32	s7, s13, s8
 800a9be:	ed03 5a02 	vstr	s10, [r3, #-8]
 800a9c2:	ed10 4a01 	vldr	s8, [r0, #-4]
 800a9c6:	ee67 4a84 	vmul.f32	s9, s15, s8
 800a9ca:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a9ce:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a9d2:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a9d6:	ee67 3a04 	vmul.f32	s7, s14, s8
 800a9da:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a9de:	ee66 3a24 	vmul.f32	s7, s12, s9
 800a9e2:	ee73 3a85 	vadd.f32	s7, s7, s10
 800a9e6:	ee26 5a84 	vmul.f32	s10, s13, s8
 800a9ea:	ee25 4aa4 	vmul.f32	s8, s11, s9
 800a9ee:	ee34 4a05 	vadd.f32	s8, s8, s10
 800a9f2:	ed43 4a01 	vstr	s9, [r3, #-4]
 800a9f6:	3040      	adds	r0, #64	; 0x40
 800a9f8:	3340      	adds	r3, #64	; 0x40
 800a9fa:	3c01      	subs	r4, #1
 800a9fc:	f47f ae9b 	bne.w	800a736 <arm_biquad_cascade_df2T_f32+0x52>
 800aa00:	4449      	add	r1, r9
 800aa02:	465b      	mov	r3, fp
 800aa04:	f1b8 0f00 	cmp.w	r8, #0
 800aa08:	d019      	beq.n	800aa3e <arm_biquad_cascade_df2T_f32+0x35a>
 800aa0a:	eb01 000a 	add.w	r0, r1, sl
 800aa0e:	ecf1 2a01 	vldmia	r1!, {s5}
 800aa12:	ee27 3aa2 	vmul.f32	s6, s15, s5
 800aa16:	ee33 3a23 	vadd.f32	s6, s6, s7
 800aa1a:	ee67 3a22 	vmul.f32	s7, s14, s5
 800aa1e:	ee33 4a84 	vadd.f32	s8, s7, s8
 800aa22:	ee26 5a03 	vmul.f32	s10, s12, s6
 800aa26:	ee75 3a04 	vadd.f32	s7, s10, s8
 800aa2a:	ee66 2aa2 	vmul.f32	s5, s13, s5
 800aa2e:	ee25 4a83 	vmul.f32	s8, s11, s6
 800aa32:	ee34 4a22 	vadd.f32	s8, s8, s5
 800aa36:	eca3 3a01 	vstmia	r3!, {s6}
 800aa3a:	4281      	cmp	r1, r0
 800aa3c:	d1e7      	bne.n	800aa0e <arm_biquad_cascade_df2T_f32+0x32a>
 800aa3e:	ed4c 3a02 	vstr	s7, [ip, #-8]
 800aa42:	ed0c 4a01 	vstr	s8, [ip, #-4]
 800aa46:	3514      	adds	r5, #20
 800aa48:	3608      	adds	r6, #8
 800aa4a:	4611      	mov	r1, r2
 800aa4c:	3f01      	subs	r7, #1
 800aa4e:	f47f ae5a 	bne.w	800a706 <arm_biquad_cascade_df2T_f32+0x22>
 800aa52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa56:	4613      	mov	r3, r2
 800aa58:	e7d4      	b.n	800aa04 <arm_biquad_cascade_df2T_f32+0x320>
	...

0800aa5c <arm_biquad_cascade_df2T_init_f32>:
 800aa5c:	b510      	push	{r4, lr}
 800aa5e:	6082      	str	r2, [r0, #8]
 800aa60:	7001      	strb	r1, [r0, #0]
 800aa62:	4604      	mov	r4, r0
 800aa64:	00ca      	lsls	r2, r1, #3
 800aa66:	4618      	mov	r0, r3
 800aa68:	2100      	movs	r1, #0
 800aa6a:	f000 fb1b 	bl	800b0a4 <memset>
 800aa6e:	6060      	str	r0, [r4, #4]
 800aa70:	bd10      	pop	{r4, pc}
 800aa72:	bf00      	nop

0800aa74 <arm_dot_prod_f32>:
 800aa74:	b4f0      	push	{r4, r5, r6, r7}
 800aa76:	0897      	lsrs	r7, r2, #2
 800aa78:	eddf 5a29 	vldr	s11, [pc, #164]	; 800ab20 <arm_dot_prod_f32+0xac>
 800aa7c:	d02d      	beq.n	800aada <arm_dot_prod_f32+0x66>
 800aa7e:	f100 0510 	add.w	r5, r0, #16
 800aa82:	f101 0410 	add.w	r4, r1, #16
 800aa86:	463e      	mov	r6, r7
 800aa88:	ed55 6a04 	vldr	s13, [r5, #-16]
 800aa8c:	ed54 3a04 	vldr	s7, [r4, #-16]
 800aa90:	ed15 7a03 	vldr	s14, [r5, #-12]
 800aa94:	ed14 4a03 	vldr	s8, [r4, #-12]
 800aa98:	ed55 7a02 	vldr	s15, [r5, #-8]
 800aa9c:	ed54 4a02 	vldr	s9, [r4, #-8]
 800aaa0:	ed15 6a01 	vldr	s12, [r5, #-4]
 800aaa4:	ed14 5a01 	vldr	s10, [r4, #-4]
 800aaa8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800aaac:	ee27 7a04 	vmul.f32	s14, s14, s8
 800aab0:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800aab4:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800aab8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800aabc:	ee66 6a05 	vmul.f32	s13, s12, s10
 800aac0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aac4:	3e01      	subs	r6, #1
 800aac6:	f105 0510 	add.w	r5, r5, #16
 800aaca:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800aace:	f104 0410 	add.w	r4, r4, #16
 800aad2:	d1d9      	bne.n	800aa88 <arm_dot_prod_f32+0x14>
 800aad4:	013f      	lsls	r7, r7, #4
 800aad6:	4438      	add	r0, r7
 800aad8:	4439      	add	r1, r7
 800aada:	f012 0203 	ands.w	r2, r2, #3
 800aade:	d01b      	beq.n	800ab18 <arm_dot_prod_f32+0xa4>
 800aae0:	edd1 7a00 	vldr	s15, [r1]
 800aae4:	ed90 7a00 	vldr	s14, [r0]
 800aae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aaec:	3a01      	subs	r2, #1
 800aaee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800aaf2:	d011      	beq.n	800ab18 <arm_dot_prod_f32+0xa4>
 800aaf4:	edd1 7a01 	vldr	s15, [r1, #4]
 800aaf8:	ed90 7a01 	vldr	s14, [r0, #4]
 800aafc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab00:	2a01      	cmp	r2, #1
 800ab02:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800ab06:	d007      	beq.n	800ab18 <arm_dot_prod_f32+0xa4>
 800ab08:	edd0 7a02 	vldr	s15, [r0, #8]
 800ab0c:	ed91 7a02 	vldr	s14, [r1, #8]
 800ab10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab14:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800ab18:	edc3 5a00 	vstr	s11, [r3]
 800ab1c:	bcf0      	pop	{r4, r5, r6, r7}
 800ab1e:	4770      	bx	lr
 800ab20:	00000000 	.word	0x00000000

0800ab24 <arm_radix8_butterfly_f32>:
 800ab24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab28:	ed2d 8b10 	vpush	{d8-d15}
 800ab2c:	b095      	sub	sp, #84	; 0x54
 800ab2e:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800ab32:	4603      	mov	r3, r0
 800ab34:	3304      	adds	r3, #4
 800ab36:	ed9f bab9 	vldr	s22, [pc, #740]	; 800ae1c <arm_radix8_butterfly_f32+0x2f8>
 800ab3a:	9012      	str	r0, [sp, #72]	; 0x48
 800ab3c:	468b      	mov	fp, r1
 800ab3e:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab40:	4689      	mov	r9, r1
 800ab42:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800ab46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab48:	960f      	str	r6, [sp, #60]	; 0x3c
 800ab4a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800ab4e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800ab52:	eb03 0508 	add.w	r5, r3, r8
 800ab56:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800ab5a:	eb05 040e 	add.w	r4, r5, lr
 800ab5e:	0137      	lsls	r7, r6, #4
 800ab60:	eba6 030a 	sub.w	r3, r6, sl
 800ab64:	eb04 000e 	add.w	r0, r4, lr
 800ab68:	44b2      	add	sl, r6
 800ab6a:	1d3a      	adds	r2, r7, #4
 800ab6c:	9702      	str	r7, [sp, #8]
 800ab6e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ab72:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800ab76:	ebae 0c06 	sub.w	ip, lr, r6
 800ab7a:	9703      	str	r7, [sp, #12]
 800ab7c:	eb03 0708 	add.w	r7, r3, r8
 800ab80:	9701      	str	r7, [sp, #4]
 800ab82:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800ab86:	9706      	str	r7, [sp, #24]
 800ab88:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800ab8a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800ab8e:	f10e 0104 	add.w	r1, lr, #4
 800ab92:	4439      	add	r1, r7
 800ab94:	443a      	add	r2, r7
 800ab96:	0137      	lsls	r7, r6, #4
 800ab98:	00f6      	lsls	r6, r6, #3
 800ab9a:	9704      	str	r7, [sp, #16]
 800ab9c:	9605      	str	r6, [sp, #20]
 800ab9e:	9f01      	ldr	r7, [sp, #4]
 800aba0:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800aba2:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800aba6:	f04f 0c00 	mov.w	ip, #0
 800abaa:	edd4 6a00 	vldr	s13, [r4]
 800abae:	edd7 1a00 	vldr	s3, [r7]
 800abb2:	ed16 aa01 	vldr	s20, [r6, #-4]
 800abb6:	edd5 5a00 	vldr	s11, [r5]
 800abba:	ed52 9a01 	vldr	s19, [r2, #-4]
 800abbe:	ed90 6a00 	vldr	s12, [r0]
 800abc2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800abc6:	ed93 3a00 	vldr	s6, [r3]
 800abca:	ee39 0a86 	vadd.f32	s0, s19, s12
 800abce:	ee33 2a21 	vadd.f32	s4, s6, s3
 800abd2:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800abd6:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800abda:	ee35 7a02 	vadd.f32	s14, s10, s4
 800abde:	ee34 4a80 	vadd.f32	s8, s9, s0
 800abe2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800abe6:	ee74 6a07 	vadd.f32	s13, s8, s14
 800abea:	ee34 4a47 	vsub.f32	s8, s8, s14
 800abee:	ed46 6a01 	vstr	s13, [r6, #-4]
 800abf2:	ed85 4a00 	vstr	s8, [r5]
 800abf6:	edd1 6a00 	vldr	s13, [r1]
 800abfa:	ed94 9a01 	vldr	s18, [r4, #4]
 800abfe:	edd3 2a01 	vldr	s5, [r3, #4]
 800ac02:	edd7 8a01 	vldr	s17, [r7, #4]
 800ac06:	edd6 0a00 	vldr	s1, [r6]
 800ac0a:	edd5 3a01 	vldr	s7, [r5, #4]
 800ac0e:	ed90 8a01 	vldr	s16, [r0, #4]
 800ac12:	ed92 7a00 	vldr	s14, [r2]
 800ac16:	ee33 3a61 	vsub.f32	s6, s6, s3
 800ac1a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800ac1e:	ee72 aae8 	vsub.f32	s21, s5, s17
 800ac22:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800ac26:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800ac2a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ac2e:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800ac32:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800ac36:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800ac3a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800ac3e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800ac42:	ee77 0a08 	vadd.f32	s1, s14, s16
 800ac46:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800ac4a:	ee37 7a48 	vsub.f32	s14, s14, s16
 800ac4e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800ac52:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800ac56:	ee76 6a89 	vadd.f32	s13, s13, s18
 800ac5a:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800ac5e:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800ac62:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800ac66:	ee35 5a42 	vsub.f32	s10, s10, s4
 800ac6a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800ac6e:	ee33 2a20 	vadd.f32	s4, s6, s1
 800ac72:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800ac76:	ee33 3a60 	vsub.f32	s6, s6, s1
 800ac7a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800ac7e:	ee77 0a01 	vadd.f32	s1, s14, s2
 800ac82:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800ac86:	ee37 7a41 	vsub.f32	s14, s14, s2
 800ac8a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800ac8e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800ac92:	ee76 3a27 	vadd.f32	s7, s12, s15
 800ac96:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ac9a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800ac9e:	ee33 1a45 	vsub.f32	s2, s6, s10
 800aca2:	ee32 2a40 	vsub.f32	s4, s4, s0
 800aca6:	ee35 5a03 	vadd.f32	s10, s10, s6
 800acaa:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800acae:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800acb2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800acb6:	ee34 6a67 	vsub.f32	s12, s8, s15
 800acba:	ee75 4a87 	vadd.f32	s9, s11, s14
 800acbe:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800acc2:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800acc6:	ee77 7a84 	vadd.f32	s15, s15, s8
 800acca:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800acce:	44dc      	add	ip, fp
 800acd0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800acd4:	45e1      	cmp	r9, ip
 800acd6:	ed86 8a00 	vstr	s16, [r6]
 800acda:	ed85 2a01 	vstr	s4, [r5, #4]
 800acde:	4456      	add	r6, sl
 800ace0:	ed02 0a01 	vstr	s0, [r2, #-4]
 800ace4:	4455      	add	r5, sl
 800ace6:	edc0 6a00 	vstr	s13, [r0]
 800acea:	ed82 1a00 	vstr	s2, [r2]
 800acee:	ed80 5a01 	vstr	s10, [r0, #4]
 800acf2:	4452      	add	r2, sl
 800acf4:	ed01 3a01 	vstr	s6, [r1, #-4]
 800acf8:	4450      	add	r0, sl
 800acfa:	edc7 2a00 	vstr	s5, [r7]
 800acfe:	edc4 4a00 	vstr	s9, [r4]
 800ad02:	ed83 7a00 	vstr	s14, [r3]
 800ad06:	edc1 5a00 	vstr	s11, [r1]
 800ad0a:	edc7 3a01 	vstr	s7, [r7, #4]
 800ad0e:	4451      	add	r1, sl
 800ad10:	ed84 6a01 	vstr	s12, [r4, #4]
 800ad14:	4457      	add	r7, sl
 800ad16:	edc3 7a01 	vstr	s15, [r3, #4]
 800ad1a:	4454      	add	r4, sl
 800ad1c:	4453      	add	r3, sl
 800ad1e:	f63f af44 	bhi.w	800abaa <arm_radix8_butterfly_f32+0x86>
 800ad22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad24:	2b07      	cmp	r3, #7
 800ad26:	f240 81b7 	bls.w	800b098 <arm_radix8_butterfly_f32+0x574>
 800ad2a:	9b06      	ldr	r3, [sp, #24]
 800ad2c:	9903      	ldr	r1, [sp, #12]
 800ad2e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ad30:	9e05      	ldr	r6, [sp, #20]
 800ad32:	9a04      	ldr	r2, [sp, #16]
 800ad34:	f103 0c08 	add.w	ip, r3, #8
 800ad38:	9b02      	ldr	r3, [sp, #8]
 800ad3a:	3108      	adds	r1, #8
 800ad3c:	f108 0808 	add.w	r8, r8, #8
 800ad40:	1841      	adds	r1, r0, r1
 800ad42:	3608      	adds	r6, #8
 800ad44:	330c      	adds	r3, #12
 800ad46:	4604      	mov	r4, r0
 800ad48:	4444      	add	r4, r8
 800ad4a:	18c3      	adds	r3, r0, r3
 800ad4c:	9109      	str	r1, [sp, #36]	; 0x24
 800ad4e:	1981      	adds	r1, r0, r6
 800ad50:	f10e 0e08 	add.w	lr, lr, #8
 800ad54:	3208      	adds	r2, #8
 800ad56:	940b      	str	r4, [sp, #44]	; 0x2c
 800ad58:	9107      	str	r1, [sp, #28]
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	4601      	mov	r1, r0
 800ad5e:	9304      	str	r3, [sp, #16]
 800ad60:	f100 030c 	add.w	r3, r0, #12
 800ad64:	4474      	add	r4, lr
 800ad66:	f04f 0801 	mov.w	r8, #1
 800ad6a:	1882      	adds	r2, r0, r2
 800ad6c:	4461      	add	r1, ip
 800ad6e:	9305      	str	r3, [sp, #20]
 800ad70:	464b      	mov	r3, r9
 800ad72:	940a      	str	r4, [sp, #40]	; 0x28
 800ad74:	46c1      	mov	r9, r8
 800ad76:	9208      	str	r2, [sp, #32]
 800ad78:	46d8      	mov	r8, fp
 800ad7a:	9106      	str	r1, [sp, #24]
 800ad7c:	f04f 0e00 	mov.w	lr, #0
 800ad80:	469b      	mov	fp, r3
 800ad82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad84:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ad86:	449e      	add	lr, r3
 800ad88:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800ad8c:	441a      	add	r2, r3
 800ad8e:	920e      	str	r2, [sp, #56]	; 0x38
 800ad90:	441a      	add	r2, r3
 800ad92:	18d4      	adds	r4, r2, r3
 800ad94:	18e5      	adds	r5, r4, r3
 800ad96:	18ee      	adds	r6, r5, r3
 800ad98:	18f7      	adds	r7, r6, r3
 800ad9a:	eb07 0c03 	add.w	ip, r7, r3
 800ad9e:	920d      	str	r2, [sp, #52]	; 0x34
 800ada0:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800ada4:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800ada8:	910c      	str	r1, [sp, #48]	; 0x30
 800adaa:	4419      	add	r1, r3
 800adac:	9103      	str	r1, [sp, #12]
 800adae:	4419      	add	r1, r3
 800adb0:	18ca      	adds	r2, r1, r3
 800adb2:	9202      	str	r2, [sp, #8]
 800adb4:	441a      	add	r2, r3
 800adb6:	18d0      	adds	r0, r2, r3
 800adb8:	ed92 ea01 	vldr	s28, [r2, #4]
 800adbc:	9a02      	ldr	r2, [sp, #8]
 800adbe:	edd4 7a00 	vldr	s15, [r4]
 800adc2:	edd2 da01 	vldr	s27, [r2, #4]
 800adc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800adc8:	ed91 da01 	vldr	s26, [r1, #4]
 800adcc:	ed92 ca01 	vldr	s24, [r2, #4]
 800add0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800add2:	9903      	ldr	r1, [sp, #12]
 800add4:	edcd 7a03 	vstr	s15, [sp, #12]
 800add8:	edd2 7a00 	vldr	s15, [r2]
 800addc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adde:	edcd 7a02 	vstr	s15, [sp, #8]
 800ade2:	edd2 7a00 	vldr	s15, [r2]
 800ade6:	edd0 ea01 	vldr	s29, [r0, #4]
 800adea:	edd1 ca01 	vldr	s25, [r1, #4]
 800adee:	eddc ba00 	vldr	s23, [ip]
 800adf2:	edd7 aa00 	vldr	s21, [r7]
 800adf6:	ed96 aa00 	vldr	s20, [r6]
 800adfa:	edd5 9a00 	vldr	s19, [r5]
 800adfe:	edcd 7a01 	vstr	s15, [sp, #4]
 800ae02:	4403      	add	r3, r0
 800ae04:	ed93 fa01 	vldr	s30, [r3, #4]
 800ae08:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800ae0c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800ae10:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ae14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ae18:	46cc      	mov	ip, r9
 800ae1a:	e001      	b.n	800ae20 <arm_radix8_butterfly_f32+0x2fc>
 800ae1c:	3f3504f3 	.word	0x3f3504f3
 800ae20:	ed91 6a00 	vldr	s12, [r1]
 800ae24:	ed93 5a00 	vldr	s10, [r3]
 800ae28:	edd0 fa00 	vldr	s31, [r0]
 800ae2c:	edd4 7a00 	vldr	s15, [r4]
 800ae30:	ed95 7a00 	vldr	s14, [r5]
 800ae34:	ed56 3a01 	vldr	s7, [r6, #-4]
 800ae38:	ed17 3a01 	vldr	s6, [r7, #-4]
 800ae3c:	ed92 2a00 	vldr	s4, [r2]
 800ae40:	ed96 0a00 	vldr	s0, [r6]
 800ae44:	ee33 8a85 	vadd.f32	s16, s7, s10
 800ae48:	ee32 1a06 	vadd.f32	s2, s4, s12
 800ae4c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800ae50:	ee77 4a87 	vadd.f32	s9, s15, s14
 800ae54:	ee78 1a04 	vadd.f32	s3, s16, s8
 800ae58:	ee71 6a24 	vadd.f32	s13, s2, s9
 800ae5c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800ae60:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800ae64:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae68:	ed06 6a01 	vstr	s12, [r6, #-4]
 800ae6c:	edd4 8a01 	vldr	s17, [r4, #4]
 800ae70:	ed92 9a01 	vldr	s18, [r2, #4]
 800ae74:	edd7 0a00 	vldr	s1, [r7]
 800ae78:	edd1 2a01 	vldr	s5, [r1, #4]
 800ae7c:	ed95 7a01 	vldr	s14, [r5, #4]
 800ae80:	ed93 6a01 	vldr	s12, [r3, #4]
 800ae84:	edd0 5a01 	vldr	s11, [r0, #4]
 800ae88:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800ae8c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800ae90:	ee39 5a62 	vsub.f32	s10, s18, s5
 800ae94:	ee78 fac7 	vsub.f32	s31, s17, s14
 800ae98:	ee38 4a44 	vsub.f32	s8, s16, s8
 800ae9c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800aea0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800aea4:	ee79 2a22 	vadd.f32	s5, s18, s5
 800aea8:	ee32 9a27 	vadd.f32	s18, s4, s15
 800aeac:	ee72 7a67 	vsub.f32	s15, s4, s15
 800aeb0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800aeb4:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800aeb8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800aebc:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800aec0:	ee32 1a08 	vadd.f32	s2, s4, s16
 800aec4:	ee72 fa87 	vadd.f32	s31, s5, s14
 800aec8:	ee32 2a48 	vsub.f32	s4, s4, s16
 800aecc:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800aed0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800aed4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800aed8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800aedc:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800aee0:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800aee4:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800aee8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800aeec:	ee30 6a46 	vsub.f32	s12, s0, s12
 800aef0:	ee74 0a22 	vadd.f32	s1, s8, s5
 800aef4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800aef8:	ee74 2a62 	vsub.f32	s5, s8, s5
 800aefc:	ee36 6a68 	vsub.f32	s12, s12, s17
 800af00:	ee32 4a64 	vsub.f32	s8, s4, s9
 800af04:	ee73 8a09 	vadd.f32	s17, s6, s18
 800af08:	ee74 4a82 	vadd.f32	s9, s9, s4
 800af0c:	ee33 9a49 	vsub.f32	s18, s6, s18
 800af10:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800af14:	ee35 3a85 	vadd.f32	s6, s11, s10
 800af18:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800af1c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800af20:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800af24:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800af28:	ee30 7a68 	vsub.f32	s14, s0, s17
 800af2c:	ee35 8a03 	vadd.f32	s16, s10, s6
 800af30:	ee38 0a80 	vadd.f32	s0, s17, s0
 800af34:	ee73 3a82 	vadd.f32	s7, s7, s4
 800af38:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800af3c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800af40:	eddd 1a02 	vldr	s3, [sp, #8]
 800af44:	ee35 5a43 	vsub.f32	s10, s10, s6
 800af48:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800af4c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800af50:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800af54:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800af58:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800af5c:	ee76 5a49 	vsub.f32	s11, s12, s18
 800af60:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800af64:	ee39 6a06 	vadd.f32	s12, s18, s12
 800af68:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800af6c:	ee21 4a84 	vmul.f32	s8, s3, s8
 800af70:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800af74:	ee22 7a07 	vmul.f32	s14, s4, s14
 800af78:	ee22 2a08 	vmul.f32	s4, s4, s16
 800af7c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800af80:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800af84:	ee31 1a09 	vadd.f32	s2, s2, s18
 800af88:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800af8c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800af90:	ee74 0a60 	vsub.f32	s1, s8, s1
 800af94:	ee37 7a48 	vsub.f32	s14, s14, s16
 800af98:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800af9c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800afa0:	ee72 1a21 	vadd.f32	s3, s4, s3
 800afa4:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800afa8:	ee38 2a89 	vadd.f32	s4, s17, s18
 800afac:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800afb0:	ee38 8a04 	vadd.f32	s16, s16, s8
 800afb4:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800afb8:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800afbc:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800afc0:	eddd 5a03 	vldr	s11, [sp, #12]
 800afc4:	edc6 fa00 	vstr	s31, [r6]
 800afc8:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800afcc:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800afd0:	ee30 0a45 	vsub.f32	s0, s0, s10
 800afd4:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800afd8:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800afdc:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800afe0:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800afe4:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800afe8:	ee25 6a86 	vmul.f32	s12, s11, s12
 800afec:	ee74 4a89 	vadd.f32	s9, s9, s18
 800aff0:	ee34 3a43 	vsub.f32	s6, s8, s6
 800aff4:	ee78 8a85 	vadd.f32	s17, s17, s10
 800aff8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800affc:	44c4      	add	ip, r8
 800affe:	45e3      	cmp	fp, ip
 800b000:	edc3 3a00 	vstr	s7, [r3]
 800b004:	edc3 6a01 	vstr	s13, [r3, #4]
 800b008:	4456      	add	r6, sl
 800b00a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b00e:	edc7 0a00 	vstr	s1, [r7]
 800b012:	4453      	add	r3, sl
 800b014:	ed80 2a00 	vstr	s4, [r0]
 800b018:	edc0 2a01 	vstr	s5, [r0, #4]
 800b01c:	4457      	add	r7, sl
 800b01e:	edc2 1a00 	vstr	s3, [r2]
 800b022:	ed82 7a01 	vstr	s14, [r2, #4]
 800b026:	4450      	add	r0, sl
 800b028:	ed85 8a00 	vstr	s16, [r5]
 800b02c:	ed85 0a01 	vstr	s0, [r5, #4]
 800b030:	4452      	add	r2, sl
 800b032:	edc1 4a00 	vstr	s9, [r1]
 800b036:	4455      	add	r5, sl
 800b038:	ed81 3a01 	vstr	s6, [r1, #4]
 800b03c:	edc4 8a00 	vstr	s17, [r4]
 800b040:	ed84 6a01 	vstr	s12, [r4, #4]
 800b044:	4451      	add	r1, sl
 800b046:	4454      	add	r4, sl
 800b048:	f63f aeea 	bhi.w	800ae20 <arm_radix8_butterfly_f32+0x2fc>
 800b04c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b04e:	3308      	adds	r3, #8
 800b050:	930b      	str	r3, [sp, #44]	; 0x2c
 800b052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b054:	3308      	adds	r3, #8
 800b056:	930a      	str	r3, [sp, #40]	; 0x28
 800b058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b05a:	3308      	adds	r3, #8
 800b05c:	9309      	str	r3, [sp, #36]	; 0x24
 800b05e:	9b08      	ldr	r3, [sp, #32]
 800b060:	3308      	adds	r3, #8
 800b062:	9308      	str	r3, [sp, #32]
 800b064:	9b07      	ldr	r3, [sp, #28]
 800b066:	3308      	adds	r3, #8
 800b068:	9307      	str	r3, [sp, #28]
 800b06a:	9b06      	ldr	r3, [sp, #24]
 800b06c:	3308      	adds	r3, #8
 800b06e:	9306      	str	r3, [sp, #24]
 800b070:	9b05      	ldr	r3, [sp, #20]
 800b072:	3308      	adds	r3, #8
 800b074:	9305      	str	r3, [sp, #20]
 800b076:	9b04      	ldr	r3, [sp, #16]
 800b078:	3308      	adds	r3, #8
 800b07a:	9304      	str	r3, [sp, #16]
 800b07c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b07e:	f109 0901 	add.w	r9, r9, #1
 800b082:	454b      	cmp	r3, r9
 800b084:	f47f ae7d 	bne.w	800ad82 <arm_radix8_butterfly_f32+0x25e>
 800b088:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b08a:	00db      	lsls	r3, r3, #3
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	46d9      	mov	r9, fp
 800b090:	9310      	str	r3, [sp, #64]	; 0x40
 800b092:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800b096:	e554      	b.n	800ab42 <arm_radix8_butterfly_f32+0x1e>
 800b098:	b015      	add	sp, #84	; 0x54
 800b09a:	ecbd 8b10 	vpop	{d8-d15}
 800b09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a2:	bf00      	nop

0800b0a4 <memset>:
 800b0a4:	4402      	add	r2, r0
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d100      	bne.n	800b0ae <memset+0xa>
 800b0ac:	4770      	bx	lr
 800b0ae:	f803 1b01 	strb.w	r1, [r3], #1
 800b0b2:	e7f9      	b.n	800b0a8 <memset+0x4>

0800b0b4 <__errno>:
 800b0b4:	4b01      	ldr	r3, [pc, #4]	; (800b0bc <__errno+0x8>)
 800b0b6:	6818      	ldr	r0, [r3, #0]
 800b0b8:	4770      	bx	lr
 800b0ba:	bf00      	nop
 800b0bc:	200078c0 	.word	0x200078c0

0800b0c0 <__libc_init_array>:
 800b0c0:	b570      	push	{r4, r5, r6, lr}
 800b0c2:	4d0d      	ldr	r5, [pc, #52]	; (800b0f8 <__libc_init_array+0x38>)
 800b0c4:	4c0d      	ldr	r4, [pc, #52]	; (800b0fc <__libc_init_array+0x3c>)
 800b0c6:	1b64      	subs	r4, r4, r5
 800b0c8:	10a4      	asrs	r4, r4, #2
 800b0ca:	2600      	movs	r6, #0
 800b0cc:	42a6      	cmp	r6, r4
 800b0ce:	d109      	bne.n	800b0e4 <__libc_init_array+0x24>
 800b0d0:	4d0b      	ldr	r5, [pc, #44]	; (800b100 <__libc_init_array+0x40>)
 800b0d2:	4c0c      	ldr	r4, [pc, #48]	; (800b104 <__libc_init_array+0x44>)
 800b0d4:	f001 f96a 	bl	800c3ac <_init>
 800b0d8:	1b64      	subs	r4, r4, r5
 800b0da:	10a4      	asrs	r4, r4, #2
 800b0dc:	2600      	movs	r6, #0
 800b0de:	42a6      	cmp	r6, r4
 800b0e0:	d105      	bne.n	800b0ee <__libc_init_array+0x2e>
 800b0e2:	bd70      	pop	{r4, r5, r6, pc}
 800b0e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0e8:	4798      	blx	r3
 800b0ea:	3601      	adds	r6, #1
 800b0ec:	e7ee      	b.n	800b0cc <__libc_init_array+0xc>
 800b0ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0f2:	4798      	blx	r3
 800b0f4:	3601      	adds	r6, #1
 800b0f6:	e7f2      	b.n	800b0de <__libc_init_array+0x1e>
 800b0f8:	0801f420 	.word	0x0801f420
 800b0fc:	0801f420 	.word	0x0801f420
 800b100:	0801f420 	.word	0x0801f420
 800b104:	0801f424 	.word	0x0801f424

0800b108 <exp>:
 800b108:	b538      	push	{r3, r4, r5, lr}
 800b10a:	ed2d 8b02 	vpush	{d8}
 800b10e:	ec55 4b10 	vmov	r4, r5, d0
 800b112:	f000 f9e5 	bl	800b4e0 <__ieee754_exp>
 800b116:	eeb0 8a40 	vmov.f32	s16, s0
 800b11a:	eef0 8a60 	vmov.f32	s17, s1
 800b11e:	ec45 4b10 	vmov	d0, r4, r5
 800b122:	f000 f8f3 	bl	800b30c <finite>
 800b126:	b168      	cbz	r0, 800b144 <exp+0x3c>
 800b128:	a317      	add	r3, pc, #92	; (adr r3, 800b188 <exp+0x80>)
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	4620      	mov	r0, r4
 800b130:	4629      	mov	r1, r5
 800b132:	f7f5 fcbd 	bl	8000ab0 <__aeabi_dcmpgt>
 800b136:	b160      	cbz	r0, 800b152 <exp+0x4a>
 800b138:	f7ff ffbc 	bl	800b0b4 <__errno>
 800b13c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800b178 <exp+0x70>
 800b140:	2322      	movs	r3, #34	; 0x22
 800b142:	6003      	str	r3, [r0, #0]
 800b144:	eeb0 0a48 	vmov.f32	s0, s16
 800b148:	eef0 0a68 	vmov.f32	s1, s17
 800b14c:	ecbd 8b02 	vpop	{d8}
 800b150:	bd38      	pop	{r3, r4, r5, pc}
 800b152:	a30f      	add	r3, pc, #60	; (adr r3, 800b190 <exp+0x88>)
 800b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b158:	4620      	mov	r0, r4
 800b15a:	4629      	mov	r1, r5
 800b15c:	f7f5 fc8a 	bl	8000a74 <__aeabi_dcmplt>
 800b160:	2800      	cmp	r0, #0
 800b162:	d0ef      	beq.n	800b144 <exp+0x3c>
 800b164:	f7ff ffa6 	bl	800b0b4 <__errno>
 800b168:	2322      	movs	r3, #34	; 0x22
 800b16a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800b180 <exp+0x78>
 800b16e:	6003      	str	r3, [r0, #0]
 800b170:	e7e8      	b.n	800b144 <exp+0x3c>
 800b172:	bf00      	nop
 800b174:	f3af 8000 	nop.w
 800b178:	00000000 	.word	0x00000000
 800b17c:	7ff00000 	.word	0x7ff00000
	...
 800b188:	fefa39ef 	.word	0xfefa39ef
 800b18c:	40862e42 	.word	0x40862e42
 800b190:	d52d3051 	.word	0xd52d3051
 800b194:	c0874910 	.word	0xc0874910

0800b198 <pow>:
 800b198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19a:	ed2d 8b02 	vpush	{d8}
 800b19e:	eeb0 8a40 	vmov.f32	s16, s0
 800b1a2:	eef0 8a60 	vmov.f32	s17, s1
 800b1a6:	ec55 4b11 	vmov	r4, r5, d1
 800b1aa:	f000 fb1d 	bl	800b7e8 <__ieee754_pow>
 800b1ae:	4622      	mov	r2, r4
 800b1b0:	462b      	mov	r3, r5
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	4629      	mov	r1, r5
 800b1b6:	ec57 6b10 	vmov	r6, r7, d0
 800b1ba:	f7f5 fc83 	bl	8000ac4 <__aeabi_dcmpun>
 800b1be:	2800      	cmp	r0, #0
 800b1c0:	d13b      	bne.n	800b23a <pow+0xa2>
 800b1c2:	ec51 0b18 	vmov	r0, r1, d8
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	f7f5 fc49 	bl	8000a60 <__aeabi_dcmpeq>
 800b1ce:	b1b8      	cbz	r0, 800b200 <pow+0x68>
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	4629      	mov	r1, r5
 800b1d8:	f7f5 fc42 	bl	8000a60 <__aeabi_dcmpeq>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d146      	bne.n	800b26e <pow+0xd6>
 800b1e0:	ec45 4b10 	vmov	d0, r4, r5
 800b1e4:	f000 f892 	bl	800b30c <finite>
 800b1e8:	b338      	cbz	r0, 800b23a <pow+0xa2>
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	4629      	mov	r1, r5
 800b1f2:	f7f5 fc3f 	bl	8000a74 <__aeabi_dcmplt>
 800b1f6:	b300      	cbz	r0, 800b23a <pow+0xa2>
 800b1f8:	f7ff ff5c 	bl	800b0b4 <__errno>
 800b1fc:	2322      	movs	r3, #34	; 0x22
 800b1fe:	e01b      	b.n	800b238 <pow+0xa0>
 800b200:	ec47 6b10 	vmov	d0, r6, r7
 800b204:	f000 f882 	bl	800b30c <finite>
 800b208:	b9e0      	cbnz	r0, 800b244 <pow+0xac>
 800b20a:	eeb0 0a48 	vmov.f32	s0, s16
 800b20e:	eef0 0a68 	vmov.f32	s1, s17
 800b212:	f000 f87b 	bl	800b30c <finite>
 800b216:	b1a8      	cbz	r0, 800b244 <pow+0xac>
 800b218:	ec45 4b10 	vmov	d0, r4, r5
 800b21c:	f000 f876 	bl	800b30c <finite>
 800b220:	b180      	cbz	r0, 800b244 <pow+0xac>
 800b222:	4632      	mov	r2, r6
 800b224:	463b      	mov	r3, r7
 800b226:	4630      	mov	r0, r6
 800b228:	4639      	mov	r1, r7
 800b22a:	f7f5 fc4b 	bl	8000ac4 <__aeabi_dcmpun>
 800b22e:	2800      	cmp	r0, #0
 800b230:	d0e2      	beq.n	800b1f8 <pow+0x60>
 800b232:	f7ff ff3f 	bl	800b0b4 <__errno>
 800b236:	2321      	movs	r3, #33	; 0x21
 800b238:	6003      	str	r3, [r0, #0]
 800b23a:	ecbd 8b02 	vpop	{d8}
 800b23e:	ec47 6b10 	vmov	d0, r6, r7
 800b242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b244:	2200      	movs	r2, #0
 800b246:	2300      	movs	r3, #0
 800b248:	4630      	mov	r0, r6
 800b24a:	4639      	mov	r1, r7
 800b24c:	f7f5 fc08 	bl	8000a60 <__aeabi_dcmpeq>
 800b250:	2800      	cmp	r0, #0
 800b252:	d0f2      	beq.n	800b23a <pow+0xa2>
 800b254:	eeb0 0a48 	vmov.f32	s0, s16
 800b258:	eef0 0a68 	vmov.f32	s1, s17
 800b25c:	f000 f856 	bl	800b30c <finite>
 800b260:	2800      	cmp	r0, #0
 800b262:	d0ea      	beq.n	800b23a <pow+0xa2>
 800b264:	ec45 4b10 	vmov	d0, r4, r5
 800b268:	f000 f850 	bl	800b30c <finite>
 800b26c:	e7c3      	b.n	800b1f6 <pow+0x5e>
 800b26e:	4f01      	ldr	r7, [pc, #4]	; (800b274 <pow+0xdc>)
 800b270:	2600      	movs	r6, #0
 800b272:	e7e2      	b.n	800b23a <pow+0xa2>
 800b274:	3ff00000 	.word	0x3ff00000

0800b278 <sqrt>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	ed2d 8b02 	vpush	{d8}
 800b27e:	ec55 4b10 	vmov	r4, r5, d0
 800b282:	f000 f84f 	bl	800b324 <__ieee754_sqrt>
 800b286:	4622      	mov	r2, r4
 800b288:	462b      	mov	r3, r5
 800b28a:	4620      	mov	r0, r4
 800b28c:	4629      	mov	r1, r5
 800b28e:	eeb0 8a40 	vmov.f32	s16, s0
 800b292:	eef0 8a60 	vmov.f32	s17, s1
 800b296:	f7f5 fc15 	bl	8000ac4 <__aeabi_dcmpun>
 800b29a:	b990      	cbnz	r0, 800b2c2 <sqrt+0x4a>
 800b29c:	2200      	movs	r2, #0
 800b29e:	2300      	movs	r3, #0
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	f7f5 fbe6 	bl	8000a74 <__aeabi_dcmplt>
 800b2a8:	b158      	cbz	r0, 800b2c2 <sqrt+0x4a>
 800b2aa:	f7ff ff03 	bl	800b0b4 <__errno>
 800b2ae:	2321      	movs	r3, #33	; 0x21
 800b2b0:	6003      	str	r3, [r0, #0]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	4610      	mov	r0, r2
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	f7f5 fa93 	bl	80007e4 <__aeabi_ddiv>
 800b2be:	ec41 0b18 	vmov	d8, r0, r1
 800b2c2:	eeb0 0a48 	vmov.f32	s0, s16
 800b2c6:	eef0 0a68 	vmov.f32	s1, s17
 800b2ca:	ecbd 8b02 	vpop	{d8}
 800b2ce:	bd38      	pop	{r3, r4, r5, pc}

0800b2d0 <sqrtf>:
 800b2d0:	b508      	push	{r3, lr}
 800b2d2:	ed2d 8b02 	vpush	{d8}
 800b2d6:	eeb0 8a40 	vmov.f32	s16, s0
 800b2da:	f000 f8fd 	bl	800b4d8 <__ieee754_sqrtf>
 800b2de:	eeb4 8a48 	vcmp.f32	s16, s16
 800b2e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2e6:	d60c      	bvs.n	800b302 <sqrtf+0x32>
 800b2e8:	eddf 8a07 	vldr	s17, [pc, #28]	; 800b308 <sqrtf+0x38>
 800b2ec:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b2f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2f4:	d505      	bpl.n	800b302 <sqrtf+0x32>
 800b2f6:	f7ff fedd 	bl	800b0b4 <__errno>
 800b2fa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b2fe:	2321      	movs	r3, #33	; 0x21
 800b300:	6003      	str	r3, [r0, #0]
 800b302:	ecbd 8b02 	vpop	{d8}
 800b306:	bd08      	pop	{r3, pc}
 800b308:	00000000 	.word	0x00000000

0800b30c <finite>:
 800b30c:	b082      	sub	sp, #8
 800b30e:	ed8d 0b00 	vstr	d0, [sp]
 800b312:	9801      	ldr	r0, [sp, #4]
 800b314:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b318:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b31c:	0fc0      	lsrs	r0, r0, #31
 800b31e:	b002      	add	sp, #8
 800b320:	4770      	bx	lr
	...

0800b324 <__ieee754_sqrt>:
 800b324:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b328:	ec55 4b10 	vmov	r4, r5, d0
 800b32c:	4e67      	ldr	r6, [pc, #412]	; (800b4cc <__ieee754_sqrt+0x1a8>)
 800b32e:	43ae      	bics	r6, r5
 800b330:	ee10 0a10 	vmov	r0, s0
 800b334:	ee10 2a10 	vmov	r2, s0
 800b338:	4629      	mov	r1, r5
 800b33a:	462b      	mov	r3, r5
 800b33c:	d10d      	bne.n	800b35a <__ieee754_sqrt+0x36>
 800b33e:	f7f5 f927 	bl	8000590 <__aeabi_dmul>
 800b342:	4602      	mov	r2, r0
 800b344:	460b      	mov	r3, r1
 800b346:	4620      	mov	r0, r4
 800b348:	4629      	mov	r1, r5
 800b34a:	f7f4 ff6b 	bl	8000224 <__adddf3>
 800b34e:	4604      	mov	r4, r0
 800b350:	460d      	mov	r5, r1
 800b352:	ec45 4b10 	vmov	d0, r4, r5
 800b356:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b35a:	2d00      	cmp	r5, #0
 800b35c:	dc0b      	bgt.n	800b376 <__ieee754_sqrt+0x52>
 800b35e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b362:	4326      	orrs	r6, r4
 800b364:	d0f5      	beq.n	800b352 <__ieee754_sqrt+0x2e>
 800b366:	b135      	cbz	r5, 800b376 <__ieee754_sqrt+0x52>
 800b368:	f7f4 ff5a 	bl	8000220 <__aeabi_dsub>
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	f7f5 fa38 	bl	80007e4 <__aeabi_ddiv>
 800b374:	e7eb      	b.n	800b34e <__ieee754_sqrt+0x2a>
 800b376:	1509      	asrs	r1, r1, #20
 800b378:	f000 808d 	beq.w	800b496 <__ieee754_sqrt+0x172>
 800b37c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b380:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b384:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b388:	07c9      	lsls	r1, r1, #31
 800b38a:	bf5c      	itt	pl
 800b38c:	005b      	lslpl	r3, r3, #1
 800b38e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b392:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b396:	bf58      	it	pl
 800b398:	0052      	lslpl	r2, r2, #1
 800b39a:	2500      	movs	r5, #0
 800b39c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b3a0:	1076      	asrs	r6, r6, #1
 800b3a2:	0052      	lsls	r2, r2, #1
 800b3a4:	f04f 0e16 	mov.w	lr, #22
 800b3a8:	46ac      	mov	ip, r5
 800b3aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b3ae:	eb0c 0001 	add.w	r0, ip, r1
 800b3b2:	4298      	cmp	r0, r3
 800b3b4:	bfde      	ittt	le
 800b3b6:	1a1b      	suble	r3, r3, r0
 800b3b8:	eb00 0c01 	addle.w	ip, r0, r1
 800b3bc:	186d      	addle	r5, r5, r1
 800b3be:	005b      	lsls	r3, r3, #1
 800b3c0:	f1be 0e01 	subs.w	lr, lr, #1
 800b3c4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b3c8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b3cc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b3d0:	d1ed      	bne.n	800b3ae <__ieee754_sqrt+0x8a>
 800b3d2:	4674      	mov	r4, lr
 800b3d4:	2720      	movs	r7, #32
 800b3d6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b3da:	4563      	cmp	r3, ip
 800b3dc:	eb01 000e 	add.w	r0, r1, lr
 800b3e0:	dc02      	bgt.n	800b3e8 <__ieee754_sqrt+0xc4>
 800b3e2:	d113      	bne.n	800b40c <__ieee754_sqrt+0xe8>
 800b3e4:	4290      	cmp	r0, r2
 800b3e6:	d811      	bhi.n	800b40c <__ieee754_sqrt+0xe8>
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	eb00 0e01 	add.w	lr, r0, r1
 800b3ee:	da57      	bge.n	800b4a0 <__ieee754_sqrt+0x17c>
 800b3f0:	f1be 0f00 	cmp.w	lr, #0
 800b3f4:	db54      	blt.n	800b4a0 <__ieee754_sqrt+0x17c>
 800b3f6:	f10c 0801 	add.w	r8, ip, #1
 800b3fa:	eba3 030c 	sub.w	r3, r3, ip
 800b3fe:	4290      	cmp	r0, r2
 800b400:	bf88      	it	hi
 800b402:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b406:	1a12      	subs	r2, r2, r0
 800b408:	440c      	add	r4, r1
 800b40a:	46c4      	mov	ip, r8
 800b40c:	005b      	lsls	r3, r3, #1
 800b40e:	3f01      	subs	r7, #1
 800b410:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b414:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b418:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b41c:	d1dd      	bne.n	800b3da <__ieee754_sqrt+0xb6>
 800b41e:	4313      	orrs	r3, r2
 800b420:	d01b      	beq.n	800b45a <__ieee754_sqrt+0x136>
 800b422:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b4d0 <__ieee754_sqrt+0x1ac>
 800b426:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b4d4 <__ieee754_sqrt+0x1b0>
 800b42a:	e9da 0100 	ldrd	r0, r1, [sl]
 800b42e:	e9db 2300 	ldrd	r2, r3, [fp]
 800b432:	f7f4 fef5 	bl	8000220 <__aeabi_dsub>
 800b436:	e9da 8900 	ldrd	r8, r9, [sl]
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	4640      	mov	r0, r8
 800b440:	4649      	mov	r1, r9
 800b442:	f7f5 fb21 	bl	8000a88 <__aeabi_dcmple>
 800b446:	b140      	cbz	r0, 800b45a <__ieee754_sqrt+0x136>
 800b448:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b44c:	e9da 0100 	ldrd	r0, r1, [sl]
 800b450:	e9db 2300 	ldrd	r2, r3, [fp]
 800b454:	d126      	bne.n	800b4a4 <__ieee754_sqrt+0x180>
 800b456:	3501      	adds	r5, #1
 800b458:	463c      	mov	r4, r7
 800b45a:	106a      	asrs	r2, r5, #1
 800b45c:	0863      	lsrs	r3, r4, #1
 800b45e:	07e9      	lsls	r1, r5, #31
 800b460:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b464:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b468:	bf48      	it	mi
 800b46a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b46e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b472:	461c      	mov	r4, r3
 800b474:	e76d      	b.n	800b352 <__ieee754_sqrt+0x2e>
 800b476:	0ad3      	lsrs	r3, r2, #11
 800b478:	3815      	subs	r0, #21
 800b47a:	0552      	lsls	r2, r2, #21
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d0fa      	beq.n	800b476 <__ieee754_sqrt+0x152>
 800b480:	02dc      	lsls	r4, r3, #11
 800b482:	d50a      	bpl.n	800b49a <__ieee754_sqrt+0x176>
 800b484:	f1c1 0420 	rsb	r4, r1, #32
 800b488:	fa22 f404 	lsr.w	r4, r2, r4
 800b48c:	1e4d      	subs	r5, r1, #1
 800b48e:	408a      	lsls	r2, r1
 800b490:	4323      	orrs	r3, r4
 800b492:	1b41      	subs	r1, r0, r5
 800b494:	e772      	b.n	800b37c <__ieee754_sqrt+0x58>
 800b496:	4608      	mov	r0, r1
 800b498:	e7f0      	b.n	800b47c <__ieee754_sqrt+0x158>
 800b49a:	005b      	lsls	r3, r3, #1
 800b49c:	3101      	adds	r1, #1
 800b49e:	e7ef      	b.n	800b480 <__ieee754_sqrt+0x15c>
 800b4a0:	46e0      	mov	r8, ip
 800b4a2:	e7aa      	b.n	800b3fa <__ieee754_sqrt+0xd6>
 800b4a4:	f7f4 febe 	bl	8000224 <__adddf3>
 800b4a8:	e9da 8900 	ldrd	r8, r9, [sl]
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	4640      	mov	r0, r8
 800b4b2:	4649      	mov	r1, r9
 800b4b4:	f7f5 fade 	bl	8000a74 <__aeabi_dcmplt>
 800b4b8:	b120      	cbz	r0, 800b4c4 <__ieee754_sqrt+0x1a0>
 800b4ba:	1ca0      	adds	r0, r4, #2
 800b4bc:	bf08      	it	eq
 800b4be:	3501      	addeq	r5, #1
 800b4c0:	3402      	adds	r4, #2
 800b4c2:	e7ca      	b.n	800b45a <__ieee754_sqrt+0x136>
 800b4c4:	3401      	adds	r4, #1
 800b4c6:	f024 0401 	bic.w	r4, r4, #1
 800b4ca:	e7c6      	b.n	800b45a <__ieee754_sqrt+0x136>
 800b4cc:	7ff00000 	.word	0x7ff00000
 800b4d0:	200078c8 	.word	0x200078c8
 800b4d4:	200078d0 	.word	0x200078d0

0800b4d8 <__ieee754_sqrtf>:
 800b4d8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b4dc:	4770      	bx	lr
	...

0800b4e0 <__ieee754_exp>:
 800b4e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4e4:	ec55 4b10 	vmov	r4, r5, d0
 800b4e8:	49b5      	ldr	r1, [pc, #724]	; (800b7c0 <__ieee754_exp+0x2e0>)
 800b4ea:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800b4ee:	428a      	cmp	r2, r1
 800b4f0:	ed2d 8b04 	vpush	{d8-d9}
 800b4f4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800b4f8:	d93b      	bls.n	800b572 <__ieee754_exp+0x92>
 800b4fa:	49b2      	ldr	r1, [pc, #712]	; (800b7c4 <__ieee754_exp+0x2e4>)
 800b4fc:	428a      	cmp	r2, r1
 800b4fe:	d916      	bls.n	800b52e <__ieee754_exp+0x4e>
 800b500:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b504:	4323      	orrs	r3, r4
 800b506:	ee10 2a10 	vmov	r2, s0
 800b50a:	d007      	beq.n	800b51c <__ieee754_exp+0x3c>
 800b50c:	462b      	mov	r3, r5
 800b50e:	4620      	mov	r0, r4
 800b510:	4629      	mov	r1, r5
 800b512:	f7f4 fe87 	bl	8000224 <__adddf3>
 800b516:	4604      	mov	r4, r0
 800b518:	460d      	mov	r5, r1
 800b51a:	e002      	b.n	800b522 <__ieee754_exp+0x42>
 800b51c:	b10e      	cbz	r6, 800b522 <__ieee754_exp+0x42>
 800b51e:	2400      	movs	r4, #0
 800b520:	2500      	movs	r5, #0
 800b522:	ecbd 8b04 	vpop	{d8-d9}
 800b526:	ec45 4b10 	vmov	d0, r4, r5
 800b52a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b52e:	a38e      	add	r3, pc, #568	; (adr r3, 800b768 <__ieee754_exp+0x288>)
 800b530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b534:	ee10 0a10 	vmov	r0, s0
 800b538:	4629      	mov	r1, r5
 800b53a:	f7f5 fab9 	bl	8000ab0 <__aeabi_dcmpgt>
 800b53e:	4607      	mov	r7, r0
 800b540:	b130      	cbz	r0, 800b550 <__ieee754_exp+0x70>
 800b542:	ecbd 8b04 	vpop	{d8-d9}
 800b546:	2000      	movs	r0, #0
 800b548:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b54c:	f000 bf25 	b.w	800c39a <__math_oflow>
 800b550:	a387      	add	r3, pc, #540	; (adr r3, 800b770 <__ieee754_exp+0x290>)
 800b552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b556:	4620      	mov	r0, r4
 800b558:	4629      	mov	r1, r5
 800b55a:	f7f5 fa8b 	bl	8000a74 <__aeabi_dcmplt>
 800b55e:	2800      	cmp	r0, #0
 800b560:	f000 808b 	beq.w	800b67a <__ieee754_exp+0x19a>
 800b564:	ecbd 8b04 	vpop	{d8-d9}
 800b568:	4638      	mov	r0, r7
 800b56a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b56e:	f000 bf0b 	b.w	800c388 <__math_uflow>
 800b572:	4b95      	ldr	r3, [pc, #596]	; (800b7c8 <__ieee754_exp+0x2e8>)
 800b574:	429a      	cmp	r2, r3
 800b576:	f240 80ac 	bls.w	800b6d2 <__ieee754_exp+0x1f2>
 800b57a:	4b94      	ldr	r3, [pc, #592]	; (800b7cc <__ieee754_exp+0x2ec>)
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d87c      	bhi.n	800b67a <__ieee754_exp+0x19a>
 800b580:	4b93      	ldr	r3, [pc, #588]	; (800b7d0 <__ieee754_exp+0x2f0>)
 800b582:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58a:	ee10 0a10 	vmov	r0, s0
 800b58e:	4629      	mov	r1, r5
 800b590:	f7f4 fe46 	bl	8000220 <__aeabi_dsub>
 800b594:	4b8f      	ldr	r3, [pc, #572]	; (800b7d4 <__ieee754_exp+0x2f4>)
 800b596:	00f7      	lsls	r7, r6, #3
 800b598:	443b      	add	r3, r7
 800b59a:	ed93 7b00 	vldr	d7, [r3]
 800b59e:	f1c6 0a01 	rsb	sl, r6, #1
 800b5a2:	4680      	mov	r8, r0
 800b5a4:	4689      	mov	r9, r1
 800b5a6:	ebaa 0a06 	sub.w	sl, sl, r6
 800b5aa:	eeb0 8a47 	vmov.f32	s16, s14
 800b5ae:	eef0 8a67 	vmov.f32	s17, s15
 800b5b2:	ec53 2b18 	vmov	r2, r3, d8
 800b5b6:	4640      	mov	r0, r8
 800b5b8:	4649      	mov	r1, r9
 800b5ba:	f7f4 fe31 	bl	8000220 <__aeabi_dsub>
 800b5be:	4604      	mov	r4, r0
 800b5c0:	460d      	mov	r5, r1
 800b5c2:	4622      	mov	r2, r4
 800b5c4:	462b      	mov	r3, r5
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	4629      	mov	r1, r5
 800b5ca:	f7f4 ffe1 	bl	8000590 <__aeabi_dmul>
 800b5ce:	a36a      	add	r3, pc, #424	; (adr r3, 800b778 <__ieee754_exp+0x298>)
 800b5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d4:	4606      	mov	r6, r0
 800b5d6:	460f      	mov	r7, r1
 800b5d8:	f7f4 ffda 	bl	8000590 <__aeabi_dmul>
 800b5dc:	a368      	add	r3, pc, #416	; (adr r3, 800b780 <__ieee754_exp+0x2a0>)
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	f7f4 fe1d 	bl	8000220 <__aeabi_dsub>
 800b5e6:	4632      	mov	r2, r6
 800b5e8:	463b      	mov	r3, r7
 800b5ea:	f7f4 ffd1 	bl	8000590 <__aeabi_dmul>
 800b5ee:	a366      	add	r3, pc, #408	; (adr r3, 800b788 <__ieee754_exp+0x2a8>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	f7f4 fe16 	bl	8000224 <__adddf3>
 800b5f8:	4632      	mov	r2, r6
 800b5fa:	463b      	mov	r3, r7
 800b5fc:	f7f4 ffc8 	bl	8000590 <__aeabi_dmul>
 800b600:	a363      	add	r3, pc, #396	; (adr r3, 800b790 <__ieee754_exp+0x2b0>)
 800b602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b606:	f7f4 fe0b 	bl	8000220 <__aeabi_dsub>
 800b60a:	4632      	mov	r2, r6
 800b60c:	463b      	mov	r3, r7
 800b60e:	f7f4 ffbf 	bl	8000590 <__aeabi_dmul>
 800b612:	a361      	add	r3, pc, #388	; (adr r3, 800b798 <__ieee754_exp+0x2b8>)
 800b614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b618:	f7f4 fe04 	bl	8000224 <__adddf3>
 800b61c:	4632      	mov	r2, r6
 800b61e:	463b      	mov	r3, r7
 800b620:	f7f4 ffb6 	bl	8000590 <__aeabi_dmul>
 800b624:	4602      	mov	r2, r0
 800b626:	460b      	mov	r3, r1
 800b628:	4620      	mov	r0, r4
 800b62a:	4629      	mov	r1, r5
 800b62c:	f7f4 fdf8 	bl	8000220 <__aeabi_dsub>
 800b630:	4602      	mov	r2, r0
 800b632:	460b      	mov	r3, r1
 800b634:	4606      	mov	r6, r0
 800b636:	460f      	mov	r7, r1
 800b638:	4620      	mov	r0, r4
 800b63a:	4629      	mov	r1, r5
 800b63c:	f7f4 ffa8 	bl	8000590 <__aeabi_dmul>
 800b640:	ec41 0b19 	vmov	d9, r0, r1
 800b644:	f1ba 0f00 	cmp.w	sl, #0
 800b648:	d15d      	bne.n	800b706 <__ieee754_exp+0x226>
 800b64a:	2200      	movs	r2, #0
 800b64c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b650:	4630      	mov	r0, r6
 800b652:	4639      	mov	r1, r7
 800b654:	f7f4 fde4 	bl	8000220 <__aeabi_dsub>
 800b658:	4602      	mov	r2, r0
 800b65a:	460b      	mov	r3, r1
 800b65c:	ec51 0b19 	vmov	r0, r1, d9
 800b660:	f7f5 f8c0 	bl	80007e4 <__aeabi_ddiv>
 800b664:	4622      	mov	r2, r4
 800b666:	462b      	mov	r3, r5
 800b668:	f7f4 fdda 	bl	8000220 <__aeabi_dsub>
 800b66c:	4602      	mov	r2, r0
 800b66e:	460b      	mov	r3, r1
 800b670:	2000      	movs	r0, #0
 800b672:	4959      	ldr	r1, [pc, #356]	; (800b7d8 <__ieee754_exp+0x2f8>)
 800b674:	f7f4 fdd4 	bl	8000220 <__aeabi_dsub>
 800b678:	e74d      	b.n	800b516 <__ieee754_exp+0x36>
 800b67a:	4b58      	ldr	r3, [pc, #352]	; (800b7dc <__ieee754_exp+0x2fc>)
 800b67c:	4620      	mov	r0, r4
 800b67e:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800b682:	4629      	mov	r1, r5
 800b684:	a346      	add	r3, pc, #280	; (adr r3, 800b7a0 <__ieee754_exp+0x2c0>)
 800b686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68a:	f7f4 ff81 	bl	8000590 <__aeabi_dmul>
 800b68e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b692:	f7f4 fdc7 	bl	8000224 <__adddf3>
 800b696:	f7f5 fa2b 	bl	8000af0 <__aeabi_d2iz>
 800b69a:	4682      	mov	sl, r0
 800b69c:	f7f4 ff0e 	bl	80004bc <__aeabi_i2d>
 800b6a0:	a341      	add	r3, pc, #260	; (adr r3, 800b7a8 <__ieee754_exp+0x2c8>)
 800b6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a6:	4606      	mov	r6, r0
 800b6a8:	460f      	mov	r7, r1
 800b6aa:	f7f4 ff71 	bl	8000590 <__aeabi_dmul>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	4620      	mov	r0, r4
 800b6b4:	4629      	mov	r1, r5
 800b6b6:	f7f4 fdb3 	bl	8000220 <__aeabi_dsub>
 800b6ba:	a33d      	add	r3, pc, #244	; (adr r3, 800b7b0 <__ieee754_exp+0x2d0>)
 800b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c0:	4680      	mov	r8, r0
 800b6c2:	4689      	mov	r9, r1
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	f7f4 ff62 	bl	8000590 <__aeabi_dmul>
 800b6cc:	ec41 0b18 	vmov	d8, r0, r1
 800b6d0:	e76f      	b.n	800b5b2 <__ieee754_exp+0xd2>
 800b6d2:	4b43      	ldr	r3, [pc, #268]	; (800b7e0 <__ieee754_exp+0x300>)
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d811      	bhi.n	800b6fc <__ieee754_exp+0x21c>
 800b6d8:	a337      	add	r3, pc, #220	; (adr r3, 800b7b8 <__ieee754_exp+0x2d8>)
 800b6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6de:	ee10 0a10 	vmov	r0, s0
 800b6e2:	4629      	mov	r1, r5
 800b6e4:	f7f4 fd9e 	bl	8000224 <__adddf3>
 800b6e8:	4b3b      	ldr	r3, [pc, #236]	; (800b7d8 <__ieee754_exp+0x2f8>)
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	f7f5 f9e0 	bl	8000ab0 <__aeabi_dcmpgt>
 800b6f0:	b138      	cbz	r0, 800b702 <__ieee754_exp+0x222>
 800b6f2:	4b39      	ldr	r3, [pc, #228]	; (800b7d8 <__ieee754_exp+0x2f8>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	4629      	mov	r1, r5
 800b6fa:	e70a      	b.n	800b512 <__ieee754_exp+0x32>
 800b6fc:	f04f 0a00 	mov.w	sl, #0
 800b700:	e75f      	b.n	800b5c2 <__ieee754_exp+0xe2>
 800b702:	4682      	mov	sl, r0
 800b704:	e75d      	b.n	800b5c2 <__ieee754_exp+0xe2>
 800b706:	4632      	mov	r2, r6
 800b708:	463b      	mov	r3, r7
 800b70a:	2000      	movs	r0, #0
 800b70c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b710:	f7f4 fd86 	bl	8000220 <__aeabi_dsub>
 800b714:	4602      	mov	r2, r0
 800b716:	460b      	mov	r3, r1
 800b718:	ec51 0b19 	vmov	r0, r1, d9
 800b71c:	f7f5 f862 	bl	80007e4 <__aeabi_ddiv>
 800b720:	4602      	mov	r2, r0
 800b722:	460b      	mov	r3, r1
 800b724:	ec51 0b18 	vmov	r0, r1, d8
 800b728:	f7f4 fd7a 	bl	8000220 <__aeabi_dsub>
 800b72c:	4642      	mov	r2, r8
 800b72e:	464b      	mov	r3, r9
 800b730:	f7f4 fd76 	bl	8000220 <__aeabi_dsub>
 800b734:	4602      	mov	r2, r0
 800b736:	460b      	mov	r3, r1
 800b738:	2000      	movs	r0, #0
 800b73a:	4927      	ldr	r1, [pc, #156]	; (800b7d8 <__ieee754_exp+0x2f8>)
 800b73c:	f7f4 fd70 	bl	8000220 <__aeabi_dsub>
 800b740:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800b744:	4592      	cmp	sl, r2
 800b746:	db02      	blt.n	800b74e <__ieee754_exp+0x26e>
 800b748:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800b74c:	e6e3      	b.n	800b516 <__ieee754_exp+0x36>
 800b74e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800b752:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800b756:	2200      	movs	r2, #0
 800b758:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800b75c:	f7f4 ff18 	bl	8000590 <__aeabi_dmul>
 800b760:	e6d9      	b.n	800b516 <__ieee754_exp+0x36>
 800b762:	bf00      	nop
 800b764:	f3af 8000 	nop.w
 800b768:	fefa39ef 	.word	0xfefa39ef
 800b76c:	40862e42 	.word	0x40862e42
 800b770:	d52d3051 	.word	0xd52d3051
 800b774:	c0874910 	.word	0xc0874910
 800b778:	72bea4d0 	.word	0x72bea4d0
 800b77c:	3e663769 	.word	0x3e663769
 800b780:	c5d26bf1 	.word	0xc5d26bf1
 800b784:	3ebbbd41 	.word	0x3ebbbd41
 800b788:	af25de2c 	.word	0xaf25de2c
 800b78c:	3f11566a 	.word	0x3f11566a
 800b790:	16bebd93 	.word	0x16bebd93
 800b794:	3f66c16c 	.word	0x3f66c16c
 800b798:	5555553e 	.word	0x5555553e
 800b79c:	3fc55555 	.word	0x3fc55555
 800b7a0:	652b82fe 	.word	0x652b82fe
 800b7a4:	3ff71547 	.word	0x3ff71547
 800b7a8:	fee00000 	.word	0xfee00000
 800b7ac:	3fe62e42 	.word	0x3fe62e42
 800b7b0:	35793c76 	.word	0x35793c76
 800b7b4:	3dea39ef 	.word	0x3dea39ef
 800b7b8:	8800759c 	.word	0x8800759c
 800b7bc:	7e37e43c 	.word	0x7e37e43c
 800b7c0:	40862e41 	.word	0x40862e41
 800b7c4:	7fefffff 	.word	0x7fefffff
 800b7c8:	3fd62e42 	.word	0x3fd62e42
 800b7cc:	3ff0a2b1 	.word	0x3ff0a2b1
 800b7d0:	0801f3d0 	.word	0x0801f3d0
 800b7d4:	0801f3e0 	.word	0x0801f3e0
 800b7d8:	3ff00000 	.word	0x3ff00000
 800b7dc:	0801f3c0 	.word	0x0801f3c0
 800b7e0:	3defffff 	.word	0x3defffff
 800b7e4:	00000000 	.word	0x00000000

0800b7e8 <__ieee754_pow>:
 800b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	ed2d 8b06 	vpush	{d8-d10}
 800b7f0:	b089      	sub	sp, #36	; 0x24
 800b7f2:	ed8d 1b00 	vstr	d1, [sp]
 800b7f6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b7fa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b7fe:	ea58 0102 	orrs.w	r1, r8, r2
 800b802:	ec57 6b10 	vmov	r6, r7, d0
 800b806:	d115      	bne.n	800b834 <__ieee754_pow+0x4c>
 800b808:	19b3      	adds	r3, r6, r6
 800b80a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b80e:	4152      	adcs	r2, r2
 800b810:	4299      	cmp	r1, r3
 800b812:	4b89      	ldr	r3, [pc, #548]	; (800ba38 <__ieee754_pow+0x250>)
 800b814:	4193      	sbcs	r3, r2
 800b816:	f080 84d1 	bcs.w	800c1bc <__ieee754_pow+0x9d4>
 800b81a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b81e:	4630      	mov	r0, r6
 800b820:	4639      	mov	r1, r7
 800b822:	f7f4 fcff 	bl	8000224 <__adddf3>
 800b826:	ec41 0b10 	vmov	d0, r0, r1
 800b82a:	b009      	add	sp, #36	; 0x24
 800b82c:	ecbd 8b06 	vpop	{d8-d10}
 800b830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b834:	4b81      	ldr	r3, [pc, #516]	; (800ba3c <__ieee754_pow+0x254>)
 800b836:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b83a:	429c      	cmp	r4, r3
 800b83c:	ee10 aa10 	vmov	sl, s0
 800b840:	463d      	mov	r5, r7
 800b842:	dc06      	bgt.n	800b852 <__ieee754_pow+0x6a>
 800b844:	d101      	bne.n	800b84a <__ieee754_pow+0x62>
 800b846:	2e00      	cmp	r6, #0
 800b848:	d1e7      	bne.n	800b81a <__ieee754_pow+0x32>
 800b84a:	4598      	cmp	r8, r3
 800b84c:	dc01      	bgt.n	800b852 <__ieee754_pow+0x6a>
 800b84e:	d10f      	bne.n	800b870 <__ieee754_pow+0x88>
 800b850:	b172      	cbz	r2, 800b870 <__ieee754_pow+0x88>
 800b852:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b856:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b85a:	ea55 050a 	orrs.w	r5, r5, sl
 800b85e:	d1dc      	bne.n	800b81a <__ieee754_pow+0x32>
 800b860:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b864:	18db      	adds	r3, r3, r3
 800b866:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b86a:	4152      	adcs	r2, r2
 800b86c:	429d      	cmp	r5, r3
 800b86e:	e7d0      	b.n	800b812 <__ieee754_pow+0x2a>
 800b870:	2d00      	cmp	r5, #0
 800b872:	da3b      	bge.n	800b8ec <__ieee754_pow+0x104>
 800b874:	4b72      	ldr	r3, [pc, #456]	; (800ba40 <__ieee754_pow+0x258>)
 800b876:	4598      	cmp	r8, r3
 800b878:	dc51      	bgt.n	800b91e <__ieee754_pow+0x136>
 800b87a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b87e:	4598      	cmp	r8, r3
 800b880:	f340 84ab 	ble.w	800c1da <__ieee754_pow+0x9f2>
 800b884:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b888:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b88c:	2b14      	cmp	r3, #20
 800b88e:	dd0f      	ble.n	800b8b0 <__ieee754_pow+0xc8>
 800b890:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b894:	fa22 f103 	lsr.w	r1, r2, r3
 800b898:	fa01 f303 	lsl.w	r3, r1, r3
 800b89c:	4293      	cmp	r3, r2
 800b89e:	f040 849c 	bne.w	800c1da <__ieee754_pow+0x9f2>
 800b8a2:	f001 0101 	and.w	r1, r1, #1
 800b8a6:	f1c1 0302 	rsb	r3, r1, #2
 800b8aa:	9304      	str	r3, [sp, #16]
 800b8ac:	b182      	cbz	r2, 800b8d0 <__ieee754_pow+0xe8>
 800b8ae:	e05f      	b.n	800b970 <__ieee754_pow+0x188>
 800b8b0:	2a00      	cmp	r2, #0
 800b8b2:	d15b      	bne.n	800b96c <__ieee754_pow+0x184>
 800b8b4:	f1c3 0314 	rsb	r3, r3, #20
 800b8b8:	fa48 f103 	asr.w	r1, r8, r3
 800b8bc:	fa01 f303 	lsl.w	r3, r1, r3
 800b8c0:	4543      	cmp	r3, r8
 800b8c2:	f040 8487 	bne.w	800c1d4 <__ieee754_pow+0x9ec>
 800b8c6:	f001 0101 	and.w	r1, r1, #1
 800b8ca:	f1c1 0302 	rsb	r3, r1, #2
 800b8ce:	9304      	str	r3, [sp, #16]
 800b8d0:	4b5c      	ldr	r3, [pc, #368]	; (800ba44 <__ieee754_pow+0x25c>)
 800b8d2:	4598      	cmp	r8, r3
 800b8d4:	d132      	bne.n	800b93c <__ieee754_pow+0x154>
 800b8d6:	f1b9 0f00 	cmp.w	r9, #0
 800b8da:	f280 8477 	bge.w	800c1cc <__ieee754_pow+0x9e4>
 800b8de:	4959      	ldr	r1, [pc, #356]	; (800ba44 <__ieee754_pow+0x25c>)
 800b8e0:	4632      	mov	r2, r6
 800b8e2:	463b      	mov	r3, r7
 800b8e4:	2000      	movs	r0, #0
 800b8e6:	f7f4 ff7d 	bl	80007e4 <__aeabi_ddiv>
 800b8ea:	e79c      	b.n	800b826 <__ieee754_pow+0x3e>
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	9304      	str	r3, [sp, #16]
 800b8f0:	2a00      	cmp	r2, #0
 800b8f2:	d13d      	bne.n	800b970 <__ieee754_pow+0x188>
 800b8f4:	4b51      	ldr	r3, [pc, #324]	; (800ba3c <__ieee754_pow+0x254>)
 800b8f6:	4598      	cmp	r8, r3
 800b8f8:	d1ea      	bne.n	800b8d0 <__ieee754_pow+0xe8>
 800b8fa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b8fe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b902:	ea53 030a 	orrs.w	r3, r3, sl
 800b906:	f000 8459 	beq.w	800c1bc <__ieee754_pow+0x9d4>
 800b90a:	4b4f      	ldr	r3, [pc, #316]	; (800ba48 <__ieee754_pow+0x260>)
 800b90c:	429c      	cmp	r4, r3
 800b90e:	dd08      	ble.n	800b922 <__ieee754_pow+0x13a>
 800b910:	f1b9 0f00 	cmp.w	r9, #0
 800b914:	f2c0 8456 	blt.w	800c1c4 <__ieee754_pow+0x9dc>
 800b918:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b91c:	e783      	b.n	800b826 <__ieee754_pow+0x3e>
 800b91e:	2302      	movs	r3, #2
 800b920:	e7e5      	b.n	800b8ee <__ieee754_pow+0x106>
 800b922:	f1b9 0f00 	cmp.w	r9, #0
 800b926:	f04f 0000 	mov.w	r0, #0
 800b92a:	f04f 0100 	mov.w	r1, #0
 800b92e:	f6bf af7a 	bge.w	800b826 <__ieee754_pow+0x3e>
 800b932:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b936:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b93a:	e774      	b.n	800b826 <__ieee754_pow+0x3e>
 800b93c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b940:	d106      	bne.n	800b950 <__ieee754_pow+0x168>
 800b942:	4632      	mov	r2, r6
 800b944:	463b      	mov	r3, r7
 800b946:	4630      	mov	r0, r6
 800b948:	4639      	mov	r1, r7
 800b94a:	f7f4 fe21 	bl	8000590 <__aeabi_dmul>
 800b94e:	e76a      	b.n	800b826 <__ieee754_pow+0x3e>
 800b950:	4b3e      	ldr	r3, [pc, #248]	; (800ba4c <__ieee754_pow+0x264>)
 800b952:	4599      	cmp	r9, r3
 800b954:	d10c      	bne.n	800b970 <__ieee754_pow+0x188>
 800b956:	2d00      	cmp	r5, #0
 800b958:	db0a      	blt.n	800b970 <__ieee754_pow+0x188>
 800b95a:	ec47 6b10 	vmov	d0, r6, r7
 800b95e:	b009      	add	sp, #36	; 0x24
 800b960:	ecbd 8b06 	vpop	{d8-d10}
 800b964:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b968:	f7ff bcdc 	b.w	800b324 <__ieee754_sqrt>
 800b96c:	2300      	movs	r3, #0
 800b96e:	9304      	str	r3, [sp, #16]
 800b970:	ec47 6b10 	vmov	d0, r6, r7
 800b974:	f000 fc62 	bl	800c23c <fabs>
 800b978:	ec51 0b10 	vmov	r0, r1, d0
 800b97c:	f1ba 0f00 	cmp.w	sl, #0
 800b980:	d129      	bne.n	800b9d6 <__ieee754_pow+0x1ee>
 800b982:	b124      	cbz	r4, 800b98e <__ieee754_pow+0x1a6>
 800b984:	4b2f      	ldr	r3, [pc, #188]	; (800ba44 <__ieee754_pow+0x25c>)
 800b986:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d123      	bne.n	800b9d6 <__ieee754_pow+0x1ee>
 800b98e:	f1b9 0f00 	cmp.w	r9, #0
 800b992:	da05      	bge.n	800b9a0 <__ieee754_pow+0x1b8>
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	2000      	movs	r0, #0
 800b99a:	492a      	ldr	r1, [pc, #168]	; (800ba44 <__ieee754_pow+0x25c>)
 800b99c:	f7f4 ff22 	bl	80007e4 <__aeabi_ddiv>
 800b9a0:	2d00      	cmp	r5, #0
 800b9a2:	f6bf af40 	bge.w	800b826 <__ieee754_pow+0x3e>
 800b9a6:	9b04      	ldr	r3, [sp, #16]
 800b9a8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b9ac:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b9b0:	431c      	orrs	r4, r3
 800b9b2:	d108      	bne.n	800b9c6 <__ieee754_pow+0x1de>
 800b9b4:	4602      	mov	r2, r0
 800b9b6:	460b      	mov	r3, r1
 800b9b8:	4610      	mov	r0, r2
 800b9ba:	4619      	mov	r1, r3
 800b9bc:	f7f4 fc30 	bl	8000220 <__aeabi_dsub>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	e78f      	b.n	800b8e6 <__ieee754_pow+0xfe>
 800b9c6:	9b04      	ldr	r3, [sp, #16]
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	f47f af2c 	bne.w	800b826 <__ieee754_pow+0x3e>
 800b9ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	e727      	b.n	800b826 <__ieee754_pow+0x3e>
 800b9d6:	0feb      	lsrs	r3, r5, #31
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	9306      	str	r3, [sp, #24]
 800b9dc:	9a06      	ldr	r2, [sp, #24]
 800b9de:	9b04      	ldr	r3, [sp, #16]
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	d102      	bne.n	800b9ea <__ieee754_pow+0x202>
 800b9e4:	4632      	mov	r2, r6
 800b9e6:	463b      	mov	r3, r7
 800b9e8:	e7e6      	b.n	800b9b8 <__ieee754_pow+0x1d0>
 800b9ea:	4b19      	ldr	r3, [pc, #100]	; (800ba50 <__ieee754_pow+0x268>)
 800b9ec:	4598      	cmp	r8, r3
 800b9ee:	f340 80fb 	ble.w	800bbe8 <__ieee754_pow+0x400>
 800b9f2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b9f6:	4598      	cmp	r8, r3
 800b9f8:	4b13      	ldr	r3, [pc, #76]	; (800ba48 <__ieee754_pow+0x260>)
 800b9fa:	dd0c      	ble.n	800ba16 <__ieee754_pow+0x22e>
 800b9fc:	429c      	cmp	r4, r3
 800b9fe:	dc0f      	bgt.n	800ba20 <__ieee754_pow+0x238>
 800ba00:	f1b9 0f00 	cmp.w	r9, #0
 800ba04:	da0f      	bge.n	800ba26 <__ieee754_pow+0x23e>
 800ba06:	2000      	movs	r0, #0
 800ba08:	b009      	add	sp, #36	; 0x24
 800ba0a:	ecbd 8b06 	vpop	{d8-d10}
 800ba0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba12:	f000 bcc2 	b.w	800c39a <__math_oflow>
 800ba16:	429c      	cmp	r4, r3
 800ba18:	dbf2      	blt.n	800ba00 <__ieee754_pow+0x218>
 800ba1a:	4b0a      	ldr	r3, [pc, #40]	; (800ba44 <__ieee754_pow+0x25c>)
 800ba1c:	429c      	cmp	r4, r3
 800ba1e:	dd19      	ble.n	800ba54 <__ieee754_pow+0x26c>
 800ba20:	f1b9 0f00 	cmp.w	r9, #0
 800ba24:	dcef      	bgt.n	800ba06 <__ieee754_pow+0x21e>
 800ba26:	2000      	movs	r0, #0
 800ba28:	b009      	add	sp, #36	; 0x24
 800ba2a:	ecbd 8b06 	vpop	{d8-d10}
 800ba2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba32:	f000 bca9 	b.w	800c388 <__math_uflow>
 800ba36:	bf00      	nop
 800ba38:	fff00000 	.word	0xfff00000
 800ba3c:	7ff00000 	.word	0x7ff00000
 800ba40:	433fffff 	.word	0x433fffff
 800ba44:	3ff00000 	.word	0x3ff00000
 800ba48:	3fefffff 	.word	0x3fefffff
 800ba4c:	3fe00000 	.word	0x3fe00000
 800ba50:	41e00000 	.word	0x41e00000
 800ba54:	4b60      	ldr	r3, [pc, #384]	; (800bbd8 <__ieee754_pow+0x3f0>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	f7f4 fbe2 	bl	8000220 <__aeabi_dsub>
 800ba5c:	a354      	add	r3, pc, #336	; (adr r3, 800bbb0 <__ieee754_pow+0x3c8>)
 800ba5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba62:	4604      	mov	r4, r0
 800ba64:	460d      	mov	r5, r1
 800ba66:	f7f4 fd93 	bl	8000590 <__aeabi_dmul>
 800ba6a:	a353      	add	r3, pc, #332	; (adr r3, 800bbb8 <__ieee754_pow+0x3d0>)
 800ba6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba70:	4606      	mov	r6, r0
 800ba72:	460f      	mov	r7, r1
 800ba74:	4620      	mov	r0, r4
 800ba76:	4629      	mov	r1, r5
 800ba78:	f7f4 fd8a 	bl	8000590 <__aeabi_dmul>
 800ba7c:	4b57      	ldr	r3, [pc, #348]	; (800bbdc <__ieee754_pow+0x3f4>)
 800ba7e:	4682      	mov	sl, r0
 800ba80:	468b      	mov	fp, r1
 800ba82:	2200      	movs	r2, #0
 800ba84:	4620      	mov	r0, r4
 800ba86:	4629      	mov	r1, r5
 800ba88:	f7f4 fd82 	bl	8000590 <__aeabi_dmul>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	a14b      	add	r1, pc, #300	; (adr r1, 800bbc0 <__ieee754_pow+0x3d8>)
 800ba92:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba96:	f7f4 fbc3 	bl	8000220 <__aeabi_dsub>
 800ba9a:	4622      	mov	r2, r4
 800ba9c:	462b      	mov	r3, r5
 800ba9e:	f7f4 fd77 	bl	8000590 <__aeabi_dmul>
 800baa2:	4602      	mov	r2, r0
 800baa4:	460b      	mov	r3, r1
 800baa6:	2000      	movs	r0, #0
 800baa8:	494d      	ldr	r1, [pc, #308]	; (800bbe0 <__ieee754_pow+0x3f8>)
 800baaa:	f7f4 fbb9 	bl	8000220 <__aeabi_dsub>
 800baae:	4622      	mov	r2, r4
 800bab0:	4680      	mov	r8, r0
 800bab2:	4689      	mov	r9, r1
 800bab4:	462b      	mov	r3, r5
 800bab6:	4620      	mov	r0, r4
 800bab8:	4629      	mov	r1, r5
 800baba:	f7f4 fd69 	bl	8000590 <__aeabi_dmul>
 800babe:	4602      	mov	r2, r0
 800bac0:	460b      	mov	r3, r1
 800bac2:	4640      	mov	r0, r8
 800bac4:	4649      	mov	r1, r9
 800bac6:	f7f4 fd63 	bl	8000590 <__aeabi_dmul>
 800baca:	a33f      	add	r3, pc, #252	; (adr r3, 800bbc8 <__ieee754_pow+0x3e0>)
 800bacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad0:	f7f4 fd5e 	bl	8000590 <__aeabi_dmul>
 800bad4:	4602      	mov	r2, r0
 800bad6:	460b      	mov	r3, r1
 800bad8:	4650      	mov	r0, sl
 800bada:	4659      	mov	r1, fp
 800badc:	f7f4 fba0 	bl	8000220 <__aeabi_dsub>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	4680      	mov	r8, r0
 800bae6:	4689      	mov	r9, r1
 800bae8:	4630      	mov	r0, r6
 800baea:	4639      	mov	r1, r7
 800baec:	f7f4 fb9a 	bl	8000224 <__adddf3>
 800baf0:	2000      	movs	r0, #0
 800baf2:	4632      	mov	r2, r6
 800baf4:	463b      	mov	r3, r7
 800baf6:	4604      	mov	r4, r0
 800baf8:	460d      	mov	r5, r1
 800bafa:	f7f4 fb91 	bl	8000220 <__aeabi_dsub>
 800bafe:	4602      	mov	r2, r0
 800bb00:	460b      	mov	r3, r1
 800bb02:	4640      	mov	r0, r8
 800bb04:	4649      	mov	r1, r9
 800bb06:	f7f4 fb8b 	bl	8000220 <__aeabi_dsub>
 800bb0a:	9b04      	ldr	r3, [sp, #16]
 800bb0c:	9a06      	ldr	r2, [sp, #24]
 800bb0e:	3b01      	subs	r3, #1
 800bb10:	4313      	orrs	r3, r2
 800bb12:	4682      	mov	sl, r0
 800bb14:	468b      	mov	fp, r1
 800bb16:	f040 81e7 	bne.w	800bee8 <__ieee754_pow+0x700>
 800bb1a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800bbd0 <__ieee754_pow+0x3e8>
 800bb1e:	eeb0 8a47 	vmov.f32	s16, s14
 800bb22:	eef0 8a67 	vmov.f32	s17, s15
 800bb26:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bb2a:	2600      	movs	r6, #0
 800bb2c:	4632      	mov	r2, r6
 800bb2e:	463b      	mov	r3, r7
 800bb30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb34:	f7f4 fb74 	bl	8000220 <__aeabi_dsub>
 800bb38:	4622      	mov	r2, r4
 800bb3a:	462b      	mov	r3, r5
 800bb3c:	f7f4 fd28 	bl	8000590 <__aeabi_dmul>
 800bb40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb44:	4680      	mov	r8, r0
 800bb46:	4689      	mov	r9, r1
 800bb48:	4650      	mov	r0, sl
 800bb4a:	4659      	mov	r1, fp
 800bb4c:	f7f4 fd20 	bl	8000590 <__aeabi_dmul>
 800bb50:	4602      	mov	r2, r0
 800bb52:	460b      	mov	r3, r1
 800bb54:	4640      	mov	r0, r8
 800bb56:	4649      	mov	r1, r9
 800bb58:	f7f4 fb64 	bl	8000224 <__adddf3>
 800bb5c:	4632      	mov	r2, r6
 800bb5e:	463b      	mov	r3, r7
 800bb60:	4680      	mov	r8, r0
 800bb62:	4689      	mov	r9, r1
 800bb64:	4620      	mov	r0, r4
 800bb66:	4629      	mov	r1, r5
 800bb68:	f7f4 fd12 	bl	8000590 <__aeabi_dmul>
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	4604      	mov	r4, r0
 800bb70:	460d      	mov	r5, r1
 800bb72:	4602      	mov	r2, r0
 800bb74:	4649      	mov	r1, r9
 800bb76:	4640      	mov	r0, r8
 800bb78:	f7f4 fb54 	bl	8000224 <__adddf3>
 800bb7c:	4b19      	ldr	r3, [pc, #100]	; (800bbe4 <__ieee754_pow+0x3fc>)
 800bb7e:	4299      	cmp	r1, r3
 800bb80:	ec45 4b19 	vmov	d9, r4, r5
 800bb84:	4606      	mov	r6, r0
 800bb86:	460f      	mov	r7, r1
 800bb88:	468b      	mov	fp, r1
 800bb8a:	f340 82f0 	ble.w	800c16e <__ieee754_pow+0x986>
 800bb8e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800bb92:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800bb96:	4303      	orrs	r3, r0
 800bb98:	f000 81e4 	beq.w	800bf64 <__ieee754_pow+0x77c>
 800bb9c:	ec51 0b18 	vmov	r0, r1, d8
 800bba0:	2200      	movs	r2, #0
 800bba2:	2300      	movs	r3, #0
 800bba4:	f7f4 ff66 	bl	8000a74 <__aeabi_dcmplt>
 800bba8:	3800      	subs	r0, #0
 800bbaa:	bf18      	it	ne
 800bbac:	2001      	movne	r0, #1
 800bbae:	e72b      	b.n	800ba08 <__ieee754_pow+0x220>
 800bbb0:	60000000 	.word	0x60000000
 800bbb4:	3ff71547 	.word	0x3ff71547
 800bbb8:	f85ddf44 	.word	0xf85ddf44
 800bbbc:	3e54ae0b 	.word	0x3e54ae0b
 800bbc0:	55555555 	.word	0x55555555
 800bbc4:	3fd55555 	.word	0x3fd55555
 800bbc8:	652b82fe 	.word	0x652b82fe
 800bbcc:	3ff71547 	.word	0x3ff71547
 800bbd0:	00000000 	.word	0x00000000
 800bbd4:	bff00000 	.word	0xbff00000
 800bbd8:	3ff00000 	.word	0x3ff00000
 800bbdc:	3fd00000 	.word	0x3fd00000
 800bbe0:	3fe00000 	.word	0x3fe00000
 800bbe4:	408fffff 	.word	0x408fffff
 800bbe8:	4bd5      	ldr	r3, [pc, #852]	; (800bf40 <__ieee754_pow+0x758>)
 800bbea:	402b      	ands	r3, r5
 800bbec:	2200      	movs	r2, #0
 800bbee:	b92b      	cbnz	r3, 800bbfc <__ieee754_pow+0x414>
 800bbf0:	4bd4      	ldr	r3, [pc, #848]	; (800bf44 <__ieee754_pow+0x75c>)
 800bbf2:	f7f4 fccd 	bl	8000590 <__aeabi_dmul>
 800bbf6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	1523      	asrs	r3, r4, #20
 800bbfe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bc02:	4413      	add	r3, r2
 800bc04:	9305      	str	r3, [sp, #20]
 800bc06:	4bd0      	ldr	r3, [pc, #832]	; (800bf48 <__ieee754_pow+0x760>)
 800bc08:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800bc0c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800bc10:	429c      	cmp	r4, r3
 800bc12:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bc16:	dd08      	ble.n	800bc2a <__ieee754_pow+0x442>
 800bc18:	4bcc      	ldr	r3, [pc, #816]	; (800bf4c <__ieee754_pow+0x764>)
 800bc1a:	429c      	cmp	r4, r3
 800bc1c:	f340 8162 	ble.w	800bee4 <__ieee754_pow+0x6fc>
 800bc20:	9b05      	ldr	r3, [sp, #20]
 800bc22:	3301      	adds	r3, #1
 800bc24:	9305      	str	r3, [sp, #20]
 800bc26:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800bc2a:	2400      	movs	r4, #0
 800bc2c:	00e3      	lsls	r3, r4, #3
 800bc2e:	9307      	str	r3, [sp, #28]
 800bc30:	4bc7      	ldr	r3, [pc, #796]	; (800bf50 <__ieee754_pow+0x768>)
 800bc32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc36:	ed93 7b00 	vldr	d7, [r3]
 800bc3a:	4629      	mov	r1, r5
 800bc3c:	ec53 2b17 	vmov	r2, r3, d7
 800bc40:	eeb0 9a47 	vmov.f32	s18, s14
 800bc44:	eef0 9a67 	vmov.f32	s19, s15
 800bc48:	4682      	mov	sl, r0
 800bc4a:	f7f4 fae9 	bl	8000220 <__aeabi_dsub>
 800bc4e:	4652      	mov	r2, sl
 800bc50:	4606      	mov	r6, r0
 800bc52:	460f      	mov	r7, r1
 800bc54:	462b      	mov	r3, r5
 800bc56:	ec51 0b19 	vmov	r0, r1, d9
 800bc5a:	f7f4 fae3 	bl	8000224 <__adddf3>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	460b      	mov	r3, r1
 800bc62:	2000      	movs	r0, #0
 800bc64:	49bb      	ldr	r1, [pc, #748]	; (800bf54 <__ieee754_pow+0x76c>)
 800bc66:	f7f4 fdbd 	bl	80007e4 <__aeabi_ddiv>
 800bc6a:	ec41 0b1a 	vmov	d10, r0, r1
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	4630      	mov	r0, r6
 800bc74:	4639      	mov	r1, r7
 800bc76:	f7f4 fc8b 	bl	8000590 <__aeabi_dmul>
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc80:	9302      	str	r3, [sp, #8]
 800bc82:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bc86:	46ab      	mov	fp, r5
 800bc88:	106d      	asrs	r5, r5, #1
 800bc8a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800bc8e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800bc92:	ec41 0b18 	vmov	d8, r0, r1
 800bc96:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	4640      	mov	r0, r8
 800bc9e:	4649      	mov	r1, r9
 800bca0:	4614      	mov	r4, r2
 800bca2:	461d      	mov	r5, r3
 800bca4:	f7f4 fc74 	bl	8000590 <__aeabi_dmul>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	460b      	mov	r3, r1
 800bcac:	4630      	mov	r0, r6
 800bcae:	4639      	mov	r1, r7
 800bcb0:	f7f4 fab6 	bl	8000220 <__aeabi_dsub>
 800bcb4:	ec53 2b19 	vmov	r2, r3, d9
 800bcb8:	4606      	mov	r6, r0
 800bcba:	460f      	mov	r7, r1
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	f7f4 faae 	bl	8000220 <__aeabi_dsub>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	460b      	mov	r3, r1
 800bcc8:	4650      	mov	r0, sl
 800bcca:	4659      	mov	r1, fp
 800bccc:	f7f4 faa8 	bl	8000220 <__aeabi_dsub>
 800bcd0:	4642      	mov	r2, r8
 800bcd2:	464b      	mov	r3, r9
 800bcd4:	f7f4 fc5c 	bl	8000590 <__aeabi_dmul>
 800bcd8:	4602      	mov	r2, r0
 800bcda:	460b      	mov	r3, r1
 800bcdc:	4630      	mov	r0, r6
 800bcde:	4639      	mov	r1, r7
 800bce0:	f7f4 fa9e 	bl	8000220 <__aeabi_dsub>
 800bce4:	ec53 2b1a 	vmov	r2, r3, d10
 800bce8:	f7f4 fc52 	bl	8000590 <__aeabi_dmul>
 800bcec:	ec53 2b18 	vmov	r2, r3, d8
 800bcf0:	ec41 0b19 	vmov	d9, r0, r1
 800bcf4:	ec51 0b18 	vmov	r0, r1, d8
 800bcf8:	f7f4 fc4a 	bl	8000590 <__aeabi_dmul>
 800bcfc:	a37c      	add	r3, pc, #496	; (adr r3, 800bef0 <__ieee754_pow+0x708>)
 800bcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd02:	4604      	mov	r4, r0
 800bd04:	460d      	mov	r5, r1
 800bd06:	f7f4 fc43 	bl	8000590 <__aeabi_dmul>
 800bd0a:	a37b      	add	r3, pc, #492	; (adr r3, 800bef8 <__ieee754_pow+0x710>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f7f4 fa88 	bl	8000224 <__adddf3>
 800bd14:	4622      	mov	r2, r4
 800bd16:	462b      	mov	r3, r5
 800bd18:	f7f4 fc3a 	bl	8000590 <__aeabi_dmul>
 800bd1c:	a378      	add	r3, pc, #480	; (adr r3, 800bf00 <__ieee754_pow+0x718>)
 800bd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd22:	f7f4 fa7f 	bl	8000224 <__adddf3>
 800bd26:	4622      	mov	r2, r4
 800bd28:	462b      	mov	r3, r5
 800bd2a:	f7f4 fc31 	bl	8000590 <__aeabi_dmul>
 800bd2e:	a376      	add	r3, pc, #472	; (adr r3, 800bf08 <__ieee754_pow+0x720>)
 800bd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd34:	f7f4 fa76 	bl	8000224 <__adddf3>
 800bd38:	4622      	mov	r2, r4
 800bd3a:	462b      	mov	r3, r5
 800bd3c:	f7f4 fc28 	bl	8000590 <__aeabi_dmul>
 800bd40:	a373      	add	r3, pc, #460	; (adr r3, 800bf10 <__ieee754_pow+0x728>)
 800bd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd46:	f7f4 fa6d 	bl	8000224 <__adddf3>
 800bd4a:	4622      	mov	r2, r4
 800bd4c:	462b      	mov	r3, r5
 800bd4e:	f7f4 fc1f 	bl	8000590 <__aeabi_dmul>
 800bd52:	a371      	add	r3, pc, #452	; (adr r3, 800bf18 <__ieee754_pow+0x730>)
 800bd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd58:	f7f4 fa64 	bl	8000224 <__adddf3>
 800bd5c:	4622      	mov	r2, r4
 800bd5e:	4606      	mov	r6, r0
 800bd60:	460f      	mov	r7, r1
 800bd62:	462b      	mov	r3, r5
 800bd64:	4620      	mov	r0, r4
 800bd66:	4629      	mov	r1, r5
 800bd68:	f7f4 fc12 	bl	8000590 <__aeabi_dmul>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	460b      	mov	r3, r1
 800bd70:	4630      	mov	r0, r6
 800bd72:	4639      	mov	r1, r7
 800bd74:	f7f4 fc0c 	bl	8000590 <__aeabi_dmul>
 800bd78:	4642      	mov	r2, r8
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	460d      	mov	r5, r1
 800bd7e:	464b      	mov	r3, r9
 800bd80:	ec51 0b18 	vmov	r0, r1, d8
 800bd84:	f7f4 fa4e 	bl	8000224 <__adddf3>
 800bd88:	ec53 2b19 	vmov	r2, r3, d9
 800bd8c:	f7f4 fc00 	bl	8000590 <__aeabi_dmul>
 800bd90:	4622      	mov	r2, r4
 800bd92:	462b      	mov	r3, r5
 800bd94:	f7f4 fa46 	bl	8000224 <__adddf3>
 800bd98:	4642      	mov	r2, r8
 800bd9a:	4682      	mov	sl, r0
 800bd9c:	468b      	mov	fp, r1
 800bd9e:	464b      	mov	r3, r9
 800bda0:	4640      	mov	r0, r8
 800bda2:	4649      	mov	r1, r9
 800bda4:	f7f4 fbf4 	bl	8000590 <__aeabi_dmul>
 800bda8:	4b6b      	ldr	r3, [pc, #428]	; (800bf58 <__ieee754_pow+0x770>)
 800bdaa:	2200      	movs	r2, #0
 800bdac:	4606      	mov	r6, r0
 800bdae:	460f      	mov	r7, r1
 800bdb0:	f7f4 fa38 	bl	8000224 <__adddf3>
 800bdb4:	4652      	mov	r2, sl
 800bdb6:	465b      	mov	r3, fp
 800bdb8:	f7f4 fa34 	bl	8000224 <__adddf3>
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	460d      	mov	r5, r1
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	4640      	mov	r0, r8
 800bdc8:	4649      	mov	r1, r9
 800bdca:	f7f4 fbe1 	bl	8000590 <__aeabi_dmul>
 800bdce:	4b62      	ldr	r3, [pc, #392]	; (800bf58 <__ieee754_pow+0x770>)
 800bdd0:	4680      	mov	r8, r0
 800bdd2:	4689      	mov	r9, r1
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	4620      	mov	r0, r4
 800bdd8:	4629      	mov	r1, r5
 800bdda:	f7f4 fa21 	bl	8000220 <__aeabi_dsub>
 800bdde:	4632      	mov	r2, r6
 800bde0:	463b      	mov	r3, r7
 800bde2:	f7f4 fa1d 	bl	8000220 <__aeabi_dsub>
 800bde6:	4602      	mov	r2, r0
 800bde8:	460b      	mov	r3, r1
 800bdea:	4650      	mov	r0, sl
 800bdec:	4659      	mov	r1, fp
 800bdee:	f7f4 fa17 	bl	8000220 <__aeabi_dsub>
 800bdf2:	ec53 2b18 	vmov	r2, r3, d8
 800bdf6:	f7f4 fbcb 	bl	8000590 <__aeabi_dmul>
 800bdfa:	4622      	mov	r2, r4
 800bdfc:	4606      	mov	r6, r0
 800bdfe:	460f      	mov	r7, r1
 800be00:	462b      	mov	r3, r5
 800be02:	ec51 0b19 	vmov	r0, r1, d9
 800be06:	f7f4 fbc3 	bl	8000590 <__aeabi_dmul>
 800be0a:	4602      	mov	r2, r0
 800be0c:	460b      	mov	r3, r1
 800be0e:	4630      	mov	r0, r6
 800be10:	4639      	mov	r1, r7
 800be12:	f7f4 fa07 	bl	8000224 <__adddf3>
 800be16:	4606      	mov	r6, r0
 800be18:	460f      	mov	r7, r1
 800be1a:	4602      	mov	r2, r0
 800be1c:	460b      	mov	r3, r1
 800be1e:	4640      	mov	r0, r8
 800be20:	4649      	mov	r1, r9
 800be22:	f7f4 f9ff 	bl	8000224 <__adddf3>
 800be26:	a33e      	add	r3, pc, #248	; (adr r3, 800bf20 <__ieee754_pow+0x738>)
 800be28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2c:	2000      	movs	r0, #0
 800be2e:	4604      	mov	r4, r0
 800be30:	460d      	mov	r5, r1
 800be32:	f7f4 fbad 	bl	8000590 <__aeabi_dmul>
 800be36:	4642      	mov	r2, r8
 800be38:	ec41 0b18 	vmov	d8, r0, r1
 800be3c:	464b      	mov	r3, r9
 800be3e:	4620      	mov	r0, r4
 800be40:	4629      	mov	r1, r5
 800be42:	f7f4 f9ed 	bl	8000220 <__aeabi_dsub>
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	4630      	mov	r0, r6
 800be4c:	4639      	mov	r1, r7
 800be4e:	f7f4 f9e7 	bl	8000220 <__aeabi_dsub>
 800be52:	a335      	add	r3, pc, #212	; (adr r3, 800bf28 <__ieee754_pow+0x740>)
 800be54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be58:	f7f4 fb9a 	bl	8000590 <__aeabi_dmul>
 800be5c:	a334      	add	r3, pc, #208	; (adr r3, 800bf30 <__ieee754_pow+0x748>)
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	4606      	mov	r6, r0
 800be64:	460f      	mov	r7, r1
 800be66:	4620      	mov	r0, r4
 800be68:	4629      	mov	r1, r5
 800be6a:	f7f4 fb91 	bl	8000590 <__aeabi_dmul>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	4630      	mov	r0, r6
 800be74:	4639      	mov	r1, r7
 800be76:	f7f4 f9d5 	bl	8000224 <__adddf3>
 800be7a:	9a07      	ldr	r2, [sp, #28]
 800be7c:	4b37      	ldr	r3, [pc, #220]	; (800bf5c <__ieee754_pow+0x774>)
 800be7e:	4413      	add	r3, r2
 800be80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be84:	f7f4 f9ce 	bl	8000224 <__adddf3>
 800be88:	4682      	mov	sl, r0
 800be8a:	9805      	ldr	r0, [sp, #20]
 800be8c:	468b      	mov	fp, r1
 800be8e:	f7f4 fb15 	bl	80004bc <__aeabi_i2d>
 800be92:	9a07      	ldr	r2, [sp, #28]
 800be94:	4b32      	ldr	r3, [pc, #200]	; (800bf60 <__ieee754_pow+0x778>)
 800be96:	4413      	add	r3, r2
 800be98:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be9c:	4606      	mov	r6, r0
 800be9e:	460f      	mov	r7, r1
 800bea0:	4652      	mov	r2, sl
 800bea2:	465b      	mov	r3, fp
 800bea4:	ec51 0b18 	vmov	r0, r1, d8
 800bea8:	f7f4 f9bc 	bl	8000224 <__adddf3>
 800beac:	4642      	mov	r2, r8
 800beae:	464b      	mov	r3, r9
 800beb0:	f7f4 f9b8 	bl	8000224 <__adddf3>
 800beb4:	4632      	mov	r2, r6
 800beb6:	463b      	mov	r3, r7
 800beb8:	f7f4 f9b4 	bl	8000224 <__adddf3>
 800bebc:	2000      	movs	r0, #0
 800bebe:	4632      	mov	r2, r6
 800bec0:	463b      	mov	r3, r7
 800bec2:	4604      	mov	r4, r0
 800bec4:	460d      	mov	r5, r1
 800bec6:	f7f4 f9ab 	bl	8000220 <__aeabi_dsub>
 800beca:	4642      	mov	r2, r8
 800becc:	464b      	mov	r3, r9
 800bece:	f7f4 f9a7 	bl	8000220 <__aeabi_dsub>
 800bed2:	ec53 2b18 	vmov	r2, r3, d8
 800bed6:	f7f4 f9a3 	bl	8000220 <__aeabi_dsub>
 800beda:	4602      	mov	r2, r0
 800bedc:	460b      	mov	r3, r1
 800bede:	4650      	mov	r0, sl
 800bee0:	4659      	mov	r1, fp
 800bee2:	e610      	b.n	800bb06 <__ieee754_pow+0x31e>
 800bee4:	2401      	movs	r4, #1
 800bee6:	e6a1      	b.n	800bc2c <__ieee754_pow+0x444>
 800bee8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800bf38 <__ieee754_pow+0x750>
 800beec:	e617      	b.n	800bb1e <__ieee754_pow+0x336>
 800beee:	bf00      	nop
 800bef0:	4a454eef 	.word	0x4a454eef
 800bef4:	3fca7e28 	.word	0x3fca7e28
 800bef8:	93c9db65 	.word	0x93c9db65
 800befc:	3fcd864a 	.word	0x3fcd864a
 800bf00:	a91d4101 	.word	0xa91d4101
 800bf04:	3fd17460 	.word	0x3fd17460
 800bf08:	518f264d 	.word	0x518f264d
 800bf0c:	3fd55555 	.word	0x3fd55555
 800bf10:	db6fabff 	.word	0xdb6fabff
 800bf14:	3fdb6db6 	.word	0x3fdb6db6
 800bf18:	33333303 	.word	0x33333303
 800bf1c:	3fe33333 	.word	0x3fe33333
 800bf20:	e0000000 	.word	0xe0000000
 800bf24:	3feec709 	.word	0x3feec709
 800bf28:	dc3a03fd 	.word	0xdc3a03fd
 800bf2c:	3feec709 	.word	0x3feec709
 800bf30:	145b01f5 	.word	0x145b01f5
 800bf34:	be3e2fe0 	.word	0xbe3e2fe0
 800bf38:	00000000 	.word	0x00000000
 800bf3c:	3ff00000 	.word	0x3ff00000
 800bf40:	7ff00000 	.word	0x7ff00000
 800bf44:	43400000 	.word	0x43400000
 800bf48:	0003988e 	.word	0x0003988e
 800bf4c:	000bb679 	.word	0x000bb679
 800bf50:	0801f3f0 	.word	0x0801f3f0
 800bf54:	3ff00000 	.word	0x3ff00000
 800bf58:	40080000 	.word	0x40080000
 800bf5c:	0801f410 	.word	0x0801f410
 800bf60:	0801f400 	.word	0x0801f400
 800bf64:	a3b3      	add	r3, pc, #716	; (adr r3, 800c234 <__ieee754_pow+0xa4c>)
 800bf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf6a:	4640      	mov	r0, r8
 800bf6c:	4649      	mov	r1, r9
 800bf6e:	f7f4 f959 	bl	8000224 <__adddf3>
 800bf72:	4622      	mov	r2, r4
 800bf74:	ec41 0b1a 	vmov	d10, r0, r1
 800bf78:	462b      	mov	r3, r5
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	4639      	mov	r1, r7
 800bf7e:	f7f4 f94f 	bl	8000220 <__aeabi_dsub>
 800bf82:	4602      	mov	r2, r0
 800bf84:	460b      	mov	r3, r1
 800bf86:	ec51 0b1a 	vmov	r0, r1, d10
 800bf8a:	f7f4 fd91 	bl	8000ab0 <__aeabi_dcmpgt>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	f47f ae04 	bne.w	800bb9c <__ieee754_pow+0x3b4>
 800bf94:	4aa2      	ldr	r2, [pc, #648]	; (800c220 <__ieee754_pow+0xa38>)
 800bf96:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bf9a:	4293      	cmp	r3, r2
 800bf9c:	f340 8107 	ble.w	800c1ae <__ieee754_pow+0x9c6>
 800bfa0:	151b      	asrs	r3, r3, #20
 800bfa2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bfa6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bfaa:	fa4a fa03 	asr.w	sl, sl, r3
 800bfae:	44da      	add	sl, fp
 800bfb0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bfb4:	489b      	ldr	r0, [pc, #620]	; (800c224 <__ieee754_pow+0xa3c>)
 800bfb6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800bfba:	4108      	asrs	r0, r1
 800bfbc:	ea00 030a 	and.w	r3, r0, sl
 800bfc0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bfc4:	f1c1 0114 	rsb	r1, r1, #20
 800bfc8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bfcc:	fa4a fa01 	asr.w	sl, sl, r1
 800bfd0:	f1bb 0f00 	cmp.w	fp, #0
 800bfd4:	f04f 0200 	mov.w	r2, #0
 800bfd8:	4620      	mov	r0, r4
 800bfda:	4629      	mov	r1, r5
 800bfdc:	bfb8      	it	lt
 800bfde:	f1ca 0a00 	rsblt	sl, sl, #0
 800bfe2:	f7f4 f91d 	bl	8000220 <__aeabi_dsub>
 800bfe6:	ec41 0b19 	vmov	d9, r0, r1
 800bfea:	4642      	mov	r2, r8
 800bfec:	464b      	mov	r3, r9
 800bfee:	ec51 0b19 	vmov	r0, r1, d9
 800bff2:	f7f4 f917 	bl	8000224 <__adddf3>
 800bff6:	a37a      	add	r3, pc, #488	; (adr r3, 800c1e0 <__ieee754_pow+0x9f8>)
 800bff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffc:	2000      	movs	r0, #0
 800bffe:	4604      	mov	r4, r0
 800c000:	460d      	mov	r5, r1
 800c002:	f7f4 fac5 	bl	8000590 <__aeabi_dmul>
 800c006:	ec53 2b19 	vmov	r2, r3, d9
 800c00a:	4606      	mov	r6, r0
 800c00c:	460f      	mov	r7, r1
 800c00e:	4620      	mov	r0, r4
 800c010:	4629      	mov	r1, r5
 800c012:	f7f4 f905 	bl	8000220 <__aeabi_dsub>
 800c016:	4602      	mov	r2, r0
 800c018:	460b      	mov	r3, r1
 800c01a:	4640      	mov	r0, r8
 800c01c:	4649      	mov	r1, r9
 800c01e:	f7f4 f8ff 	bl	8000220 <__aeabi_dsub>
 800c022:	a371      	add	r3, pc, #452	; (adr r3, 800c1e8 <__ieee754_pow+0xa00>)
 800c024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c028:	f7f4 fab2 	bl	8000590 <__aeabi_dmul>
 800c02c:	a370      	add	r3, pc, #448	; (adr r3, 800c1f0 <__ieee754_pow+0xa08>)
 800c02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c032:	4680      	mov	r8, r0
 800c034:	4689      	mov	r9, r1
 800c036:	4620      	mov	r0, r4
 800c038:	4629      	mov	r1, r5
 800c03a:	f7f4 faa9 	bl	8000590 <__aeabi_dmul>
 800c03e:	4602      	mov	r2, r0
 800c040:	460b      	mov	r3, r1
 800c042:	4640      	mov	r0, r8
 800c044:	4649      	mov	r1, r9
 800c046:	f7f4 f8ed 	bl	8000224 <__adddf3>
 800c04a:	4604      	mov	r4, r0
 800c04c:	460d      	mov	r5, r1
 800c04e:	4602      	mov	r2, r0
 800c050:	460b      	mov	r3, r1
 800c052:	4630      	mov	r0, r6
 800c054:	4639      	mov	r1, r7
 800c056:	f7f4 f8e5 	bl	8000224 <__adddf3>
 800c05a:	4632      	mov	r2, r6
 800c05c:	463b      	mov	r3, r7
 800c05e:	4680      	mov	r8, r0
 800c060:	4689      	mov	r9, r1
 800c062:	f7f4 f8dd 	bl	8000220 <__aeabi_dsub>
 800c066:	4602      	mov	r2, r0
 800c068:	460b      	mov	r3, r1
 800c06a:	4620      	mov	r0, r4
 800c06c:	4629      	mov	r1, r5
 800c06e:	f7f4 f8d7 	bl	8000220 <__aeabi_dsub>
 800c072:	4642      	mov	r2, r8
 800c074:	4606      	mov	r6, r0
 800c076:	460f      	mov	r7, r1
 800c078:	464b      	mov	r3, r9
 800c07a:	4640      	mov	r0, r8
 800c07c:	4649      	mov	r1, r9
 800c07e:	f7f4 fa87 	bl	8000590 <__aeabi_dmul>
 800c082:	a35d      	add	r3, pc, #372	; (adr r3, 800c1f8 <__ieee754_pow+0xa10>)
 800c084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c088:	4604      	mov	r4, r0
 800c08a:	460d      	mov	r5, r1
 800c08c:	f7f4 fa80 	bl	8000590 <__aeabi_dmul>
 800c090:	a35b      	add	r3, pc, #364	; (adr r3, 800c200 <__ieee754_pow+0xa18>)
 800c092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c096:	f7f4 f8c3 	bl	8000220 <__aeabi_dsub>
 800c09a:	4622      	mov	r2, r4
 800c09c:	462b      	mov	r3, r5
 800c09e:	f7f4 fa77 	bl	8000590 <__aeabi_dmul>
 800c0a2:	a359      	add	r3, pc, #356	; (adr r3, 800c208 <__ieee754_pow+0xa20>)
 800c0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a8:	f7f4 f8bc 	bl	8000224 <__adddf3>
 800c0ac:	4622      	mov	r2, r4
 800c0ae:	462b      	mov	r3, r5
 800c0b0:	f7f4 fa6e 	bl	8000590 <__aeabi_dmul>
 800c0b4:	a356      	add	r3, pc, #344	; (adr r3, 800c210 <__ieee754_pow+0xa28>)
 800c0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ba:	f7f4 f8b1 	bl	8000220 <__aeabi_dsub>
 800c0be:	4622      	mov	r2, r4
 800c0c0:	462b      	mov	r3, r5
 800c0c2:	f7f4 fa65 	bl	8000590 <__aeabi_dmul>
 800c0c6:	a354      	add	r3, pc, #336	; (adr r3, 800c218 <__ieee754_pow+0xa30>)
 800c0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0cc:	f7f4 f8aa 	bl	8000224 <__adddf3>
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	462b      	mov	r3, r5
 800c0d4:	f7f4 fa5c 	bl	8000590 <__aeabi_dmul>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	4640      	mov	r0, r8
 800c0de:	4649      	mov	r1, r9
 800c0e0:	f7f4 f89e 	bl	8000220 <__aeabi_dsub>
 800c0e4:	4604      	mov	r4, r0
 800c0e6:	460d      	mov	r5, r1
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	4640      	mov	r0, r8
 800c0ee:	4649      	mov	r1, r9
 800c0f0:	f7f4 fa4e 	bl	8000590 <__aeabi_dmul>
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	ec41 0b19 	vmov	d9, r0, r1
 800c0fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c0fe:	4620      	mov	r0, r4
 800c100:	4629      	mov	r1, r5
 800c102:	f7f4 f88d 	bl	8000220 <__aeabi_dsub>
 800c106:	4602      	mov	r2, r0
 800c108:	460b      	mov	r3, r1
 800c10a:	ec51 0b19 	vmov	r0, r1, d9
 800c10e:	f7f4 fb69 	bl	80007e4 <__aeabi_ddiv>
 800c112:	4632      	mov	r2, r6
 800c114:	4604      	mov	r4, r0
 800c116:	460d      	mov	r5, r1
 800c118:	463b      	mov	r3, r7
 800c11a:	4640      	mov	r0, r8
 800c11c:	4649      	mov	r1, r9
 800c11e:	f7f4 fa37 	bl	8000590 <__aeabi_dmul>
 800c122:	4632      	mov	r2, r6
 800c124:	463b      	mov	r3, r7
 800c126:	f7f4 f87d 	bl	8000224 <__adddf3>
 800c12a:	4602      	mov	r2, r0
 800c12c:	460b      	mov	r3, r1
 800c12e:	4620      	mov	r0, r4
 800c130:	4629      	mov	r1, r5
 800c132:	f7f4 f875 	bl	8000220 <__aeabi_dsub>
 800c136:	4642      	mov	r2, r8
 800c138:	464b      	mov	r3, r9
 800c13a:	f7f4 f871 	bl	8000220 <__aeabi_dsub>
 800c13e:	460b      	mov	r3, r1
 800c140:	4602      	mov	r2, r0
 800c142:	4939      	ldr	r1, [pc, #228]	; (800c228 <__ieee754_pow+0xa40>)
 800c144:	2000      	movs	r0, #0
 800c146:	f7f4 f86b 	bl	8000220 <__aeabi_dsub>
 800c14a:	ec41 0b10 	vmov	d0, r0, r1
 800c14e:	ee10 3a90 	vmov	r3, s1
 800c152:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c156:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c15a:	da2b      	bge.n	800c1b4 <__ieee754_pow+0x9cc>
 800c15c:	4650      	mov	r0, sl
 800c15e:	f000 f877 	bl	800c250 <scalbn>
 800c162:	ec51 0b10 	vmov	r0, r1, d0
 800c166:	ec53 2b18 	vmov	r2, r3, d8
 800c16a:	f7ff bbee 	b.w	800b94a <__ieee754_pow+0x162>
 800c16e:	4b2f      	ldr	r3, [pc, #188]	; (800c22c <__ieee754_pow+0xa44>)
 800c170:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c174:	429e      	cmp	r6, r3
 800c176:	f77f af0d 	ble.w	800bf94 <__ieee754_pow+0x7ac>
 800c17a:	4b2d      	ldr	r3, [pc, #180]	; (800c230 <__ieee754_pow+0xa48>)
 800c17c:	440b      	add	r3, r1
 800c17e:	4303      	orrs	r3, r0
 800c180:	d009      	beq.n	800c196 <__ieee754_pow+0x9ae>
 800c182:	ec51 0b18 	vmov	r0, r1, d8
 800c186:	2200      	movs	r2, #0
 800c188:	2300      	movs	r3, #0
 800c18a:	f7f4 fc73 	bl	8000a74 <__aeabi_dcmplt>
 800c18e:	3800      	subs	r0, #0
 800c190:	bf18      	it	ne
 800c192:	2001      	movne	r0, #1
 800c194:	e448      	b.n	800ba28 <__ieee754_pow+0x240>
 800c196:	4622      	mov	r2, r4
 800c198:	462b      	mov	r3, r5
 800c19a:	f7f4 f841 	bl	8000220 <__aeabi_dsub>
 800c19e:	4642      	mov	r2, r8
 800c1a0:	464b      	mov	r3, r9
 800c1a2:	f7f4 fc7b 	bl	8000a9c <__aeabi_dcmpge>
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	f43f aef4 	beq.w	800bf94 <__ieee754_pow+0x7ac>
 800c1ac:	e7e9      	b.n	800c182 <__ieee754_pow+0x99a>
 800c1ae:	f04f 0a00 	mov.w	sl, #0
 800c1b2:	e71a      	b.n	800bfea <__ieee754_pow+0x802>
 800c1b4:	ec51 0b10 	vmov	r0, r1, d0
 800c1b8:	4619      	mov	r1, r3
 800c1ba:	e7d4      	b.n	800c166 <__ieee754_pow+0x97e>
 800c1bc:	491a      	ldr	r1, [pc, #104]	; (800c228 <__ieee754_pow+0xa40>)
 800c1be:	2000      	movs	r0, #0
 800c1c0:	f7ff bb31 	b.w	800b826 <__ieee754_pow+0x3e>
 800c1c4:	2000      	movs	r0, #0
 800c1c6:	2100      	movs	r1, #0
 800c1c8:	f7ff bb2d 	b.w	800b826 <__ieee754_pow+0x3e>
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	4639      	mov	r1, r7
 800c1d0:	f7ff bb29 	b.w	800b826 <__ieee754_pow+0x3e>
 800c1d4:	9204      	str	r2, [sp, #16]
 800c1d6:	f7ff bb7b 	b.w	800b8d0 <__ieee754_pow+0xe8>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	f7ff bb65 	b.w	800b8aa <__ieee754_pow+0xc2>
 800c1e0:	00000000 	.word	0x00000000
 800c1e4:	3fe62e43 	.word	0x3fe62e43
 800c1e8:	fefa39ef 	.word	0xfefa39ef
 800c1ec:	3fe62e42 	.word	0x3fe62e42
 800c1f0:	0ca86c39 	.word	0x0ca86c39
 800c1f4:	be205c61 	.word	0xbe205c61
 800c1f8:	72bea4d0 	.word	0x72bea4d0
 800c1fc:	3e663769 	.word	0x3e663769
 800c200:	c5d26bf1 	.word	0xc5d26bf1
 800c204:	3ebbbd41 	.word	0x3ebbbd41
 800c208:	af25de2c 	.word	0xaf25de2c
 800c20c:	3f11566a 	.word	0x3f11566a
 800c210:	16bebd93 	.word	0x16bebd93
 800c214:	3f66c16c 	.word	0x3f66c16c
 800c218:	5555553e 	.word	0x5555553e
 800c21c:	3fc55555 	.word	0x3fc55555
 800c220:	3fe00000 	.word	0x3fe00000
 800c224:	fff00000 	.word	0xfff00000
 800c228:	3ff00000 	.word	0x3ff00000
 800c22c:	4090cbff 	.word	0x4090cbff
 800c230:	3f6f3400 	.word	0x3f6f3400
 800c234:	652b82fe 	.word	0x652b82fe
 800c238:	3c971547 	.word	0x3c971547

0800c23c <fabs>:
 800c23c:	ec51 0b10 	vmov	r0, r1, d0
 800c240:	ee10 2a10 	vmov	r2, s0
 800c244:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c248:	ec43 2b10 	vmov	d0, r2, r3
 800c24c:	4770      	bx	lr
	...

0800c250 <scalbn>:
 800c250:	b570      	push	{r4, r5, r6, lr}
 800c252:	ec55 4b10 	vmov	r4, r5, d0
 800c256:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c25a:	4606      	mov	r6, r0
 800c25c:	462b      	mov	r3, r5
 800c25e:	b999      	cbnz	r1, 800c288 <scalbn+0x38>
 800c260:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c264:	4323      	orrs	r3, r4
 800c266:	d03f      	beq.n	800c2e8 <scalbn+0x98>
 800c268:	4b35      	ldr	r3, [pc, #212]	; (800c340 <scalbn+0xf0>)
 800c26a:	4629      	mov	r1, r5
 800c26c:	ee10 0a10 	vmov	r0, s0
 800c270:	2200      	movs	r2, #0
 800c272:	f7f4 f98d 	bl	8000590 <__aeabi_dmul>
 800c276:	4b33      	ldr	r3, [pc, #204]	; (800c344 <scalbn+0xf4>)
 800c278:	429e      	cmp	r6, r3
 800c27a:	4604      	mov	r4, r0
 800c27c:	460d      	mov	r5, r1
 800c27e:	da10      	bge.n	800c2a2 <scalbn+0x52>
 800c280:	a327      	add	r3, pc, #156	; (adr r3, 800c320 <scalbn+0xd0>)
 800c282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c286:	e01f      	b.n	800c2c8 <scalbn+0x78>
 800c288:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800c28c:	4291      	cmp	r1, r2
 800c28e:	d10c      	bne.n	800c2aa <scalbn+0x5a>
 800c290:	ee10 2a10 	vmov	r2, s0
 800c294:	4620      	mov	r0, r4
 800c296:	4629      	mov	r1, r5
 800c298:	f7f3 ffc4 	bl	8000224 <__adddf3>
 800c29c:	4604      	mov	r4, r0
 800c29e:	460d      	mov	r5, r1
 800c2a0:	e022      	b.n	800c2e8 <scalbn+0x98>
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c2a8:	3936      	subs	r1, #54	; 0x36
 800c2aa:	f24c 3250 	movw	r2, #50000	; 0xc350
 800c2ae:	4296      	cmp	r6, r2
 800c2b0:	dd0d      	ble.n	800c2ce <scalbn+0x7e>
 800c2b2:	2d00      	cmp	r5, #0
 800c2b4:	a11c      	add	r1, pc, #112	; (adr r1, 800c328 <scalbn+0xd8>)
 800c2b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ba:	da02      	bge.n	800c2c2 <scalbn+0x72>
 800c2bc:	a11c      	add	r1, pc, #112	; (adr r1, 800c330 <scalbn+0xe0>)
 800c2be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2c2:	a319      	add	r3, pc, #100	; (adr r3, 800c328 <scalbn+0xd8>)
 800c2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c8:	f7f4 f962 	bl	8000590 <__aeabi_dmul>
 800c2cc:	e7e6      	b.n	800c29c <scalbn+0x4c>
 800c2ce:	1872      	adds	r2, r6, r1
 800c2d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c2d4:	428a      	cmp	r2, r1
 800c2d6:	dcec      	bgt.n	800c2b2 <scalbn+0x62>
 800c2d8:	2a00      	cmp	r2, #0
 800c2da:	dd08      	ble.n	800c2ee <scalbn+0x9e>
 800c2dc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c2e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c2e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c2e8:	ec45 4b10 	vmov	d0, r4, r5
 800c2ec:	bd70      	pop	{r4, r5, r6, pc}
 800c2ee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c2f2:	da08      	bge.n	800c306 <scalbn+0xb6>
 800c2f4:	2d00      	cmp	r5, #0
 800c2f6:	a10a      	add	r1, pc, #40	; (adr r1, 800c320 <scalbn+0xd0>)
 800c2f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2fc:	dac0      	bge.n	800c280 <scalbn+0x30>
 800c2fe:	a10e      	add	r1, pc, #56	; (adr r1, 800c338 <scalbn+0xe8>)
 800c300:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c304:	e7bc      	b.n	800c280 <scalbn+0x30>
 800c306:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c30a:	3236      	adds	r2, #54	; 0x36
 800c30c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c310:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c314:	4620      	mov	r0, r4
 800c316:	4b0c      	ldr	r3, [pc, #48]	; (800c348 <scalbn+0xf8>)
 800c318:	2200      	movs	r2, #0
 800c31a:	e7d5      	b.n	800c2c8 <scalbn+0x78>
 800c31c:	f3af 8000 	nop.w
 800c320:	c2f8f359 	.word	0xc2f8f359
 800c324:	01a56e1f 	.word	0x01a56e1f
 800c328:	8800759c 	.word	0x8800759c
 800c32c:	7e37e43c 	.word	0x7e37e43c
 800c330:	8800759c 	.word	0x8800759c
 800c334:	fe37e43c 	.word	0xfe37e43c
 800c338:	c2f8f359 	.word	0xc2f8f359
 800c33c:	81a56e1f 	.word	0x81a56e1f
 800c340:	43500000 	.word	0x43500000
 800c344:	ffff3cb0 	.word	0xffff3cb0
 800c348:	3c900000 	.word	0x3c900000

0800c34c <with_errno>:
 800c34c:	b570      	push	{r4, r5, r6, lr}
 800c34e:	4604      	mov	r4, r0
 800c350:	460d      	mov	r5, r1
 800c352:	4616      	mov	r6, r2
 800c354:	f7fe feae 	bl	800b0b4 <__errno>
 800c358:	4629      	mov	r1, r5
 800c35a:	6006      	str	r6, [r0, #0]
 800c35c:	4620      	mov	r0, r4
 800c35e:	bd70      	pop	{r4, r5, r6, pc}

0800c360 <xflow>:
 800c360:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c362:	4614      	mov	r4, r2
 800c364:	461d      	mov	r5, r3
 800c366:	b108      	cbz	r0, 800c36c <xflow+0xc>
 800c368:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c36c:	e9cd 2300 	strd	r2, r3, [sp]
 800c370:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c374:	4620      	mov	r0, r4
 800c376:	4629      	mov	r1, r5
 800c378:	f7f4 f90a 	bl	8000590 <__aeabi_dmul>
 800c37c:	2222      	movs	r2, #34	; 0x22
 800c37e:	b003      	add	sp, #12
 800c380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c384:	f7ff bfe2 	b.w	800c34c <with_errno>

0800c388 <__math_uflow>:
 800c388:	b508      	push	{r3, lr}
 800c38a:	2200      	movs	r2, #0
 800c38c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c390:	f7ff ffe6 	bl	800c360 <xflow>
 800c394:	ec41 0b10 	vmov	d0, r0, r1
 800c398:	bd08      	pop	{r3, pc}

0800c39a <__math_oflow>:
 800c39a:	b508      	push	{r3, lr}
 800c39c:	2200      	movs	r2, #0
 800c39e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c3a2:	f7ff ffdd 	bl	800c360 <xflow>
 800c3a6:	ec41 0b10 	vmov	d0, r0, r1
 800c3aa:	bd08      	pop	{r3, pc}

0800c3ac <_init>:
 800c3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ae:	bf00      	nop
 800c3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3b2:	bc08      	pop	{r3}
 800c3b4:	469e      	mov	lr, r3
 800c3b6:	4770      	bx	lr

0800c3b8 <_fini>:
 800c3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ba:	bf00      	nop
 800c3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3be:	bc08      	pop	{r3}
 800c3c0:	469e      	mov	lr, r3
 800c3c2:	4770      	bx	lr
