`timescale 1ns / 1ps

module project_tb;
    reg signed [15:0] x;
    reg signed [15:0] y;
    reg signed [15:0] z;
    wire signed [15:0] r;
    wire signed [15:0] theta;
    wire signed [15:0] z_out;
    
    // Instantiate the project module
    project uut (
        .x(x),
        .y(y),
        .z(z),
        .r(r),
        .theta(theta),
        .z_out(z_out)
    );
    
    initial begin
        // Initialize inputs
        x = 16'd10; y = 16'd10; z = 16'd5;
        #10;
        
        x = -16'd15; y = 16'd20; z = 16'd8;
        #10;
        
        x = 16'd30; y = -16'd25; z = 16'd12;
        #10;
        
        x = 16'd0; y = 16'd0; z = 16'd10;
        #10;
        
        $finish;
    end
    
    initial begin
        $dumpfile("tb.vcd");
        $dumpvars(0, project_tb);
    end
    
endmodule
