

================================================================
== Vitis HLS Report for 'feedforward'
================================================================
* Date:           Fri Jun 13 14:38:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.191 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3270|     3270|  32.700 us|  32.700 us|  3271|  3271|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120   |feedforward_Pipeline_VITIS_LOOP_92_1   |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139   |feedforward_Pipeline_VITIS_LOOP_48_1   |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146  |feedforward_Pipeline_VITIS_LOOP_103_2  |      395|      395|  3.950 us|  3.950 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152  |feedforward_Pipeline_VITIS_LOOP_110_3  |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159  |feedforward_Pipeline_VITIS_LOOP_48_11  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168  |feedforward_Pipeline_VITIS_LOOP_122_4  |       35|       35|  0.350 us|  0.350 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176  |feedforward_Pipeline_VITIS_LOOP_129_5  |      131|      131|  1.310 us|  1.310 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185  |feedforward_Pipeline_VITIS_LOOP_48_12  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191  |feedforward_Pipeline_VITIS_LOOP_139_6  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196  |feedforward_Pipeline_VITIS_LOOP_148_7  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     593|   5039|    -|
|Memory           |       14|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    724|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       14|    0|     681|   5765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|      ~0|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                   |control_s_axi                          |        0|   0|   36|    40|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146  |feedforward_Pipeline_VITIS_LOOP_103_2  |        0|   0|  115|   142|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152  |feedforward_Pipeline_VITIS_LOOP_110_3  |        0|   0|   25|   144|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168  |feedforward_Pipeline_VITIS_LOOP_122_4  |        0|   0|  181|   209|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176  |feedforward_Pipeline_VITIS_LOOP_129_5  |        0|   0|   57|   135|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191  |feedforward_Pipeline_VITIS_LOOP_139_6  |        0|   0|   56|   106|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196  |feedforward_Pipeline_VITIS_LOOP_148_7  |        0|   0|   38|   186|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139   |feedforward_Pipeline_VITIS_LOOP_48_1   |        0|   0|   24|  2796|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159  |feedforward_Pipeline_VITIS_LOOP_48_11  |        0|   0|   19|   779|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185  |feedforward_Pipeline_VITIS_LOOP_48_12  |        0|   0|   18|   379|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120   |feedforward_Pipeline_VITIS_LOOP_92_1   |        0|   0|   24|   123|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |Total                                             |                                       |        0|   0|  593|  5039|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_activations_U    |layer1_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|   392|   32|     1|        12544|
    |layer1_activations_2_U  |layer1_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|   392|   32|     1|        12544|
    |layer2_activations_U    |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer2_activations_4_U  |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer2_activations_5_U  |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer2_activations_6_U  |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer3_activations_U    |layer3_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                  |       14|  0|   0|    0|   976|  224|     7|        31232|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  113|         23|    1|         23|
    |input_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |layer1_activations_2_address0     |   20|          4|    9|         36|
    |layer1_activations_2_ce0          |   20|          4|    1|          4|
    |layer1_activations_2_ce1          |    9|          2|    1|          2|
    |layer1_activations_2_d0           |   14|          3|   32|         96|
    |layer1_activations_2_we0          |   14|          3|    1|          3|
    |layer1_activations_address0       |   20|          4|    9|         36|
    |layer1_activations_ce0            |   20|          4|    1|          4|
    |layer1_activations_ce1            |    9|          2|    1|          2|
    |layer1_activations_d0             |   14|          3|   32|         96|
    |layer1_activations_we0            |   14|          3|    1|          3|
    |layer2_activations_4_address0     |   20|          4|    5|         20|
    |layer2_activations_4_ce0          |   20|          4|    1|          4|
    |layer2_activations_4_ce1          |    9|          2|    1|          2|
    |layer2_activations_4_d0           |   14|          3|   32|         96|
    |layer2_activations_4_we0          |   14|          3|    1|          3|
    |layer2_activations_5_address0     |   20|          4|    5|         20|
    |layer2_activations_5_ce0          |   20|          4|    1|          4|
    |layer2_activations_5_ce1          |    9|          2|    1|          2|
    |layer2_activations_5_d0           |   14|          3|   32|         96|
    |layer2_activations_5_we0          |   14|          3|    1|          3|
    |layer2_activations_6_address0     |   20|          4|    5|         20|
    |layer2_activations_6_ce0          |   20|          4|    1|          4|
    |layer2_activations_6_ce1          |    9|          2|    1|          2|
    |layer2_activations_6_d0           |   14|          3|   32|         96|
    |layer2_activations_6_we0          |   14|          3|    1|          3|
    |layer2_activations_address0       |   20|          4|    5|         20|
    |layer2_activations_ce0            |   20|          4|    1|          4|
    |layer2_activations_ce1            |    9|          2|    1|          2|
    |layer2_activations_d0             |   14|          3|   32|         96|
    |layer2_activations_we0            |   14|          3|    1|          3|
    |layer3_activations_address0       |   20|          4|    6|         24|
    |layer3_activations_ce0            |   20|          4|    1|          4|
    |layer3_activations_ce1            |    9|          2|    1|          2|
    |layer3_activations_d0             |   14|          3|   32|         96|
    |layer3_activations_we0            |   14|          3|    1|          3|
    |output_stream_TDATA_int_regslice  |    9|          2|   32|         64|
    |output_stream_TDEST_int_regslice  |    9|          2|    8|         16|
    |output_stream_TID_int_regslice    |    9|          2|    5|         10|
    |output_stream_TKEEP_int_regslice  |    9|          2|    4|          8|
    |output_stream_TLAST_int_regslice  |    9|          2|    1|          2|
    |output_stream_TSTRB_int_regslice  |    9|          2|    4|          8|
    |output_stream_TUSER_int_regslice  |    9|          2|    2|          4|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  724|        151|  347|       1048|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  22|   0|   22|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg   |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg   |   1|   0|    1|          0|
    |output_stream_TDATA_reg                                        |  32|   0|   32|          0|
    |output_stream_TDEST_reg                                        |   8|   0|    8|          0|
    |output_stream_TID_reg                                          |   5|   0|    5|          0|
    |output_stream_TKEEP_reg                                        |   4|   0|    4|          0|
    |output_stream_TLAST_reg                                        |   1|   0|    1|          0|
    |output_stream_TSTRB_reg                                        |   4|   0|    4|          0|
    |output_stream_TUSER_reg                                        |   2|   0|    2|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  88|   0|   88|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|             feedforward|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|             feedforward|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|             feedforward|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TDEST     |   in|    8|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    2|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    5|        axis|     input_stream_V_id_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TDEST    |  out|    8|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    2|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    5|        axis|    output_stream_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

