<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p241" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_241{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_241{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_241{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_241{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_241{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t6_241{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-1.14px;}
#t7_241{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_241{left:96px;bottom:974px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t9_241{left:96px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.39px;}
#ta_241{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tb_241{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tc_241{left:96px;bottom:861px;letter-spacing:0.14px;word-spacing:-0.49px;}
#td_241{left:785px;bottom:870px;letter-spacing:-0.17px;}
#te_241{left:807px;bottom:861px;}
#tf_241{left:96px;bottom:821px;letter-spacing:0.14px;}
#tg_241{left:173px;bottom:821px;letter-spacing:0.15px;word-spacing:0.06px;}
#th_241{left:96px;bottom:795px;}
#ti_241{left:124px;bottom:795px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tj_241{left:96px;bottom:768px;}
#tk_241{left:124px;bottom:768px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tl_241{left:96px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tm_241{left:96px;bottom:711px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tn_241{left:96px;bottom:690px;letter-spacing:0.13px;word-spacing:-1.07px;}
#to_241{left:96px;bottom:669px;letter-spacing:0.14px;word-spacing:-0.58px;}
#tp_241{left:96px;bottom:647px;letter-spacing:0.11px;word-spacing:-0.41px;}
#tq_241{left:96px;bottom:626px;letter-spacing:0.15px;word-spacing:-0.56px;}
#tr_241{left:96px;bottom:591px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ts_241{left:96px;bottom:569px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tt_241{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tu_241{left:96px;bottom:526px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tv_241{left:96px;bottom:491px;letter-spacing:0.13px;word-spacing:-1.21px;}
#tw_241{left:96px;bottom:470px;letter-spacing:0.17px;}
#tx_241{left:96px;bottom:435px;letter-spacing:0.14px;word-spacing:-0.52px;}
#ty_241{left:96px;bottom:413px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tz_241{left:96px;bottom:392px;letter-spacing:0.16px;word-spacing:-0.57px;}
#t10_241{left:96px;bottom:352px;letter-spacing:0.14px;}
#t11_241{left:173px;bottom:352px;letter-spacing:0.17px;word-spacing:-0.15px;}
#t12_241{left:96px;bottom:326px;}
#t13_241{left:124px;bottom:326px;letter-spacing:0.14px;word-spacing:-0.42px;}
#t14_241{left:96px;bottom:299px;}
#t15_241{left:124px;bottom:299px;letter-spacing:0.15px;word-spacing:-0.42px;}
#t16_241{left:96px;bottom:271px;}
#t17_241{left:124px;bottom:271px;letter-spacing:0.16px;word-spacing:-0.55px;}
#t18_241{left:96px;bottom:244px;}
#t19_241{left:124px;bottom:244px;letter-spacing:0.16px;word-spacing:-0.36px;}
#t1a_241{left:96px;bottom:209px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t1b_241{left:96px;bottom:187px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1c_241{left:96px;bottom:166px;letter-spacing:0.14px;word-spacing:-0.56px;}
#t1d_241{left:96px;bottom:144px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1e_241{left:96px;bottom:123px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1f_241{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_241{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_241{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_241{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s4_241{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_241{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_241{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts241" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg241Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg241" style="-webkit-user-select: none;"><object width="935" height="1210" data="241/241.svg" type="image/svg+xml" id="pdf241" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_241" class="t s1_241">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_241" class="t s1_241">205 </span>
<span id="t3_241" class="t s1_241">24592—Rev. 3.23—October 2020 </span><span id="t4_241" class="t s1_241">AMD64 Technology </span>
<span id="t5_241" class="t s2_241">The (V)RCPSS instruction computes the approximate reciprocal of the low-order single-precision </span>
<span id="t6_241" class="t s2_241">floating-point value in the source operand (an XMM register or 32-bit memory location) and writes the </span>
<span id="t7_241" class="t s2_241">result in the low-order doubleword of the destination XMM register. RCPSS leaves the three high- </span>
<span id="t8_241" class="t s2_241">order doublewords in the destination unmodified. VRCPSS copies the three high-order doublewords </span>
<span id="t9_241" class="t s2_241">from the source to the destination </span>
<span id="ta_241" class="t s2_241">For the legacy instructions, the first source register is also the destination. For the extended </span>
<span id="tb_241" class="t s2_241">instructions, a separate destination register is specified by the instruction encoding. </span>
<span id="tc_241" class="t s2_241">For both (V)RCPPS and (V)RCPSS, the maximum relative error is less than or equal to 1.5 * 2 </span>
<span id="td_241" class="t s3_241">–12 </span>
<span id="te_241" class="t s2_241">. </span>
<span id="tf_241" class="t s4_241">4.7.4.12 </span><span id="tg_241" class="t s4_241">Dot Product </span>
<span id="th_241" class="t s5_241">• </span><span id="ti_241" class="t s2_241">(V)DPPS—Dot Product Single-Precision Floating-Point </span>
<span id="tj_241" class="t s5_241">• </span><span id="tk_241" class="t s2_241">(V)DPPD—Dot Product Double-Precision Floating-Point </span>
<span id="tl_241" class="t s2_241">The (V)DPPS instruction computes one (two, for the 256-bit form) single-precision dot product(s), </span>
<span id="tm_241" class="t s2_241">selectively summing one, two, three, or four products of the corresponding source elements of the </span>
<span id="tn_241" class="t s2_241">source operands and then copies this dot product to any combination of four elements in (the upper and </span>
<span id="to_241" class="t s2_241">lower octword of) the destination. An immediate byte selects which products are computed and to </span>
<span id="tp_241" class="t s2_241">which elements of the destination the dot product is copied. The 256-bit form utilizes the single </span>
<span id="tq_241" class="t s2_241">immediate byte to control the computation of both the upper and the lower octword of the result. </span>
<span id="tr_241" class="t s2_241">The first source operand is an XMM (YMM) register. The second source operand is either an XMM </span>
<span id="ts_241" class="t s2_241">register or a 128-bit memory location (YMM register or a 256-bit memory location). For the legacy </span>
<span id="tt_241" class="t s2_241">instructions, the first source register is also the destination. For the extended instructions, a separate </span>
<span id="tu_241" class="t s2_241">destination register is specified by the instruction encoding. </span>
<span id="tv_241" class="t s2_241">The (V)DPPD instruction performs the analogous operation on packed double-precision floating-point </span>
<span id="tw_241" class="t s2_241">operands. </span>
<span id="tx_241" class="t s2_241">As an example, a single DPPS instruction can be used to compute a two, three, or four element dot </span>
<span id="ty_241" class="t s2_241">product. A single 256-bit VDPPS instruction can be used to compute two dot products of up to four </span>
<span id="tz_241" class="t s2_241">elements each. </span>
<span id="t10_241" class="t s4_241">4.7.4.13 </span><span id="t11_241" class="t s4_241">Floating-Point Round Instructions with Selectable Rounding Mode </span>
<span id="t12_241" class="t s5_241">• </span><span id="t13_241" class="t s2_241">(V)ROUNDPS—Round Packed Single-Precision Floating-Point </span>
<span id="t14_241" class="t s5_241">• </span><span id="t15_241" class="t s2_241">(V)ROUNDPD—Round Packed Double-Precision Floating-Point </span>
<span id="t16_241" class="t s5_241">• </span><span id="t17_241" class="t s2_241">(V)ROUNDSS—Round Scalar Single-Precision </span>
<span id="t18_241" class="t s5_241">• </span><span id="t19_241" class="t s2_241">(V)ROUNDSD—Round Scalar Double-Precision </span>
<span id="t1a_241" class="t s2_241">High level languages and libraries often expose rounding operations that have a variety of numeric </span>
<span id="t1b_241" class="t s2_241">rounding and exception behaviors. These four rounding instructions cover scalar and packed single </span>
<span id="t1c_241" class="t s2_241">and double-precision floating-point operands. The rounding mode can be selected using one of the </span>
<span id="t1d_241" class="t s2_241">IEEE-754 modes (Nearest, -Inf, +Inf, and Truncate) without changing the current rounding mode. </span>
<span id="t1e_241" class="t s2_241">Alternately, the instruction can be forced to use the current rounding mode. </span>
<span id="t1f_241" class="t s6_241">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
