Fitter Route Stage Report for quartus_compile
Tue Jan  2 21:43:45 2024
Quartus Prime Version 23.4.0 Build 79 11/22/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Nets with Highest Wire Count
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------+
; Nets with Highest Wire Count                   ;
+----------------+----------------------+--------+
; Net            ; Number of Wires Used ; Fanout ;
+----------------+----------------------+--------+
; sync_resetn[2] ; 277                  ; 349    ;
+----------------+----------------------+--------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 12,481 / 664,374 ( 2 % )  ;
; C27 interconnects            ; 32 / 12,769 ( < 1 % )     ;
; C4 interconnects             ; 6,356 / 514,392 ( 1 % )   ;
; Direct links                 ; 2,325 / 664,374 ( < 1 % ) ;
; Global clocks                ; 2 / 32 ( 6 % )            ;
; Periphery clocks             ; 0 / 410 ( 0 % )           ;
; R3 interconnects             ; 4,256 / 246,936 ( 2 % )   ;
; R32 interconnects            ; 15 / 28,257 ( < 1 % )     ;
; R32/C27 interconnect drivers ; 45 / 74,920 ( < 1 % )     ;
; R6 interconnects             ; 6,469 / 527,108 ( 1 % )   ;
; Regional clock lefts         ; 0 / 8 ( 0 % )             ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )             ;
; Regional clock out tops      ; 0 / 8 ( 0 % )             ;
; Regional clock rights        ; 0 / 8 ( 0 % )             ;
; Regional clocks              ; 0 / 8 ( 0 % )             ;
; Spine buffers                ; 5 / 220 ( 2 % )           ;
; Spine clocks                 ; 8 / 330 ( 2 % )           ;
; Spine feedthroughs           ; 0 / 224 ( 0 % )           ;
+------------------------------+---------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 24 of the 64 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.4.0 Build 79 11/22/2023 SC Pro Edition
    Info: Processing started: Tue Jan  2 21:42:28 2024
    Info: System process ID: 1631634
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.64 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:17


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 1240.0            ;
; clock2x         ; clock                ; 113.4             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                           ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][24]                                                                                                                                                                                                                                                                      ; 1.850             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][9]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][9]                                                                                                                                                                                                                                                                       ; 1.850             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][14]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][14]                                                                                                                                                                                                                                                                      ; 1.847             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][13]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][13]                                                                                                                                                                                                                                                                      ; 1.845             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]                                                                                                                                                                                                                                                                       ; 1.844             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][5]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][5]                                                                                                                                                                                                                                                                       ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][30]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][30]                                                                                                                                                                                                                                                                      ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]                                                                                                                                                                                                                                                                      ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][7]                                                                                                                                                                                                                                                                       ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][2]                                                                                                                                                                                                                                                                       ; 1.834             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]                                                                                                                                                                                                                                                                       ; 1.834             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]                                                                                                                                                                                                                                                                      ; 1.834             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][19]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][19]                                                                                                                                                                                                                                                                      ; 1.827             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]                                                                                                                                                                                                                                                                      ; 1.818             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]                                                                                                                                                                                                                                                                      ; 1.815             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]                                                                                                                                                                                                                                                                      ; 1.813             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]                                                                                                                                                                                                                                                                      ; 1.811             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][29]                                                                                                                                                                                                                                                                      ; 1.809             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]                                                                                                                                                                                                                                                                      ; 1.807             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][20]                                                                                                                                                                                                                                                                      ; 1.806             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]                                                                                                                                                                                                                                                                      ; 1.796             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][25]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][25]                                                                                                                                                                                                                                                                      ; 1.786             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][3]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][3]                                                                                                                                                                                                                                                                       ; 1.734             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]                                                                                                                                                                                                                                                                      ; 1.727             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][11]                                                                                                                                                                                                                                                                      ; 1.653             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][6]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][6]                                                                                                                                                                                                                                                                       ; 1.619             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]                                                                                                                                                                                                                                                                       ; 1.613             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][8]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][8]                                                                                                                                                                                                                                                                       ; 1.609             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]                                                                                                                                                                                                                                                                      ; 1.608             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]                                                                                                                                                                                                                                                                      ; 1.591             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]                                                                                                                                                                                                                                                                      ; 1.502             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][26]                                                                                                                                                                                                                                                                      ; 1.432             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][93]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a77~reg0                                                                                                                             ; 0.419             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][33]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a29~reg0                                                                                                                           ; 0.416             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_outputreg0_q[20]                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.393             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][28]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0                                                                                                                           ; 0.391             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][92]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a76~reg0                                                                                                                             ; 0.390             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][27]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                                                                           ; 0.388             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[80]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[79]                                                 ; 0.378             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][137]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a121~reg0                                                                                                                            ; 0.377             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[6]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[5]                                                  ; 0.375             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_outputreg0_q[31]                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.374             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][31]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a27~reg0                                                                                                                           ; 0.373             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][26]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a22~reg0                                                                                                                           ; 0.373             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_outputreg0_q[27]                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.372             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][78]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a62~reg0                                                                                                                             ; 0.370             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][29]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                           ; 0.368             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0                                                                                                                           ; 0.363             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[20] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.362             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][24]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0                                                                                                                           ; 0.358             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[73]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[72]                                                 ; 0.356             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][6]                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg0                                                                                                                            ; 0.355             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][7]                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a3~reg0                                                                                                                            ; 0.354             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[77]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[76]                                                 ; 0.354             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[89]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[88]                                                 ; 0.353             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[13] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.352             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][11]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0                                                                                                                            ; 0.352             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][108]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a92~reg0                                                                                                                             ; 0.351             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][5]                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a1~reg0                                                                                                                            ; 0.351             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[78]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[77]                                                 ; 0.350             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[84]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[83]                                                 ; 0.349             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[83]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]                                                 ; 0.349             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                        ; 0.349             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][106]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a90~reg0                                                                                                                             ; 0.348             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][12]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0                                                                                                                            ; 0.348             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[5]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[4]                                                  ; 0.348             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][91]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a75~reg0                                                                                                                             ; 0.347             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[81]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[80]                                                 ; 0.346             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                        ; 0.344             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[74]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[73]                                                 ; 0.344             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][41]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                             ; 0.344             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][14]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0                                                                                                                           ; 0.344             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][107]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a91~reg0                                                                                                                             ; 0.343             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][62]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a46~reg0                                                                                                                             ; 0.343             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[75]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]                                                 ; 0.343             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[71]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[70]                                                 ; 0.342             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[59]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[58]                                                 ; 0.341             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[9]  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.338             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][79]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a63~reg0                                                                                                                             ; 0.336             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][25]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0                                                                                                                           ; 0.336             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[107]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[106]                                                ; 0.335             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[76]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[75]                                                 ; 0.335             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[123]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[122]                                                ; 0.333             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[121]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[120]                                                ; 0.332             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[15] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.332             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[116]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[115]                                                ; 0.331             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][141]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a125~reg0                                                                                                                            ; 0.330             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist5_sync_together91_aunroll_x_in_c0_eni6179_4_tpl_2_q[6]                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_f32_push45_atax19|thei_llvm_fpga_push_f32_push45_atax1|fifo|r_data_NO_SHIFT_REG[6]                              ; 0.330             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[87]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[86]                                                 ; 0.329             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][138]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a122~reg0                                                                                                                            ; 0.329             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[79]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[78]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[92]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[91]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[36]                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13|thei_llvm_fpga_push_i64_idxprom88_push28_atax1|fifo|r_data_NO_SHIFT_REG[36] ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[97]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[96]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[70]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[69]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[15]                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[15]                                                                                                                                                                                                                                                                                        ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[55]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[54]                                                 ; 0.327             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[3]  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.327             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][30]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a26~reg0                                                                                                                           ; 0.326             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[96]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[95]                                                 ; 0.325             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


