// Seed: 2545035650
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8
);
  wire id_10;
  assign id_2 = id_1;
  always @(negedge id_1, posedge 1 - id_8 && -1) $clog2(65);
  ;
endmodule
module module_1 (
    output wire id_0
    , id_9,
    input supply0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wire id_4,
    input supply1 id_5,
    input uwire id_6,
    output wand id_7
);
  logic id_10;
  initial begin : LABEL_0
    $unsigned(30);
    ;
    assume #1  (1 < 1)
    else SystemTFIdentifier;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_5,
      id_0,
      id_6,
      id_1,
      id_1
  );
endmodule
