#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  6 19:26:12 2022
# Process ID: 16900
# Current directory: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15964 C:\Users\JerryYang\Repo\reborn\cpu\minisys1a\minisys1a.xpr
# Log file: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/vivado.log
# Journal file: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.xpr
INFO: [Project 1-313] Project file moved from 'F:/Repo/reborn/cpu/cpu/minisys1a' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/jerry/Desktop/orgnizationtrain/minisys/IP/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jerry/Desktop/orgnizationtrain/minisys/IP/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'uart_bmpg_0' is locked:
* IP definition 'uart_bmpg (1.3)' for IP 'uart_bmpg_0' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [Project 1-576] IP 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' in run uart_bmpg_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Tue Dec  6 19:27:48 2022] Launched cuclock_synth_1, dmem8_synth_1, uart_bmpg_0_synth_1, div_signed_synth_1, div_unsigned_synth_1, mult_signed_synth_1, mult_unsigned_synth_1, blk_mem_gen_0_synth_1...
Run output will be captured here:
cuclock_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/cuclock_synth_1/runme.log
dmem8_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem8_synth_1/runme.log
uart_bmpg_0_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/uart_bmpg_0_synth_1/runme.log
div_signed_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/div_signed_synth_1/runme.log
div_unsigned_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/div_unsigned_synth_1/runme.log
mult_signed_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/mult_signed_synth_1/runme.log
mult_unsigned_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/mult_unsigned_synth_1/runme.log
blk_mem_gen_0_synth_1: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/runme.log
[Tue Dec  6 19:27:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/synth_1/runme.log
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dmem32 -dir c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dmem32} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips dmem32]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dmem32' to 'dmem32' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dmem32'...
generate_target all [get_files  c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dmem32'...
catch { config_ip_cache -export [get_ips -all dmem32] }
export_ip_user_files -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
launch_runs -jobs 12 dmem32_synth_1
[Tue Dec  6 19:31:39 2022] Launched dmem32_synth_1...
Run output will be captured here: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dmem32'... please wait for 'dmem32_synth_1' run to finish...
wait_on_run dmem32_synth_1
[Tue Dec  6 19:31:39 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:31:44 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:31:49 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:31:54 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:32:04 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:32:14 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:32:24 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:32:34 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:32:54 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:33:14 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 19:33:34 2022] Waiting for dmem32_synth_1 to finish...

*** Running vivado
    with args -log dmem32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dmem32.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dmem32.tcl -notrace
Command: synth_design -top dmem32 -part xc7a12ticsg325-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 349.812 ; gain = 100.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dmem32' [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/synth/dmem32.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: dmem32.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     13.087962 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/synth/dmem32.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'dmem32' (11#1) [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/synth/dmem32.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:38 ; elapsed = 00:01:28 . Memory (MB): peak = 648.828 ; gain = 399.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:28 . Memory (MB): peak = 648.828 ; gain = 399.746
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 732.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:50 ; elapsed = 00:01:38 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:50 ; elapsed = 00:01:38 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:38 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:39 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:39 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:01:48 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:01:48 . Memory (MB): peak = 732.352 ; gain = 483.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:01:48 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     6|
|2     |LUT6       |    27|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     2|
|5     |RAMB36E1_1 |    12|
|6     |FDRE       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |    50|
|2     |  U0                                         |blk_mem_gen_v8_4_1                             |    50|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |    50|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |    50|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                       |    50|
|6     |          \bindec_a.bindec_inst_a            |bindec                                         |     3|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                                |    31|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|10    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|12    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|13    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|14    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     1|
|15    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|16    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|17    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|18    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|19    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|20    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|21    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|22    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|23    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|24    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|25    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|26    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     1|
|27    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|28    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|29    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|30    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     2|
|31    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     2|
|32    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|33    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|34    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|35    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|36    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|37    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 199 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:44 . Memory (MB): peak = 746.422 ; gain = 413.816
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:01:49 . Memory (MB): peak = 746.422 ; gain = 497.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:52 . Memory (MB): peak = 746.625 ; gain = 509.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dmem32.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dmem32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dmem32_utilization_synth.rpt -pb dmem32_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 746.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 19:33:36 2022...
[Tue Dec  6 19:33:39 2022] dmem32_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:01 . Memory (MB): peak = 1150.398 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -directory C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files -ipstatic_source_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/modelsim} {questa=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/questa} {riviera=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/riviera} {activehdl=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/mem_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Dec  6 19:40:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/JerryYang/Repo/reborn/cpu/tests/test_01_output/prgmip32.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/JerryYang/Repo/reborn/cpu/tests/test_01_output/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../tests/test_01_output/prgmip32.coe'
generate_target all [get_files  C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 12 blk_mem_gen_0_synth_1
[Tue Dec  6 23:31:19 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'blk_mem_gen_0'... please wait for 'blk_mem_gen_0_synth_1' run to finish...
wait_on_run blk_mem_gen_0_synth_1
[Tue Dec  6 23:31:19 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:31:24 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:31:29 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:31:34 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:31:44 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:31:54 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:32:04 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:32:14 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:32:35 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:32:55 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Tue Dec  6 23:33:15 2022] Waiting for blk_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Command: synth_design -top blk_mem_gen_0 -part xc7a12ticsg325-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 350.301 ; gain = 100.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     13.087961999999999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:27 . Memory (MB): peak = 647.691 ; gain = 398.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:27 . Memory (MB): peak = 647.691 ; gain = 398.375
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 732.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:38 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:01:46 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:01:46 . Memory (MB): peak = 732.191 ; gain = 482.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:01:46 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     4|
|2     |LUT6       |    27|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     1|
|5     |RAMB36E1_1 |     1|
|6     |RAMB36E1_2 |     1|
|7     |RAMB36E1_3 |     9|
|8     |RAMB36E1_4 |     1|
|9     |RAMB36E1_5 |     1|
|10    |FDRE       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |    48|
|2     |  U0                                         |blk_mem_gen_v8_4_1                             |    48|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |    48|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |    48|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                       |    48|
|6     |          \bindec_a.bindec_inst_a            |bindec                                         |     2|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                                |    29|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|10    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|12    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|13    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|14    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     1|
|15    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|16    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|17    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|18    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|19    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|20    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|21    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|22    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|23    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|24    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|25    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|26    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     2|
|27    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     2|
|28    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     2|
|29    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     2|
|30    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     1|
|31    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|32    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|33    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|34    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|35    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|36    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|37    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:42 . Memory (MB): peak = 740.543 ; gain = 406.727
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:01:47 . Memory (MB): peak = 740.543 ; gain = 491.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:50 . Memory (MB): peak = 748.270 ; gain = 510.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blk_mem_gen_0_utilization_synth.rpt -pb blk_mem_gen_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 748.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 23:33:14 2022...
[Tue Dec  6 23:33:15 2022] blk_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1183.121 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files -ipstatic_source_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/modelsim} {questa=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/questa} {riviera=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/riviera} {activehdl=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/JerryYang/Repo/reborn/cpu/tests/test_01_output/dmem32.coe}] [get_ips dmem32]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/JerryYang/Repo/reborn/cpu/tests/test_01_output/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../tests/test_01_output/dmem32.coe'
generate_target all [get_files  c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dmem32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dmem32'...
catch { config_ip_cache -export [get_ips -all dmem32] }
export_ip_user_files -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -no_script -sync -force -quiet
reset_run dmem32_synth_1
launch_runs -jobs 12 dmem32_synth_1
[Tue Dec  6 23:33:55 2022] Launched dmem32_synth_1...
Run output will be captured here: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dmem32'... please wait for 'dmem32_synth_1' run to finish...
wait_on_run dmem32_synth_1
[Tue Dec  6 23:33:55 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:00 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:05 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:10 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:20 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:30 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:40 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:34:50 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:35:11 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:35:31 2022] Waiting for dmem32_synth_1 to finish...
[Tue Dec  6 23:35:51 2022] Waiting for dmem32_synth_1 to finish...

*** Running vivado
    with args -log dmem32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dmem32.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dmem32.tcl -notrace
Command: synth_design -top dmem32 -part xc7a12ticsg325-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 350.258 ; gain = 100.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dmem32' [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/synth/dmem32.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: dmem32.mif - type: string 
	Parameter C_INIT_FILE bound to: dmem32.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     13.087962 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/synth/dmem32.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'dmem32' (11#1) [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/synth/dmem32.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:25 . Memory (MB): peak = 649.781 ; gain = 399.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:26 . Memory (MB): peak = 649.781 ; gain = 399.758
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 736.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:36 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:01:45 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:01:45 . Memory (MB): peak = 736.230 ; gain = 486.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:01:45 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     6|
|2     |LUT6       |    27|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     2|
|5     |RAMB36E1_1 |    12|
|6     |FDRE       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |    50|
|2     |  U0                                         |blk_mem_gen_v8_4_1                             |    50|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |    50|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |    50|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                       |    50|
|6     |          \bindec_a.bindec_inst_a            |bindec                                         |     3|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                                |    31|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|10    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|12    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|13    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|14    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     1|
|15    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|16    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|17    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|18    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|19    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|20    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|21    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|22    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|23    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|24    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|25    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|26    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     1|
|27    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|28    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|29    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|30    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     2|
|31    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     2|
|32    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|33    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|34    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|35    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|36    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|37    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 199 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:41 . Memory (MB): peak = 752.809 ; gain = 416.336
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:01:46 . Memory (MB): peak = 752.809 ; gain = 502.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:49 . Memory (MB): peak = 752.809 ; gain = 514.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dmem32.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/dmem32_synth_1/dmem32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dmem32_utilization_synth.rpt -pb dmem32_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 752.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 23:35:50 2022...
[Tue Dec  6 23:35:51 2022] dmem32_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:56 . Memory (MB): peak = 1188.105 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -directory C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files -ipstatic_source_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/modelsim} {questa=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/questa} {riviera=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/riviera} {activehdl=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Dec  6 23:37:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'minsys_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/dmem32.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/inst.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj minsys_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_address_decoder
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_axi_uartlite
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_baudrate
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_cdc_sync
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_dynshreg_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_dynshreg_i_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_dynshreg_i_f__parameterized0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_pselect_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_slave_attachment
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_srl_fifo_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_uartlite_core
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_uartlite_rx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_axi_uart_uartlite_tx
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_uart_bmpg
INFO: [VRFC 10-311] analyzing module uart_bmpg_0_upg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32
INFO: [VRFC 10-311] analyzing module dmem32_bindec
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module dmem32_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/mult_unsigned/mult_unsigned_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_unsigned
INFO: [VRFC 10-311] analyzing module mult_unsigned_mult_gen_v12_0_13
INFO: [VRFC 10-311] analyzing module mult_unsigned_luts
INFO: [VRFC 10-311] analyzing module mult_unsigned_mult_gen_v12_0_13_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/mult_signed/mult_signed_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_signed
INFO: [VRFC 10-311] analyzing module mult_signed_mult_gen_v12_0_13
INFO: [VRFC 10-311] analyzing module mult_signed_luts
INFO: [VRFC 10-311] analyzing module mult_signed_mult_gen_v12_0_13_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/div_unsigned/div_unsigned_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_unsigned
INFO: [VRFC 10-311] analyzing module div_unsigned_div_gen_v5_1_12
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_0
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_14
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_16
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_18
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_20
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_22
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_24
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_26
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_28
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_30
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_32
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_34
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_36
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_38
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_40
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_42
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_44
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_46
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_48
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_50
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_52
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_54
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_56
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_58
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_60
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module div_unsigned_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module div_unsigned_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_104
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_109
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_114
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_119
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_124
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_129
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_134
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_139
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_144
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_149
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_154
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_159
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_164
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_169
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_174
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_179
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_184
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_189
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_194
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_199
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_204
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_209
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_214
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_219
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_69
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_74
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_79
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_84
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_89
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_94
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6_99
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_103
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_108
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_113
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_118
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_123
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_128
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_133
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_138
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_143
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_148
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_153
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_158
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_163
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_168
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_173
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_178
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_183
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_188
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_193
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_198
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_203
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_208
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_213
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_218
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_68
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_73
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_78
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_83
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_88
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_93
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv_98
INFO: [VRFC 10-311] analyzing module div_unsigned_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module div_unsigned_div_gen_synth
INFO: [VRFC 10-311] analyzing module div_unsigned_div_gen_v5_1_12_viv
INFO: [VRFC 10-311] analyzing module div_unsigned_dividervdc_v
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized1
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized101
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized103
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized105
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized107
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized109
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized11
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized111
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized113
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized115
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized117
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized119
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized121
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized123
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized125
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized127
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized13
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized130
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized132
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized15
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized17
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized19
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized1_63
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized21
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized23
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized25
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized27
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized29
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized31
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized33
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized35
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized37
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized39
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_1
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_11
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_13
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_15
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_17
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_19
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_21
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_23
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_25
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_27
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_29
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_3
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_31
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_33
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_35
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_37
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_39
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_41
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_43
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_45
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_47
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_49
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_5
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_51
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_53
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_55
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_57
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_59
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_61
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_62
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_7
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized3_9
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized41
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized43
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized45
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized47
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized49
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized51
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized53
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized55
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized57
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized59
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_100
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_102
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_105
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_107
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_110
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_112
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_115
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_117
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_120
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_122
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_125
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_127
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_130
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_132
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_135
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_137
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_140
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_142
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_145
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_147
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_150
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_152
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_155
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_157
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_160
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_162
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_165
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_167
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_170
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_172
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_175
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_177
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_180
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_182
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_185
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_187
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_190
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_192
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_195
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_197
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_200
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_202
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_205
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_207
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_210
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_212
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_215
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_217
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_220
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_222
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_64
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_65
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_66
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_67
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_70
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_72
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_75
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_77
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_80
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_82
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_85
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_87
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_90
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_92
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_95
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized5_97
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized61
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized63
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized65
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized67
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized69
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized71
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized73
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized75
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized77
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized79
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_101
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_106
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_111
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_116
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_121
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_126
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_131
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_136
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_141
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_146
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_151
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_156
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_161
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_166
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_171
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_176
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_181
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_186
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_191
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_196
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_201
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_206
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_211
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_216
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_221
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_76
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_81
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_86
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_91
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized81
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized83
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized85
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized87
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized89
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized9
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized91
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized93
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized95
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized97
INFO: [VRFC 10-311] analyzing module div_unsigned_xbip_pipe_v3_0_4_viv__parameterized99
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/div_signed/div_signed_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_signed
INFO: [VRFC 10-311] analyzing module div_signed_div_gen_v5_1_12
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_10
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_12
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_14
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_16
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_18
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_2
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_20
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_22
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_24
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_26
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_28
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_30
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_32
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_34
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_36
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_38
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_4
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_40
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_42
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_44
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_46
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_48
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_51
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_53
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_55
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_57
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_59
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_6
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_61
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_63
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v_8
INFO: [VRFC 10-311] analyzing module div_signed_addsubreg_v__parameterized0
INFO: [VRFC 10-311] analyzing module div_signed_bip_sdivider_synth
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_102
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_107
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_112
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_117
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_122
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_127
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_132
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_137
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_142
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_147
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_152
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_157
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_162
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_167
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_172
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_177
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_182
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_187
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_192
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_197
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_202
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_207
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_212
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_217
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_222
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_72
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_77
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_82
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_87
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_92
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6_97
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_lut6__parameterized1
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_101
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_106
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_111
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_116
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_121
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_126
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_131
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_136
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_141
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_146
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_151
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_156
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_161
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_166
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_171
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_176
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_181
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_186
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_191
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_196
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_201
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_206
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_211
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_216
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_221
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_71
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_76
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_81
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_86
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_91
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv_96
INFO: [VRFC 10-311] analyzing module div_signed_c_addsub_viv__parameterized0
INFO: [VRFC 10-311] analyzing module div_signed_c_twos_comp_viv
INFO: [VRFC 10-311] analyzing module div_signed_c_twos_comp_viv__parameterized0
INFO: [VRFC 10-311] analyzing module div_signed_c_twos_comp_viv__parameterized1
INFO: [VRFC 10-311] analyzing module div_signed_c_twos_comp_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module div_signed_cmp2s_v
INFO: [VRFC 10-311] analyzing module div_signed_cmp2s_v__parameterized0
INFO: [VRFC 10-311] analyzing module div_signed_cmp2s_v__parameterized1
INFO: [VRFC 10-311] analyzing module div_signed_cmp2s_v__parameterized1_0
INFO: [VRFC 10-311] analyzing module div_signed_div_gen_synth
INFO: [VRFC 10-311] analyzing module div_signed_div_gen_v5_1_12_viv
INFO: [VRFC 10-311] analyzing module div_signed_dividervdc_v
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized1
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized101
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized103
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized105
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized107
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized109
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized11
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized111
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized113
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized115
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized117
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized119
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized121
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized123
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized125
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized127
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized129
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized13
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized132
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized134
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized15
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized17
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized19
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized21
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized23
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized25
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized27
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized29
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized3
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized31
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized33
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized35
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized37
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized39
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized3_66
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized41
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized43
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized45
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized47
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized49
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized51
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized53
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized55
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized57
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized59
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_11
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_13
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_15
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_17
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_19
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_21
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_23
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_25
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_27
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_29
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_3
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_31
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_33
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_35
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_37
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_39
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_41
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_43
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_45
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_47
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_49
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_52
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_54
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_56
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_58
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_60
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_62
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_64
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_65
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_7
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized5_9
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized61
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized63
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized65
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized67
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized69
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized71
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized73
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized75
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized77
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized79
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_100
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_103
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_105
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_110
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_115
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_118
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_120
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_123
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_125
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_128
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_130
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_133
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_135
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_138
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_140
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_143
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_145
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_148
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_150
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_153
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_155
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_158
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_160
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_163
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_165
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_168
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_170
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_173
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_175
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_178
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_180
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_183
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_185
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_188
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_190
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_193
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_195
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_198
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_200
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_203
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_205
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_208
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_210
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_213
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_215
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_218
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_220
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_223
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_225
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_50
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_67
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_68
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_69
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_70
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_73
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_75
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_78
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_80
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_85
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_88
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_90
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_93
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_95
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized7_98
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized81
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized83
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized85
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized87
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized89
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized91
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized93
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized95
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized97
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized99
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_104
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_109
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_114
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_119
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_124
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_129
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_134
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_139
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_144
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_149
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_154
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_159
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_164
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_169
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_174
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_179
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_184
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_189
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_194
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_199
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_204
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_209
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_214
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_219
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_224
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_74
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_79
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_84
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_89
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_94
INFO: [VRFC 10-311] analyzing module div_signed_xbip_pipe_v3_0_4_viv__parameterized9_99
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/cuclock/cuclock_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cuclock
INFO: [VRFC 10-311] analyzing module cuclock_cuclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppl_scheduler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/cp0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/digit7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/mem_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_for_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/stage_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/stage_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/stage_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/stage_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/switches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/timer_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sim_1/imports/sim_1/cpu/minsys/minsys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minsys_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1188.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '32' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9c8dbebee09a4583a9d6ebeba57536ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minsys_sim_behav xil_defaultlib.minsys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.cuclock_cuclock_clk_wiz
Compiling module xil_defaultlib.cuclock
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.stage_if
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ex
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_222
Compiling module xil_defaultlib.div_signed_c_addsub_viv_221
Compiling module xil_defaultlib.div_signed_addsubreg_v
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_217
Compiling module xil_defaultlib.div_signed_c_addsub_viv_216
Compiling module xil_defaultlib.div_signed_addsubreg_v_2
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_212
Compiling module xil_defaultlib.div_signed_c_addsub_viv_211
Compiling module xil_defaultlib.div_signed_addsubreg_v_4
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_207
Compiling module xil_defaultlib.div_signed_c_addsub_viv_206
Compiling module xil_defaultlib.div_signed_addsubreg_v_6
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_202
Compiling module xil_defaultlib.div_signed_c_addsub_viv_201
Compiling module xil_defaultlib.div_signed_addsubreg_v_8
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_197
Compiling module xil_defaultlib.div_signed_c_addsub_viv_196
Compiling module xil_defaultlib.div_signed_addsubreg_v_10
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_192
Compiling module xil_defaultlib.div_signed_c_addsub_viv_191
Compiling module xil_defaultlib.div_signed_addsubreg_v_12
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_187
Compiling module xil_defaultlib.div_signed_c_addsub_viv_186
Compiling module xil_defaultlib.div_signed_addsubreg_v_14
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_182
Compiling module xil_defaultlib.div_signed_c_addsub_viv_181
Compiling module xil_defaultlib.div_signed_addsubreg_v_16
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_177
Compiling module xil_defaultlib.div_signed_c_addsub_viv_176
Compiling module xil_defaultlib.div_signed_addsubreg_v_18
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_172
Compiling module xil_defaultlib.div_signed_c_addsub_viv_171
Compiling module xil_defaultlib.div_signed_addsubreg_v_20
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_167
Compiling module xil_defaultlib.div_signed_c_addsub_viv_166
Compiling module xil_defaultlib.div_signed_addsubreg_v_22
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_162
Compiling module xil_defaultlib.div_signed_c_addsub_viv_161
Compiling module xil_defaultlib.div_signed_addsubreg_v_24
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_157
Compiling module xil_defaultlib.div_signed_c_addsub_viv_156
Compiling module xil_defaultlib.div_signed_addsubreg_v_26
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_152
Compiling module xil_defaultlib.div_signed_c_addsub_viv_151
Compiling module xil_defaultlib.div_signed_addsubreg_v_28
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_147
Compiling module xil_defaultlib.div_signed_c_addsub_viv_146
Compiling module xil_defaultlib.div_signed_addsubreg_v_30
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_142
Compiling module xil_defaultlib.div_signed_c_addsub_viv_141
Compiling module xil_defaultlib.div_signed_addsubreg_v_32
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_137
Compiling module xil_defaultlib.div_signed_c_addsub_viv_136
Compiling module xil_defaultlib.div_signed_addsubreg_v_34
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_132
Compiling module xil_defaultlib.div_signed_c_addsub_viv_131
Compiling module xil_defaultlib.div_signed_addsubreg_v_36
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_127
Compiling module xil_defaultlib.div_signed_c_addsub_viv_126
Compiling module xil_defaultlib.div_signed_addsubreg_v_38
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_122
Compiling module xil_defaultlib.div_signed_c_addsub_viv_121
Compiling module xil_defaultlib.div_signed_addsubreg_v_40
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_117
Compiling module xil_defaultlib.div_signed_c_addsub_viv_116
Compiling module xil_defaultlib.div_signed_addsubreg_v_42
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_112
Compiling module xil_defaultlib.div_signed_c_addsub_viv_111
Compiling module xil_defaultlib.div_signed_addsubreg_v_44
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_107
Compiling module xil_defaultlib.div_signed_c_addsub_viv_106
Compiling module xil_defaultlib.div_signed_addsubreg_v_46
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_102
Compiling module xil_defaultlib.div_signed_c_addsub_viv_101
Compiling module xil_defaultlib.div_signed_addsubreg_v_48
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_97
Compiling module xil_defaultlib.div_signed_c_addsub_viv_96
Compiling module xil_defaultlib.div_signed_addsubreg_v_51
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_92
Compiling module xil_defaultlib.div_signed_c_addsub_viv_91
Compiling module xil_defaultlib.div_signed_addsubreg_v_53
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_87
Compiling module xil_defaultlib.div_signed_c_addsub_viv_86
Compiling module xil_defaultlib.div_signed_addsubreg_v_55
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_82
Compiling module xil_defaultlib.div_signed_c_addsub_viv_81
Compiling module xil_defaultlib.div_signed_addsubreg_v_57
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_77
Compiling module xil_defaultlib.div_signed_c_addsub_viv_76
Compiling module xil_defaultlib.div_signed_addsubreg_v_59
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6_72
Compiling module xil_defaultlib.div_signed_c_addsub_viv_71
Compiling module xil_defaultlib.div_signed_addsubreg_v_61
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6
Compiling module xil_defaultlib.div_signed_c_addsub_viv
Compiling module xil_defaultlib.div_signed_addsubreg_v_63
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_addsub_lut6__parame...
Compiling module xil_defaultlib.div_signed_c_addsub_viv__paramet...
Compiling module xil_defaultlib.div_signed_addsubreg_v__paramete...
Compiling module xil_defaultlib.div_signed_dividervdc_v
Compiling module xil_defaultlib.div_signed_c_twos_comp_viv
Compiling module xil_defaultlib.div_signed_cmp2s_v
Compiling module xil_defaultlib.div_signed_c_twos_comp_viv__para...
Compiling module xil_defaultlib.div_signed_cmp2s_v__parameterize...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_twos_comp_viv__para...
Compiling module xil_defaultlib.div_signed_cmp2s_v__parameterize...
Compiling module xil_defaultlib.div_signed_xbip_pipe_v3_0_4_viv_...
Compiling module xil_defaultlib.div_signed_c_twos_comp_viv__para...
Compiling module xil_defaultlib.div_signed_cmp2s_v__parameterize...
Compiling module xil_defaultlib.div_signed_bip_sdivider_synth
Compiling module xil_defaultlib.div_signed_div_gen_synth
Compiling module xil_defaultlib.div_signed_div_gen_v5_1_12_viv
Compiling module xil_defaultlib.div_signed_div_gen_v5_1_12
Compiling module xil_defaultlib.div_signed
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_219
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_218
Compiling module xil_defaultlib.div_unsigned_addsubreg_v
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_214
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_213
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_0
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_209
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_208
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_2
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_204
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_203
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_4
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_199
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_198
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_6
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_194
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_193
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_8
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_189
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_188
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_10
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_184
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_183
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_12
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_179
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_178
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_14
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_174
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_173
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_16
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_169
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_168
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_18
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_164
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_163
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_20
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_159
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_158
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_22
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_154
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_153
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_24
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_149
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_148
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_26
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_144
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_143
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_28
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_139
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_138
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_30
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_134
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_133
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_32
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_129
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_128
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_34
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_124
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_123
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_36
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_119
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_118
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_38
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_114
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_113
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_40
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_109
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_108
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_42
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_104
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_103
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_44
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_99
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_98
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_46
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_94
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_93
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_48
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_89
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_88
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_50
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_84
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_83
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_52
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_79
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_78
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_54
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_74
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_73
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_56
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6_69
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv_68
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_58
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv
Compiling module xil_defaultlib.div_unsigned_addsubreg_v_60
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_xbip_pipe_v3_0_4_vi...
Compiling module xil_defaultlib.div_unsigned_c_addsub_lut6__para...
Compiling module xil_defaultlib.div_unsigned_c_addsub_viv__param...
Compiling module xil_defaultlib.div_unsigned_addsubreg_v__parame...
Compiling module xil_defaultlib.div_unsigned_dividervdc_v
Compiling module xil_defaultlib.div_unsigned_bip_sdivider_synth
Compiling module xil_defaultlib.div_unsigned_div_gen_synth
Compiling module xil_defaultlib.div_unsigned_div_gen_v5_1_12_viv
Compiling module xil_defaultlib.div_unsigned_div_gen_v5_1_12
Compiling module xil_defaultlib.div_unsigned
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.mult_signed_luts
Compiling module xil_defaultlib.mult_signed_mult_gen_v12_0_13_vi...
Compiling module xil_defaultlib.mult_signed_mult_gen_v12_0_13
Compiling module xil_defaultlib.mult_signed
Compiling module xil_defaultlib.mult_unsigned_luts
Compiling module xil_defaultlib.mult_unsigned_mult_gen_v12_0_13_...
Compiling module xil_defaultlib.mult_unsigned_mult_gen_v12_0_13
Compiling module xil_defaultlib.mult_unsigned
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ppl_scheduler
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.blk_mem_gen_0_bindec
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101000111...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010101010...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1001000000...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000110...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem32_bindec
Compiling module xil_defaultlib.dmem32_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.dmem32_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.dmem32_blk_mem_gen_top
Compiling module xil_defaultlib.dmem32_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.dmem32_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.dmem32
Compiling module xil_defaultlib.mem_for_test
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switches
Compiling module xil_defaultlib.beep
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.digit7
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer_interface
Compiling module xil_defaultlib.watchdog
Compiling module xil_defaultlib.bus
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_pselect_f
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_pselect_f__...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_address_dec...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_slave_attac...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_axi_lite_ip...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_baudrate
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_dynshreg_i_...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_cdc_sync
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_cntr_incr_d...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_dynshreg_f_...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_srl_fifo_rb...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_srl_fifo_f_...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_uartlite_rx
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_dynshreg_i_...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_cntr_incr_d...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_dynshreg_f
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_srl_fifo_rb...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_srl_fifo_f
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_uartlite_tx
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_uartlite_co...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart_axi_uartlit...
Compiling module xil_defaultlib.uart_bmpg_0_axi_uart
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.uart_bmpg_0_uart_bmpg
Compiling module xil_defaultlib.uart_bmpg_0_upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.minsys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot minsys_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim/xsim.dir/minsys_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  6 23:43:56 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1188.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "minsys_sim_behav -key {Behavioral:sim_1:Functional:minsys_sim} -tclbatch {minsys_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source minsys_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'minsys_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:26 . Memory (MB): peak = 1217.262 ; gain = 29.156
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg
set_property xsim.view {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav.wcfg C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg} [get_filesets sim_1]
save_wave_config {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg}
save_wave_config {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 23:57:04 2022...
