
*** Running vivado
    with args -log vga_shift.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_shift.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_shift.tcl -notrace
Command: synth_design -top vga_shift -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.598 ; gain = 93.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_shift' [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/new/lcd_test.v:45]
	Parameter H_TOTAL bound to: 524 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_START bound to: 42 - type: integer 
	Parameter H_END bound to: 522 - type: integer 
	Parameter V_TOTAL bound to: 285 - type: integer 
	Parameter V_SYNC bound to: 9 - type: integer 
	Parameter V_START bound to: 11 - type: integer 
	Parameter V_END bound to: 283 - type: integer 
	Parameter SQUARE_X bound to: 150 - type: integer 
	Parameter SQUARE_Y bound to: 150 - type: integer 
	Parameter SCREEN_X bound to: 480 - type: integer 
	Parameter SCREEN_Y bound to: 272 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.runs/synth_2/.Xil/Vivado-2584-DESKTOP-8PAFVVI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.runs/synth_2/.Xil/Vivado-2584-DESKTOP-8PAFVVI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_shift' (2#1) [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/new/lcd_test.v:45]
WARNING: [Synth 8-3917] design vga_shift has port vpg_disp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.750 ; gain = 150.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 542.750 ; gain = 150.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 542.750 ; gain = 150.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Finished Parsing XDC File [e:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Parsing XDC File [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/constrs_1/new/top_pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/constrs_1/new/top_pin.xdc:2]
Finished Parsing XDC File [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/constrs_1/new/top_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/constrs_1/new/top_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_shift_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_shift_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.309 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.309 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 890.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.309 ; gain = 497.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.309 ; gain = 497.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.309 ; gain = 497.699
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/new/lcd_test.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.srcs/sources_1/new/lcd_test.v:179]
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vpg_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vpg_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.309 ; gain = 497.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vpg_hs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design vga_shift has port vpg_disp driven by constant 1
INFO: [Synth 8-3886] merging instance 'rgb_reg[0]' (FDR) to 'rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[1]' (FDR) to 'rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[2]' (FDR) to 'rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[3]' (FDR) to 'rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[4]' (FDR) to 'rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[6]' (FDR) to 'rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[8]' (FDR) to 'rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[9]' (FDR) to 'rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[10]' (FDR) to 'rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[11]' (FDR) to 'rgb_reg[14]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[12]' (FDR) to 'rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[13]' (FDR) to 'rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[16]' (FDR) to 'rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[17]' (FDR) to 'rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[18]' (FDR) to 'rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[19]' (FDR) to 'rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[20]' (FDR) to 'rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[21]' (FDR) to 'rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[22]' (FDR) to 'rgb_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 890.309 ; gain = 497.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_out1' to pin 'clock/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 890.309 ; gain = 497.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 902.352 ; gain = 509.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    33|
|3     |LUT1      |    13|
|4     |LUT2      |    49|
|5     |LUT3      |    27|
|6     |LUT4      |    58|
|7     |LUT5      |     7|
|8     |LUT6      |    15|
|9     |FDRE      |    57|
|10    |FDSE      |     2|
|11    |IBUF      |     1|
|12    |OBUF      |    29|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   293|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 904.320 ; gain = 164.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 904.320 ; gain = 511.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 904.320 ; gain = 523.180
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/demo/Z7-Lite/FPGA/Lab8_FPGA_LCD/led_test.runs/synth_2/vga_shift.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_shift_utilization_synth.rpt -pb vga_shift_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 16:48:15 2020...
