@W: CS263 :"E:\Grade-3_2\ISP_Project\testVerilog\random.v":5:82:5:86|Port-width mismatch for port q. Formal has width 3, Actual 4
@W: CS263 :"E:\Grade-3_2\ISP_Project\testVerilog\random.v":8:84:8:88|Port-width mismatch for port q. Formal has width 3, Actual 4
@W: CL159 :"E:\Grade-3_2\ISP_Project\testVerilog\random.v":2:10:2:12|Input key is unused

