{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744341392010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744341392022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 20:16:31 2025 " "Processing started: Thu Apr 10 20:16:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744341392022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341392022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341392022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744341394289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744341394289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/soft_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/soft_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor " "Found entity 1: soft_processor" {  } { { "soft_processor/synthesis/soft_processor.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soft_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soft_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_irq_mapper " "Found entity 1: soft_processor_irq_mapper" {  } { { "soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0 " "Found entity 1: soft_processor_mm_interconnect_0" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soft_processor_mm_interconnect_0_avalon_st_adapter" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soft_processor_mm_interconnect_0_rsp_mux_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409564 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_rsp_mux " "Found entity 1: soft_processor_mm_interconnect_0_rsp_mux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_rsp_demux " "Found entity 1: soft_processor_mm_interconnect_0_rsp_demux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soft_processor_mm_interconnect_0_cmd_mux_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_mux " "Found entity 1: soft_processor_mm_interconnect_0_cmd_mux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soft_processor_mm_interconnect_0_cmd_demux_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_demux " "Found entity 1: soft_processor_mm_interconnect_0_cmd_demux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_003_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_003_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409717 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router_003 " "Found entity 2: soft_processor_mm_interconnect_0_router_003" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_002_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409740 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router_002 " "Found entity 2: soft_processor_mm_interconnect_0_router_002" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_001_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409759 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router_001 " "Found entity 2: soft_processor_mm_interconnect_0_router_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341409775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409775 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router " "Found entity 2: soft_processor_mm_interconnect_0_router" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soft_processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soft_processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_timer " "Found entity 1: soft_processor_timer" {  } { { "soft_processor/synthesis/submodules/soft_processor_timer.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_spi_0 " "Found entity 1: soft_processor_spi_0" {  } { { "soft_processor/synthesis/submodules/soft_processor_spi_0.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor " "Found entity 1: soft_processor_processor" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341409973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341409973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_register_bank_a_module " "Found entity 1: soft_processor_processor_cpu_register_bank_a_module" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_processor_cpu_register_bank_b_module " "Found entity 2: soft_processor_processor_cpu_register_bank_b_module" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "3 soft_processor_processor_cpu_nios2_oci_debug " "Found entity 3: soft_processor_processor_cpu_nios2_oci_debug" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "4 soft_processor_processor_cpu_nios2_oci_break " "Found entity 4: soft_processor_processor_cpu_nios2_oci_break" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "5 soft_processor_processor_cpu_nios2_oci_xbrk " "Found entity 5: soft_processor_processor_cpu_nios2_oci_xbrk" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "6 soft_processor_processor_cpu_nios2_oci_dbrk " "Found entity 6: soft_processor_processor_cpu_nios2_oci_dbrk" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "7 soft_processor_processor_cpu_nios2_oci_itrace " "Found entity 7: soft_processor_processor_cpu_nios2_oci_itrace" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "8 soft_processor_processor_cpu_nios2_oci_td_mode " "Found entity 8: soft_processor_processor_cpu_nios2_oci_td_mode" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "9 soft_processor_processor_cpu_nios2_oci_dtrace " "Found entity 9: soft_processor_processor_cpu_nios2_oci_dtrace" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "10 soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "11 soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "12 soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "13 soft_processor_processor_cpu_nios2_oci_fifo " "Found entity 13: soft_processor_processor_cpu_nios2_oci_fifo" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "14 soft_processor_processor_cpu_nios2_oci_pib " "Found entity 14: soft_processor_processor_cpu_nios2_oci_pib" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "15 soft_processor_processor_cpu_nios2_oci_im " "Found entity 15: soft_processor_processor_cpu_nios2_oci_im" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "16 soft_processor_processor_cpu_nios2_performance_monitors " "Found entity 16: soft_processor_processor_cpu_nios2_performance_monitors" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "17 soft_processor_processor_cpu_nios2_avalon_reg " "Found entity 17: soft_processor_processor_cpu_nios2_avalon_reg" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "18 soft_processor_processor_cpu_ociram_sp_ram_module " "Found entity 18: soft_processor_processor_cpu_ociram_sp_ram_module" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "19 soft_processor_processor_cpu_nios2_ocimem " "Found entity 19: soft_processor_processor_cpu_nios2_ocimem" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "20 soft_processor_processor_cpu_nios2_oci " "Found entity 20: soft_processor_processor_cpu_nios2_oci" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""} { "Info" "ISGN_ENTITY_NAME" "21 soft_processor_processor_cpu " "Found entity 21: soft_processor_processor_cpu" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_debug_slave_sysclk " "Found entity 1: soft_processor_processor_cpu_debug_slave_sysclk" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_debug_slave_tck " "Found entity 1: soft_processor_processor_cpu_debug_slave_tck" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_debug_slave_wrapper " "Found entity 1: soft_processor_processor_cpu_debug_slave_wrapper" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_test_bench " "Found entity 1: soft_processor_processor_cpu_test_bench" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_pio " "Found entity 1: soft_processor_pio" {  } { { "soft_processor/synthesis/submodules/soft_processor_pio.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_memory " "Found entity 1: soft_processor_memory" {  } { { "soft_processor/synthesis/submodules/soft_processor_memory.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_jtag_uart_sim_scfifo_w " "Found entity 1: soft_processor_jtag_uart_sim_scfifo_w" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410295 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_jtag_uart_scfifo_w " "Found entity 2: soft_processor_jtag_uart_scfifo_w" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410295 ""} { "Info" "ISGN_ENTITY_NAME" "3 soft_processor_jtag_uart_sim_scfifo_r " "Found entity 3: soft_processor_jtag_uart_sim_scfifo_r" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410295 ""} { "Info" "ISGN_ENTITY_NAME" "4 soft_processor_jtag_uart_scfifo_r " "Found entity 4: soft_processor_jtag_uart_scfifo_r" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410295 ""} { "Info" "ISGN_ENTITY_NAME" "5 soft_processor_jtag_uart " "Found entity 5: soft_processor_jtag_uart" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx.sv(15) " "Verilog HDL Declaration information at uart_rx.sv(15): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_rx.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744341410311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siggen.sv 1 1 " "Found 1 design units, including 1 entities, in source file siggen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 siggen " "Found entity 1: siggen" {  } { { "SigGen.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/SigGen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410350 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  main.sv(124) " "Verilog HDL syntax error at main.sv(124) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 124 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744341410364 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main main.sv(7) " "Ignored design unit \"main\" at main.sv(7) due to previous errors" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1744341410366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 0 0 " "Found 0 design units, including 0 entities, in source file main.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqgen " "Found entity 1: freqgen" {  } { { "freqgen.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/freqgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/decode7.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/decode2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744341410494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341410698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744341414855 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 20:16:54 2025 " "Processing ended: Thu Apr 10 20:16:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744341414855 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744341414855 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744341414855 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341414855 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744341415669 ""}
