INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'atoler' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.14.0-427.22.1.el9_4.x86_64) on Thu Mar 27 08:03:42 CDT 2025
INFO: [HLS 200-10] In directory '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment5'
Sourcing Tcl script '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment5/assignment5/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment5/assignment5'.
INFO: [HLS 200-10] Adding design file 'assignment5.cpp' to the project
INFO: [HLS 200-10] Adding design file 'assignment5.h' to the project
INFO: [HLS 200-10] Adding test bench file 'assignment5_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment5/assignment5/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104505 ; free virtual = 220707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104505 ; free virtual = 220707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104526 ; free virtual = 220728
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104526 ; free virtual = 220728
INFO: [XFORM 203-101] Partitioning array 'ap_arr1.V' (assignment5.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ap_arr2.V' (assignment5.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ap_arr_mult.V' (assignment5.cpp:5) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104517 ; free virtual = 220720
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104537 ; free virtual = 220740
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'assignment5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignment5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.39 seconds; current allocated memory: 141.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 142.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignment5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr1_0_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr1_1_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr1_2_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr1_3_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr2_0_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr2_1_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr2_2_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr2_3_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr_mult_0_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr_mult_1_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr_mult_2_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment5/ap_arr_mult_3_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'assignment5' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'ap_arr1_1_V', 'ap_arr1_2_V', 'ap_arr1_3_V', 'ap_arr2_0_V', 'ap_arr2_1_V', 'ap_arr2_2_V', 'ap_arr2_3_V', 'ap_arr_mult_0_V', 'ap_arr_mult_1_V', 'ap_arr_mult_2_V' and 'ap_arr_mult_3_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'assignment5_mux_42_10_1_1' to 'assignment5_mux_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'assignment5_mac_muladd_10s_10s_10ns_10_1_1' to 'assignment5_mac_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'assignment5_mac_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'assignment5_mux_4bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignment5'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 142.911 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.52 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104708 ; free virtual = 220927
INFO: [VHDL 208-304] Generating VHDL RTL for assignment5.
INFO: [VLOG 209-307] Generating Verilog RTL for assignment5.
INFO: [HLS 200-112] Total elapsed time: 35.01 seconds; peak allocated memory: 142.911 MB.
