{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594738957779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594738957786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 19:32:36 2020 " "Processing started: Tue Jul 14 19:32:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594738957786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738957786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCVCPU -c RISCVCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCVCPU -c RISCVCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738957786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594738958461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594738958461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCVCPU " "Found entity 1: RISCVCPU" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCVALU " "Found entity 1: RISCVALU" {  } { { "RISCVALU.sv" "" { Text "E:/TEST_LAST/RISCVALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.sv" "" { Text "E:/TEST_LAST/registerfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult4to1 " "Found entity 1: Mult4to1" {  } { { "Mult4to1.sv" "" { Text "E:/TEST_LAST/Mult4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult2to1 " "Found entity 1: Mult2to1" {  } { { "Mult2to1.sv" "" { Text "E:/TEST_LAST/Mult2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "E:/TEST_LAST/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "E:/TEST_LAST/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "E:/TEST_LAST/DataMemory.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "E:/TEST_LAST/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "E:/TEST_LAST/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738965982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738965982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWrite testbench.sv(8) " "Verilog HDL Implicit Net warning at testbench.sv(8): created implicit net for \"PCWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWriteCond testbench.sv(8) " "Verilog HDL Implicit Net warning at testbench.sv(8): created implicit net for \"PCWriteCond\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUCtl testbench.sv(9) " "Verilog HDL Implicit Net warning at testbench.sv(9): created implicit net for \"ALUCtl\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempE testbench.sv(9) " "Verilog HDL Implicit Net warning at testbench.sv(9): created implicit net for \"tempE\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWriteE testbench.sv(9) " "Verilog HDL Implicit Net warning at testbench.sv(9): created implicit net for \"PCWriteE\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lorD testbench.sv(10) " "Verilog HDL Implicit Net warning at testbench.sv(10): created implicit net for \"lorD\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead testbench.sv(10) " "Verilog HDL Implicit Net warning at testbench.sv(10): created implicit net for \"MemRead\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite testbench.sv(10) " "Verilog HDL Implicit Net warning at testbench.sv(10): created implicit net for \"MemWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"MemtoReg\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRWrite testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"IRWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSource testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"PCSource\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"ALUOp\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcB testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"ALUSrcB\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcA testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"ALUSrcA\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"RegWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"RegDst\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IorD RISCVCPU.sv(36) " "Verilog HDL Implicit Net warning at RISCVCPU.sv(36): created implicit net for \"IorD\"" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ImmGen Datapath.sv(61) " "Verilog HDL Implicit Net warning at Datapath.sv(61): created implicit net for \"ImmGen\"" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Datapath.sv(111) " "Verilog HDL Implicit Net warning at Datapath.sv(111): created implicit net for \"clk\"" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738965984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCVCPU " "Elaborating entity \"RISCVCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594738966330 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "PCWriteCond RISCVCPU.sv(3) " "Verilog HDL Module Declaration warning at RISCVCPU.sv(3): port \"PCWriteCond\" already exists in the list of ports" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 3 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1594738967034 "|RISCVCPU"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "PCWrite RISCVCPU.sv(3) " "Verilog HDL Module Declaration warning at RISCVCPU.sv(3): port \"PCWrite\" already exists in the list of ports" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 3 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1594738967035 "|RISCVCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:RISCVDP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:RISCVDP\"" {  } { { "RISCVCPU.sv" "RISCVDP" { Text "E:/TEST_LAST/RISCVCPU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 Datapath.sv(61) " "Verilog HDL assignment warning at Datapath.sv(61): truncated value with size 64 to match size of target (1)" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594738967064 "|RISCVCPU|Datapath:RISCVDP"}
{ "Warning" "WSGN_SEARCH_FILE" "pcreg.sv 1 1 " "Using design file pcreg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "pcreg.sv" "" { Text "E:/TEST_LAST/pcreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594738967104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1594738967104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg Datapath:RISCVDP\|PCreg:PC_FF " "Elaborating entity \"PCreg\" for hierarchy \"Datapath:RISCVDP\|PCreg:PC_FF\"" {  } { { "Datapath.sv" "PC_FF" { Text "E:/TEST_LAST/Datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Datapath:RISCVDP\|flopr:MDR_FF " "Elaborating entity \"flopr\" for hierarchy \"Datapath:RISCVDP\|flopr:MDR_FF\"" {  } { { "Datapath.sv" "MDR_FF" { Text "E:/TEST_LAST/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Datapath:RISCVDP\|flopenr:IR_FF " "Elaborating entity \"flopenr\" for hierarchy \"Datapath:RISCVDP\|flopenr:IR_FF\"" {  } { { "Datapath.sv" "IR_FF" { Text "E:/TEST_LAST/Datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:RISCVDP\|ALUControl:alucontroller " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:RISCVDP\|ALUControl:alucontroller\"" {  } { { "Datapath.sv" "alucontroller" { Text "E:/TEST_LAST/Datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult2to1 Datapath:RISCVDP\|Mult2to1:PCdatasrc " "Elaborating entity \"Mult2to1\" for hierarchy \"Datapath:RISCVDP\|Mult2to1:PCdatasrc\"" {  } { { "Datapath.sv" "PCdatasrc" { Text "E:/TEST_LAST/Datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult4to1 Datapath:RISCVDP\|Mult4to1:ALUBinput " "Elaborating entity \"Mult4to1\" for hierarchy \"Datapath:RISCVDP\|Mult4to1:ALUBinput\"" {  } { { "Datapath.sv" "ALUBinput" { Text "E:/TEST_LAST/Datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCVALU Datapath:RISCVDP\|RISCVALU:ALU " "Elaborating entity \"RISCVALU\" for hierarchy \"Datapath:RISCVDP\|RISCVALU:ALU\"" {  } { { "Datapath.sv" "ALU" { Text "E:/TEST_LAST/Datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile Datapath:RISCVDP\|registerfile:regs " "Elaborating entity \"registerfile\" for hierarchy \"Datapath:RISCVDP\|registerfile:regs\"" {  } { { "Datapath.sv" "regs" { Text "E:/TEST_LAST/Datapath.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:RISCVDP\|DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:RISCVDP\|DataMemory:dataMemory\"" {  } { { "Datapath.sv" "dataMemory" { Text "E:/TEST_LAST/Datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:RISCVC " "Elaborating entity \"Controller\" for hierarchy \"Controller:RISCVC\"" {  } { { "RISCVCPU.sv" "RISCVC" { Text "E:/TEST_LAST/RISCVCPU.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738967581 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:RISCVDP\|DataMemory:dataMemory\|Memory " "RAM logic \"Datapath:RISCVDP\|DataMemory:dataMemory\|Memory\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.sv" "Memory" { Text "E:/TEST_LAST/DataMemory.sv" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1594738968781 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1594738968781 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1594738969523 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/TEST_LAST/db/RISCVCPU.ram0_DataMemory_5d7c1658.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/TEST_LAST/db/RISCVCPU.ram0_DataMemory_5d7c1658.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1594738969584 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594738977594 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pcreg.sv" "" { Text "E:/TEST_LAST/pcreg.sv" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1594738977624 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1594738977624 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[11\] GND " "Pin \"MemOut\[11\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[19\] GND " "Pin \"MemOut\[19\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[20\] GND " "Pin \"MemOut\[20\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[24\] GND " "Pin \"MemOut\[24\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[27\] GND " "Pin \"MemOut\[27\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[28\] GND " "Pin \"MemOut\[28\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[31\] GND " "Pin \"MemOut\[31\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[32\] GND " "Pin \"MemOut\[32\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[33\] GND " "Pin \"MemOut\[33\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[34\] GND " "Pin \"MemOut\[34\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[35\] GND " "Pin \"MemOut\[35\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[36\] GND " "Pin \"MemOut\[36\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[37\] GND " "Pin \"MemOut\[37\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[38\] GND " "Pin \"MemOut\[38\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[39\] GND " "Pin \"MemOut\[39\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[40\] GND " "Pin \"MemOut\[40\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[41\] GND " "Pin \"MemOut\[41\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[42\] GND " "Pin \"MemOut\[42\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[43\] GND " "Pin \"MemOut\[43\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[44\] GND " "Pin \"MemOut\[44\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[45\] GND " "Pin \"MemOut\[45\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[46\] GND " "Pin \"MemOut\[46\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[47\] GND " "Pin \"MemOut\[47\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[48\] GND " "Pin \"MemOut\[48\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[49\] GND " "Pin \"MemOut\[49\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[50\] GND " "Pin \"MemOut\[50\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[51\] GND " "Pin \"MemOut\[51\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[52\] GND " "Pin \"MemOut\[52\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[53\] GND " "Pin \"MemOut\[53\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[54\] GND " "Pin \"MemOut\[54\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[55\] GND " "Pin \"MemOut\[55\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[56\] GND " "Pin \"MemOut\[56\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[57\] GND " "Pin \"MemOut\[57\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[58\] GND " "Pin \"MemOut\[58\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[59\] GND " "Pin \"MemOut\[59\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[60\] GND " "Pin \"MemOut\[60\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[61\] GND " "Pin \"MemOut\[61\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[62\] GND " "Pin \"MemOut\[62\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[63\] GND " "Pin \"MemOut\[63\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MemOut[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUCtl\[0\] GND " "Pin \"ALUCtl\[0\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|ALUCtl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUCtl\[1\] VCC " "Pin \"ALUCtl\[1\]\" is stuck at VCC" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|ALUCtl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUCtl\[3\] GND " "Pin \"ALUCtl\[3\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|ALUCtl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[11\] GND " "Pin \"MDR\[11\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[19\] GND " "Pin \"MDR\[19\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[20\] GND " "Pin \"MDR\[20\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[24\] GND " "Pin \"MDR\[24\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[27\] GND " "Pin \"MDR\[27\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[28\] GND " "Pin \"MDR\[28\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[31\] GND " "Pin \"MDR\[31\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[32\] GND " "Pin \"MDR\[32\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[33\] GND " "Pin \"MDR\[33\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[34\] GND " "Pin \"MDR\[34\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[35\] GND " "Pin \"MDR\[35\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[36\] GND " "Pin \"MDR\[36\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[37\] GND " "Pin \"MDR\[37\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[38\] GND " "Pin \"MDR\[38\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[39\] GND " "Pin \"MDR\[39\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[40\] GND " "Pin \"MDR\[40\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[41\] GND " "Pin \"MDR\[41\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[42\] GND " "Pin \"MDR\[42\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[43\] GND " "Pin \"MDR\[43\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[44\] GND " "Pin \"MDR\[44\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[45\] GND " "Pin \"MDR\[45\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[46\] GND " "Pin \"MDR\[46\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[47\] GND " "Pin \"MDR\[47\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[48\] GND " "Pin \"MDR\[48\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[49\] GND " "Pin \"MDR\[49\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[50\] GND " "Pin \"MDR\[50\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[51\] GND " "Pin \"MDR\[51\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[52\] GND " "Pin \"MDR\[52\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[53\] GND " "Pin \"MDR\[53\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[54\] GND " "Pin \"MDR\[54\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[55\] GND " "Pin \"MDR\[55\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[56\] GND " "Pin \"MDR\[56\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[57\] GND " "Pin \"MDR\[57\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[58\] GND " "Pin \"MDR\[58\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[59\] GND " "Pin \"MDR\[59\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[60\] GND " "Pin \"MDR\[60\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[61\] GND " "Pin \"MDR\[61\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[62\] GND " "Pin \"MDR\[62\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[63\] GND " "Pin \"MDR\[63\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|MDR[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[11\] GND " "Pin \"IR\[11\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[19\] GND " "Pin \"IR\[19\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[20\] GND " "Pin \"IR\[20\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[24\] GND " "Pin \"IR\[24\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[27\] GND " "Pin \"IR\[27\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[28\] GND " "Pin \"IR\[28\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[31\] GND " "Pin \"IR\[31\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[32\] GND " "Pin \"IR\[32\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[33\] GND " "Pin \"IR\[33\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[34\] GND " "Pin \"IR\[34\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[35\] GND " "Pin \"IR\[35\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[36\] GND " "Pin \"IR\[36\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[37\] GND " "Pin \"IR\[37\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[38\] GND " "Pin \"IR\[38\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[39\] GND " "Pin \"IR\[39\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[40\] GND " "Pin \"IR\[40\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[41\] GND " "Pin \"IR\[41\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[42\] GND " "Pin \"IR\[42\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[43\] GND " "Pin \"IR\[43\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[44\] GND " "Pin \"IR\[44\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[45\] GND " "Pin \"IR\[45\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[46\] GND " "Pin \"IR\[46\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[47\] GND " "Pin \"IR\[47\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[48\] GND " "Pin \"IR\[48\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[49\] GND " "Pin \"IR\[49\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[50\] GND " "Pin \"IR\[50\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[51\] GND " "Pin \"IR\[51\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[52\] GND " "Pin \"IR\[52\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[53\] GND " "Pin \"IR\[53\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[54\] GND " "Pin \"IR\[54\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[55\] GND " "Pin \"IR\[55\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[56\] GND " "Pin \"IR\[56\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[57\] GND " "Pin \"IR\[57\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[58\] GND " "Pin \"IR\[58\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[59\] GND " "Pin \"IR\[59\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[60\] GND " "Pin \"IR\[60\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[61\] GND " "Pin \"IR\[61\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[62\] GND " "Pin \"IR\[62\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[63\] GND " "Pin \"IR\[63\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594738977881 "|RISCVCPU|IR[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594738977881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594738977997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1413 " "1413 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594738980988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594738982277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594738982277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2408 " "Implemented 2408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594738984240 ""} { "Info" "ICUT_CUT_TM_OPINS" "570 " "Implemented 570 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594738984240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1836 " "Implemented 1836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594738984240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594738984240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594738984294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 19:33:04 2020 " "Processing ended: Tue Jul 14 19:33:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594738984294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594738984294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594738984294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594738984294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1594738988740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594738988746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 19:33:05 2020 " "Processing started: Tue Jul 14 19:33:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594738988746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1594738988746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCVCPU -c RISCVCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCVCPU -c RISCVCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1594738988746 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1594738989626 ""}
{ "Info" "0" "" "Project  = RISCVCPU" {  } {  } 0 0 "Project  = RISCVCPU" 0 0 "Fitter" 0 0 1594738989627 ""}
{ "Info" "0" "" "Revision = RISCVCPU" {  } {  } 0 0 "Revision = RISCVCPU" 0 0 "Fitter" 0 0 1594738989627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1594738990524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1594738990525 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCVCPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RISCVCPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594738990541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594738990587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594738990587 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594738991263 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1594738991271 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594738991610 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1594738991610 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 3885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594738991634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 3887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594738991634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 3889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594738991634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 3891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594738991634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 3893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594738991634 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1594738991634 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594738991639 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "572 572 " "No exact pin location assignment(s) for 572 pins of 572 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1594738992717 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "570 514 " "There are 570 IO output pads in the design, but only 514 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1594738992827 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594738992831 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1594738994628 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "120 " "Following 120 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[11\] GND " "Pin MemOut\[11\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[11] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[19\] GND " "Pin MemOut\[19\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[19] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[20\] GND " "Pin MemOut\[20\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[20] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[24\] GND " "Pin MemOut\[24\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[24] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[27\] GND " "Pin MemOut\[27\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[27] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[28\] GND " "Pin MemOut\[28\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[28] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[31\] GND " "Pin MemOut\[31\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[31] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[32\] GND " "Pin MemOut\[32\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[32] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[33\] GND " "Pin MemOut\[33\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[33] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[34\] GND " "Pin MemOut\[34\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[34] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[35\] GND " "Pin MemOut\[35\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[35] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[36\] GND " "Pin MemOut\[36\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[36] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[37\] GND " "Pin MemOut\[37\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[37] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[38\] GND " "Pin MemOut\[38\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[38] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[39\] GND " "Pin MemOut\[39\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[39] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[40\] GND " "Pin MemOut\[40\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[40] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[41\] GND " "Pin MemOut\[41\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[41] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[42\] GND " "Pin MemOut\[42\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[42] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[43\] GND " "Pin MemOut\[43\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[43] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[44\] GND " "Pin MemOut\[44\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[44] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[45\] GND " "Pin MemOut\[45\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[45] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[46\] GND " "Pin MemOut\[46\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[46] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[47\] GND " "Pin MemOut\[47\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[47] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[48\] GND " "Pin MemOut\[48\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[48] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[49\] GND " "Pin MemOut\[49\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[49] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[50\] GND " "Pin MemOut\[50\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[50] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[51\] GND " "Pin MemOut\[51\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[51] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[52\] GND " "Pin MemOut\[52\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[52] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[53\] GND " "Pin MemOut\[53\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[53] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[54\] GND " "Pin MemOut\[54\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[54] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[55\] GND " "Pin MemOut\[55\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[55] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[56\] GND " "Pin MemOut\[56\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[56] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[57\] GND " "Pin MemOut\[57\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[57] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[58\] GND " "Pin MemOut\[58\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[58] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[59\] GND " "Pin MemOut\[59\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[59] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[60\] GND " "Pin MemOut\[60\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[60] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[61\] GND " "Pin MemOut\[61\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[61] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[62\] GND " "Pin MemOut\[62\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[62] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MemOut\[63\] GND " "Pin MemOut\[63\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MemOut[63] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUCtl\[0\] GND " "Pin ALUCtl\[0\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ALUCtl[0] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUCtl\[1\] VCC " "Pin ALUCtl\[1\] has VCC driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ALUCtl[1] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUCtl\[3\] GND " "Pin ALUCtl\[3\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ALUCtl[3] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[11\] GND " "Pin MDR\[11\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[11] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[19\] GND " "Pin MDR\[19\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[19] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[20\] GND " "Pin MDR\[20\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[20] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[24\] GND " "Pin MDR\[24\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[24] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[27\] GND " "Pin MDR\[27\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[27] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[28\] GND " "Pin MDR\[28\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[28] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[31\] GND " "Pin MDR\[31\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[31] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[32\] GND " "Pin MDR\[32\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[32] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[33\] GND " "Pin MDR\[33\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[33] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[34\] GND " "Pin MDR\[34\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[34] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[35\] GND " "Pin MDR\[35\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[35] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[36\] GND " "Pin MDR\[36\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[36] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[37\] GND " "Pin MDR\[37\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[37] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[38\] GND " "Pin MDR\[38\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[38] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[39\] GND " "Pin MDR\[39\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[39] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[40\] GND " "Pin MDR\[40\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[40] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[41\] GND " "Pin MDR\[41\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[41] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[42\] GND " "Pin MDR\[42\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[42] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[43\] GND " "Pin MDR\[43\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[43] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[44\] GND " "Pin MDR\[44\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[44] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[45\] GND " "Pin MDR\[45\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[45] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[46\] GND " "Pin MDR\[46\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[46] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[47\] GND " "Pin MDR\[47\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[47] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[48\] GND " "Pin MDR\[48\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[48] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[49\] GND " "Pin MDR\[49\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[49] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[50\] GND " "Pin MDR\[50\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[50] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[51\] GND " "Pin MDR\[51\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[51] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[52\] GND " "Pin MDR\[52\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[52] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[53\] GND " "Pin MDR\[53\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[53] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[54\] GND " "Pin MDR\[54\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[54] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[55\] GND " "Pin MDR\[55\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[55] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[56\] GND " "Pin MDR\[56\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[56] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[57\] GND " "Pin MDR\[57\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[57] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[58\] GND " "Pin MDR\[58\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[58] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[59\] GND " "Pin MDR\[59\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[59] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[60\] GND " "Pin MDR\[60\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[60] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[61\] GND " "Pin MDR\[61\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[61] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[62\] GND " "Pin MDR\[62\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[62] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MDR\[63\] GND " "Pin MDR\[63\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MDR[63] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[11\] GND " "Pin IR\[11\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[11] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[19\] GND " "Pin IR\[19\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[19] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[20\] GND " "Pin IR\[20\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[20] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[24\] GND " "Pin IR\[24\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[24] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[27\] GND " "Pin IR\[27\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[27] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[28\] GND " "Pin IR\[28\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[28] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[31\] GND " "Pin IR\[31\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[31] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[32\] GND " "Pin IR\[32\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[32] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[33\] GND " "Pin IR\[33\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[33] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[34\] GND " "Pin IR\[34\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[34] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[35\] GND " "Pin IR\[35\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[35] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[36\] GND " "Pin IR\[36\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[36] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[37\] GND " "Pin IR\[37\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[37] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[38\] GND " "Pin IR\[38\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[38] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[39\] GND " "Pin IR\[39\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[39] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[40\] GND " "Pin IR\[40\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[40] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[41\] GND " "Pin IR\[41\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[41] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[42\] GND " "Pin IR\[42\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[42] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[43\] GND " "Pin IR\[43\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[43] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[44\] GND " "Pin IR\[44\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[44] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[45\] GND " "Pin IR\[45\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[45] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[46\] GND " "Pin IR\[46\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[46] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[47\] GND " "Pin IR\[47\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[47] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[48\] GND " "Pin IR\[48\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[48] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[49\] GND " "Pin IR\[49\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[49] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[50\] GND " "Pin IR\[50\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[50] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[51\] GND " "Pin IR\[51\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[51] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[52\] GND " "Pin IR\[52\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[52] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[53\] GND " "Pin IR\[53\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[53] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[54\] GND " "Pin IR\[54\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[54] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[55\] GND " "Pin IR\[55\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[55] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[56\] GND " "Pin IR\[56\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[56] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[57\] GND " "Pin IR\[57\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[57] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[58\] GND " "Pin IR\[58\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[58] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[59\] GND " "Pin IR\[59\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[59] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[60\] GND " "Pin IR\[60\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[60] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[61\] GND " "Pin IR\[61\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[61] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[62\] GND " "Pin IR\[62\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[62] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IR\[63\] GND " "Pin IR\[63\] has GND driving its datain port" {  } { { "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { IR[63] } } } { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TEST_LAST/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1594738994640 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1594738994640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594738995260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 14 19:33:15 2020 " "Processing ended: Tue Jul 14 19:33:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594738995260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594738995260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594738995260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594738995260 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 153 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 153 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594738995912 ""}
