Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 12:40:34 2024
| Host         : LAPTOP-GEPADMVF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         13          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       3           
TIMING-20  Warning           Non-clocked latch                                   6           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.869        0.000                      0                  117        0.120        0.000                      0                  117        2.633        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.869        0.000                      0                   58        0.234        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   5.603        0.000                      0                   59        0.120        0.000                      0                   59        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.739ns (29.984%)  route 4.061ns (70.016%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.424ns = ( 5.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.311     0.998    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.122 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1/O
                         net (fo=2, routed)           1.047     2.169    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525     5.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.572     5.263    
                         clock uncertainty           -0.116     5.147    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)       -0.108     5.039    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -2.169    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.739ns (30.017%)  route 4.054ns (69.983%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.424ns = ( 5.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.314     1.001    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     1.125 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1/O
                         net (fo=2, routed)           1.038     2.163    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525     5.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.572     5.263    
                         clock uncertainty           -0.116     5.147    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)       -0.103     5.044    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.044    
                         arrival time                          -2.163    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.607ns (28.647%)  route 4.003ns (71.353%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.258ns = ( 6.001 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.670     0.522    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I0_O)        0.324     0.846 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           1.134     1.979    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.692     6.001    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X8Y45          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.492     5.510    
                         clock uncertainty           -0.116     5.394    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)       -0.262     5.132    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.615ns (29.516%)  route 3.857ns (70.484%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.424ns = ( 5.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.335     0.187    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.332     0.519 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_1/O
                         net (fo=2, routed)           1.322     1.841    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525     5.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/C
                         clock pessimism             -0.572     5.263    
                         clock uncertainty           -0.116     5.147    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)       -0.105     5.042    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.733ns (31.278%)  route 3.808ns (68.722%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.179ns = ( 6.080 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.423     1.110    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I3_O)        0.118     1.228 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1/O
                         net (fo=2, routed)           0.682     1.910    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.771     6.080    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y48          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.492     5.589    
                         clock uncertainty           -0.116     5.473    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)       -0.260     5.213    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.987ns (34.317%)  route 3.803ns (65.683%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.180ns = ( 6.079 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.523     1.211    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_3/O
                         net (fo=1, routed)           0.282     1.617    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_3_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.741 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_2/O
                         net (fo=1, routed)           0.295     2.036    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.124     2.160 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1/O
                         net (fo=1, routed)           0.000     2.160    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770     6.079    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.476     5.604    
                         clock uncertainty           -0.116     5.488    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.029     5.517    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.733ns (32.651%)  route 3.575ns (67.349%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.181ns = ( 6.078 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.423     1.110    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I3_O)        0.118     1.228 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1/O
                         net (fo=2, routed)           0.449     1.677    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.769     6.078    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.492     5.587    
                         clock uncertainty           -0.116     5.471    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)       -0.277     5.194    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 1.739ns (31.603%)  route 3.764ns (68.397%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.180ns = ( 6.079 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.423     1.110    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.124     1.234 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1/O
                         net (fo=2, routed)           0.638     1.872    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770     6.079    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y45          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.492     5.588    
                         clock uncertainty           -0.116     5.472    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.067     5.405    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.739ns (31.869%)  route 3.718ns (68.131%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.181ns = ( 6.078 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.504     0.356    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.332     0.688 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.423     1.110    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.124     1.234 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1/O
                         net (fo=2, routed)           0.592     1.826    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.769     6.078    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.492     5.587    
                         clock uncertainty           -0.116     5.471    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)       -0.103     5.368    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.368    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.607ns (32.077%)  route 3.403ns (67.923%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.181ns = ( 6.078 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.630ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.872    -2.302    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[0]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.152    -2.150 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.621    -1.529    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.352    -1.177 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.705    -0.472    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.323    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.670     0.522    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I0_O)        0.324     0.846 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.534     1.379    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.769     6.078    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                         clock pessimism             -0.492     5.587    
                         clock uncertainty           -0.116     5.471    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)       -0.249     5.222    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  3.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.527 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/Q
                         net (fo=13, routed)          0.130    -0.398    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[6]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.035    -0.678    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092    -0.586    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.369%)  route 0.237ns (55.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.237    -0.313    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.048    -0.265 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.265    Inst_VGA_Manager/Inst_VGA_Sync/h_count[6]
    SLICE_X2Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                         clock pessimism             -0.032    -0.675    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.123    -0.552    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.231ns (54.755%)  route 0.191ns (45.245%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=12, routed)          0.135    -0.415    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[8]
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045    -0.370 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[10]_i_4/O
                         net (fo=1, routed)           0.056    -0.314    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[10]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X2Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.035    -0.678    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.120    -0.558    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.563%)  route 0.241ns (56.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.241    -0.309    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.032    -0.675    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.121    -0.554    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.172%)  route 0.235ns (55.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.669    -0.692    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.235    -0.316    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[4]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.032    -0.675    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.107    -0.568    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=12, routed)          0.205    -0.346    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[7]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.048    -0.691    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.091    -0.600    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.172%)  route 0.235ns (55.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.669    -0.692    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.235    -0.316    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.045    -0.271 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[3]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.032    -0.675    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.092    -0.583    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.638%)  route 0.239ns (53.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.668    -0.693    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.529 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/Q
                         net (fo=10, routed)          0.239    -0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[1]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.946    -0.644    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.009    -0.653    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.091    -0.562    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.654%)  route 0.283ns (60.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=12, routed)          0.283    -0.267    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[8]
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.045    -0.222 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.032    -0.675    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092    -0.583    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.914%)  route 0.292ns (61.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.670    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.292    -0.258    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[3]
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.947    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                         clock pessimism             -0.032    -0.675    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091    -0.584    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y44     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X5Y44     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y44     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y44     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y44     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y44     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y43     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y42     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.055%)  route 3.105ns (78.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.150     9.247    Inst_Clock_Converter/clk_temp
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.850    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.055%)  route 3.105ns (78.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.150     9.247    Inst_Clock_Converter/clk_temp
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.850    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.055%)  route 3.105ns (78.945%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.150     9.247    Inst_Clock_Converter/clk_temp
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.429    14.850    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.823%)  route 2.966ns (78.177%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.109    Inst_Clock_Converter/clk_temp
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.823%)  route 2.966ns (78.177%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.109    Inst_Clock_Converter/clk_temp
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.823%)  route 2.966ns (78.177%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.109    Inst_Clock_Converter/clk_temp
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.823%)  route 2.966ns (78.177%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.109    Inst_Clock_Converter/clk_temp
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.594    15.017    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.710%)  route 2.818ns (77.290%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.961    Inst_Clock_Converter/clk_temp
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.595    15.018    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_Clock_Converter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.710%)  route 2.818ns (77.290%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.961    Inst_Clock_Converter/clk_temp
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.595    15.018    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_Clock_Converter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.710%)  route 2.818ns (77.290%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.712     5.315    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y70          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.669     7.691    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.815 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.974    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.961    Inst_Clock_Converter/clk_temp
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.595    15.018    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_edge/sreg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.728    Inst_edge/sreg[0]
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[3]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.075     1.607    Inst_edge/sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  Inst_edge/sreg_reg[2]/Q
                         net (fo=2, routed)           0.128     1.775    Inst_edge/sreg[2]
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[5]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.010     1.542    Inst_edge/sreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.152%)  route 0.186ns (56.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.186     1.846    Inst_edge/sreg[1]
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[4]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.076     1.608    Inst_edge/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.706%)  route 0.153ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_edge/clk_EDGE
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_edge/sreg_reg[3]/Q
                         net (fo=2, routed)           0.153     1.837    Inst_edge/sreg[3]
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X2Y65          FDRE                                         r  Inst_edge/sreg_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.063     1.582    Inst_edge/sreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=3, routed)           0.179     1.840    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.042     1.882 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    Inst_MainFSM/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.598     1.517    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_Clock_Converter/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.776    Inst_Clock_Converter/counter[8]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  Inst_Clock_Converter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.884    Inst_Clock_Converter/p_1_in[8]
    SLICE_X1Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.869     2.034    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.596     1.515    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.774    Inst_Clock_Converter/counter[16]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  Inst_Clock_Converter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.882    Inst_Clock_Converter/p_1_in[16]
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.867     2.032    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y69          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.620    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.597     1.516    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.118     1.775    Inst_Clock_Converter/counter[12]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.883    Inst_Clock_Converter/p_1_in[12]
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.868     2.033    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y68          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.621    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.598     1.517    Inst_Clock_Converter/clk_EDGE
    SLICE_X0Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Inst_Clock_Converter/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.843    Inst_Clock_Converter/counter[0]
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.042     1.885 r  Inst_Clock_Converter/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    Inst_Clock_Converter/p_1_in[0]
    SLICE_X0Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.869     2.034    Inst_Clock_Converter/clk_EDGE
    SLICE_X0Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    Inst_Clock_Converter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.599     1.518    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y66          FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_Clock_Converter/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.780    Inst_Clock_Converter/counter[4]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  Inst_Clock_Converter/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.888    Inst_Clock_Converter/p_1_in[4]
    SLICE_X1Y66          FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.870     2.035    Inst_Clock_Converter/clk_EDGE
    SLICE_X1Y66          FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    Inst_Clock_Converter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.039ns  (logic 4.106ns (37.194%)  route 6.933ns (62.806%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/Q
                         net (fo=3, routed)           6.933     7.492    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.039 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.039    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 4.097ns (37.452%)  route 6.843ns (62.548%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           6.843     7.402    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.940 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.940    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.796ns  (logic 4.094ns (37.924%)  route 6.702ns (62.076%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           6.702     7.261    Green_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    10.796 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.796    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.701ns  (logic 4.110ns (38.410%)  route 6.591ns (61.590%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/Q
                         net (fo=3, routed)           6.591     7.150    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    10.701 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.701    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.597ns  (logic 4.105ns (38.741%)  route 6.491ns (61.259%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/Q
                         net (fo=1, routed)           6.491     7.050    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    10.597 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.597    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 4.111ns (38.872%)  route 6.464ns (61.128%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/Q
                         net (fo=3, routed)           6.464     7.023    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    10.575 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.575    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 4.105ns (39.048%)  route 6.408ns (60.952%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           6.408     6.967    Green_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    10.514 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.514    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.082ns (39.292%)  route 6.308ns (60.708%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/Q
                         net (fo=3, routed)           6.308     6.867    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    10.390 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.390    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.361ns  (logic 4.104ns (39.606%)  route 6.257ns (60.394%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           6.257     6.816    Green_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.361 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.361    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 4.107ns (40.019%)  route 6.156ns (59.981%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/Q
                         net (fo=3, routed)           6.156     6.715    Blue_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.263 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.263    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Lock/D[1]
    SLICE_X3Y67          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Lock/D[0]
    SLICE_X3Y67          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Init/snake_length_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=1, routed)           0.154     0.295    Inst_GAME_Play/Inst_Move_Init/Q[1]
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.045     0.340 r  Inst_GAME_Play/Inst_Move_Init/snake_length[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Inst_GAME_Play/Inst_Move_Init/snake_length[0]_i_1_n_0
    SLICE_X4Y66          FDRE                                         r  Inst_GAME_Play/Inst_Move_Init/snake_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.749%)  route 0.220ns (51.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.073     0.237    Inst_Buttons_Lock/D[1]
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.045     0.282 r  Inst_Buttons_Lock/nxt_state_inferred__2/i_/O
                         net (fo=3, routed)           0.146     0.429    Inst_Buttons_Lock/nxt_state
    SLICE_X3Y67          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.749%)  route 0.220ns (51.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.073     0.237    Inst_Buttons_Lock/D[1]
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.045     0.282 r  Inst_Buttons_Lock/nxt_state_inferred__2/i_/O
                         net (fo=3, routed)           0.146     0.429    Inst_Buttons_Lock/nxt_state
    SLICE_X3Y67          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.749%)  route 0.220ns (51.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.073     0.237    Inst_Buttons_Lock/D[1]
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.045     0.282 r  Inst_Buttons_Lock/nxt_state_inferred__2/i_/O
                         net (fo=3, routed)           0.146     0.429    Inst_Buttons_Lock/nxt_state
    SLICE_X3Y67          FDPE                                         r  Inst_Buttons_Lock/cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Lock/cur_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.171%)  route 0.277ns (59.829%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE                         0.000     0.000 r  Inst_Buttons_Lock/cur_state_reg[2]/C
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  Inst_Buttons_Lock/cur_state_reg[2]/Q
                         net (fo=7, routed)           0.277     0.418    Inst_Buttons_Lock/Q[2]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.045     0.463 r  Inst_Buttons_Lock/FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    Inst_GAME_Play/D[0]
    SLICE_X3Y66          FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Lock/cur_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.171%)  route 0.277ns (59.829%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE                         0.000     0.000 r  Inst_Buttons_Lock/cur_state_reg[2]/C
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  Inst_Buttons_Lock/cur_state_reg[2]/Q
                         net (fo=7, routed)           0.277     0.418    Inst_GAME_Play/Q[2]
    SLICE_X3Y66          LUT3 (Prop_lut3_I2_O)        0.045     0.463 r  Inst_GAME_Play/__0/i_/O
                         net (fo=1, routed)           0.000     0.463    Inst_GAME_Play/nxt_state[1]
    SLICE_X3Y66          FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
    SLICE_X2Y66          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     0.482 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/Q
                         net (fo=1, routed)           0.000     0.482    Inst_Buttons_Sync/sreg_reg[1][2]_srl2_n_0
    SLICE_X2Y66          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
    SLICE_X2Y66          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     0.484 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/Q
                         net (fo=1, routed)           0.000     0.484    Inst_Buttons_Sync/sreg_reg[1][1]_srl2_n_0
    SLICE_X2Y66          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.968ns  (logic 11.344ns (29.878%)  route 26.624ns (70.122%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/Q
                         net (fo=48, routed)          2.300    -0.874    Inst_VGA_Manager/Inst_VGA_Sync/col_i[0]
    SLICE_X9Y56          LUT1 (Prop_lut1_I0_O)        0.150    -0.724 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55/O
                         net (fo=2, routed)           1.447     0.723    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     1.505 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000     1.505    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.818 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_432/O[3]
                         net (fo=13, routed)          1.164     2.982    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[8]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.334     3.316 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=11, routed)          2.006     5.322    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.326     5.648 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300/O
                         net (fo=4, routed)           0.783     6.430    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700/O
                         net (fo=1, routed)           0.000     6.554    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.930 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.001     6.931    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000     7.048    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445/O[3]
                         net (fo=2, routed)           1.117     8.480    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445_n_4
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.331     8.811 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319/O
                         net (fo=2, routed)           0.898     9.709    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.328    10.037 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323/O
                         net (fo=1, routed)           0.000    10.037    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.569 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    10.569    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215/O[0]
                         net (fo=2, routed)           0.744    11.535    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215_n_7
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.328    11.863 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128/O
                         net (fo=2, routed)           0.690    12.553    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.327    12.880 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132/O
                         net (fo=1, routed)           0.000    12.880    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.281 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.281    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.504 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70/O[0]
                         net (fo=12, routed)          1.265    14.769    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70_n_7
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.299    15.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660/O
                         net (fo=1, routed)           0.000    15.068    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    15.618    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457/O[1]
                         net (fo=3, routed)           1.230    17.182    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457_n_6
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.303    17.485 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587/O
                         net (fo=1, routed)           0.688    18.173    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    18.571    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.685    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    18.799    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.913    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.027    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.231    20.415    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.329    20.744 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/O
                         net (fo=1, routed)           0.520    21.264    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    21.640 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           0.374    22.014    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.295    22.309 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          3.574    25.883    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124    26.007 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68/O
                         net (fo=12, routed)          1.207    27.214    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.152    27.366 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210/O
                         net (fo=1, routed)           0.962    28.328    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.326    28.654 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138/O
                         net (fo=1, routed)           0.000    28.654    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    28.863 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70/O
                         net (fo=1, routed)           0.469    29.332    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.297    29.629 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39/O
                         net (fo=1, routed)           0.963    30.592    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124    30.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16/O
                         net (fo=1, routed)           0.000    30.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16_n_0
    SLICE_X8Y42          MUXF7 (Prop_muxf7_I0_O)      0.209    30.925 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7/O
                         net (fo=1, routed)           0.577    31.502    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.297    31.799 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4/O
                         net (fo=4, routed)           1.725    33.524    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124    33.648 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.689    34.337    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.623ns  (logic 11.344ns (30.152%)  route 26.279ns (69.848%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/Q
                         net (fo=48, routed)          2.300    -0.874    Inst_VGA_Manager/Inst_VGA_Sync/col_i[0]
    SLICE_X9Y56          LUT1 (Prop_lut1_I0_O)        0.150    -0.724 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55/O
                         net (fo=2, routed)           1.447     0.723    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     1.505 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000     1.505    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.818 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_432/O[3]
                         net (fo=13, routed)          1.164     2.982    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[8]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.334     3.316 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=11, routed)          2.006     5.322    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.326     5.648 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300/O
                         net (fo=4, routed)           0.783     6.430    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700/O
                         net (fo=1, routed)           0.000     6.554    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.930 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.001     6.931    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000     7.048    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445/O[3]
                         net (fo=2, routed)           1.117     8.480    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445_n_4
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.331     8.811 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319/O
                         net (fo=2, routed)           0.898     9.709    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.328    10.037 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323/O
                         net (fo=1, routed)           0.000    10.037    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.569 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    10.569    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215/O[0]
                         net (fo=2, routed)           0.744    11.535    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215_n_7
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.328    11.863 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128/O
                         net (fo=2, routed)           0.690    12.553    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.327    12.880 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132/O
                         net (fo=1, routed)           0.000    12.880    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.281 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.281    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.504 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70/O[0]
                         net (fo=12, routed)          1.265    14.769    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70_n_7
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.299    15.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660/O
                         net (fo=1, routed)           0.000    15.068    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    15.618    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457/O[1]
                         net (fo=3, routed)           1.230    17.182    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457_n_6
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.303    17.485 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587/O
                         net (fo=1, routed)           0.688    18.173    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    18.571    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.685    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    18.799    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.913    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.027    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.231    20.415    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.329    20.744 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/O
                         net (fo=1, routed)           0.520    21.264    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    21.640 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           0.374    22.014    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.295    22.309 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          3.574    25.883    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124    26.007 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68/O
                         net (fo=12, routed)          1.207    27.214    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.152    27.366 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210/O
                         net (fo=1, routed)           0.962    28.328    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.326    28.654 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138/O
                         net (fo=1, routed)           0.000    28.654    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    28.863 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70/O
                         net (fo=1, routed)           0.469    29.332    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.297    29.629 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39/O
                         net (fo=1, routed)           0.963    30.592    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124    30.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16/O
                         net (fo=1, routed)           0.000    30.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16_n_0
    SLICE_X8Y42          MUXF7 (Prop_muxf7_I0_O)      0.209    30.925 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7/O
                         net (fo=1, routed)           0.577    31.502    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.297    31.799 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4/O
                         net (fo=4, routed)           1.368    33.167    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.124    33.291 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.701    33.993    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.442ns  (logic 11.344ns (30.298%)  route 26.098ns (69.702%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/Q
                         net (fo=48, routed)          2.300    -0.874    Inst_VGA_Manager/Inst_VGA_Sync/col_i[0]
    SLICE_X9Y56          LUT1 (Prop_lut1_I0_O)        0.150    -0.724 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55/O
                         net (fo=2, routed)           1.447     0.723    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     1.505 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000     1.505    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.818 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_432/O[3]
                         net (fo=13, routed)          1.164     2.982    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[8]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.334     3.316 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=11, routed)          2.006     5.322    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.326     5.648 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300/O
                         net (fo=4, routed)           0.783     6.430    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700/O
                         net (fo=1, routed)           0.000     6.554    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.930 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.001     6.931    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000     7.048    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445/O[3]
                         net (fo=2, routed)           1.117     8.480    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445_n_4
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.331     8.811 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319/O
                         net (fo=2, routed)           0.898     9.709    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.328    10.037 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323/O
                         net (fo=1, routed)           0.000    10.037    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.569 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    10.569    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215/O[0]
                         net (fo=2, routed)           0.744    11.535    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215_n_7
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.328    11.863 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128/O
                         net (fo=2, routed)           0.690    12.553    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.327    12.880 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132/O
                         net (fo=1, routed)           0.000    12.880    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.281 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.281    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.504 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70/O[0]
                         net (fo=12, routed)          1.265    14.769    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70_n_7
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.299    15.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660/O
                         net (fo=1, routed)           0.000    15.068    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    15.618    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457/O[1]
                         net (fo=3, routed)           1.230    17.182    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457_n_6
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.303    17.485 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587/O
                         net (fo=1, routed)           0.688    18.173    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    18.571    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.685    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    18.799    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.913    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.027    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.231    20.415    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.329    20.744 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/O
                         net (fo=1, routed)           0.520    21.264    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    21.640 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           0.374    22.014    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.295    22.309 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          3.574    25.883    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124    26.007 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68/O
                         net (fo=12, routed)          1.207    27.214    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.152    27.366 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210/O
                         net (fo=1, routed)           0.962    28.328    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.326    28.654 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138/O
                         net (fo=1, routed)           0.000    28.654    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    28.863 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70/O
                         net (fo=1, routed)           0.469    29.332    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.297    29.629 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39/O
                         net (fo=1, routed)           0.963    30.592    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124    30.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16/O
                         net (fo=1, routed)           0.000    30.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16_n_0
    SLICE_X8Y42          MUXF7 (Prop_muxf7_I0_O)      0.209    30.925 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7/O
                         net (fo=1, routed)           0.577    31.502    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.297    31.799 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4/O
                         net (fo=4, routed)           1.364    33.163    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124    33.287 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.524    33.811    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.302ns  (logic 11.344ns (30.411%)  route 25.958ns (69.589%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.898    -3.630    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -3.174 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/Q
                         net (fo=48, routed)          2.300    -0.874    Inst_VGA_Manager/Inst_VGA_Sync/col_i[0]
    SLICE_X9Y56          LUT1 (Prop_lut1_I0_O)        0.150    -0.724 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55/O
                         net (fo=2, routed)           1.447     0.723    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_55_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     1.505 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000     1.505    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_444_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.818 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_432/O[3]
                         net (fo=13, routed)          1.164     2.982    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[8]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.334     3.316 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=11, routed)          2.006     5.322    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.326     5.648 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300/O
                         net (fo=4, routed)           0.783     6.430    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_300_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700/O
                         net (fo=1, routed)           0.000     6.554    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_700_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.930 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645/CO[3]
                         net (fo=1, routed)           0.001     6.931    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_645_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000     7.048    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_572_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445/O[3]
                         net (fo=2, routed)           1.117     8.480    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_445_n_4
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.331     8.811 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319/O
                         net (fo=2, routed)           0.898     9.709    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_319_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.328    10.037 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323/O
                         net (fo=1, routed)           0.000    10.037    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_323_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.569 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    10.569    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_218_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215/O[0]
                         net (fo=2, routed)           0.744    11.535    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_215_n_7
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.328    11.863 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128/O
                         net (fo=2, routed)           0.690    12.553    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_128_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.327    12.880 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132/O
                         net (fo=1, routed)           0.000    12.880    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_132_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.281 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.281    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_67_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.504 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70/O[0]
                         net (fo=12, routed)          1.265    14.769    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_70_n_7
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.299    15.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660/O
                         net (fo=1, routed)           0.000    15.068    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_660_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    15.618    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_594_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457/O[1]
                         net (fo=3, routed)           1.230    17.182    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_457_n_6
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.303    17.485 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587/O
                         net (fo=1, routed)           0.688    18.173    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_587_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    18.571    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_448_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.685    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_348_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    18.799    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_235_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.913    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_183_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.027    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.231    20.415    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.329    20.744 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/O
                         net (fo=1, routed)           0.520    21.264    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    21.640 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           0.374    22.014    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.295    22.309 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          3.574    25.883    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124    26.007 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68/O
                         net (fo=12, routed)          1.207    27.214    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_68_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.152    27.366 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210/O
                         net (fo=1, routed)           0.962    28.328    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_210_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.326    28.654 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138/O
                         net (fo=1, routed)           0.000    28.654    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_138_n_0
    SLICE_X10Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    28.863 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70/O
                         net (fo=1, routed)           0.469    29.332    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_70_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.297    29.629 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39/O
                         net (fo=1, routed)           0.963    30.592    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_39_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124    30.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16/O
                         net (fo=1, routed)           0.000    30.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_16_n_0
    SLICE_X8Y42          MUXF7 (Prop_muxf7_I0_O)      0.209    30.925 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7/O
                         net (fo=1, routed)           0.577    31.502    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_7_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.297    31.799 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4/O
                         net (fo=4, routed)           1.067    32.866    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I4_O)        0.124    32.990 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.681    33.671    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.903ns  (logic 3.524ns (35.587%)  route 6.379ns (64.413%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT3=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.897    -3.631    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -3.113 f  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/Q
                         net (fo=93, routed)          2.522    -0.591    Inst_VGA_Manager/Inst_VGA_Sync/row_i[1]
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.124    -0.467 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_68/O
                         net (fo=1, routed)           0.000    -0.467    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_68_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.083 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.083    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_41_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.417 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_40/O[1]
                         net (fo=3, routed)           0.853     1.270    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_40_n_6
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.303     1.573 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_50/O
                         net (fo=1, routed)           0.000     1.573    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_50_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.086 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_27/CO[3]
                         net (fo=1, routed)           0.001     2.087    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_27_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.204 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.204    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_26_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.443 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_24/O[2]
                         net (fo=2, routed)           0.804     3.247    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_24_n_5
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.301     3.548 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_7/O
                         net (fo=1, routed)           0.000     3.548    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.949 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_3/CO[3]
                         net (fo=1, routed)           1.350     5.299    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_shape1
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.124     5.423 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_1/O
                         net (fo=1, routed)           0.848     6.271    Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]_i_1
    SLICE_X6Y55          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.600ns  (logic 3.367ns (35.073%)  route 6.233ns (64.927%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.897    -3.631    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -3.113 f  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/Q
                         net (fo=93, routed)          2.818    -0.295    Inst_VGA_Manager/Inst_VGA_Sync/row_i[1]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124    -0.171 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_71/O
                         net (fo=1, routed)           0.000    -0.171    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_71_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.379 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     0.379    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_42_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.493 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     0.493    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_46_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.715 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_33/O[0]
                         net (fo=2, routed)           0.972     1.687    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_33_n_7
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.299     1.986 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_51/O
                         net (fo=1, routed)           0.000     1.986    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_51_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.387 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.387    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_35_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.501    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_34_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.723 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_32/O[0]
                         net (fo=1, routed)           0.800     3.523    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_32_n_7
    SLICE_X12Y53         LUT3 (Prop_lut3_I2_O)        0.299     3.822 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_13/O
                         net (fo=1, routed)           0.000     3.822    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_13_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.202 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_3/CO[3]
                         net (fo=1, routed)           0.925     5.126    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food1
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124     5.250 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_1/O
                         net (fo=1, routed)           0.718     5.968    Inst_VGA_Manager/Inst_VGA_Draw/is_food0
    SLICE_X6Y55          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 4.021ns (49.630%)  route 4.080ns (50.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.899    -3.629    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y45          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456    -3.173 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           4.080     0.907    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     4.471 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.471    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.021ns (49.651%)  route 4.078ns (50.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.896    -3.632    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y40          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -3.176 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           4.078     0.901    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     4.467 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.467    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.231ns (20.757%)  route 0.882ns (79.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.946    -0.644    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.175    -0.469 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.678     0.210    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.056     0.266 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.204     0.469    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X3Y64          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.231ns (20.757%)  route 0.882ns (79.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.946    -0.644    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.175    -0.469 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.678     0.210    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.056     0.266 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.204     0.469    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X3Y64          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.180ns  (logic 0.467ns (21.423%)  route 1.713ns (78.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770    -3.180    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.367    -2.813 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.272    -1.540    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.100    -1.440 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.441    -1.000    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X3Y64          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.180ns  (logic 0.467ns (21.423%)  route 1.713ns (78.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770    -3.180    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.367    -2.813 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.272    -1.540    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.100    -1.440 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.441    -1.000    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X3Y64          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.180ns  (logic 0.467ns (21.423%)  route 1.713ns (78.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770    -3.180    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.367    -2.813 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.272    -1.540    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.100    -1.440 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.441    -1.000    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X3Y64          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.180ns  (logic 0.467ns (21.423%)  route 1.713ns (78.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770    -3.180    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.367    -2.813 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.272    -1.540    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.100    -1.440 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.441    -1.000    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X3Y64          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.778ns  (logic 0.900ns (32.397%)  route 1.878ns (67.603%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.770    -3.180    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y44          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.367    -2.813 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/Q
                         net (fo=7, routed)           0.396    -2.417    Inst_VGA_Manager/Inst_VGA_Sync/col_i[5]
    SLICE_X6Y44          LUT5 (Prop_lut5_I0_O)        0.100    -2.317 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    -2.317    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_10_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -2.126 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_3/O[2]
                         net (fo=3, routed)           0.908    -1.218    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_3_n_5
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.242    -0.976 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.574    -0.402    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.700ns  (logic 1.294ns (34.973%)  route 2.406ns (65.027%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525    -3.424    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.367    -3.057 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/Q
                         net (fo=6, routed)           0.301    -2.756    Inst_VGA_Manager/Inst_VGA_Sync/row_i[9]
    SLICE_X9Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.435 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -2.435    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206    -2.229 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11/CO[0]
                         net (fo=6, routed)           0.799    -1.430    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11_n_3
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.300    -1.130 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5/O
                         net (fo=4, routed)           0.724    -0.406    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.100    -0.306 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.581     0.276    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.294ns (34.886%)  route 2.415ns (65.114%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525    -3.424    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.367    -3.057 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/Q
                         net (fo=6, routed)           0.301    -2.756    Inst_VGA_Manager/Inst_VGA_Sync/row_i[9]
    SLICE_X9Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.435 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -2.435    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206    -2.229 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11/CO[0]
                         net (fo=6, routed)           0.799    -1.430    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11_n_3
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.300    -1.130 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5/O
                         net (fo=4, routed)           0.724    -0.406    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.100    -0.306 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.590     0.285    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.719ns  (logic 1.388ns (37.317%)  route 2.331ns (62.683%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525    -3.424    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.367    -3.057 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/Q
                         net (fo=5, routed)           0.665    -2.392    Inst_VGA_Manager/Inst_VGA_Sync/row_i[8]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.289    -2.103 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_33/O[0]
                         net (fo=2, routed)           0.289    -1.814    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_33_n_7
    SLICE_X12Y53         LUT5 (Prop_lut5_I1_O)        0.241    -1.573 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_15/O
                         net (fo=1, routed)           0.000    -1.573    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_15_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.391    -1.182 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_3/CO[3]
                         net (fo=1, routed)           0.759    -0.423    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food1
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.100    -0.323 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_1/O
                         net (fo=1, routed)           0.618     0.295    Inst_VGA_Manager/Inst_VGA_Draw/is_food0
    SLICE_X6Y55          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 1.402ns (35.058%)  route 2.597ns (64.942%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.525    -3.424    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y50          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.367    -3.057 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/Q
                         net (fo=5, routed)           0.279    -2.778    Inst_VGA_Manager/Inst_VGA_Sync/row_i[8]
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.289    -2.489 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_25/O[0]
                         net (fo=2, routed)           0.479    -2.010    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_25_n_7
    SLICE_X13Y50         LUT5 (Prop_lut5_I1_O)        0.241    -1.769 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_10/O
                         net (fo=1, routed)           0.000    -1.769    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405    -1.364 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_3/CO[3]
                         net (fo=1, routed)           1.112    -0.251    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_shape1
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.100    -0.151 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_1/O
                         net (fo=1, routed)           0.726     0.575    Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]_i_1
    SLICE_X6Y55          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.794ns  (logic 0.990ns (26.094%)  route 2.804ns (73.906%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.771    -3.179    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y43          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.367    -2.812 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/Q
                         net (fo=8, routed)           0.519    -2.292    Inst_VGA_Manager/Inst_VGA_Sync/col_i[4]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.100    -2.192 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_11/O
                         net (fo=1, routed)           0.000    -2.192    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -2.016 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.927    -1.089    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_3_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I3_O)        0.247    -0.842 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           0.918     0.076    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.100     0.176 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.439     0.615    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.694ns  (logic 1.960ns (16.761%)  route 9.734ns (83.239%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.644     5.247    Inst_ScaledString/scaling[4].Inst_Scaler/clk_EDGE
    SLICE_X15Y59         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          2.140     7.805    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.299     8.104 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           0.781     8.886    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.010 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192/O
                         net (fo=2, routed)           0.745     9.754    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192_n_0
    SLICE_X12Y58         LUT5 (Prop_lut5_I0_O)        0.150     9.904 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187/O
                         net (fo=1, routed)           0.940    10.845    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.348    11.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105/O
                         net (fo=2, routed)           0.836    12.029    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.153 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_61/O
                         net (fo=1, routed)           0.809    12.961    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_61_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    13.085 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_33/O
                         net (fo=2, routed)           0.661    13.746    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_33_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.870 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_14/O
                         net (fo=1, routed)           0.834    14.704    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_14_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           1.300    16.127    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.124    16.251 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.689    16.941    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.500ns  (logic 1.960ns (17.043%)  route 9.540ns (82.957%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.644     5.247    Inst_ScaledString/scaling[4].Inst_Scaler/clk_EDGE
    SLICE_X15Y59         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          2.140     7.805    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.299     8.104 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           0.781     8.886    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.010 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192/O
                         net (fo=2, routed)           0.745     9.754    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192_n_0
    SLICE_X12Y58         LUT5 (Prop_lut5_I0_O)        0.150     9.904 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187/O
                         net (fo=1, routed)           0.940    10.845    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.348    11.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105/O
                         net (fo=2, routed)           0.836    12.029    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.153 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_61/O
                         net (fo=1, routed)           0.809    12.961    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_61_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    13.085 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_33/O
                         net (fo=2, routed)           0.661    13.746    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_33_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.870 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_14/O
                         net (fo=1, routed)           0.834    14.704    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_14_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           1.094    15.922    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124    16.046 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.701    16.747    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.309ns  (logic 1.960ns (17.331%)  route 9.349ns (82.669%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.644     5.247    Inst_ScaledString/scaling[4].Inst_Scaler/clk_EDGE
    SLICE_X15Y59         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          2.140     7.805    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.299     8.104 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           0.781     8.886    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.010 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192/O
                         net (fo=2, routed)           0.745     9.754    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192_n_0
    SLICE_X12Y58         LUT5 (Prop_lut5_I0_O)        0.150     9.904 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187/O
                         net (fo=1, routed)           0.940    10.845    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.348    11.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105/O
                         net (fo=2, routed)           0.836    12.029    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.153 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_61/O
                         net (fo=1, routed)           0.809    12.961    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_61_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    13.085 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_33/O
                         net (fo=2, routed)           0.661    13.746    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_33_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.870 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_14/O
                         net (fo=1, routed)           0.834    14.704    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_14_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I2_O)        0.124    14.828 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           1.080    15.908    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.124    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.524    16.556    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.025ns  (logic 2.188ns (19.846%)  route 8.837ns (80.154%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.644     5.247    Inst_ScaledString/scaling[4].Inst_Scaler/clk_EDGE
    SLICE_X15Y59         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          2.140     7.805    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.299     8.104 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           0.781     8.886    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.010 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192/O
                         net (fo=2, routed)           0.745     9.754    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_192_n_0
    SLICE_X12Y58         LUT5 (Prop_lut5_I0_O)        0.150     9.904 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187/O
                         net (fo=1, routed)           0.940    10.845    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_187_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.348    11.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105/O
                         net (fo=2, routed)           0.668    11.861    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_105_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.985 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_59/O
                         net (fo=2, routed)           0.733    12.717    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_59_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.841 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_31/O
                         net (fo=2, routed)           0.745    13.586    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_31_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I4_O)        0.148    13.734 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13/O
                         net (fo=1, routed)           0.718    14.452    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I0_O)        0.328    14.780 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_4/O
                         net (fo=1, routed)           0.686    15.466    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_4_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.124    15.590 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.681    16.271    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 4.362ns (58.614%)  route 3.080ns (41.386%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.718     5.321    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          1.227     7.004    Inst_MainFSM/mode[0]
    SLICE_X6Y57          LUT2 (Prop_lut2_I1_O)        0.148     7.152 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     9.005    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.758    12.763 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.763    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.512ns (60.717%)  route 2.919ns (39.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.718     5.321    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          1.066     6.806    Inst_MainFSM/mode[1]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.322     7.128 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.853     8.981    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.771    12.752 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.752    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.285ns (61.099%)  route 2.728ns (38.901%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.718     5.321    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.419     5.740 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          1.066     6.806    Inst_MainFSM/mode[1]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.296     7.102 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.764    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.334 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.334    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.718     5.321    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.685     6.461    Inst_Buttons_Lock/mode[0]
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.585 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.678     7.263    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X3Y67          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.718     5.321    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.685     6.461    Inst_Buttons_Lock/mode[0]
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.585 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.678     7.263    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X3Y67          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.718     5.321    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.685     6.461    Inst_Buttons_Lock/mode[0]
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.124     6.585 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.678     7.263    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X3Y67          FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.186ns (27.203%)  route 0.498ns (72.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.259     1.919    Inst_Buttons_Lock/mode[0]
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.964 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.239     2.203    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X3Y67          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.186ns (27.203%)  route 0.498ns (72.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.259     1.919    Inst_Buttons_Lock/mode[0]
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.964 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.239     2.203    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X3Y67          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.186ns (27.203%)  route 0.498ns (72.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.259     1.919    Inst_Buttons_Lock/mode[0]
    SLICE_X4Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.964 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.239     2.203    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X3Y67          FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.226ns (23.160%)  route 0.750ns (76.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          0.492     2.139    Inst_VGA_Manager/Inst_VGA_Sync/mode[1]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.098     2.237 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.258     2.495    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.296ns (26.546%)  route 0.819ns (73.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.359     2.019    Inst_MainFSM/mode[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.048     2.067 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.202     2.269    Inst_VGA_Manager/Inst_VGA_Sync/LED_OBUF[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.107     2.376 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.258     2.634    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.164ns  (logic 0.296ns (25.424%)  route 0.868ns (74.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.359     2.019    Inst_MainFSM/mode[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.048     2.067 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.333     2.401    Inst_VGA_Manager/Inst_VGA_Sync/LED_OBUF[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.107     2.508 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.176     2.684    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.296ns (22.403%)  route 1.025ns (77.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.359     2.019    Inst_MainFSM/mode[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.048     2.067 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.424     2.492    Inst_VGA_Manager/Inst_VGA_Sync/LED_OBUF[0]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.107     2.599 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.242     2.841    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X3Y64          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.457ns (67.996%)  route 0.686ns (32.004%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.359     2.019    Inst_MainFSM/mode[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.391    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.662 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.662    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.520ns (66.169%)  route 0.777ns (33.831%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.359     2.019    Inst_MainFSM/mode[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.048     2.067 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.418     2.486    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.331     3.817 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.817    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.550ns (65.336%)  route 0.822ns (34.664%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.600     1.519    Inst_MainFSM/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          0.409     2.056    Inst_MainFSM/mode[1]
    SLICE_X6Y57          LUT2 (Prop_lut2_I0_O)        0.101     2.157 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.571    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.321     3.891 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.891    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.201%)  route 0.628ns (54.799%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.628     1.146    Inst_edge/D[1]
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.599     5.022    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.972ns  (logic 0.518ns (53.317%)  route 0.454ns (46.683%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.454     0.972    Inst_edge/D[0]
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.599     5.022    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.518ns (60.225%)  route 0.342ns (39.775%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.342     0.860    Inst_edge/D[2]
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.599     5.022    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.121     0.285    Inst_edge/D[2]
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.377%)  route 0.162ns (49.623%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.162     0.326    Inst_edge/D[0]
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.944%)  route 0.227ns (58.056%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.227     0.391    Inst_edge/D[1]
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.871     2.036    Inst_edge/clk_EDGE
    SLICE_X3Y65          FDRE                                         r  Inst_edge/sreg_reg[1]/C





