
*** Running vivado
    with args -log controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source controller.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: link_design -top controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1685.285 ; gain = 0.000 ; free physical = 1426 ; free virtual = 6057
INFO: [Netlist 29-17] Analyzing 4146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1879.812 ; gain = 0.000 ; free physical = 800 ; free virtual = 5543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1883.781 ; gain = 546.105 ; free physical = 795 ; free virtual = 5540
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 1979.531 ; gain = 95.750 ; free physical = 787 ; free virtual = 5526

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ee74b332

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2485.383 ; gain = 505.852 ; free physical = 419 ; free virtual = 5081

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee74b332

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.172 ; gain = 0.000 ; free physical = 185 ; free virtual = 4810
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a962079b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.172 ; gain = 0.000 ; free physical = 184 ; free virtual = 4808
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fb2b7bc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2772.172 ; gain = 0.000 ; free physical = 229 ; free virtual = 4822
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fb2b7bc2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2804.188 ; gain = 32.016 ; free physical = 204 ; free virtual = 4807
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18940d281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2804.188 ; gain = 32.016 ; free physical = 216 ; free virtual = 4809
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18940d281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2804.188 ; gain = 32.016 ; free physical = 216 ; free virtual = 4809
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2804.188 ; gain = 0.000 ; free physical = 216 ; free virtual = 4813
Ending Logic Optimization Task | Checksum: 18940d281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2804.188 ; gain = 32.016 ; free physical = 219 ; free virtual = 4815

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18940d281

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2804.188 ; gain = 0.000 ; free physical = 224 ; free virtual = 4819

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18940d281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.188 ; gain = 0.000 ; free physical = 224 ; free virtual = 4819

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.188 ; gain = 0.000 ; free physical = 224 ; free virtual = 4819
Ending Netlist Obfuscation Task | Checksum: 18940d281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.188 ; gain = 0.000 ; free physical = 224 ; free virtual = 4819
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2804.188 ; gain = 920.406 ; free physical = 224 ; free virtual = 4819
INFO: [runtcl-4] Executing : report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
Command: report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.219 ; gain = 0.000 ; free physical = 218 ; free virtual = 4657
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3d86dc8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2868.219 ; gain = 0.000 ; free physical = 217 ; free virtual = 4656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.219 ; gain = 0.000 ; free physical = 216 ; free virtual = 4656

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c51fec2d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.219 ; gain = 0.000 ; free physical = 268 ; free virtual = 4400

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e7e73c1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.059 ; gain = 73.840 ; free physical = 262 ; free virtual = 4034

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e7e73c1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.059 ; gain = 73.840 ; free physical = 258 ; free virtual = 4030
Phase 1 Placer Initialization | Checksum: 17e7e73c1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.059 ; gain = 73.840 ; free physical = 247 ; free virtual = 4020

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 133735dec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 2999.090 ; gain = 130.871 ; free physical = 375 ; free virtual = 4078

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 133735dec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 2999.090 ; gain = 130.871 ; free physical = 376 ; free virtual = 4079

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 133735dec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 2999.090 ; gain = 130.871 ; free physical = 376 ; free virtual = 4080

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: fe32a5d4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.777 ; gain = 140.559 ; free physical = 356 ; free virtual = 4077

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: fe32a5d4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.777 ; gain = 140.559 ; free physical = 362 ; free virtual = 4083
Phase 2.1.1 Partition Driven Placement | Checksum: fe32a5d4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.777 ; gain = 140.559 ; free physical = 362 ; free virtual = 4083
Phase 2.1 Floorplanning | Checksum: e417d2b4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.777 ; gain = 140.559 ; free physical = 361 ; free virtual = 4082

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e417d2b4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.777 ; gain = 140.559 ; free physical = 359 ; free virtual = 4080

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e417d2b4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.777 ; gain = 140.559 ; free physical = 360 ; free virtual = 4087

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 159a03618

Time (s): cpu = 00:01:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 883 ; free virtual = 4484

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 352 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 126 nets or LUTs. Breaked 0 LUT, combined 126 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3058.465 ; gain = 0.000 ; free physical = 836 ; free virtual = 4478

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            126  |                   126  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            126  |                   126  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: e522a8af

Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 814 ; free virtual = 4475
Phase 2.4 Global Placement Core | Checksum: cab47dc4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 807 ; free virtual = 4469
Phase 2 Global Placement | Checksum: cab47dc4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:38 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 799 ; free virtual = 4462

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 852d0455

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 1119 ; free virtual = 4804

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3a9e1b4

Time (s): cpu = 00:02:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 720 ; free virtual = 4595

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d032c09f

Time (s): cpu = 00:02:11 ; elapsed = 00:00:44 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 705 ; free virtual = 4586

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a620dff0

Time (s): cpu = 00:02:11 ; elapsed = 00:00:44 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 706 ; free virtual = 4589

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 230eff28d

Time (s): cpu = 00:02:25 ; elapsed = 00:00:57 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 394 ; free virtual = 4268

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 254af6231

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 424 ; free virtual = 4272

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22ee942c8

Time (s): cpu = 00:02:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 425 ; free virtual = 4274
Phase 3 Detail Placement | Checksum: 22ee942c8

Time (s): cpu = 00:02:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3058.465 ; gain = 190.246 ; free physical = 405 ; free virtual = 4258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6aa8d5f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.569 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e575554b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3086.262 ; gain = 0.000 ; free physical = 684 ; free virtual = 4294
INFO: [Place 46-33] Processed net genblk1[20].u_lstm_unit/u_mac/rstn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e575554b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3086.262 ; gain = 0.000 ; free physical = 754 ; free virtual = 4326
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b6aa8d5f

Time (s): cpu = 00:03:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 757 ; free virtual = 4326

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.569. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 169f3eaf2

Time (s): cpu = 00:03:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 759 ; free virtual = 4330

Time (s): cpu = 00:03:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 759 ; free virtual = 4330
Phase 4.1 Post Commit Optimization | Checksum: 169f3eaf2

Time (s): cpu = 00:03:09 ; elapsed = 00:01:12 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 748 ; free virtual = 4321

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 169f3eaf2

Time (s): cpu = 00:03:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 780 ; free virtual = 4355

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 169f3eaf2

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 784 ; free virtual = 4359
Phase 4.3 Placer Reporting | Checksum: 169f3eaf2

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 779 ; free virtual = 4356

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.262 ; gain = 0.000 ; free physical = 779 ; free virtual = 4356

Time (s): cpu = 00:03:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 779 ; free virtual = 4356
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1886f445f

Time (s): cpu = 00:03:10 ; elapsed = 00:01:14 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 783 ; free virtual = 4360
Ending Placer Task | Checksum: 13e8849ff

Time (s): cpu = 00:03:10 ; elapsed = 00:01:14 . Memory (MB): peak = 3086.262 ; gain = 218.043 ; free physical = 788 ; free virtual = 4365
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:14 ; elapsed = 00:01:15 . Memory (MB): peak = 3086.262 ; gain = 234.051 ; free physical = 781 ; free virtual = 4367
INFO: [runtcl-4] Executing : report_io -file controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3086.262 ; gain = 0.000 ; free physical = 779 ; free virtual = 4373
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_placed.rpt -pb controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3086.262 ; gain = 0.000 ; free physical = 781 ; free virtual = 4381
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3102.270 ; gain = 8.004 ; free physical = 730 ; free virtual = 4405
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3110.273 ; gain = 24.012 ; free physical = 775 ; free virtual = 4394
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3110.273 ; gain = 0.000 ; free physical = 677 ; free virtual = 4389
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3110.273 ; gain = 0.000 ; free physical = 677 ; free virtual = 4389
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3113.176 ; gain = 2.902 ; free physical = 605 ; free virtual = 4378
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f9413a3b ConstDB: 0 ShapeSum: 45470fc4 RouteDB: 0
Post Restoration Checksum: NetGraph: 5d3957ad | NumContArr: 35352263 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: ab78cfbd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3213.703 ; gain = 36.957 ; free physical = 643 ; free virtual = 4275

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ab78cfbd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3214.703 ; gain = 37.957 ; free physical = 630 ; free virtual = 4265

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ab78cfbd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3214.703 ; gain = 37.957 ; free physical = 638 ; free virtual = 4272
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15ed722c4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3248.586 ; gain = 71.840 ; free physical = 229 ; free virtual = 4206
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.748  | TNS=0.000  | WHS=-0.156 | THS=-215.261|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0711401 %
  Global Horizontal Routing Utilization  = 0.0793611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 49531
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48995
  Number of Partially Routed Nets     = 536
  Number of Node Overlaps             = 606

Phase 2 Router Initialization | Checksum: 1d1b46399

Time (s): cpu = 00:01:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3249.586 ; gain = 72.840 ; free physical = 402 ; free virtual = 4201

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d1b46399

Time (s): cpu = 00:01:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3249.586 ; gain = 72.840 ; free physical = 400 ; free virtual = 4199
Phase 3 Initial Routing | Checksum: 1bdb60610

Time (s): cpu = 00:01:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 204 ; free virtual = 4164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6941
 Number of Nodes with overlaps = 1042
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.942  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d650111e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:00 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 463 ; free virtual = 4162

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.942  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aa789759

Time (s): cpu = 00:02:31 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 471 ; free virtual = 4154
Phase 4 Rip-up And Reroute | Checksum: 1aa789759

Time (s): cpu = 00:02:31 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 479 ; free virtual = 4162

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1aa789759

Time (s): cpu = 00:02:31 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 477 ; free virtual = 4160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aa789759

Time (s): cpu = 00:02:31 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 471 ; free virtual = 4155
Phase 5 Delay and Skew Optimization | Checksum: 1aa789759

Time (s): cpu = 00:02:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 467 ; free virtual = 4150

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16cc51a78

Time (s): cpu = 00:02:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 476 ; free virtual = 4153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.956  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e85b939b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 479 ; free virtual = 4156
Phase 6 Post Hold Fix | Checksum: 1e85b939b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 474 ; free virtual = 4151

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.7082 %
  Global Horizontal Routing Utilization  = 13.5616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e85b939b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 471 ; free virtual = 4148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e85b939b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 475 ; free virtual = 4152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 113c90beb

Time (s): cpu = 00:02:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 426 ; free virtual = 4146

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.956  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 113c90beb

Time (s): cpu = 00:02:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 431 ; free virtual = 4145
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 102b156cc

Time (s): cpu = 00:02:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 432 ; free virtual = 4146

Time (s): cpu = 00:02:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3285.281 ; gain = 108.535 ; free physical = 432 ; free virtual = 4146

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3285.281 ; gain = 172.105 ; free physical = 454 ; free virtual = 4152
INFO: [runtcl-4] Executing : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
Command: report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
Command: report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3382.164 ; gain = 0.000 ; free physical = 267 ; free virtual = 4149
INFO: [runtcl-4] Executing : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
Command: report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3433.941 ; gain = 51.777 ; free physical = 192 ; free virtual = 4014
INFO: [runtcl-4] Executing : report_route_status -file controller_route_status.rpt -pb controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_bus_skew_routed.rpt -pb controller_bus_skew_routed.pb -rpx controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3433.941 ; gain = 0.000 ; free physical = 162 ; free virtual = 3746
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3433.941 ; gain = 0.000 ; free physical = 147 ; free virtual = 3782
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 00:01:14 2024...
