# VerilogHDL-Lenet5

Simple Lenet model Accelerator design using Verilog HDL
)Insert one image file(.mem)
)Edit lenet_tb.v file if you want to test anather test Number(HW_test_num0_1.mem(this is 0),HW_test_num1_1.mem(this is 1),HW_test_num2_1.mem(this is 2) ... HW_test_num9_1.mem(this is 9))
