# do div.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:42 on May 23,2024
# vlog -work work div.vo 
# -- Compiling module div
# -- Compiling module hard_block
# 
# Top level modules:
# 	div
# End time: 01:02:42 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:42 on May 23,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module div_vlg_vec_tst
# 
# Top level modules:
# 	div_vlg_vec_tst
# End time: 01:02:42 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.div_vlg_vec_tst 
# Start time: 01:02:43 on May 23,2024
# Loading work.div_vlg_vec_tst
# Loading work.div
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from div_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from div_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /div_vlg_vec_tst File: Waveform.vwf.vt
# after#24
# ** Note: $finish    : Waveform.vwf.vt(56)
#    Time: 1 us  Iteration: 0  Instance: /div_vlg_vec_tst
# End time: 01:02:44 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
