
Data_Acquisition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f1c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800702c  0800702c  0000802c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070f4  080070f4  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080070f4  080070f4  00009064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080070f4  080070f4  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070f4  080070f4  000080f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070f8  080070f8  000080f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080070fc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000202c  20000064  08007160  00009064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002090  08007160  00009090  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018975  00000000  00000000  0000908d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004143  00000000  00000000  00021a02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  00025b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001031  00000000  00000000  00027070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b7db  00000000  00000000  000280a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000197dd  00000000  00000000  0004387c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009acf1  00000000  00000000  0005d059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7d4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005930  00000000  00000000  000f7d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000fd6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	08007014 	.word	0x08007014

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	08007014 	.word	0x08007014

08000150 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000156:	1d3b      	adds	r3, r7, #4
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000160:	4b18      	ldr	r3, [pc, #96]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000162:	4a19      	ldr	r2, [pc, #100]	@ (80001c8 <MX_ADC1_Init+0x78>)
 8000164:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000166:	4b17      	ldr	r3, [pc, #92]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000168:	2200      	movs	r2, #0
 800016a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800016c:	4b15      	ldr	r3, [pc, #84]	@ (80001c4 <MX_ADC1_Init+0x74>)
 800016e:	2201      	movs	r2, #1
 8000170:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000172:	4b14      	ldr	r3, [pc, #80]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000174:	2200      	movs	r2, #0
 8000176:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000178:	4b12      	ldr	r3, [pc, #72]	@ (80001c4 <MX_ADC1_Init+0x74>)
 800017a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000180:	4b10      	ldr	r3, [pc, #64]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000182:	2200      	movs	r2, #0
 8000184:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000186:	4b0f      	ldr	r3, [pc, #60]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000188:	2201      	movs	r2, #1
 800018a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800018c:	480d      	ldr	r0, [pc, #52]	@ (80001c4 <MX_ADC1_Init+0x74>)
 800018e:	f001 fd93 	bl	8001cb8 <HAL_ADC_Init>
 8000192:	4603      	mov	r3, r0
 8000194:	2b00      	cmp	r3, #0
 8000196:	d001      	beq.n	800019c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000198:	f001 faf4 	bl	8001784 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800019c:	2301      	movs	r3, #1
 800019e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80001a0:	2301      	movs	r3, #1
 80001a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80001a4:	2302      	movs	r3, #2
 80001a6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	4619      	mov	r1, r3
 80001ac:	4805      	ldr	r0, [pc, #20]	@ (80001c4 <MX_ADC1_Init+0x74>)
 80001ae:	f002 f847 	bl	8002240 <HAL_ADC_ConfigChannel>
 80001b2:	4603      	mov	r3, r0
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d001      	beq.n	80001bc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b8:	f001 fae4 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001bc:	bf00      	nop
 80001be:	3710      	adds	r7, #16
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bd80      	pop	{r7, pc}
 80001c4:	20000080 	.word	0x20000080
 80001c8:	40012400 	.word	0x40012400

080001cc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80001dc:	4b18      	ldr	r3, [pc, #96]	@ (8000240 <MX_ADC2_Init+0x74>)
 80001de:	4a19      	ldr	r2, [pc, #100]	@ (8000244 <MX_ADC2_Init+0x78>)
 80001e0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001e2:	4b17      	ldr	r3, [pc, #92]	@ (8000240 <MX_ADC2_Init+0x74>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80001e8:	4b15      	ldr	r3, [pc, #84]	@ (8000240 <MX_ADC2_Init+0x74>)
 80001ea:	2201      	movs	r2, #1
 80001ec:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80001ee:	4b14      	ldr	r3, [pc, #80]	@ (8000240 <MX_ADC2_Init+0x74>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001f4:	4b12      	ldr	r3, [pc, #72]	@ (8000240 <MX_ADC2_Init+0x74>)
 80001f6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80001fa:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80001fc:	4b10      	ldr	r3, [pc, #64]	@ (8000240 <MX_ADC2_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000202:	4b0f      	ldr	r3, [pc, #60]	@ (8000240 <MX_ADC2_Init+0x74>)
 8000204:	2201      	movs	r2, #1
 8000206:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000208:	480d      	ldr	r0, [pc, #52]	@ (8000240 <MX_ADC2_Init+0x74>)
 800020a:	f001 fd55 	bl	8001cb8 <HAL_ADC_Init>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	d001      	beq.n	8000218 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000214:	f001 fab6 	bl	8001784 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000218:	2300      	movs	r3, #0
 800021a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800021c:	2301      	movs	r3, #1
 800021e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000220:	2302      	movs	r3, #2
 8000222:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000224:	1d3b      	adds	r3, r7, #4
 8000226:	4619      	mov	r1, r3
 8000228:	4805      	ldr	r0, [pc, #20]	@ (8000240 <MX_ADC2_Init+0x74>)
 800022a:	f002 f809 	bl	8002240 <HAL_ADC_ConfigChannel>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d001      	beq.n	8000238 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000234:	f001 faa6 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000238:	bf00      	nop
 800023a:	3710      	adds	r7, #16
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	200000b0 	.word	0x200000b0
 8000244:	40012800 	.word	0x40012800

08000248 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b08a      	sub	sp, #40	@ 0x28
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000250:	f107 0318 	add.w	r3, r7, #24
 8000254:	2200      	movs	r2, #0
 8000256:	601a      	str	r2, [r3, #0]
 8000258:	605a      	str	r2, [r3, #4]
 800025a:	609a      	str	r2, [r3, #8]
 800025c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a28      	ldr	r2, [pc, #160]	@ (8000304 <HAL_ADC_MspInit+0xbc>)
 8000264:	4293      	cmp	r3, r2
 8000266:	d122      	bne.n	80002ae <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000268:	4b27      	ldr	r3, [pc, #156]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a26      	ldr	r2, [pc, #152]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 800026e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b24      	ldr	r3, [pc, #144]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800027c:	617b      	str	r3, [r7, #20]
 800027e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000280:	4b21      	ldr	r3, [pc, #132]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	4a20      	ldr	r2, [pc, #128]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 8000286:	f043 0304 	orr.w	r3, r3, #4
 800028a:	6193      	str	r3, [r2, #24]
 800028c:	4b1e      	ldr	r3, [pc, #120]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	f003 0304 	and.w	r3, r3, #4
 8000294:	613b      	str	r3, [r7, #16]
 8000296:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000298:	230e      	movs	r3, #14
 800029a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800029c:	2303      	movs	r3, #3
 800029e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a0:	f107 0318 	add.w	r3, r7, #24
 80002a4:	4619      	mov	r1, r3
 80002a6:	4819      	ldr	r0, [pc, #100]	@ (800030c <HAL_ADC_MspInit+0xc4>)
 80002a8:	f002 fc6e 	bl	8002b88 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80002ac:	e026      	b.n	80002fc <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4a17      	ldr	r2, [pc, #92]	@ (8000310 <HAL_ADC_MspInit+0xc8>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d121      	bne.n	80002fc <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80002b8:	4b13      	ldr	r3, [pc, #76]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	4a12      	ldr	r2, [pc, #72]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 80002be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002c2:	6193      	str	r3, [r2, #24]
 80002c4:	4b10      	ldr	r3, [pc, #64]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80002cc:	60fb      	str	r3, [r7, #12]
 80002ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 80002d6:	f043 0304 	orr.w	r3, r3, #4
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000308 <HAL_ADC_MspInit+0xc0>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0304 	and.w	r3, r3, #4
 80002e4:	60bb      	str	r3, [r7, #8]
 80002e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80002e8:	2371      	movs	r3, #113	@ 0x71
 80002ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002ec:	2303      	movs	r3, #3
 80002ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002f0:	f107 0318 	add.w	r3, r7, #24
 80002f4:	4619      	mov	r1, r3
 80002f6:	4805      	ldr	r0, [pc, #20]	@ (800030c <HAL_ADC_MspInit+0xc4>)
 80002f8:	f002 fc46 	bl	8002b88 <HAL_GPIO_Init>
}
 80002fc:	bf00      	nop
 80002fe:	3728      	adds	r7, #40	@ 0x28
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	40012400 	.word	0x40012400
 8000308:	40021000 	.word	0x40021000
 800030c:	40010800 	.word	0x40010800
 8000310:	40012800 	.word	0x40012800

08000314 <setADCChannel1>:
unsigned char readings_qtt=25;


unsigned short sensorData[sensor_qtt][sensor_buffer_size];

HAL_StatusTypeDef setADCChannel1(unsigned char channel){
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	71fb      	strb	r3, [r7, #7]
	switch(channel) {
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	2b11      	cmp	r3, #17
 8000322:	d86f      	bhi.n	8000404 <setADCChannel1+0xf0>
 8000324:	a201      	add	r2, pc, #4	@ (adr r2, 800032c <setADCChannel1+0x18>)
 8000326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800032a:	bf00      	nop
 800032c:	08000375 	.word	0x08000375
 8000330:	0800037d 	.word	0x0800037d
 8000334:	08000385 	.word	0x08000385
 8000338:	0800038d 	.word	0x0800038d
 800033c:	08000395 	.word	0x08000395
 8000340:	0800039d 	.word	0x0800039d
 8000344:	080003a5 	.word	0x080003a5
 8000348:	080003ad 	.word	0x080003ad
 800034c:	080003b5 	.word	0x080003b5
 8000350:	080003bd 	.word	0x080003bd
 8000354:	080003c5 	.word	0x080003c5
 8000358:	080003cd 	.word	0x080003cd
 800035c:	080003d5 	.word	0x080003d5
 8000360:	080003dd 	.word	0x080003dd
 8000364:	080003e5 	.word	0x080003e5
 8000368:	080003ed 	.word	0x080003ed
 800036c:	080003f5 	.word	0x080003f5
 8000370:	080003fd 	.word	0x080003fd
	       	case 0:
	            sConfig1.Channel = ADC_CHANNEL_0;
 8000374:	4b2c      	ldr	r3, [pc, #176]	@ (8000428 <setADCChannel1+0x114>)
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
	            break;
 800037a:	e045      	b.n	8000408 <setADCChannel1+0xf4>
	        case 1:
	            sConfig1.Channel = ADC_CHANNEL_1;
 800037c:	4b2a      	ldr	r3, [pc, #168]	@ (8000428 <setADCChannel1+0x114>)
 800037e:	2201      	movs	r2, #1
 8000380:	601a      	str	r2, [r3, #0]
	            break;
 8000382:	e041      	b.n	8000408 <setADCChannel1+0xf4>
	        case 2:
	            sConfig1.Channel = ADC_CHANNEL_2;
 8000384:	4b28      	ldr	r3, [pc, #160]	@ (8000428 <setADCChannel1+0x114>)
 8000386:	2202      	movs	r2, #2
 8000388:	601a      	str	r2, [r3, #0]
	            break;
 800038a:	e03d      	b.n	8000408 <setADCChannel1+0xf4>
	        case 3:
	            sConfig1.Channel = ADC_CHANNEL_3;
 800038c:	4b26      	ldr	r3, [pc, #152]	@ (8000428 <setADCChannel1+0x114>)
 800038e:	2203      	movs	r2, #3
 8000390:	601a      	str	r2, [r3, #0]
	            break;
 8000392:	e039      	b.n	8000408 <setADCChannel1+0xf4>
	        case 4:
	            sConfig1.Channel = ADC_CHANNEL_4;
 8000394:	4b24      	ldr	r3, [pc, #144]	@ (8000428 <setADCChannel1+0x114>)
 8000396:	2204      	movs	r2, #4
 8000398:	601a      	str	r2, [r3, #0]
	            break;
 800039a:	e035      	b.n	8000408 <setADCChannel1+0xf4>
	        case 5:
	            sConfig1.Channel = ADC_CHANNEL_5;
 800039c:	4b22      	ldr	r3, [pc, #136]	@ (8000428 <setADCChannel1+0x114>)
 800039e:	2205      	movs	r2, #5
 80003a0:	601a      	str	r2, [r3, #0]
	            break;
 80003a2:	e031      	b.n	8000408 <setADCChannel1+0xf4>
	        case 6:
	            sConfig1.Channel = ADC_CHANNEL_6;
 80003a4:	4b20      	ldr	r3, [pc, #128]	@ (8000428 <setADCChannel1+0x114>)
 80003a6:	2206      	movs	r2, #6
 80003a8:	601a      	str	r2, [r3, #0]
	            break;
 80003aa:	e02d      	b.n	8000408 <setADCChannel1+0xf4>
	        case 7:
	            sConfig1.Channel = ADC_CHANNEL_7;
 80003ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000428 <setADCChannel1+0x114>)
 80003ae:	2207      	movs	r2, #7
 80003b0:	601a      	str	r2, [r3, #0]
	            break;
 80003b2:	e029      	b.n	8000408 <setADCChannel1+0xf4>
	        case 8:
	            sConfig1.Channel = ADC_CHANNEL_8;
 80003b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000428 <setADCChannel1+0x114>)
 80003b6:	2208      	movs	r2, #8
 80003b8:	601a      	str	r2, [r3, #0]
	            break;
 80003ba:	e025      	b.n	8000408 <setADCChannel1+0xf4>
	        case 9:
	            sConfig1.Channel = ADC_CHANNEL_9;
 80003bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000428 <setADCChannel1+0x114>)
 80003be:	2209      	movs	r2, #9
 80003c0:	601a      	str	r2, [r3, #0]
	            break;
 80003c2:	e021      	b.n	8000408 <setADCChannel1+0xf4>
	        case 10:
	            sConfig1.Channel = ADC_CHANNEL_10;
 80003c4:	4b18      	ldr	r3, [pc, #96]	@ (8000428 <setADCChannel1+0x114>)
 80003c6:	220a      	movs	r2, #10
 80003c8:	601a      	str	r2, [r3, #0]
	            break;
 80003ca:	e01d      	b.n	8000408 <setADCChannel1+0xf4>
	        case 11:
	            sConfig1.Channel = ADC_CHANNEL_11;
 80003cc:	4b16      	ldr	r3, [pc, #88]	@ (8000428 <setADCChannel1+0x114>)
 80003ce:	220b      	movs	r2, #11
 80003d0:	601a      	str	r2, [r3, #0]
	            break;
 80003d2:	e019      	b.n	8000408 <setADCChannel1+0xf4>
	        case 12:
	            sConfig1.Channel = ADC_CHANNEL_12;
 80003d4:	4b14      	ldr	r3, [pc, #80]	@ (8000428 <setADCChannel1+0x114>)
 80003d6:	220c      	movs	r2, #12
 80003d8:	601a      	str	r2, [r3, #0]
	            break;
 80003da:	e015      	b.n	8000408 <setADCChannel1+0xf4>
	        case 13:
	            sConfig1.Channel = ADC_CHANNEL_13;
 80003dc:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <setADCChannel1+0x114>)
 80003de:	220d      	movs	r2, #13
 80003e0:	601a      	str	r2, [r3, #0]
	            break;
 80003e2:	e011      	b.n	8000408 <setADCChannel1+0xf4>
	        case 14:
	            sConfig1.Channel = ADC_CHANNEL_14;
 80003e4:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <setADCChannel1+0x114>)
 80003e6:	220e      	movs	r2, #14
 80003e8:	601a      	str	r2, [r3, #0]
	            break;
 80003ea:	e00d      	b.n	8000408 <setADCChannel1+0xf4>
	        case 15:
	            sConfig1.Channel = ADC_CHANNEL_15;
 80003ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000428 <setADCChannel1+0x114>)
 80003ee:	220f      	movs	r2, #15
 80003f0:	601a      	str	r2, [r3, #0]
	            break;
 80003f2:	e009      	b.n	8000408 <setADCChannel1+0xf4>
	        case 16:
	            sConfig1.Channel = ADC_CHANNEL_16;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <setADCChannel1+0x114>)
 80003f6:	2210      	movs	r2, #16
 80003f8:	601a      	str	r2, [r3, #0]
	            break;
 80003fa:	e005      	b.n	8000408 <setADCChannel1+0xf4>
	        case 17:
	            sConfig1.Channel = ADC_CHANNEL_17;
 80003fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000428 <setADCChannel1+0x114>)
 80003fe:	2211      	movs	r2, #17
 8000400:	601a      	str	r2, [r3, #0]
	            break;
 8000402:	e001      	b.n	8000408 <setADCChannel1+0xf4>
	        default:
	            return HAL_ERROR; // Canal inválido
 8000404:	2301      	movs	r3, #1
 8000406:	e00a      	b.n	800041e <setADCChannel1+0x10a>
	    }

	    sConfig1.Rank = ADC_REGULAR_RANK_1;
 8000408:	4b07      	ldr	r3, [pc, #28]	@ (8000428 <setADCChannel1+0x114>)
 800040a:	2201      	movs	r2, #1
 800040c:	605a      	str	r2, [r3, #4]
	    sConfig1.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800040e:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <setADCChannel1+0x114>)
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]

	    return HAL_ADC_ConfigChannel(&hadc1, &sConfig1);
 8000414:	4904      	ldr	r1, [pc, #16]	@ (8000428 <setADCChannel1+0x114>)
 8000416:	4805      	ldr	r0, [pc, #20]	@ (800042c <setADCChannel1+0x118>)
 8000418:	f001 ff12 	bl	8002240 <HAL_ADC_ConfigChannel>
 800041c:	4603      	mov	r3, r0

}
 800041e:	4618      	mov	r0, r3
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	200000e0 	.word	0x200000e0
 800042c:	20000080 	.word	0x20000080

08000430 <setADCChannel2>:

HAL_StatusTypeDef setADCChannel2(unsigned char channel){
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	4603      	mov	r3, r0
 8000438:	71fb      	strb	r3, [r7, #7]
	switch(channel) {
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	2b11      	cmp	r3, #17
 800043e:	d86f      	bhi.n	8000520 <setADCChannel2+0xf0>
 8000440:	a201      	add	r2, pc, #4	@ (adr r2, 8000448 <setADCChannel2+0x18>)
 8000442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000446:	bf00      	nop
 8000448:	08000491 	.word	0x08000491
 800044c:	08000499 	.word	0x08000499
 8000450:	080004a1 	.word	0x080004a1
 8000454:	080004a9 	.word	0x080004a9
 8000458:	080004b1 	.word	0x080004b1
 800045c:	080004b9 	.word	0x080004b9
 8000460:	080004c1 	.word	0x080004c1
 8000464:	080004c9 	.word	0x080004c9
 8000468:	080004d1 	.word	0x080004d1
 800046c:	080004d9 	.word	0x080004d9
 8000470:	080004e1 	.word	0x080004e1
 8000474:	080004e9 	.word	0x080004e9
 8000478:	080004f1 	.word	0x080004f1
 800047c:	080004f9 	.word	0x080004f9
 8000480:	08000501 	.word	0x08000501
 8000484:	08000509 	.word	0x08000509
 8000488:	08000511 	.word	0x08000511
 800048c:	08000519 	.word	0x08000519
	        case 0:
	            sConfig2.Channel = ADC_CHANNEL_0;
 8000490:	4b2c      	ldr	r3, [pc, #176]	@ (8000544 <setADCChannel2+0x114>)
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
	            break;
 8000496:	e045      	b.n	8000524 <setADCChannel2+0xf4>
	        case 1:
	            sConfig2.Channel = ADC_CHANNEL_1;
 8000498:	4b2a      	ldr	r3, [pc, #168]	@ (8000544 <setADCChannel2+0x114>)
 800049a:	2201      	movs	r2, #1
 800049c:	601a      	str	r2, [r3, #0]
	            break;
 800049e:	e041      	b.n	8000524 <setADCChannel2+0xf4>
	        case 2:
	            sConfig2.Channel = ADC_CHANNEL_2;
 80004a0:	4b28      	ldr	r3, [pc, #160]	@ (8000544 <setADCChannel2+0x114>)
 80004a2:	2202      	movs	r2, #2
 80004a4:	601a      	str	r2, [r3, #0]
	            break;
 80004a6:	e03d      	b.n	8000524 <setADCChannel2+0xf4>
	        case 3:
	            sConfig2.Channel = ADC_CHANNEL_3;
 80004a8:	4b26      	ldr	r3, [pc, #152]	@ (8000544 <setADCChannel2+0x114>)
 80004aa:	2203      	movs	r2, #3
 80004ac:	601a      	str	r2, [r3, #0]
	            break;
 80004ae:	e039      	b.n	8000524 <setADCChannel2+0xf4>
	        case 4:
	            sConfig2.Channel = ADC_CHANNEL_4;
 80004b0:	4b24      	ldr	r3, [pc, #144]	@ (8000544 <setADCChannel2+0x114>)
 80004b2:	2204      	movs	r2, #4
 80004b4:	601a      	str	r2, [r3, #0]
	            break;
 80004b6:	e035      	b.n	8000524 <setADCChannel2+0xf4>
	        case 5:
	            sConfig2.Channel = ADC_CHANNEL_5;
 80004b8:	4b22      	ldr	r3, [pc, #136]	@ (8000544 <setADCChannel2+0x114>)
 80004ba:	2205      	movs	r2, #5
 80004bc:	601a      	str	r2, [r3, #0]
	            break;
 80004be:	e031      	b.n	8000524 <setADCChannel2+0xf4>
	        case 6:
	            sConfig2.Channel = ADC_CHANNEL_6;
 80004c0:	4b20      	ldr	r3, [pc, #128]	@ (8000544 <setADCChannel2+0x114>)
 80004c2:	2206      	movs	r2, #6
 80004c4:	601a      	str	r2, [r3, #0]
	            break;
 80004c6:	e02d      	b.n	8000524 <setADCChannel2+0xf4>
	        case 7:
	            sConfig2.Channel = ADC_CHANNEL_7;
 80004c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000544 <setADCChannel2+0x114>)
 80004ca:	2207      	movs	r2, #7
 80004cc:	601a      	str	r2, [r3, #0]
	            break;
 80004ce:	e029      	b.n	8000524 <setADCChannel2+0xf4>
	        case 8:
	            sConfig2.Channel = ADC_CHANNEL_8;
 80004d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000544 <setADCChannel2+0x114>)
 80004d2:	2208      	movs	r2, #8
 80004d4:	601a      	str	r2, [r3, #0]
	            break;
 80004d6:	e025      	b.n	8000524 <setADCChannel2+0xf4>
	        case 9:
	            sConfig2.Channel = ADC_CHANNEL_9;
 80004d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000544 <setADCChannel2+0x114>)
 80004da:	2209      	movs	r2, #9
 80004dc:	601a      	str	r2, [r3, #0]
	            break;
 80004de:	e021      	b.n	8000524 <setADCChannel2+0xf4>
	        case 10:
	            sConfig2.Channel = ADC_CHANNEL_10;
 80004e0:	4b18      	ldr	r3, [pc, #96]	@ (8000544 <setADCChannel2+0x114>)
 80004e2:	220a      	movs	r2, #10
 80004e4:	601a      	str	r2, [r3, #0]
	            break;
 80004e6:	e01d      	b.n	8000524 <setADCChannel2+0xf4>
	        case 11:
	            sConfig2.Channel = ADC_CHANNEL_11;
 80004e8:	4b16      	ldr	r3, [pc, #88]	@ (8000544 <setADCChannel2+0x114>)
 80004ea:	220b      	movs	r2, #11
 80004ec:	601a      	str	r2, [r3, #0]
	            break;
 80004ee:	e019      	b.n	8000524 <setADCChannel2+0xf4>
	        case 12:
	            sConfig2.Channel = ADC_CHANNEL_12;
 80004f0:	4b14      	ldr	r3, [pc, #80]	@ (8000544 <setADCChannel2+0x114>)
 80004f2:	220c      	movs	r2, #12
 80004f4:	601a      	str	r2, [r3, #0]
	            break;
 80004f6:	e015      	b.n	8000524 <setADCChannel2+0xf4>
	        case 13:
	            sConfig2.Channel = ADC_CHANNEL_13;
 80004f8:	4b12      	ldr	r3, [pc, #72]	@ (8000544 <setADCChannel2+0x114>)
 80004fa:	220d      	movs	r2, #13
 80004fc:	601a      	str	r2, [r3, #0]
	            break;
 80004fe:	e011      	b.n	8000524 <setADCChannel2+0xf4>
	        case 14:
	            sConfig2.Channel = ADC_CHANNEL_14;
 8000500:	4b10      	ldr	r3, [pc, #64]	@ (8000544 <setADCChannel2+0x114>)
 8000502:	220e      	movs	r2, #14
 8000504:	601a      	str	r2, [r3, #0]
	            break;
 8000506:	e00d      	b.n	8000524 <setADCChannel2+0xf4>
	        case 15:
	            sConfig2.Channel = ADC_CHANNEL_15;
 8000508:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <setADCChannel2+0x114>)
 800050a:	220f      	movs	r2, #15
 800050c:	601a      	str	r2, [r3, #0]
	            break;
 800050e:	e009      	b.n	8000524 <setADCChannel2+0xf4>
	        case 16:
	            sConfig2.Channel = ADC_CHANNEL_16;
 8000510:	4b0c      	ldr	r3, [pc, #48]	@ (8000544 <setADCChannel2+0x114>)
 8000512:	2210      	movs	r2, #16
 8000514:	601a      	str	r2, [r3, #0]
	            break;
 8000516:	e005      	b.n	8000524 <setADCChannel2+0xf4>
	        case 17:
	            sConfig2.Channel = ADC_CHANNEL_17;
 8000518:	4b0a      	ldr	r3, [pc, #40]	@ (8000544 <setADCChannel2+0x114>)
 800051a:	2211      	movs	r2, #17
 800051c:	601a      	str	r2, [r3, #0]
	            break;
 800051e:	e001      	b.n	8000524 <setADCChannel2+0xf4>
	        default:
	            return HAL_ERROR; // canal inválido
 8000520:	2301      	movs	r3, #1
 8000522:	e00a      	b.n	800053a <setADCChannel2+0x10a>
	    }

	    sConfig2.Rank = ADC_REGULAR_RANK_1;
 8000524:	4b07      	ldr	r3, [pc, #28]	@ (8000544 <setADCChannel2+0x114>)
 8000526:	2201      	movs	r2, #1
 8000528:	605a      	str	r2, [r3, #4]
	    sConfig2.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800052a:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <setADCChannel2+0x114>)
 800052c:	2205      	movs	r2, #5
 800052e:	609a      	str	r2, [r3, #8]
	    return HAL_ADC_ConfigChannel(&hadc2, &sConfig2);
 8000530:	4904      	ldr	r1, [pc, #16]	@ (8000544 <setADCChannel2+0x114>)
 8000532:	4805      	ldr	r0, [pc, #20]	@ (8000548 <setADCChannel2+0x118>)
 8000534:	f001 fe84 	bl	8002240 <HAL_ADC_ConfigChannel>
 8000538:	4603      	mov	r3, r0

}
 800053a:	4618      	mov	r0, r3
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	200000ec 	.word	0x200000ec
 8000548:	200000b0 	.word	0x200000b0

0800054c <readADCValue1>:

uint16_t readADCValue1(unsigned char channelNumber) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	71fb      	strb	r3, [r7, #7]

    if (setADCChannel1(channelNumber) != HAL_OK) {
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	4618      	mov	r0, r3
 800055a:	f7ff fedb 	bl	8000314 <setADCChannel1>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d002      	beq.n	800056a <readADCValue1+0x1e>
        return 0xFFFF;  // erro
 8000564:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000568:	e031      	b.n	80005ce <readADCValue1+0x82>
    }
    delay_us(1);
 800056a:	2001      	movs	r0, #1
 800056c:	f000 f91a 	bl	80007a4 <delay_us>
    uint32_t sum=0;
 8000570:	2300      	movs	r3, #0
 8000572:	60fb      	str	r3, [r7, #12]
    HAL_ADC_Start(&hadc1);
 8000574:	4818      	ldr	r0, [pc, #96]	@ (80005d8 <readADCValue1+0x8c>)
 8000576:	f001 fc77 	bl	8001e68 <HAL_ADC_Start>
    for (uint8_t i = 0; i < readings_qtt; i++) {
 800057a:	2300      	movs	r3, #0
 800057c:	72fb      	strb	r3, [r7, #11]
 800057e:	e017      	b.n	80005b0 <readADCValue1+0x64>
    	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK) {
 8000580:	f04f 31ff 	mov.w	r1, #4294967295
 8000584:	4814      	ldr	r0, [pc, #80]	@ (80005d8 <readADCValue1+0x8c>)
 8000586:	f001 fd49 	bl	800201c <HAL_ADC_PollForConversion>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d005      	beq.n	800059c <readADCValue1+0x50>
    		HAL_ADC_Stop(&hadc1);
 8000590:	4811      	ldr	r0, [pc, #68]	@ (80005d8 <readADCValue1+0x8c>)
 8000592:	f001 fd17 	bl	8001fc4 <HAL_ADC_Stop>
    		return 0xFFFF;  // erro
 8000596:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800059a:	e018      	b.n	80005ce <readADCValue1+0x82>
    	}
    	sum += HAL_ADC_GetValue(&hadc1);
 800059c:	480e      	ldr	r0, [pc, #56]	@ (80005d8 <readADCValue1+0x8c>)
 800059e:	f001 fe43 	bl	8002228 <HAL_ADC_GetValue>
 80005a2:	4602      	mov	r2, r0
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	4413      	add	r3, r2
 80005a8:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < readings_qtt; i++) {
 80005aa:	7afb      	ldrb	r3, [r7, #11]
 80005ac:	3301      	adds	r3, #1
 80005ae:	72fb      	strb	r3, [r7, #11]
 80005b0:	4b0a      	ldr	r3, [pc, #40]	@ (80005dc <readADCValue1+0x90>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	7afa      	ldrb	r2, [r7, #11]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d3e2      	bcc.n	8000580 <readADCValue1+0x34>
    }
    HAL_ADC_Stop(&hadc1);
 80005ba:	4807      	ldr	r0, [pc, #28]	@ (80005d8 <readADCValue1+0x8c>)
 80005bc:	f001 fd02 	bl	8001fc4 <HAL_ADC_Stop>
    return (uint16_t)(sum / readings_qtt);
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <readADCValue1+0x90>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	461a      	mov	r2, r3
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80005cc:	b29b      	uxth	r3, r3
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000080 	.word	0x20000080
 80005dc:	20000000 	.word	0x20000000

080005e0 <readADCValue2>:

uint16_t readADCValue2(unsigned char channelNumber) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
    if (setADCChannel2(channelNumber) != HAL_OK) {
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f7ff ff1f 	bl	8000430 <setADCChannel2>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <readADCValue2+0x1e>
        return 0xFFFF;  // erro
 80005f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005fc:	e031      	b.n	8000662 <readADCValue2+0x82>
    }
    delay_us(1);
 80005fe:	2001      	movs	r0, #1
 8000600:	f000 f8d0 	bl	80007a4 <delay_us>
    uint32_t sum=0;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
    HAL_ADC_Start(&hadc2);
 8000608:	4818      	ldr	r0, [pc, #96]	@ (800066c <readADCValue2+0x8c>)
 800060a:	f001 fc2d 	bl	8001e68 <HAL_ADC_Start>
    for (uint8_t i = 0; i < readings_qtt; i++) {
 800060e:	2300      	movs	r3, #0
 8000610:	72fb      	strb	r3, [r7, #11]
 8000612:	e017      	b.n	8000644 <readADCValue2+0x64>
        if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) != HAL_OK) {
 8000614:	f04f 31ff 	mov.w	r1, #4294967295
 8000618:	4814      	ldr	r0, [pc, #80]	@ (800066c <readADCValue2+0x8c>)
 800061a:	f001 fcff 	bl	800201c <HAL_ADC_PollForConversion>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d005      	beq.n	8000630 <readADCValue2+0x50>
            HAL_ADC_Stop(&hadc2);
 8000624:	4811      	ldr	r0, [pc, #68]	@ (800066c <readADCValue2+0x8c>)
 8000626:	f001 fccd 	bl	8001fc4 <HAL_ADC_Stop>
            return 0xFFFF;
 800062a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800062e:	e018      	b.n	8000662 <readADCValue2+0x82>
        }
        sum += HAL_ADC_GetValue(&hadc2);
 8000630:	480e      	ldr	r0, [pc, #56]	@ (800066c <readADCValue2+0x8c>)
 8000632:	f001 fdf9 	bl	8002228 <HAL_ADC_GetValue>
 8000636:	4602      	mov	r2, r0
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	4413      	add	r3, r2
 800063c:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < readings_qtt; i++) {
 800063e:	7afb      	ldrb	r3, [r7, #11]
 8000640:	3301      	adds	r3, #1
 8000642:	72fb      	strb	r3, [r7, #11]
 8000644:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <readADCValue2+0x90>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	7afa      	ldrb	r2, [r7, #11]
 800064a:	429a      	cmp	r2, r3
 800064c:	d3e2      	bcc.n	8000614 <readADCValue2+0x34>
    }
    HAL_ADC_Stop(&hadc2);
 800064e:	4807      	ldr	r0, [pc, #28]	@ (800066c <readADCValue2+0x8c>)
 8000650:	f001 fcb8 	bl	8001fc4 <HAL_ADC_Stop>
    return (uint16_t)(sum / readings_qtt);
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <readADCValue2+0x90>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	461a      	mov	r2, r3
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000660:	b29b      	uxth	r3, r3
}
 8000662:	4618      	mov	r0, r3
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	200000b0 	.word	0x200000b0
 8000670:	20000000 	.word	0x20000000

08000674 <readSensor>:

uint16_t readSensor(unsigned char mux_pin, unsigned char index){
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	460a      	mov	r2, r1
 800067e:	71fb      	strb	r3, [r7, #7]
 8000680:	4613      	mov	r3, r2
 8000682:	71bb      	strb	r3, [r7, #6]
	unsigned char mux = mux_pin>>4;
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	091b      	lsrs	r3, r3, #4
 8000688:	737b      	strb	r3, [r7, #13]
	unsigned char porta  = mux_pin&0b1111;
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	f003 030f 	and.w	r3, r3, #15
 8000690:	733b      	strb	r3, [r7, #12]
	_Bool s0 = porta&0b0001;
 8000692:	7b3b      	ldrb	r3, [r7, #12]
 8000694:	f003 0301 	and.w	r3, r3, #1
 8000698:	2b00      	cmp	r3, #0
 800069a:	bf14      	ite	ne
 800069c:	2301      	movne	r3, #1
 800069e:	2300      	moveq	r3, #0
 80006a0:	72fb      	strb	r3, [r7, #11]
	_Bool s1 = (porta&0b0010)>>1;
 80006a2:	7b3b      	ldrb	r3, [r7, #12]
 80006a4:	105b      	asrs	r3, r3, #1
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	bf14      	ite	ne
 80006ae:	2301      	movne	r3, #1
 80006b0:	2300      	moveq	r3, #0
 80006b2:	72bb      	strb	r3, [r7, #10]
	_Bool s2 = (porta&0b0100)>>2;
 80006b4:	7b3b      	ldrb	r3, [r7, #12]
 80006b6:	109b      	asrs	r3, r3, #2
 80006b8:	f003 0301 	and.w	r3, r3, #1
 80006bc:	2b00      	cmp	r3, #0
 80006be:	bf14      	ite	ne
 80006c0:	2301      	movne	r3, #1
 80006c2:	2300      	moveq	r3, #0
 80006c4:	727b      	strb	r3, [r7, #9]
	_Bool s3 = (porta&0b1000)>>3;
 80006c6:	7b3b      	ldrb	r3, [r7, #12]
 80006c8:	10db      	asrs	r3, r3, #3
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	bf14      	ite	ne
 80006d2:	2301      	movne	r3, #1
 80006d4:	2300      	moveq	r3, #0
 80006d6:	723b      	strb	r3, [r7, #8]

	HAL_GPIO_WritePin(EN1_GPIO, EN1_PIN, GPIO_PIN_SET); // EN1 (B4)
 80006d8:	2201      	movs	r2, #1
 80006da:	2110      	movs	r1, #16
 80006dc:	482f      	ldr	r0, [pc, #188]	@ (800079c <readSensor+0x128>)
 80006de:	f002 fbd7 	bl	8002e90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO, EN2_PIN, GPIO_PIN_SET); // EN2 (B3)
 80006e2:	2201      	movs	r2, #1
 80006e4:	2108      	movs	r1, #8
 80006e6:	482d      	ldr	r0, [pc, #180]	@ (800079c <readSensor+0x128>)
 80006e8:	f002 fbd2 	bl	8002e90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO, EN3_PIN, GPIO_PIN_SET); // EN3 (A15)
 80006ec:	2201      	movs	r2, #1
 80006ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006f2:	482b      	ldr	r0, [pc, #172]	@ (80007a0 <readSensor+0x12c>)
 80006f4:	f002 fbcc 	bl	8002e90 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(S0_GPIO, S0_PIN, s0);
 80006f8:	7afb      	ldrb	r3, [r7, #11]
 80006fa:	461a      	mov	r2, r3
 80006fc:	2180      	movs	r1, #128	@ 0x80
 80006fe:	4827      	ldr	r0, [pc, #156]	@ (800079c <readSensor+0x128>)
 8000700:	f002 fbc6 	bl	8002e90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S1_GPIO, S1_PIN, s1);
 8000704:	7abb      	ldrb	r3, [r7, #10]
 8000706:	461a      	mov	r2, r3
 8000708:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800070c:	4823      	ldr	r0, [pc, #140]	@ (800079c <readSensor+0x128>)
 800070e:	f002 fbbf 	bl	8002e90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO, S2_PIN, s2);
 8000712:	7a7b      	ldrb	r3, [r7, #9]
 8000714:	461a      	mov	r2, r3
 8000716:	2120      	movs	r1, #32
 8000718:	4820      	ldr	r0, [pc, #128]	@ (800079c <readSensor+0x128>)
 800071a:	f002 fbb9 	bl	8002e90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO, S3_PIN, s3);
 800071e:	7a3b      	ldrb	r3, [r7, #8]
 8000720:	461a      	mov	r2, r3
 8000722:	2140      	movs	r1, #64	@ 0x40
 8000724:	481d      	ldr	r0, [pc, #116]	@ (800079c <readSensor+0x128>)
 8000726:	f002 fbb3 	bl	8002e90 <HAL_GPIO_WritePin>

	uint16_t value;
	switch (mux) {
 800072a:	7b7b      	ldrb	r3, [r7, #13]
 800072c:	2b03      	cmp	r3, #3
 800072e:	d01c      	beq.n	800076a <readSensor+0xf6>
 8000730:	2b03      	cmp	r3, #3
 8000732:	dc26      	bgt.n	8000782 <readSensor+0x10e>
 8000734:	2b01      	cmp	r3, #1
 8000736:	d002      	beq.n	800073e <readSensor+0xca>
 8000738:	2b02      	cmp	r3, #2
 800073a:	d00b      	beq.n	8000754 <readSensor+0xe0>
	        case 3:
	            HAL_GPIO_WritePin(EN3_GPIO, EN3_PIN, GPIO_PIN_RESET); // Ativa EN3 (A15)
	            value = readADCValue1(3);
	            break;
	        default:
	            break;
 800073c:	e021      	b.n	8000782 <readSensor+0x10e>
	            HAL_GPIO_WritePin(EN1_GPIO, EN1_PIN, GPIO_PIN_RESET); // Ativa EN1 (B4)
 800073e:	2200      	movs	r2, #0
 8000740:	2110      	movs	r1, #16
 8000742:	4816      	ldr	r0, [pc, #88]	@ (800079c <readSensor+0x128>)
 8000744:	f002 fba4 	bl	8002e90 <HAL_GPIO_WritePin>
	            value = readADCValue1(1);
 8000748:	2001      	movs	r0, #1
 800074a:	f7ff feff 	bl	800054c <readADCValue1>
 800074e:	4603      	mov	r3, r0
 8000750:	81fb      	strh	r3, [r7, #14]
	            break;
 8000752:	e017      	b.n	8000784 <readSensor+0x110>
	            HAL_GPIO_WritePin(EN2_GPIO, EN2_PIN, GPIO_PIN_RESET); // Ativa EN2 (B3)
 8000754:	2200      	movs	r2, #0
 8000756:	2108      	movs	r1, #8
 8000758:	4810      	ldr	r0, [pc, #64]	@ (800079c <readSensor+0x128>)
 800075a:	f002 fb99 	bl	8002e90 <HAL_GPIO_WritePin>
	            value = readADCValue1(2);
 800075e:	2002      	movs	r0, #2
 8000760:	f7ff fef4 	bl	800054c <readADCValue1>
 8000764:	4603      	mov	r3, r0
 8000766:	81fb      	strh	r3, [r7, #14]
	            break;
 8000768:	e00c      	b.n	8000784 <readSensor+0x110>
	            HAL_GPIO_WritePin(EN3_GPIO, EN3_PIN, GPIO_PIN_RESET); // Ativa EN3 (A15)
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000770:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <readSensor+0x12c>)
 8000772:	f002 fb8d 	bl	8002e90 <HAL_GPIO_WritePin>
	            value = readADCValue1(3);
 8000776:	2003      	movs	r0, #3
 8000778:	f7ff fee8 	bl	800054c <readADCValue1>
 800077c:	4603      	mov	r3, r0
 800077e:	81fb      	strh	r3, [r7, #14]
	            break;
 8000780:	e000      	b.n	8000784 <readSensor+0x110>
	            break;
 8000782:	bf00      	nop
	    }
	return returnAvgData(value,index);
 8000784:	79ba      	ldrb	r2, [r7, #6]
 8000786:	89fb      	ldrh	r3, [r7, #14]
 8000788:	4611      	mov	r1, r2
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f826 	bl	80007dc <returnAvgData>
 8000790:	4603      	mov	r3, r0
}
 8000792:	4618      	mov	r0, r3
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40010c00 	.word	0x40010c00
 80007a0:	40010800 	.word	0x40010800

080007a4 <delay_us>:

void delay_us(unsigned short us)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80007ae:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <delay_us+0x34>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2200      	movs	r2, #0
 80007b4:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim1);
 80007b6:	4808      	ldr	r0, [pc, #32]	@ (80007d8 <delay_us+0x34>)
 80007b8:	f003 f97e 	bl	8003ab8 <HAL_TIM_Base_Start>

    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 80007bc:	bf00      	nop
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <delay_us+0x34>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80007c4:	88fb      	ldrh	r3, [r7, #6]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d3f9      	bcc.n	80007be <delay_us+0x1a>

    HAL_TIM_Base_Stop(&htim1);
 80007ca:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <delay_us+0x34>)
 80007cc:	f003 f9be 	bl	8003b4c <HAL_TIM_Base_Stop>
}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	2000051c 	.word	0x2000051c

080007dc <returnAvgData>:

uint16_t returnAvgData(uint16_t data, uint8_t index){
 80007dc:	b4b0      	push	{r4, r5, r7}
 80007de:	b087      	sub	sp, #28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	460a      	mov	r2, r1
 80007e6:	80fb      	strh	r3, [r7, #6]
 80007e8:	4613      	mov	r3, r2
 80007ea:	717b      	strb	r3, [r7, #5]
	uint8_t weight = 3;
 80007ec:	2303      	movs	r3, #3
 80007ee:	743b      	strb	r3, [r7, #16]
	uint32_t sum=data*weight;
 80007f0:	88fb      	ldrh	r3, [r7, #6]
 80007f2:	7c3a      	ldrb	r2, [r7, #16]
 80007f4:	fb02 f303 	mul.w	r3, r2, r3
 80007f8:	617b      	str	r3, [r7, #20]
  //float factor = 0.95;
	uint16_t min_threshold = (data * 95) / 100;
 80007fa:	88fa      	ldrh	r2, [r7, #6]
 80007fc:	4613      	mov	r3, r2
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	4413      	add	r3, r2
 8000802:	015b      	lsls	r3, r3, #5
 8000804:	1a9b      	subs	r3, r3, r2
 8000806:	4a55      	ldr	r2, [pc, #340]	@ (800095c <returnAvgData+0x180>)
 8000808:	fb82 1203 	smull	r1, r2, r2, r3
 800080c:	1152      	asrs	r2, r2, #5
 800080e:	17db      	asrs	r3, r3, #31
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	81fb      	strh	r3, [r7, #14]
	uint16_t max_threshold = (data * 105) / 100;
 8000814:	88fa      	ldrh	r2, [r7, #6]
 8000816:	4613      	mov	r3, r2
 8000818:	00db      	lsls	r3, r3, #3
 800081a:	1a9b      	subs	r3, r3, r2
 800081c:	011a      	lsls	r2, r3, #4
 800081e:	1ad3      	subs	r3, r2, r3
 8000820:	4a4e      	ldr	r2, [pc, #312]	@ (800095c <returnAvgData+0x180>)
 8000822:	fb82 1203 	smull	r1, r2, r2, r3
 8000826:	1152      	asrs	r2, r2, #5
 8000828:	17db      	asrs	r3, r3, #31
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	81bb      	strh	r3, [r7, #12]

	uint8_t n = weight;
 800082e:	7c3b      	ldrb	r3, [r7, #16]
 8000830:	74fb      	strb	r3, [r7, #19]
	for (uint8_t i=0;i<sensor_buffer_size;i++){
 8000832:	2300      	movs	r3, #0
 8000834:	74bb      	strb	r3, [r7, #18]
 8000836:	e051      	b.n	80008dc <returnAvgData+0x100>
		if (sensorData[index][i]==0xFFFF){
 8000838:	797a      	ldrb	r2, [r7, #5]
 800083a:	7cb9      	ldrb	r1, [r7, #18]
 800083c:	4848      	ldr	r0, [pc, #288]	@ (8000960 <returnAvgData+0x184>)
 800083e:	4613      	mov	r3, r2
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	4413      	add	r3, r2
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	440b      	add	r3, r1
 8000848:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800084c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000850:	4293      	cmp	r3, r2
 8000852:	d115      	bne.n	8000880 <returnAvgData+0xa4>
			sensorData[index][i]=data;
 8000854:	797a      	ldrb	r2, [r7, #5]
 8000856:	7cb9      	ldrb	r1, [r7, #18]
 8000858:	4841      	ldr	r0, [pc, #260]	@ (8000960 <returnAvgData+0x184>)
 800085a:	4613      	mov	r3, r2
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	4413      	add	r3, r2
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	440b      	add	r3, r1
 8000864:	88fa      	ldrh	r2, [r7, #6]
 8000866:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
			return sensorData[index][i];
 800086a:	797a      	ldrb	r2, [r7, #5]
 800086c:	7cb9      	ldrb	r1, [r7, #18]
 800086e:	483c      	ldr	r0, [pc, #240]	@ (8000960 <returnAvgData+0x184>)
 8000870:	4613      	mov	r3, r2
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	4413      	add	r3, r2
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	440b      	add	r3, r1
 800087a:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800087e:	e067      	b.n	8000950 <returnAvgData+0x174>
		}
		else{
			if (sensorData[index][i] > min_threshold &&
 8000880:	797a      	ldrb	r2, [r7, #5]
 8000882:	7cb9      	ldrb	r1, [r7, #18]
 8000884:	4836      	ldr	r0, [pc, #216]	@ (8000960 <returnAvgData+0x184>)
 8000886:	4613      	mov	r3, r2
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	4413      	add	r3, r2
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	440b      	add	r3, r1
 8000890:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000894:	89fa      	ldrh	r2, [r7, #14]
 8000896:	429a      	cmp	r2, r3
 8000898:	d21d      	bcs.n	80008d6 <returnAvgData+0xfa>
			    sensorData[index][i] < max_threshold) {
 800089a:	797a      	ldrb	r2, [r7, #5]
 800089c:	7cb9      	ldrb	r1, [r7, #18]
 800089e:	4830      	ldr	r0, [pc, #192]	@ (8000960 <returnAvgData+0x184>)
 80008a0:	4613      	mov	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	440b      	add	r3, r1
 80008aa:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
			if (sensorData[index][i] > min_threshold &&
 80008ae:	89ba      	ldrh	r2, [r7, #12]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	d910      	bls.n	80008d6 <returnAvgData+0xfa>
			sum = sum+sensorData[index][i];
 80008b4:	797a      	ldrb	r2, [r7, #5]
 80008b6:	7cb9      	ldrb	r1, [r7, #18]
 80008b8:	4829      	ldr	r0, [pc, #164]	@ (8000960 <returnAvgData+0x184>)
 80008ba:	4613      	mov	r3, r2
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	4413      	add	r3, r2
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	440b      	add	r3, r1
 80008c4:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80008c8:	461a      	mov	r2, r3
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	4413      	add	r3, r2
 80008ce:	617b      	str	r3, [r7, #20]
			n++;
 80008d0:	7cfb      	ldrb	r3, [r7, #19]
 80008d2:	3301      	adds	r3, #1
 80008d4:	74fb      	strb	r3, [r7, #19]
	for (uint8_t i=0;i<sensor_buffer_size;i++){
 80008d6:	7cbb      	ldrb	r3, [r7, #18]
 80008d8:	3301      	adds	r3, #1
 80008da:	74bb      	strb	r3, [r7, #18]
 80008dc:	7cbb      	ldrb	r3, [r7, #18]
 80008de:	2b09      	cmp	r3, #9
 80008e0:	d9aa      	bls.n	8000838 <returnAvgData+0x5c>
      }
		}
	}
  for (uint8_t i=0;i<sensor_buffer_size-1;i++){
 80008e2:	2300      	movs	r3, #0
 80008e4:	747b      	strb	r3, [r7, #17]
 80008e6:	e018      	b.n	800091a <returnAvgData+0x13e>
    sensorData[index][i]=sensorData[index][i+1];
 80008e8:	7979      	ldrb	r1, [r7, #5]
 80008ea:	7c7b      	ldrb	r3, [r7, #17]
 80008ec:	1c5c      	adds	r4, r3, #1
 80008ee:	797a      	ldrb	r2, [r7, #5]
 80008f0:	7c78      	ldrb	r0, [r7, #17]
 80008f2:	4d1b      	ldr	r5, [pc, #108]	@ (8000960 <returnAvgData+0x184>)
 80008f4:	460b      	mov	r3, r1
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	4423      	add	r3, r4
 80008fe:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
 8000902:	4917      	ldr	r1, [pc, #92]	@ (8000960 <returnAvgData+0x184>)
 8000904:	4613      	mov	r3, r2
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	4413      	add	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4403      	add	r3, r0
 800090e:	4622      	mov	r2, r4
 8000910:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  for (uint8_t i=0;i<sensor_buffer_size-1;i++){
 8000914:	7c7b      	ldrb	r3, [r7, #17]
 8000916:	3301      	adds	r3, #1
 8000918:	747b      	strb	r3, [r7, #17]
 800091a:	7c7b      	ldrb	r3, [r7, #17]
 800091c:	2b08      	cmp	r3, #8
 800091e:	d9e3      	bls.n	80008e8 <returnAvgData+0x10c>
  }
	sensorData[index][sensor_buffer_size-1]=sum/n;
 8000920:	7cfb      	ldrb	r3, [r7, #19]
 8000922:	697a      	ldr	r2, [r7, #20]
 8000924:	fbb2 f3f3 	udiv	r3, r2, r3
 8000928:	797a      	ldrb	r2, [r7, #5]
 800092a:	b298      	uxth	r0, r3
 800092c:	490c      	ldr	r1, [pc, #48]	@ (8000960 <returnAvgData+0x184>)
 800092e:	4613      	mov	r3, r2
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	4413      	add	r3, r2
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	440b      	add	r3, r1
 8000938:	3312      	adds	r3, #18
 800093a:	4602      	mov	r2, r0
 800093c:	801a      	strh	r2, [r3, #0]
	return sensorData[index][sensor_buffer_size-1];
 800093e:	797a      	ldrb	r2, [r7, #5]
 8000940:	4907      	ldr	r1, [pc, #28]	@ (8000960 <returnAvgData+0x184>)
 8000942:	4613      	mov	r3, r2
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	4413      	add	r3, r2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	440b      	add	r3, r1
 800094c:	3312      	adds	r3, #18
 800094e:	881b      	ldrh	r3, [r3, #0]
}
 8000950:	4618      	mov	r0, r3
 8000952:	371c      	adds	r7, #28
 8000954:	46bd      	mov	sp, r7
 8000956:	bcb0      	pop	{r4, r5, r7}
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	51eb851f 	.word	0x51eb851f
 8000960:	200000f8 	.word	0x200000f8

08000964 <setAvgDataEmpty>:

void setAvgDataEmpty(){
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
	for (uint8_t i=0;i<sensor_qtt;i++){
 800096a:	2300      	movs	r3, #0
 800096c:	71fb      	strb	r3, [r7, #7]
 800096e:	e017      	b.n	80009a0 <setAvgDataEmpty+0x3c>
		for (uint8_t j=0;j<sensor_buffer_size;j++){
 8000970:	2300      	movs	r3, #0
 8000972:	71bb      	strb	r3, [r7, #6]
 8000974:	e00e      	b.n	8000994 <setAvgDataEmpty+0x30>
			sensorData[i][j]=0xFFFF;
 8000976:	79fa      	ldrb	r2, [r7, #7]
 8000978:	79b9      	ldrb	r1, [r7, #6]
 800097a:	480e      	ldr	r0, [pc, #56]	@ (80009b4 <setAvgDataEmpty+0x50>)
 800097c:	4613      	mov	r3, r2
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	4413      	add	r3, r2
 8000982:	005b      	lsls	r3, r3, #1
 8000984:	440b      	add	r3, r1
 8000986:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800098a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		for (uint8_t j=0;j<sensor_buffer_size;j++){
 800098e:	79bb      	ldrb	r3, [r7, #6]
 8000990:	3301      	adds	r3, #1
 8000992:	71bb      	strb	r3, [r7, #6]
 8000994:	79bb      	ldrb	r3, [r7, #6]
 8000996:	2b09      	cmp	r3, #9
 8000998:	d9ed      	bls.n	8000976 <setAvgDataEmpty+0x12>
	for (uint8_t i=0;i<sensor_qtt;i++){
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	3301      	adds	r3, #1
 800099e:	71fb      	strb	r3, [r7, #7]
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	2b24      	cmp	r3, #36	@ 0x24
 80009a4:	d9e4      	bls.n	8000970 <setAvgDataEmpty+0xc>
		}
	}
}
 80009a6:	bf00      	nop
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bc80      	pop	{r7}
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	200000f8 	.word	0x200000f8

080009b8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80009bc:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009be:	4a18      	ldr	r2, [pc, #96]	@ (8000a20 <MX_CAN_Init+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80009c2:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009c4:	2208      	movs	r2, #8
 80009c6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80009c8:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80009ce:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 80009d4:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009d6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80009da:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80009dc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009de:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 80009e2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80009e4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80009fc:	4b07      	ldr	r3, [pc, #28]	@ (8000a1c <MX_CAN_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <MX_CAN_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <MX_CAN_Init+0x64>)
 8000a0a:	f001 fdac 	bl	8002566 <HAL_CAN_Init>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000a14:	f000 feb6 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200003dc 	.word	0x200003dc
 8000a20:	40006400 	.word	0x40006400

08000a24 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2c:	f107 0310 	add.w	r3, r7, #16
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab0 <HAL_CAN_MspInit+0x8c>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d131      	bne.n	8000aa8 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a44:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab4 <HAL_CAN_MspInit+0x90>)
 8000a46:	69db      	ldr	r3, [r3, #28]
 8000a48:	4a1a      	ldr	r2, [pc, #104]	@ (8000ab4 <HAL_CAN_MspInit+0x90>)
 8000a4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a4e:	61d3      	str	r3, [r2, #28]
 8000a50:	4b18      	ldr	r3, [pc, #96]	@ (8000ab4 <HAL_CAN_MspInit+0x90>)
 8000a52:	69db      	ldr	r3, [r3, #28]
 8000a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a58:	60fb      	str	r3, [r7, #12]
 8000a5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5c:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <HAL_CAN_MspInit+0x90>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	4a14      	ldr	r2, [pc, #80]	@ (8000ab4 <HAL_CAN_MspInit+0x90>)
 8000a62:	f043 0304 	orr.w	r3, r3, #4
 8000a66:	6193      	str	r3, [r2, #24]
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <HAL_CAN_MspInit+0x90>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	f003 0304 	and.w	r3, r3, #4
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a74:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a82:	f107 0310 	add.w	r3, r7, #16
 8000a86:	4619      	mov	r1, r3
 8000a88:	480b      	ldr	r0, [pc, #44]	@ (8000ab8 <HAL_CAN_MspInit+0x94>)
 8000a8a:	f002 f87d 	bl	8002b88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a98:	2303      	movs	r3, #3
 8000a9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9c:	f107 0310 	add.w	r3, r7, #16
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <HAL_CAN_MspInit+0x94>)
 8000aa4:	f002 f870 	bl	8002b88 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000aa8:	bf00      	nop
 8000aaa:	3720      	adds	r7, #32
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	40006400 	.word	0x40006400
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	40010800 	.word	0x40010800

08000abc <sendCANString>:


const unsigned char DEBUG_ID = 0x7B;
const unsigned char DEBUG_DLC = 8;

HAL_StatusTypeDef sendCANString(const char* message){
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	@ 0x38
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	unsigned long txMailbox;
	unsigned char txData[8];
	
	HAL_StatusTypeDef status = HAL_OK;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	
	txHeader.StdId = DEBUG_ID;
 8000aca:	237b      	movs	r3, #123	@ 0x7b
 8000acc:	61bb      	str	r3, [r7, #24]
    txHeader.ExtId = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	623b      	str	r3, [r7, #32]
    txHeader.RTR = CAN_RTR_DATA;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.DLC = DEBUG_DLC;
 8000ada:	2308      	movs	r3, #8
 8000adc:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.TransmitGlobalTime = DISABLE;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	
	unsigned char len = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while (1) {
        if (message[len] == '\0') {
 8000aea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	4413      	add	r3, r2
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d109      	bne.n	8000b0c <sendCANString+0x50>
        	  len++;
 8000af8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000afc:	3301      	adds	r3, #1
 8000afe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
              break;
 8000b02:	bf00      	nop
        }
        len++;
    }
	
	for (unsigned char i = 0; i < len; i += 8) {
 8000b04:	2300      	movs	r3, #0
 8000b06:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8000b0a:	e060      	b.n	8000bce <sendCANString+0x112>
        len++;
 8000b0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b10:	3301      	adds	r3, #1
 8000b12:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (message[len] == '\0') {
 8000b16:	e7e8      	b.n	8000aea <sendCANString+0x2e>
        txHeader.DLC = (len - i > 8) ? 8 : (len - i);
 8000b18:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000b1c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	2b08      	cmp	r3, #8
 8000b24:	bfa8      	it	ge
 8000b26:	2308      	movge	r3, #8
 8000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
        for (unsigned char j = 0; j < 8; j++) {
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8000b30:	e00b      	b.n	8000b4a <sendCANString+0x8e>
            txData[j] = 0;
 8000b32:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000b36:	3338      	adds	r3, #56	@ 0x38
 8000b38:	443b      	add	r3, r7
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f803 2c2c 	strb.w	r2, [r3, #-44]
        for (unsigned char j = 0; j < 8; j++) {
 8000b40:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000b44:	3301      	adds	r3, #1
 8000b46:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8000b4a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000b4e:	2b07      	cmp	r3, #7
 8000b50:	d9ef      	bls.n	8000b32 <sendCANString+0x76>
        }
        for (unsigned char j = 0; j < txHeader.DLC; j++) {
 8000b52:	2300      	movs	r3, #0
 8000b54:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000b58:	e013      	b.n	8000b82 <sendCANString+0xc6>
            txData[j] = message[i + j];
 8000b5a:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8000b5e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000b62:	4413      	add	r3, r2
 8000b64:	461a      	mov	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	441a      	add	r2, r3
 8000b6a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000b6e:	7812      	ldrb	r2, [r2, #0]
 8000b70:	3338      	adds	r3, #56	@ 0x38
 8000b72:	443b      	add	r3, r7
 8000b74:	f803 2c2c 	strb.w	r2, [r3, #-44]
        for (unsigned char j = 0; j < txHeader.DLC; j++) {
 8000b78:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000b82:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8000b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d3e6      	bcc.n	8000b5a <sendCANString+0x9e>
        }
        status = HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	f107 020c 	add.w	r2, r7, #12
 8000b94:	f107 0118 	add.w	r1, r7, #24
 8000b98:	4812      	ldr	r0, [pc, #72]	@ (8000be4 <sendCANString+0x128>)
 8000b9a:	f001 fe23 	bl	80027e4 <HAL_CAN_AddTxMessage>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (status != HAL_OK) {
 8000ba4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d002      	beq.n	8000bb2 <sendCANString+0xf6>
            return status;
 8000bac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bb0:	e014      	b.n	8000bdc <sendCANString+0x120>
        }
        while (HAL_CAN_IsTxMessagePending(&hcan, txMailbox));
 8000bb2:	bf00      	nop
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	480a      	ldr	r0, [pc, #40]	@ (8000be4 <sendCANString+0x128>)
 8000bba:	f001 fee2 	bl	8002982 <HAL_CAN_IsTxMessagePending>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d1f7      	bne.n	8000bb4 <sendCANString+0xf8>
	for (unsigned char i = 0; i < len; i += 8) {
 8000bc4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000bc8:	3308      	adds	r3, #8
 8000bca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8000bce:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8000bd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d39e      	bcc.n	8000b18 <sendCANString+0x5c>
    }
	return HAL_OK;
 8000bda:	2300      	movs	r3, #0

}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3738      	adds	r7, #56	@ 0x38
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200003dc 	.word	0x200003dc

08000be8 <sendCANData>:


HAL_StatusTypeDef sendCANData(unsigned char message[8], unsigned char CAN_ID, unsigned char CAN_DLC){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	@ 0x28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	70bb      	strb	r3, [r7, #2]
	CAN_TxHeaderTypeDef txHeader;
	unsigned long txMailbox;

	HAL_StatusTypeDef status = HAL_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	txHeader.StdId = CAN_ID;
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	60fb      	str	r3, [r7, #12]
    txHeader.ExtId = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
    txHeader.IDE = CAN_ID_STD;
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
    txHeader.RTR = CAN_RTR_DATA;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61bb      	str	r3, [r7, #24]
    txHeader.DLC = CAN_DLC;
 8000c0e:	78bb      	ldrb	r3, [r7, #2]
 8000c10:	61fb      	str	r3, [r7, #28]
    txHeader.TransmitGlobalTime = DISABLE;
 8000c12:	2300      	movs	r3, #0
 8000c14:	f887 3020 	strb.w	r3, [r7, #32]

    status = HAL_CAN_AddTxMessage(&hcan, &txHeader, message, &txMailbox);
 8000c18:	f107 0308 	add.w	r3, r7, #8
 8000c1c:	f107 010c 	add.w	r1, r7, #12
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	480d      	ldr	r0, [pc, #52]	@ (8000c58 <sendCANData+0x70>)
 8000c24:	f001 fdde 	bl	80027e4 <HAL_CAN_AddTxMessage>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8000c2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d002      	beq.n	8000c3c <sendCANData+0x54>
        return status;
 8000c36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c3a:	e009      	b.n	8000c50 <sendCANData+0x68>
    }
    while (HAL_CAN_IsTxMessagePending(&hcan, txMailbox)){}
 8000c3c:	bf00      	nop
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	4619      	mov	r1, r3
 8000c42:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <sendCANData+0x70>)
 8000c44:	f001 fe9d 	bl	8002982 <HAL_CAN_IsTxMessagePending>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d1f7      	bne.n	8000c3e <sendCANData+0x56>
	return HAL_OK;
 8000c4e:	2300      	movs	r3, #0
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3728      	adds	r7, #40	@ 0x28
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	200003dc 	.word	0x200003dc

08000c5c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	setAvgDataEmpty();
 8000c60:	f7ff fe80 	bl	8000964 <setAvgDataEmpty>
	hal_message=setupSensors();
 8000c64:	f000 fd94 	bl	8001790 <setupSensors>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <MX_FREERTOS_Init+0xac>)
 8000c6e:	701a      	strb	r2, [r3, #0]

	Message_Debug_Time = HAL_GetTick();
 8000c70:	f001 f818 	bl	8001ca4 <HAL_GetTick>
 8000c74:	4603      	mov	r3, r0
 8000c76:	4a25      	ldr	r2, [pc, #148]	@ (8000d0c <MX_FREERTOS_Init+0xb0>)
 8000c78:	6013      	str	r3, [r2, #0]

	DATA_01.time = HAL_GetTick();
 8000c7a:	f001 f813 	bl	8001ca4 <HAL_GetTick>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	4a23      	ldr	r2, [pc, #140]	@ (8000d10 <MX_FREERTOS_Init+0xb4>)
 8000c82:	6013      	str	r3, [r2, #0]
	DATA_02.time = HAL_GetTick();
 8000c84:	f001 f80e 	bl	8001ca4 <HAL_GetTick>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	4a22      	ldr	r2, [pc, #136]	@ (8000d14 <MX_FREERTOS_Init+0xb8>)
 8000c8c:	6013      	str	r3, [r2, #0]
	DATA_03.time = HAL_GetTick();
 8000c8e:	f001 f809 	bl	8001ca4 <HAL_GetTick>
 8000c92:	4603      	mov	r3, r0
 8000c94:	4a20      	ldr	r2, [pc, #128]	@ (8000d18 <MX_FREERTOS_Init+0xbc>)
 8000c96:	6013      	str	r3, [r2, #0]
	DATA_04.time = HAL_GetTick();
 8000c98:	f001 f804 	bl	8001ca4 <HAL_GetTick>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	4a1f      	ldr	r2, [pc, #124]	@ (8000d1c <MX_FREERTOS_Init+0xc0>)
 8000ca0:	6013      	str	r3, [r2, #0]
	DATA_05.time = HAL_GetTick();
 8000ca2:	f000 ffff 	bl	8001ca4 <HAL_GetTick>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8000d20 <MX_FREERTOS_Init+0xc4>)
 8000caa:	6013      	str	r3, [r2, #0]
	DATA_06.time = HAL_GetTick();
 8000cac:	f000 fffa 	bl	8001ca4 <HAL_GetTick>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d24 <MX_FREERTOS_Init+0xc8>)
 8000cb4:	6013      	str	r3, [r2, #0]
	DATA_07.time = HAL_GetTick();
 8000cb6:	f000 fff5 	bl	8001ca4 <HAL_GetTick>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8000d28 <MX_FREERTOS_Init+0xcc>)
 8000cbe:	6013      	str	r3, [r2, #0]
	DATA_08.time = HAL_GetTick();
 8000cc0:	f000 fff0 	bl	8001ca4 <HAL_GetTick>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	4a19      	ldr	r2, [pc, #100]	@ (8000d2c <MX_FREERTOS_Init+0xd0>)
 8000cc8:	6013      	str	r3, [r2, #0]
	DATA_09.time = HAL_GetTick();
 8000cca:	f000 ffeb 	bl	8001ca4 <HAL_GetTick>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	4a17      	ldr	r2, [pc, #92]	@ (8000d30 <MX_FREERTOS_Init+0xd4>)
 8000cd2:	6013      	str	r3, [r2, #0]
	DATA_10.time = HAL_GetTick();
 8000cd4:	f000 ffe6 	bl	8001ca4 <HAL_GetTick>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	4a16      	ldr	r2, [pc, #88]	@ (8000d34 <MX_FREERTOS_Init+0xd8>)
 8000cdc:	6013      	str	r3, [r2, #0]
	ERROR_CHECK.time = HAL_GetTick();
 8000cde:	f000 ffe1 	bl	8001ca4 <HAL_GetTick>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	4a14      	ldr	r2, [pc, #80]	@ (8000d38 <MX_FREERTOS_Init+0xdc>)
 8000ce6:	6013      	str	r3, [r2, #0]
	BUFFER_ACK.time = HAL_GetTick();
 8000ce8:	f000 ffdc 	bl	8001ca4 <HAL_GetTick>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4a13      	ldr	r2, [pc, #76]	@ (8000d3c <MX_FREERTOS_Init+0xe0>)
 8000cf0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of sensor_Task */
  sensor_TaskHandle = osThreadNew(sensorTask, NULL, &sensor_Task_attributes);
 8000cf2:	4a13      	ldr	r2, [pc, #76]	@ (8000d40 <MX_FREERTOS_Init+0xe4>)
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4813      	ldr	r0, [pc, #76]	@ (8000d44 <MX_FREERTOS_Init+0xe8>)
 8000cf8:	f003 fb7c 	bl	80043f4 <osThreadNew>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	4a12      	ldr	r2, [pc, #72]	@ (8000d48 <MX_FREERTOS_Init+0xec>)
 8000d00:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000404 	.word	0x20000404
 8000d0c:	20000410 	.word	0x20000410
 8000d10:	20000414 	.word	0x20000414
 8000d14:	20000424 	.word	0x20000424
 8000d18:	20000434 	.word	0x20000434
 8000d1c:	20000444 	.word	0x20000444
 8000d20:	20000454 	.word	0x20000454
 8000d24:	20000464 	.word	0x20000464
 8000d28:	20000474 	.word	0x20000474
 8000d2c:	20000484 	.word	0x20000484
 8000d30:	20000494 	.word	0x20000494
 8000d34:	200004a4 	.word	0x200004a4
 8000d38:	200004c4 	.word	0x200004c4
 8000d3c:	200004b4 	.word	0x200004b4
 8000d40:	08007068 	.word	0x08007068
 8000d44:	08000d4d 	.word	0x08000d4d
 8000d48:	20000408 	.word	0x20000408

08000d4c <sensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensorTask */
void sensorTask(void *argument)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08e      	sub	sp, #56	@ 0x38
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensorTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8000d54:	f004 fd14 	bl	8005780 <xTaskGetTickCount>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	61fb      	str	r3, [r7, #28]
	uint32_t RTOS_Time;
	uint32_t Time_old=HAL_GetTick();
 8000d5c:	f000 ffa2 	bl	8001ca4 <HAL_GetTick>
 8000d60:	6378      	str	r0, [r7, #52]	@ 0x34
	char value[20];
	unsigned char error;
  /* Infinite loop */
  for(;;)
  {
	RTOS_Time = HAL_GetTick();
 8000d62:	f000 ff9f 	bl	8001ca4 <HAL_GetTick>
 8000d66:	62f8      	str	r0, [r7, #44]	@ 0x2c
	time_dif = RTOS_Time - Time_old;
 8000d68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
	Time_old=RTOS_Time;
 8000d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d72:	637b      	str	r3, [r7, #52]	@ 0x34


	uint16_t v_ref = returnAvgData(readADCValue1(VREF_PIN),V_Ref_index);
 8000d74:	2000      	movs	r0, #0
 8000d76:	f7ff fbe9 	bl	800054c <readADCValue1>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b60      	ldr	r3, [pc, #384]	@ (8000f00 <sensorTask+0x1b4>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	4619      	mov	r1, r3
 8000d84:	4610      	mov	r0, r2
 8000d86:	f7ff fd29 	bl	80007dc <returnAvgData>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t data;
	error=0xFF;
 8000d8e:	23ff      	movs	r3, #255	@ 0xff
 8000d90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	if ((RTOS_Time - Message_Debug_Time >= MESSAGE_DEBUG_REFRESH_RATE)&!debug_mode) {
 8000d94:	4b5b      	ldr	r3, [pc, #364]	@ (8000f04 <sensorTask+0x1b8>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	4a5a      	ldr	r2, [pc, #360]	@ (8000f08 <sensorTask+0x1bc>)
 8000d9e:	8812      	ldrh	r2, [r2, #0]
 8000da0:	4293      	cmp	r3, r2
 8000da2:	bf2c      	ite	cs
 8000da4:	2301      	movcs	r3, #1
 8000da6:	2300      	movcc	r3, #0
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4b58      	ldr	r3, [pc, #352]	@ (8000f0c <sensorTask+0x1c0>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	bf0c      	ite	eq
 8000db2:	2301      	moveq	r3, #1
 8000db4:	2300      	movne	r3, #0
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	4013      	ands	r3, r2
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d002      	beq.n	8000dc6 <sensorTask+0x7a>
		Message_Debug_Time = RTOS_Time;
 8000dc0:	4a50      	ldr	r2, [pc, #320]	@ (8000f04 <sensorTask+0x1b8>)
 8000dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dc4:	6013      	str	r3, [r2, #0]
		//sprintf(value, "%u$", adc_value);
		//sprintf(value, "%u$", v_ref);
		//hal_message = sendCANString(value);
		}

	if (RTOS_Time - DATA_01.time >= DATA_01.refresh_rate) {
 8000dc6:	4b52      	ldr	r3, [pc, #328]	@ (8000f10 <sensorTask+0x1c4>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	4a50      	ldr	r2, [pc, #320]	@ (8000f10 <sensorTask+0x1c4>)
 8000dd0:	7912      	ldrb	r2, [r2, #4]
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f0c0 80bd 	bcc.w	8000f52 <sensorTask+0x206>
	    DATA_01.time = RTOS_Time;
 8000dd8:	4a4d      	ldr	r2, [pc, #308]	@ (8000f10 <sensorTask+0x1c4>)
 8000dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ddc:	6013      	str	r3, [r2, #0]

	    data = vBatValue(returnAvgData(readADCValue2(VBAT_PIN),V_Bat_index));  // Tensao da Bateria
 8000dde:	2004      	movs	r0, #4
 8000de0:	f7ff fbfe 	bl	80005e0 <readADCValue2>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b4a      	ldr	r3, [pc, #296]	@ (8000f14 <sensorTask+0x1c8>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4619      	mov	r1, r3
 8000dee:	4610      	mov	r0, r2
 8000df0:	f7ff fcf4 	bl	80007dc <returnAvgData>
 8000df4:	4603      	mov	r3, r0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f000 fd96 	bl	8001928 <vBatValue>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_01.data[0] = data&0xFF;
 8000e00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	4b42      	ldr	r3, [pc, #264]	@ (8000f10 <sensorTask+0x1c4>)
 8000e06:	71da      	strb	r2, [r3, #7]
	    DATA_01.data[1] = (data>>8)&0x0F;
 8000e08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e0a:	0a1b      	lsrs	r3, r3, #8
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	f003 030f 	and.w	r3, r3, #15
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	4b3e      	ldr	r3, [pc, #248]	@ (8000f10 <sensorTask+0x1c4>)
 8000e18:	721a      	strb	r2, [r3, #8]

	    if (!data){
 8000e1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d103      	bne.n	8000e28 <sensorTask+0xdc>
	    	error = V_Bat_index;
 8000e20:	4b3c      	ldr	r3, [pc, #240]	@ (8000f14 <sensorTask+0x1c8>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    data = returnAvgData(readADCValue2(TEMP_PIN),Temp_index);  // Sensor de Temperatura Interno
 8000e28:	2006      	movs	r0, #6
 8000e2a:	f7ff fbd9 	bl	80005e0 <readADCValue2>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b39      	ldr	r3, [pc, #228]	@ (8000f18 <sensorTask+0x1cc>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4619      	mov	r1, r3
 8000e38:	4610      	mov	r0, r2
 8000e3a:	f7ff fccf 	bl	80007dc <returnAvgData>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_01.data[1]|=(data&0x0F)<<4;
 8000e42:	4b33      	ldr	r3, [pc, #204]	@ (8000f10 <sensorTask+0x1c4>)
 8000e44:	7a1b      	ldrb	r3, [r3, #8]
 8000e46:	b25a      	sxtb	r2, r3
 8000e48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e4a:	b25b      	sxtb	r3, r3
 8000e4c:	011b      	lsls	r3, r3, #4
 8000e4e:	b25b      	sxtb	r3, r3
 8000e50:	4313      	orrs	r3, r2
 8000e52:	b25b      	sxtb	r3, r3
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b2e      	ldr	r3, [pc, #184]	@ (8000f10 <sensorTask+0x1c4>)
 8000e58:	721a      	strb	r2, [r3, #8]
	    DATA_01.data[2] = (data>>4)&0xFF;
 8000e5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e5c:	091b      	lsrs	r3, r3, #4
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4b2b      	ldr	r3, [pc, #172]	@ (8000f10 <sensorTask+0x1c4>)
 8000e64:	725a      	strb	r2, [r3, #9]
	    DATA_01.data[3] = v_ref&0xFF;    // Tensao Referencia
 8000e66:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b29      	ldr	r3, [pc, #164]	@ (8000f10 <sensorTask+0x1c4>)
 8000e6c:	729a      	strb	r2, [r3, #10]
	    DATA_01.data[4] = (v_ref>>8)&0x0F;
 8000e6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e70:	0a1b      	lsrs	r3, r3, #8
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	b2da      	uxtb	r2, r3
 8000e7c:	4b24      	ldr	r3, [pc, #144]	@ (8000f10 <sensorTask+0x1c4>)
 8000e7e:	72da      	strb	r2, [r3, #11]

	    if (!data){
 8000e80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d103      	bne.n	8000e8e <sensorTask+0x142>
	    	 error = Temp_index;
 8000e86:	4b24      	ldr	r3, [pc, #144]	@ (8000f18 <sensorTask+0x1cc>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    data = returnAvgData(readADCValue2(GEAR_PIN),Gear_index);  // Sensor de Marcha
 8000e8e:	2005      	movs	r0, #5
 8000e90:	f7ff fba6 	bl	80005e0 <readADCValue2>
 8000e94:	4603      	mov	r3, r0
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b20      	ldr	r3, [pc, #128]	@ (8000f1c <sensorTask+0x1d0>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4610      	mov	r0, r2
 8000ea0:	f7ff fc9c 	bl	80007dc <returnAvgData>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_01.data[4] |= ((data > 3682) ? 7 :
 8000ea8:	4b19      	ldr	r3, [pc, #100]	@ (8000f10 <sensorTask+0x1c4>)
 8000eaa:	7adb      	ldrb	r3, [r3, #11]
 8000eac:	b25a      	sxtb	r2, r3
 8000eae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000eb0:	f640 6162 	movw	r1, #3682	@ 0xe62
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d833      	bhi.n	8000f20 <sensorTask+0x1d4>
 8000eb8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000eba:	f640 31b3 	movw	r1, #2995	@ 0xbb3
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d81b      	bhi.n	8000efa <sensorTask+0x1ae>
 8000ec2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ec4:	f5b3 6f18 	cmp.w	r3, #2432	@ 0x980
 8000ec8:	d815      	bhi.n	8000ef6 <sensorTask+0x1aa>
 8000eca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ecc:	f240 713c 	movw	r1, #1852	@ 0x73c
 8000ed0:	428b      	cmp	r3, r1
 8000ed2:	d80e      	bhi.n	8000ef2 <sensorTask+0x1a6>
 8000ed4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ed6:	f240 41e1 	movw	r1, #1249	@ 0x4e1
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d807      	bhi.n	8000eee <sensorTask+0x1a2>
 8000ede:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ee0:	f5b3 7f28 	cmp.w	r3, #672	@ 0x2a0
 8000ee4:	d901      	bls.n	8000eea <sensorTask+0x19e>
 8000ee6:	2350      	movs	r3, #80	@ 0x50
 8000ee8:	e01b      	b.n	8000f22 <sensorTask+0x1d6>
 8000eea:	2360      	movs	r3, #96	@ 0x60
 8000eec:	e019      	b.n	8000f22 <sensorTask+0x1d6>
 8000eee:	2340      	movs	r3, #64	@ 0x40
 8000ef0:	e017      	b.n	8000f22 <sensorTask+0x1d6>
 8000ef2:	2330      	movs	r3, #48	@ 0x30
 8000ef4:	e015      	b.n	8000f22 <sensorTask+0x1d6>
 8000ef6:	2320      	movs	r3, #32
 8000ef8:	e013      	b.n	8000f22 <sensorTask+0x1d6>
 8000efa:	2310      	movs	r3, #16
 8000efc:	e011      	b.n	8000f22 <sensorTask+0x1d6>
 8000efe:	bf00      	nop
 8000f00:	080070a0 	.word	0x080070a0
 8000f04:	20000410 	.word	0x20000410
 8000f08:	0800708e 	.word	0x0800708e
 8000f0c:	20000001 	.word	0x20000001
 8000f10:	20000414 	.word	0x20000414
 8000f14:	080070a1 	.word	0x080070a1
 8000f18:	080070a2 	.word	0x080070a2
 8000f1c:	080070a3 	.word	0x080070a3
 8000f20:	2370      	movs	r3, #112	@ 0x70
 8000f22:	4313      	orrs	r3, r2
 8000f24:	b25b      	sxtb	r3, r3
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	4b9e      	ldr	r3, [pc, #632]	@ (80011a4 <sensorTask+0x458>)
 8000f2a:	72da      	strb	r2, [r3, #11]
	                        (data > 2432) ? 2 :
	                        (data > 1852) ? 3 :
	                        (data > 1249) ? 4 :
	                        (data > 672)  ? 5 : 6) << 4;

	    hal_message = sendCANString("CA1_");
 8000f2c:	489e      	ldr	r0, [pc, #632]	@ (80011a8 <sensorTask+0x45c>)
 8000f2e:	f7ff fdc5 	bl	8000abc <sendCANString>
 8000f32:	4603      	mov	r3, r0
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b9d      	ldr	r3, [pc, #628]	@ (80011ac <sensorTask+0x460>)
 8000f38:	701a      	strb	r2, [r3, #0]
	    hal_message = sendCANData(DATA_01.data,DATA_01.id,DATA_01.dlc);
 8000f3a:	4b9a      	ldr	r3, [pc, #616]	@ (80011a4 <sensorTask+0x458>)
 8000f3c:	795b      	ldrb	r3, [r3, #5]
 8000f3e:	4a99      	ldr	r2, [pc, #612]	@ (80011a4 <sensorTask+0x458>)
 8000f40:	7992      	ldrb	r2, [r2, #6]
 8000f42:	4619      	mov	r1, r3
 8000f44:	489a      	ldr	r0, [pc, #616]	@ (80011b0 <sensorTask+0x464>)
 8000f46:	f7ff fe4f 	bl	8000be8 <sendCANData>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4b97      	ldr	r3, [pc, #604]	@ (80011ac <sensorTask+0x460>)
 8000f50:	701a      	strb	r2, [r3, #0]
	}

	if (RTOS_Time - DATA_02.time >= DATA_02.refresh_rate) {
 8000f52:	4b98      	ldr	r3, [pc, #608]	@ (80011b4 <sensorTask+0x468>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	4a96      	ldr	r2, [pc, #600]	@ (80011b4 <sensorTask+0x468>)
 8000f5c:	7912      	ldrb	r2, [r2, #4]
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	f0c0 80af 	bcc.w	80010c2 <sensorTask+0x376>
	    DATA_02.time = RTOS_Time;
 8000f64:	4a93      	ldr	r2, [pc, #588]	@ (80011b4 <sensorTask+0x468>)
 8000f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f68:	6013      	str	r3, [r2, #0]

	    data = readSensor(FR_Susp_Angle,FR_Susp_Angle_index);
 8000f6a:	4b93      	ldr	r3, [pc, #588]	@ (80011b8 <sensorTask+0x46c>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	4a93      	ldr	r2, [pc, #588]	@ (80011bc <sensorTask+0x470>)
 8000f70:	7812      	ldrb	r2, [r2, #0]
 8000f72:	4611      	mov	r1, r2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fb7d 	bl	8000674 <readSensor>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_02.data[0] = data&0xFF;;
 8000f7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4b8c      	ldr	r3, [pc, #560]	@ (80011b4 <sensorTask+0x468>)
 8000f84:	71da      	strb	r2, [r3, #7]
	    DATA_02.data[1] = (data>>8)&0xF;
 8000f86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	4b87      	ldr	r3, [pc, #540]	@ (80011b4 <sensorTask+0x468>)
 8000f96:	721a      	strb	r2, [r3, #8]

	    if (!data){
 8000f98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d103      	bne.n	8000fa6 <sensorTask+0x25a>
	    	error = FR_Susp_Angle_index;
 8000f9e:	4b87      	ldr	r3, [pc, #540]	@ (80011bc <sensorTask+0x470>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    data = readSensor(FL_Susp_Angle,FL_Susp_Angle_index);
 8000fa6:	4b86      	ldr	r3, [pc, #536]	@ (80011c0 <sensorTask+0x474>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	4a86      	ldr	r2, [pc, #536]	@ (80011c4 <sensorTask+0x478>)
 8000fac:	7812      	ldrb	r2, [r2, #0]
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fb5f 	bl	8000674 <readSensor>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_02.data[1] |= (data&0xF)<<4;
 8000fba:	4b7e      	ldr	r3, [pc, #504]	@ (80011b4 <sensorTask+0x468>)
 8000fbc:	7a1b      	ldrb	r3, [r3, #8]
 8000fbe:	b25a      	sxtb	r2, r3
 8000fc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fc2:	b25b      	sxtb	r3, r3
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	b25b      	sxtb	r3, r3
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	b25b      	sxtb	r3, r3
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	4b79      	ldr	r3, [pc, #484]	@ (80011b4 <sensorTask+0x468>)
 8000fd0:	721a      	strb	r2, [r3, #8]
	    DATA_02.data[2] = (data>>4)&0xFF;
 8000fd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fd4:	091b      	lsrs	r3, r3, #4
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4b76      	ldr	r3, [pc, #472]	@ (80011b4 <sensorTask+0x468>)
 8000fdc:	725a      	strb	r2, [r3, #9]

	    if (!data){
 8000fde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d103      	bne.n	8000fec <sensorTask+0x2a0>
	    	    	 error = FL_Susp_Angle_index;
 8000fe4:	4b77      	ldr	r3, [pc, #476]	@ (80011c4 <sensorTask+0x478>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    data = readSensor(RR_Susp_Angle,RR_Susp_Angle_index);
 8000fec:	4b76      	ldr	r3, [pc, #472]	@ (80011c8 <sensorTask+0x47c>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4a76      	ldr	r2, [pc, #472]	@ (80011cc <sensorTask+0x480>)
 8000ff2:	7812      	ldrb	r2, [r2, #0]
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff fb3c 	bl	8000674 <readSensor>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_02.data[3] = data&0xFF;;
 8001000:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001002:	b2da      	uxtb	r2, r3
 8001004:	4b6b      	ldr	r3, [pc, #428]	@ (80011b4 <sensorTask+0x468>)
 8001006:	729a      	strb	r2, [r3, #10]
	    DATA_02.data[4] = (data>>8)&0xF;
 8001008:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800100a:	0a1b      	lsrs	r3, r3, #8
 800100c:	b29b      	uxth	r3, r3
 800100e:	b2db      	uxtb	r3, r3
 8001010:	f003 030f 	and.w	r3, r3, #15
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4b67      	ldr	r3, [pc, #412]	@ (80011b4 <sensorTask+0x468>)
 8001018:	72da      	strb	r2, [r3, #11]

	    if (!data){
 800101a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800101c:	2b00      	cmp	r3, #0
 800101e:	d103      	bne.n	8001028 <sensorTask+0x2dc>
	    	    	 error = RR_Susp_Angle_index;
 8001020:	4b6a      	ldr	r3, [pc, #424]	@ (80011cc <sensorTask+0x480>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    data = readSensor(RL_Susp_Angle,RL_Susp_Angle_index);
 8001028:	4b69      	ldr	r3, [pc, #420]	@ (80011d0 <sensorTask+0x484>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	4a69      	ldr	r2, [pc, #420]	@ (80011d4 <sensorTask+0x488>)
 800102e:	7812      	ldrb	r2, [r2, #0]
 8001030:	4611      	mov	r1, r2
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fb1e 	bl	8000674 <readSensor>
 8001038:	4603      	mov	r3, r0
 800103a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_02.data[4] |= (data&0xF)<<4;
 800103c:	4b5d      	ldr	r3, [pc, #372]	@ (80011b4 <sensorTask+0x468>)
 800103e:	7adb      	ldrb	r3, [r3, #11]
 8001040:	b25a      	sxtb	r2, r3
 8001042:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001044:	b25b      	sxtb	r3, r3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	b25b      	sxtb	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b25b      	sxtb	r3, r3
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b58      	ldr	r3, [pc, #352]	@ (80011b4 <sensorTask+0x468>)
 8001052:	72da      	strb	r2, [r3, #11]
	    DATA_02.data[5] = (data>>4)&0xFF;
 8001054:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001056:	091b      	lsrs	r3, r3, #4
 8001058:	b29b      	uxth	r3, r3
 800105a:	b2da      	uxtb	r2, r3
 800105c:	4b55      	ldr	r3, [pc, #340]	@ (80011b4 <sensorTask+0x468>)
 800105e:	731a      	strb	r2, [r3, #12]

	    if (!data){
 8001060:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001062:	2b00      	cmp	r3, #0
 8001064:	d103      	bne.n	800106e <sensorTask+0x322>
	     	 error = RL_Susp_Angle_index;
 8001066:	4b5b      	ldr	r3, [pc, #364]	@ (80011d4 <sensorTask+0x488>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    data = readSensor(Wheel_Angle,Wheel_Angle_index);
 800106e:	4b5a      	ldr	r3, [pc, #360]	@ (80011d8 <sensorTask+0x48c>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	4a5a      	ldr	r2, [pc, #360]	@ (80011dc <sensorTask+0x490>)
 8001074:	7812      	ldrb	r2, [r2, #0]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fafb 	bl	8000674 <readSensor>
 800107e:	4603      	mov	r3, r0
 8001080:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_02.data[6] = data&0xFF;;
 8001082:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b4b      	ldr	r3, [pc, #300]	@ (80011b4 <sensorTask+0x468>)
 8001088:	735a      	strb	r2, [r3, #13]
	    DATA_02.data[7] = (data>>8)&0xF;
 800108a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800108c:	0a1b      	lsrs	r3, r3, #8
 800108e:	b29b      	uxth	r3, r3
 8001090:	b2db      	uxtb	r3, r3
 8001092:	f003 030f 	and.w	r3, r3, #15
 8001096:	b2da      	uxtb	r2, r3
 8001098:	4b46      	ldr	r3, [pc, #280]	@ (80011b4 <sensorTask+0x468>)
 800109a:	739a      	strb	r2, [r3, #14]

	    if (!data){
 800109c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d103      	bne.n	80010aa <sensorTask+0x35e>
	    	 error = Wheel_Angle_index;
 80010a2:	4b4e      	ldr	r3, [pc, #312]	@ (80011dc <sensorTask+0x490>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	    hal_message = sendCANData(DATA_02.data,DATA_02.id,DATA_02.dlc);
 80010aa:	4b42      	ldr	r3, [pc, #264]	@ (80011b4 <sensorTask+0x468>)
 80010ac:	795b      	ldrb	r3, [r3, #5]
 80010ae:	4a41      	ldr	r2, [pc, #260]	@ (80011b4 <sensorTask+0x468>)
 80010b0:	7992      	ldrb	r2, [r2, #6]
 80010b2:	4619      	mov	r1, r3
 80010b4:	484a      	ldr	r0, [pc, #296]	@ (80011e0 <sensorTask+0x494>)
 80010b6:	f7ff fd97 	bl	8000be8 <sendCANData>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	4b3b      	ldr	r3, [pc, #236]	@ (80011ac <sensorTask+0x460>)
 80010c0:	701a      	strb	r2, [r3, #0]
	}

	if (RTOS_Time - DATA_03.time >= DATA_03.refresh_rate) {
 80010c2:	4b48      	ldr	r3, [pc, #288]	@ (80011e4 <sensorTask+0x498>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	4a46      	ldr	r2, [pc, #280]	@ (80011e4 <sensorTask+0x498>)
 80010cc:	7912      	ldrb	r2, [r2, #4]
 80010ce:	4293      	cmp	r3, r2
 80010d0:	f0c0 80a6 	bcc.w	8001220 <sensorTask+0x4d4>
	    DATA_03.time = RTOS_Time;
 80010d4:	4a43      	ldr	r2, [pc, #268]	@ (80011e4 <sensorTask+0x498>)
 80010d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010d8:	6013      	str	r3, [r2, #0]

	    data = readSensor(FR_Hall,FR_Hall_index);
 80010da:	4b43      	ldr	r3, [pc, #268]	@ (80011e8 <sensorTask+0x49c>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	4a43      	ldr	r2, [pc, #268]	@ (80011ec <sensorTask+0x4a0>)
 80010e0:	7812      	ldrb	r2, [r2, #0]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fac5 	bl	8000674 <readSensor>
 80010ea:	4603      	mov	r3, r0
 80010ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_03.data[0] = data&0xFF;;
 80010ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b3c      	ldr	r3, [pc, #240]	@ (80011e4 <sensorTask+0x498>)
 80010f4:	71da      	strb	r2, [r3, #7]
	    DATA_03.data[1] = (data>>8)&0xF;
 80010f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80010f8:	0a1b      	lsrs	r3, r3, #8
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	f003 030f 	and.w	r3, r3, #15
 8001102:	b2da      	uxtb	r2, r3
 8001104:	4b37      	ldr	r3, [pc, #220]	@ (80011e4 <sensorTask+0x498>)
 8001106:	721a      	strb	r2, [r3, #8]

	    data = readSensor(FL_Hall,FL_Hall_index);
 8001108:	4b39      	ldr	r3, [pc, #228]	@ (80011f0 <sensorTask+0x4a4>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4a39      	ldr	r2, [pc, #228]	@ (80011f4 <sensorTask+0x4a8>)
 800110e:	7812      	ldrb	r2, [r2, #0]
 8001110:	4611      	mov	r1, r2
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff faae 	bl	8000674 <readSensor>
 8001118:	4603      	mov	r3, r0
 800111a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_03.data[1] |= (data&0xF)<<4;
 800111c:	4b31      	ldr	r3, [pc, #196]	@ (80011e4 <sensorTask+0x498>)
 800111e:	7a1b      	ldrb	r3, [r3, #8]
 8001120:	b25a      	sxtb	r2, r3
 8001122:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001124:	b25b      	sxtb	r3, r3
 8001126:	011b      	lsls	r3, r3, #4
 8001128:	b25b      	sxtb	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	b25b      	sxtb	r3, r3
 800112e:	b2da      	uxtb	r2, r3
 8001130:	4b2c      	ldr	r3, [pc, #176]	@ (80011e4 <sensorTask+0x498>)
 8001132:	721a      	strb	r2, [r3, #8]
	    DATA_03.data[2] = (data>>4)&0xFF;
 8001134:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001136:	091b      	lsrs	r3, r3, #4
 8001138:	b29b      	uxth	r3, r3
 800113a:	b2da      	uxtb	r2, r3
 800113c:	4b29      	ldr	r3, [pc, #164]	@ (80011e4 <sensorTask+0x498>)
 800113e:	725a      	strb	r2, [r3, #9]

	    data = readSensor(RR_Hall,FL_Hall_index);
 8001140:	4b2d      	ldr	r3, [pc, #180]	@ (80011f8 <sensorTask+0x4ac>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	4a2b      	ldr	r2, [pc, #172]	@ (80011f4 <sensorTask+0x4a8>)
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	4611      	mov	r1, r2
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff fa92 	bl	8000674 <readSensor>
 8001150:	4603      	mov	r3, r0
 8001152:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_03.data[3] = data&0xFF;;
 8001154:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001156:	b2da      	uxtb	r2, r3
 8001158:	4b22      	ldr	r3, [pc, #136]	@ (80011e4 <sensorTask+0x498>)
 800115a:	729a      	strb	r2, [r3, #10]
	    DATA_03.data[4] = (data>>8)&0xF;
 800115c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800115e:	0a1b      	lsrs	r3, r3, #8
 8001160:	b29b      	uxth	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f003 030f 	and.w	r3, r3, #15
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <sensorTask+0x498>)
 800116c:	72da      	strb	r2, [r3, #11]

	    data = readSensor(RL_Hall,RL_Hall_index);
 800116e:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <sensorTask+0x4b0>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	4a23      	ldr	r2, [pc, #140]	@ (8001200 <sensorTask+0x4b4>)
 8001174:	7812      	ldrb	r2, [r2, #0]
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fa7b 	bl	8000674 <readSensor>
 800117e:	4603      	mov	r3, r0
 8001180:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_03.data[4] |= (data&0xF)<<4;
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <sensorTask+0x498>)
 8001184:	7adb      	ldrb	r3, [r3, #11]
 8001186:	b25a      	sxtb	r2, r3
 8001188:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800118a:	b25b      	sxtb	r3, r3
 800118c:	011b      	lsls	r3, r3, #4
 800118e:	b25b      	sxtb	r3, r3
 8001190:	4313      	orrs	r3, r2
 8001192:	b25b      	sxtb	r3, r3
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <sensorTask+0x498>)
 8001198:	72da      	strb	r2, [r3, #11]
	    DATA_03.data[5] = (data>>4)&0xFF;
 800119a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800119c:	091b      	lsrs	r3, r3, #4
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	e02f      	b.n	8001204 <sensorTask+0x4b8>
 80011a4:	20000414 	.word	0x20000414
 80011a8:	08007038 	.word	0x08007038
 80011ac:	20000404 	.word	0x20000404
 80011b0:	2000041b 	.word	0x2000041b
 80011b4:	20000424 	.word	0x20000424
 80011b8:	08007097 	.word	0x08007097
 80011bc:	080070aa 	.word	0x080070aa
 80011c0:	08007098 	.word	0x08007098
 80011c4:	080070ab 	.word	0x080070ab
 80011c8:	08007099 	.word	0x08007099
 80011cc:	080070ac 	.word	0x080070ac
 80011d0:	0800709a 	.word	0x0800709a
 80011d4:	080070ad 	.word	0x080070ad
 80011d8:	08007090 	.word	0x08007090
 80011dc:	080070a4 	.word	0x080070a4
 80011e0:	2000042b 	.word	0x2000042b
 80011e4:	20000434 	.word	0x20000434
 80011e8:	08007091 	.word	0x08007091
 80011ec:	080070a5 	.word	0x080070a5
 80011f0:	08007092 	.word	0x08007092
 80011f4:	080070a6 	.word	0x080070a6
 80011f8:	08007093 	.word	0x08007093
 80011fc:	08007094 	.word	0x08007094
 8001200:	080070a7 	.word	0x080070a7
 8001204:	4b9d      	ldr	r3, [pc, #628]	@ (800147c <sensorTask+0x730>)
 8001206:	731a      	strb	r2, [r3, #12]

	    hal_message = sendCANData(DATA_03.data,DATA_03.id,DATA_03.dlc);
 8001208:	4b9c      	ldr	r3, [pc, #624]	@ (800147c <sensorTask+0x730>)
 800120a:	795b      	ldrb	r3, [r3, #5]
 800120c:	4a9b      	ldr	r2, [pc, #620]	@ (800147c <sensorTask+0x730>)
 800120e:	7992      	ldrb	r2, [r2, #6]
 8001210:	4619      	mov	r1, r3
 8001212:	489b      	ldr	r0, [pc, #620]	@ (8001480 <sensorTask+0x734>)
 8001214:	f7ff fce8 	bl	8000be8 <sendCANData>
 8001218:	4603      	mov	r3, r0
 800121a:	461a      	mov	r2, r3
 800121c:	4b99      	ldr	r3, [pc, #612]	@ (8001484 <sensorTask+0x738>)
 800121e:	701a      	strb	r2, [r3, #0]
	}

	if (RTOS_Time - DATA_04.time >= DATA_04.refresh_rate) {
 8001220:	4b99      	ldr	r3, [pc, #612]	@ (8001488 <sensorTask+0x73c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	4a97      	ldr	r2, [pc, #604]	@ (8001488 <sensorTask+0x73c>)
 800122a:	7912      	ldrb	r2, [r2, #4]
 800122c:	4293      	cmp	r3, r2
 800122e:	d32c      	bcc.n	800128a <sensorTask+0x53e>
	    DATA_04.time = RTOS_Time;
 8001230:	4a95      	ldr	r2, [pc, #596]	@ (8001488 <sensorTask+0x73c>)
 8001232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001234:	6013      	str	r3, [r2, #0]

	    data = readSensor(Oil_Pressure,Oil_Pressure_index);
 8001236:	4b95      	ldr	r3, [pc, #596]	@ (800148c <sensorTask+0x740>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	4a95      	ldr	r2, [pc, #596]	@ (8001490 <sensorTask+0x744>)
 800123c:	7812      	ldrb	r2, [r2, #0]
 800123e:	4611      	mov	r1, r2
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fa17 	bl	8000674 <readSensor>
 8001246:	4603      	mov	r3, r0
 8001248:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_04.data[0] = data&0xFF;;
 800124a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4b8e      	ldr	r3, [pc, #568]	@ (8001488 <sensorTask+0x73c>)
 8001250:	71da      	strb	r2, [r3, #7]
	    DATA_04.data[1] = (data>>8)&0xF;
 8001252:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001254:	0a1b      	lsrs	r3, r3, #8
 8001256:	b29b      	uxth	r3, r3
 8001258:	b2db      	uxtb	r3, r3
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b89      	ldr	r3, [pc, #548]	@ (8001488 <sensorTask+0x73c>)
 8001262:	721a      	strb	r2, [r3, #8]
	    hal_message = sendCANString("CA_");
 8001264:	488b      	ldr	r0, [pc, #556]	@ (8001494 <sensorTask+0x748>)
 8001266:	f7ff fc29 	bl	8000abc <sendCANString>
 800126a:	4603      	mov	r3, r0
 800126c:	461a      	mov	r2, r3
 800126e:	4b85      	ldr	r3, [pc, #532]	@ (8001484 <sensorTask+0x738>)
 8001270:	701a      	strb	r2, [r3, #0]

	    //data = readSensor(Oil_Temp,Oil_Temp_index);
	    //DATA_04.data[1] |= (data&0xF)<<4;
	    //DATA_04.data[2] = (data>>4)&0xFF;

	    hal_message = sendCANData(DATA_04.data,DATA_04.id,DATA_04.dlc);
 8001272:	4b85      	ldr	r3, [pc, #532]	@ (8001488 <sensorTask+0x73c>)
 8001274:	795b      	ldrb	r3, [r3, #5]
 8001276:	4a84      	ldr	r2, [pc, #528]	@ (8001488 <sensorTask+0x73c>)
 8001278:	7992      	ldrb	r2, [r2, #6]
 800127a:	4619      	mov	r1, r3
 800127c:	4886      	ldr	r0, [pc, #536]	@ (8001498 <sensorTask+0x74c>)
 800127e:	f7ff fcb3 	bl	8000be8 <sendCANData>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	4b7f      	ldr	r3, [pc, #508]	@ (8001484 <sensorTask+0x738>)
 8001288:	701a      	strb	r2, [r3, #0]
	    DATA_05.data[5] = (data>>4)&0xFF;

	    hal_message = sendCANData(DATA_05.data,DATA_05.id,DATA_05.dlc);
	}*/

	if (RTOS_Time - DATA_06.time >= DATA_06.refresh_rate) {
 800128a:	4b84      	ldr	r3, [pc, #528]	@ (800149c <sensorTask+0x750>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	4a82      	ldr	r2, [pc, #520]	@ (800149c <sensorTask+0x750>)
 8001294:	7912      	ldrb	r2, [r2, #4]
 8001296:	4293      	cmp	r3, r2
 8001298:	d34a      	bcc.n	8001330 <sensorTask+0x5e4>
	    DATA_06.time = RTOS_Time;
 800129a:	4a80      	ldr	r2, [pc, #512]	@ (800149c <sensorTask+0x750>)
 800129c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129e:	6013      	str	r3, [r2, #0]

	    data = readSensor(Brake_Pedal_Angle,Brake_Pedal_Angle_index);
	    DATA_06.data[1] |= (data&0xF)<<4;
	    DATA_06.data[2] = (data>>4)&0xFF;*/

	    DATA_06.data[0] = 0;
 80012a0:	4b7e      	ldr	r3, [pc, #504]	@ (800149c <sensorTask+0x750>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	71da      	strb	r2, [r3, #7]
	    DATA_06.data[1] = 0;
 80012a6:	4b7d      	ldr	r3, [pc, #500]	@ (800149c <sensorTask+0x750>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	721a      	strb	r2, [r3, #8]
	    DATA_06.data[2] = 0;
 80012ac:	4b7b      	ldr	r3, [pc, #492]	@ (800149c <sensorTask+0x750>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	725a      	strb	r2, [r3, #9]

	    data = readSensor(F_Brakeline_Pressure,F_Brakeline_Pressure_index);
 80012b2:	4b7b      	ldr	r3, [pc, #492]	@ (80014a0 <sensorTask+0x754>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4a7b      	ldr	r2, [pc, #492]	@ (80014a4 <sensorTask+0x758>)
 80012b8:	7812      	ldrb	r2, [r2, #0]
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff f9d9 	bl	8000674 <readSensor>
 80012c2:	4603      	mov	r3, r0
 80012c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_06.data[3] = data&0xFF;;
 80012c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012c8:	b2da      	uxtb	r2, r3
 80012ca:	4b74      	ldr	r3, [pc, #464]	@ (800149c <sensorTask+0x750>)
 80012cc:	729a      	strb	r2, [r3, #10]
	    DATA_06.data[4] = (data>>8)&0xF;
 80012ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4b6f      	ldr	r3, [pc, #444]	@ (800149c <sensorTask+0x750>)
 80012de:	72da      	strb	r2, [r3, #11]

	    data = readSensor(R_Brakeline_Pressure,R_Brakeline_Pressure_index);
 80012e0:	4b71      	ldr	r3, [pc, #452]	@ (80014a8 <sensorTask+0x75c>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4a71      	ldr	r2, [pc, #452]	@ (80014ac <sensorTask+0x760>)
 80012e6:	7812      	ldrb	r2, [r2, #0]
 80012e8:	4611      	mov	r1, r2
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff f9c2 	bl	8000674 <readSensor>
 80012f0:	4603      	mov	r3, r0
 80012f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    DATA_06.data[4] |= (data&0xF)<<4;
 80012f4:	4b69      	ldr	r3, [pc, #420]	@ (800149c <sensorTask+0x750>)
 80012f6:	7adb      	ldrb	r3, [r3, #11]
 80012f8:	b25a      	sxtb	r2, r3
 80012fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	011b      	lsls	r3, r3, #4
 8001300:	b25b      	sxtb	r3, r3
 8001302:	4313      	orrs	r3, r2
 8001304:	b25b      	sxtb	r3, r3
 8001306:	b2da      	uxtb	r2, r3
 8001308:	4b64      	ldr	r3, [pc, #400]	@ (800149c <sensorTask+0x750>)
 800130a:	72da      	strb	r2, [r3, #11]
	    DATA_06.data[5] = (data>>4)&0xFF;
 800130c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800130e:	091b      	lsrs	r3, r3, #4
 8001310:	b29b      	uxth	r3, r3
 8001312:	b2da      	uxtb	r2, r3
 8001314:	4b61      	ldr	r3, [pc, #388]	@ (800149c <sensorTask+0x750>)
 8001316:	731a      	strb	r2, [r3, #12]

	    hal_message = sendCANData(DATA_06.data,DATA_06.id,DATA_06.dlc);
 8001318:	4b60      	ldr	r3, [pc, #384]	@ (800149c <sensorTask+0x750>)
 800131a:	795b      	ldrb	r3, [r3, #5]
 800131c:	4a5f      	ldr	r2, [pc, #380]	@ (800149c <sensorTask+0x750>)
 800131e:	7992      	ldrb	r2, [r2, #6]
 8001320:	4619      	mov	r1, r3
 8001322:	4863      	ldr	r0, [pc, #396]	@ (80014b0 <sensorTask+0x764>)
 8001324:	f7ff fc60 	bl	8000be8 <sendCANData>
 8001328:	4603      	mov	r3, r0
 800132a:	461a      	mov	r2, r3
 800132c:	4b55      	ldr	r3, [pc, #340]	@ (8001484 <sensorTask+0x738>)
 800132e:	701a      	strb	r2, [r3, #0]

	if (RTOS_Time - DATA_09.time >= DATA_09.refresh_rate) {
	    DATA_09.time = RTOS_Time;
	}*/

	if (RTOS_Time - DATA_10.time >= DATA_10.refresh_rate) {
 8001330:	4b60      	ldr	r3, [pc, #384]	@ (80014b4 <sensorTask+0x768>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	4a5e      	ldr	r2, [pc, #376]	@ (80014b4 <sensorTask+0x768>)
 800133a:	7912      	ldrb	r2, [r2, #4]
 800133c:	4293      	cmp	r3, r2
 800133e:	f0c0 8091 	bcc.w	8001464 <sensorTask+0x718>
		    DATA_10.time = RTOS_Time;
 8001342:	4a5c      	ldr	r2, [pc, #368]	@ (80014b4 <sensorTask+0x768>)
 8001344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001346:	6013      	str	r3, [r2, #0]
		    data = readSensor(MAP_1_Pressure,MAP_1_Pressure_index);
 8001348:	4b5b      	ldr	r3, [pc, #364]	@ (80014b8 <sensorTask+0x76c>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	4a5b      	ldr	r2, [pc, #364]	@ (80014bc <sensorTask+0x770>)
 800134e:	7812      	ldrb	r2, [r2, #0]
 8001350:	4611      	mov	r1, r2
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff f98e 	bl	8000674 <readSensor>
 8001358:	4603      	mov	r3, r0
 800135a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		    DATA_10.data[0] = data&0xFF;;
 800135c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800135e:	b2da      	uxtb	r2, r3
 8001360:	4b54      	ldr	r3, [pc, #336]	@ (80014b4 <sensorTask+0x768>)
 8001362:	71da      	strb	r2, [r3, #7]
		    DATA_10.data[1] = (data>>8)&0xF;
 8001364:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001366:	0a1b      	lsrs	r3, r3, #8
 8001368:	b29b      	uxth	r3, r3
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f003 030f 	and.w	r3, r3, #15
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b50      	ldr	r3, [pc, #320]	@ (80014b4 <sensorTask+0x768>)
 8001374:	721a      	strb	r2, [r3, #8]

		    if (!data){
 8001376:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001378:	2b00      	cmp	r3, #0
 800137a:	d103      	bne.n	8001384 <sensorTask+0x638>
		    	  error = MAP_1_Pressure_index;
 800137c:	4b4f      	ldr	r3, [pc, #316]	@ (80014bc <sensorTask+0x770>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		    }

    	    data = readSensor(MAP_2_Pressure,MAP_2_Pressure_index);
 8001384:	4b4e      	ldr	r3, [pc, #312]	@ (80014c0 <sensorTask+0x774>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4a4e      	ldr	r2, [pc, #312]	@ (80014c4 <sensorTask+0x778>)
 800138a:	7812      	ldrb	r2, [r2, #0]
 800138c:	4611      	mov	r1, r2
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f970 	bl	8000674 <readSensor>
 8001394:	4603      	mov	r3, r0
 8001396:	84bb      	strh	r3, [r7, #36]	@ 0x24
    	    DATA_10.data[1] |= (data&0xF)<<4;
 8001398:	4b46      	ldr	r3, [pc, #280]	@ (80014b4 <sensorTask+0x768>)
 800139a:	7a1b      	ldrb	r3, [r3, #8]
 800139c:	b25a      	sxtb	r2, r3
 800139e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013a0:	b25b      	sxtb	r3, r3
 80013a2:	011b      	lsls	r3, r3, #4
 80013a4:	b25b      	sxtb	r3, r3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	b25b      	sxtb	r3, r3
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	4b41      	ldr	r3, [pc, #260]	@ (80014b4 <sensorTask+0x768>)
 80013ae:	721a      	strb	r2, [r3, #8]
    	    DATA_10.data[2] = (data>>4)&0xFF;
 80013b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013b2:	091b      	lsrs	r3, r3, #4
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	4b3e      	ldr	r3, [pc, #248]	@ (80014b4 <sensorTask+0x768>)
 80013ba:	725a      	strb	r2, [r3, #9]

    	    if (!data){
 80013bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d103      	bne.n	80013ca <sensorTask+0x67e>
    	    	error = MAP_2_Pressure_index;
 80013c2:	4b40      	ldr	r3, [pc, #256]	@ (80014c4 <sensorTask+0x778>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    	    }

    	    data = readSensor(MAF_Flow,MAF_Flow_index);
 80013ca:	4b3f      	ldr	r3, [pc, #252]	@ (80014c8 <sensorTask+0x77c>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	4a3f      	ldr	r2, [pc, #252]	@ (80014cc <sensorTask+0x780>)
 80013d0:	7812      	ldrb	r2, [r2, #0]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f94d 	bl	8000674 <readSensor>
 80013da:	4603      	mov	r3, r0
 80013dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
    	    DATA_10.data[3] = data&0xFF;
 80013de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4b34      	ldr	r3, [pc, #208]	@ (80014b4 <sensorTask+0x768>)
 80013e4:	729a      	strb	r2, [r3, #10]
    	    DATA_10.data[4] = (data>>8)&0xF;
 80013e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	4b2f      	ldr	r3, [pc, #188]	@ (80014b4 <sensorTask+0x768>)
 80013f6:	72da      	strb	r2, [r3, #11]

    	    if (!data){
 80013f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d103      	bne.n	8001406 <sensorTask+0x6ba>
    	    	error = MAF_Flow_index;
 80013fe:	4b33      	ldr	r3, [pc, #204]	@ (80014cc <sensorTask+0x780>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    	    }

    	    data = readSensor(Oil_Temp,Oil_Temp_index);
 8001406:	4b32      	ldr	r3, [pc, #200]	@ (80014d0 <sensorTask+0x784>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	4a32      	ldr	r2, [pc, #200]	@ (80014d4 <sensorTask+0x788>)
 800140c:	7812      	ldrb	r2, [r2, #0]
 800140e:	4611      	mov	r1, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f92f 	bl	8000674 <readSensor>
 8001416:	4603      	mov	r3, r0
 8001418:	84bb      	strh	r3, [r7, #36]	@ 0x24
    	    DATA_10.data[4] |= (data&0xF)<<4;
 800141a:	4b26      	ldr	r3, [pc, #152]	@ (80014b4 <sensorTask+0x768>)
 800141c:	7adb      	ldrb	r3, [r3, #11]
 800141e:	b25a      	sxtb	r2, r3
 8001420:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001422:	b25b      	sxtb	r3, r3
 8001424:	011b      	lsls	r3, r3, #4
 8001426:	b25b      	sxtb	r3, r3
 8001428:	4313      	orrs	r3, r2
 800142a:	b25b      	sxtb	r3, r3
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <sensorTask+0x768>)
 8001430:	72da      	strb	r2, [r3, #11]
    	    DATA_10.data[5] = (data>>4)&0xFF;
 8001432:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001434:	091b      	lsrs	r3, r3, #4
 8001436:	b29b      	uxth	r3, r3
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <sensorTask+0x768>)
 800143c:	731a      	strb	r2, [r3, #12]

    	    if (!data){
 800143e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001440:	2b00      	cmp	r3, #0
 8001442:	d103      	bne.n	800144c <sensorTask+0x700>
    	    	error = Oil_Temp_index;
 8001444:	4b23      	ldr	r3, [pc, #140]	@ (80014d4 <sensorTask+0x788>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    	    }

    	    hal_message = sendCANData(DATA_10.data,DATA_10.id,DATA_10.dlc);
 800144c:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <sensorTask+0x768>)
 800144e:	795b      	ldrb	r3, [r3, #5]
 8001450:	4a18      	ldr	r2, [pc, #96]	@ (80014b4 <sensorTask+0x768>)
 8001452:	7992      	ldrb	r2, [r2, #6]
 8001454:	4619      	mov	r1, r3
 8001456:	4820      	ldr	r0, [pc, #128]	@ (80014d8 <sensorTask+0x78c>)
 8001458:	f7ff fbc6 	bl	8000be8 <sendCANData>
 800145c:	4603      	mov	r3, r0
 800145e:	461a      	mov	r2, r3
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <sensorTask+0x738>)
 8001462:	701a      	strb	r2, [r3, #0]
		}

	if (RTOS_Time - ERROR_CHECK.time >= ERROR_CHECK.refresh_rate){
 8001464:	4b1d      	ldr	r3, [pc, #116]	@ (80014dc <sensorTask+0x790>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <sensorTask+0x790>)
 800146e:	7912      	ldrb	r2, [r2, #4]
 8001470:	4293      	cmp	r3, r2
 8001472:	d345      	bcc.n	8001500 <sensorTask+0x7b4>
		ERROR_CHECK.time = RTOS_Time;
 8001474:	4a19      	ldr	r2, [pc, #100]	@ (80014dc <sensorTask+0x790>)
 8001476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e031      	b.n	80014e0 <sensorTask+0x794>
 800147c:	20000434 	.word	0x20000434
 8001480:	2000043b 	.word	0x2000043b
 8001484:	20000404 	.word	0x20000404
 8001488:	20000444 	.word	0x20000444
 800148c:	0800709f 	.word	0x0800709f
 8001490:	080070b2 	.word	0x080070b2
 8001494:	08007040 	.word	0x08007040
 8001498:	2000044b 	.word	0x2000044b
 800149c:	20000464 	.word	0x20000464
 80014a0:	08007095 	.word	0x08007095
 80014a4:	080070a8 	.word	0x080070a8
 80014a8:	08007096 	.word	0x08007096
 80014ac:	080070a9 	.word	0x080070a9
 80014b0:	2000046b 	.word	0x2000046b
 80014b4:	200004a4 	.word	0x200004a4
 80014b8:	0800709b 	.word	0x0800709b
 80014bc:	080070ae 	.word	0x080070ae
 80014c0:	0800709c 	.word	0x0800709c
 80014c4:	080070af 	.word	0x080070af
 80014c8:	0800709d 	.word	0x0800709d
 80014cc:	080070b0 	.word	0x080070b0
 80014d0:	0800709e 	.word	0x0800709e
 80014d4:	080070b1 	.word	0x080070b1
 80014d8:	200004ab 	.word	0x200004ab
 80014dc:	200004c4 	.word	0x200004c4
		ERROR_CHECK.data[0]=error;
 80014e0:	4a25      	ldr	r2, [pc, #148]	@ (8001578 <sensorTask+0x82c>)
 80014e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014e6:	71d3      	strb	r3, [r2, #7]
		hal_message = sendCANData(ERROR_CHECK.data,ERROR_CHECK.id,ERROR_CHECK.dlc);
 80014e8:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <sensorTask+0x82c>)
 80014ea:	795b      	ldrb	r3, [r3, #5]
 80014ec:	4a22      	ldr	r2, [pc, #136]	@ (8001578 <sensorTask+0x82c>)
 80014ee:	7992      	ldrb	r2, [r2, #6]
 80014f0:	4619      	mov	r1, r3
 80014f2:	4822      	ldr	r0, [pc, #136]	@ (800157c <sensorTask+0x830>)
 80014f4:	f7ff fb78 	bl	8000be8 <sendCANData>
 80014f8:	4603      	mov	r3, r0
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b20      	ldr	r3, [pc, #128]	@ (8001580 <sensorTask+0x834>)
 80014fe:	701a      	strb	r2, [r3, #0]
	}

	Time_now = HAL_GetTick() - Time_old;
 8001500:	f000 fbd0 	bl	8001ca4 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	623b      	str	r3, [r7, #32]

	if (RTOS_Time - BUFFER_ACK.time >= BUFFER_ACK.refresh_rate) {
 800150c:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <sensorTask+0x838>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	4a1b      	ldr	r2, [pc, #108]	@ (8001584 <sensorTask+0x838>)
 8001516:	7912      	ldrb	r2, [r2, #4]
 8001518:	4293      	cmp	r3, r2
 800151a:	d319      	bcc.n	8001550 <sensorTask+0x804>
		BUFFER_ACK.time = RTOS_Time;
 800151c:	4a19      	ldr	r2, [pc, #100]	@ (8001584 <sensorTask+0x838>)
 800151e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001520:	6013      	str	r3, [r2, #0]
		BUFFER_ACK.data[0]='1';
 8001522:	4b18      	ldr	r3, [pc, #96]	@ (8001584 <sensorTask+0x838>)
 8001524:	2231      	movs	r2, #49	@ 0x31
 8001526:	71da      	strb	r2, [r3, #7]
		BUFFER_ACK.data[1]=time_dif&0xFF;
 8001528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152a:	b2da      	uxtb	r2, r3
 800152c:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <sensorTask+0x838>)
 800152e:	721a      	strb	r2, [r3, #8]
		BUFFER_ACK.data[2]=Time_now&0xFF;
 8001530:	6a3b      	ldr	r3, [r7, #32]
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b13      	ldr	r3, [pc, #76]	@ (8001584 <sensorTask+0x838>)
 8001536:	725a      	strb	r2, [r3, #9]
		hal_message = sendCANData(BUFFER_ACK.data,BUFFER_ACK.id,BUFFER_ACK.dlc);
 8001538:	4b12      	ldr	r3, [pc, #72]	@ (8001584 <sensorTask+0x838>)
 800153a:	795b      	ldrb	r3, [r3, #5]
 800153c:	4a11      	ldr	r2, [pc, #68]	@ (8001584 <sensorTask+0x838>)
 800153e:	7992      	ldrb	r2, [r2, #6]
 8001540:	4619      	mov	r1, r3
 8001542:	4811      	ldr	r0, [pc, #68]	@ (8001588 <sensorTask+0x83c>)
 8001544:	f7ff fb50 	bl	8000be8 <sendCANData>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <sensorTask+0x834>)
 800154e:	701a      	strb	r2, [r3, #0]
	}
	vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(Time_Mult));
 8001550:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <sensorTask+0x840>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	461a      	mov	r2, r3
 8001556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	4a0c      	ldr	r2, [pc, #48]	@ (8001590 <sensorTask+0x844>)
 8001560:	fba2 2303 	umull	r2, r3, r2, r3
 8001564:	099a      	lsrs	r2, r3, #6
 8001566:	f107 031c 	add.w	r3, r7, #28
 800156a:	4611      	mov	r1, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f003 ff6b 	bl	8005448 <vTaskDelayUntil>
  {
 8001572:	f7ff bbf6 	b.w	8000d62 <sensorTask+0x16>
 8001576:	bf00      	nop
 8001578:	200004c4 	.word	0x200004c4
 800157c:	200004cb 	.word	0x200004cb
 8001580:	20000404 	.word	0x20000404
 8001584:	200004b4 	.word	0x200004b4
 8001588:	200004bb 	.word	0x200004bb
 800158c:	0800708c 	.word	0x0800708c
 8001590:	10624dd3 	.word	0x10624dd3

08001594 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	4a27      	ldr	r2, [pc, #156]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015ae:	f043 0320 	orr.w	r3, r3, #32
 80015b2:	6193      	str	r3, [r2, #24]
 80015b4:	4b25      	ldr	r3, [pc, #148]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	f003 0320 	and.w	r3, r3, #32
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c0:	4b22      	ldr	r3, [pc, #136]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	4a21      	ldr	r2, [pc, #132]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	6193      	str	r3, [r2, #24]
 80015cc:	4b1f      	ldr	r3, [pc, #124]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	60bb      	str	r3, [r7, #8]
 80015d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d8:	4b1c      	ldr	r3, [pc, #112]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a1b      	ldr	r2, [pc, #108]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015de:	f043 0308 	orr.w	r3, r3, #8
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b19      	ldr	r3, [pc, #100]	@ (800164c <MX_GPIO_Init+0xb8>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 4104 	mov.w	r1, #33792	@ 0x8400
 80015f6:	4816      	ldr	r0, [pc, #88]	@ (8001650 <MX_GPIO_Init+0xbc>)
 80015f8:	f001 fc4a 	bl	8002e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80015fc:	2200      	movs	r2, #0
 80015fe:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 8001602:	4814      	ldr	r0, [pc, #80]	@ (8001654 <MX_GPIO_Init+0xc0>)
 8001604:	f001 fc44 	bl	8002e90 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001608:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800160c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2302      	movs	r3, #2
 8001618:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	4619      	mov	r1, r3
 8001620:	480b      	ldr	r0, [pc, #44]	@ (8001650 <MX_GPIO_Init+0xbc>)
 8001622:	f001 fab1 	bl	8002b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001626:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 800162a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162c:	2301      	movs	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	2302      	movs	r3, #2
 8001636:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001638:	f107 0310 	add.w	r3, r7, #16
 800163c:	4619      	mov	r1, r3
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_GPIO_Init+0xc0>)
 8001640:	f001 faa2 	bl	8002b88 <HAL_GPIO_Init>

}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40021000 	.word	0x40021000
 8001650:	40010800 	.word	0x40010800
 8001654:	40010c00 	.word	0x40010c00

08001658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165c:	f000 fafa 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001660:	f000 f822 	bl	80016a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001664:	f7ff ff96 	bl	8001594 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001668:	f7fe fd72 	bl	8000150 <MX_ADC1_Init>
  MX_CAN_Init();
 800166c:	f7ff f9a4 	bl	80009b8 <MX_CAN_Init>
  MX_ADC2_Init();
 8001670:	f7fe fdac 	bl	80001cc <MX_ADC2_Init>
  MX_TIM1_Init();
 8001674:	f000 fa5a 	bl	8001b2c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 8001678:	4808      	ldr	r0, [pc, #32]	@ (800169c <main+0x44>)
 800167a:	f001 f86f 	bl	800275c <HAL_CAN_Start>
  can_msg = sendCANString("CAN Started");
 800167e:	4808      	ldr	r0, [pc, #32]	@ (80016a0 <main+0x48>)
 8001680:	f7ff fa1c 	bl	8000abc <sendCANString>
 8001684:	4603      	mov	r3, r0
 8001686:	461a      	mov	r2, r3
 8001688:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <main+0x4c>)
 800168a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800168c:	f002 fe6a 	bl	8004364 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001690:	f7ff fae4 	bl	8000c5c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001694:	f002 fe88 	bl	80043a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <main+0x40>
 800169c:	200003dc 	.word	0x200003dc
 80016a0:	08007044 	.word	0x08007044
 80016a4:	2000040c 	.word	0x2000040c

080016a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b094      	sub	sp, #80	@ 0x50
 80016ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016b2:	2228      	movs	r2, #40	@ 0x28
 80016b4:	2100      	movs	r1, #0
 80016b6:	4618      	mov	r0, r3
 80016b8:	f005 fbbe 	bl	8006e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016d8:	2301      	movs	r3, #1
 80016da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016e2:	2300      	movs	r3, #0
 80016e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016e6:	2301      	movs	r3, #1
 80016e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ea:	2302      	movs	r3, #2
 80016ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016f4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80016f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016fe:	4618      	mov	r0, r3
 8001700:	f001 fbde 	bl	8002ec0 <HAL_RCC_OscConfig>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800170a:	f000 f83b 	bl	8001784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800170e:	230f      	movs	r3, #15
 8001710:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001712:	2302      	movs	r3, #2
 8001714:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800171a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800171e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2102      	movs	r1, #2
 800172a:	4618      	mov	r0, r3
 800172c:	f001 fe4a 	bl	80033c4 <HAL_RCC_ClockConfig>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001736:	f000 f825 	bl	8001784 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800173a:	2302      	movs	r3, #2
 800173c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800173e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001742:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001744:	1d3b      	adds	r3, r7, #4
 8001746:	4618      	mov	r0, r3
 8001748:	f001 fffa 	bl	8003740 <HAL_RCCEx_PeriphCLKConfig>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001752:	f000 f817 	bl	8001784 <Error_Handler>
  }
}
 8001756:	bf00      	nop
 8001758:	3750      	adds	r7, #80	@ 0x50
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d101      	bne.n	8001776 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001772:	f000 fa85 	bl	8001c80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40000800 	.word	0x40000800

08001784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <Error_Handler+0x8>

08001790 <setupSensors>:
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
 8001794:	2202      	movs	r2, #2
 8001796:	4b58      	ldr	r3, [pc, #352]	@ (80018f8 <setupSensors+0x168>)
 8001798:	711a      	strb	r2, [r3, #4]
 800179a:	4b57      	ldr	r3, [pc, #348]	@ (80018f8 <setupSensors+0x168>)
 800179c:	2202      	movs	r2, #2
 800179e:	715a      	strb	r2, [r3, #5]
 80017a0:	4b55      	ldr	r3, [pc, #340]	@ (80018f8 <setupSensors+0x168>)
 80017a2:	2205      	movs	r2, #5
 80017a4:	719a      	strb	r2, [r3, #6]
 80017a6:	2202      	movs	r2, #2
 80017a8:	4b54      	ldr	r3, [pc, #336]	@ (80018fc <setupSensors+0x16c>)
 80017aa:	711a      	strb	r2, [r3, #4]
 80017ac:	4b53      	ldr	r3, [pc, #332]	@ (80018fc <setupSensors+0x16c>)
 80017ae:	2203      	movs	r2, #3
 80017b0:	715a      	strb	r2, [r3, #5]
 80017b2:	4b52      	ldr	r3, [pc, #328]	@ (80018fc <setupSensors+0x16c>)
 80017b4:	2208      	movs	r2, #8
 80017b6:	719a      	strb	r2, [r3, #6]
 80017b8:	2202      	movs	r2, #2
 80017ba:	4b51      	ldr	r3, [pc, #324]	@ (8001900 <setupSensors+0x170>)
 80017bc:	711a      	strb	r2, [r3, #4]
 80017be:	4b50      	ldr	r3, [pc, #320]	@ (8001900 <setupSensors+0x170>)
 80017c0:	2204      	movs	r2, #4
 80017c2:	715a      	strb	r2, [r3, #5]
 80017c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001900 <setupSensors+0x170>)
 80017c6:	2208      	movs	r2, #8
 80017c8:	719a      	strb	r2, [r3, #6]
 80017ca:	2302      	movs	r3, #2
 80017cc:	461a      	mov	r2, r3
 80017ce:	0092      	lsls	r2, r2, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	461a      	mov	r2, r3
 80017d4:	0091      	lsls	r1, r2, #2
 80017d6:	461a      	mov	r2, r3
 80017d8:	460b      	mov	r3, r1
 80017da:	4413      	add	r3, r2
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	4b49      	ldr	r3, [pc, #292]	@ (8001904 <setupSensors+0x174>)
 80017e0:	711a      	strb	r2, [r3, #4]
 80017e2:	4b48      	ldr	r3, [pc, #288]	@ (8001904 <setupSensors+0x174>)
 80017e4:	2205      	movs	r2, #5
 80017e6:	715a      	strb	r2, [r3, #5]
 80017e8:	4b46      	ldr	r3, [pc, #280]	@ (8001904 <setupSensors+0x174>)
 80017ea:	2208      	movs	r2, #8
 80017ec:	719a      	strb	r2, [r3, #6]
 80017ee:	2302      	movs	r3, #2
 80017f0:	461a      	mov	r2, r3
 80017f2:	0092      	lsls	r2, r2, #2
 80017f4:	4413      	add	r3, r2
 80017f6:	461a      	mov	r2, r3
 80017f8:	0091      	lsls	r1, r2, #2
 80017fa:	461a      	mov	r2, r3
 80017fc:	460b      	mov	r3, r1
 80017fe:	4413      	add	r3, r2
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b41      	ldr	r3, [pc, #260]	@ (8001908 <setupSensors+0x178>)
 8001804:	711a      	strb	r2, [r3, #4]
 8001806:	4b40      	ldr	r3, [pc, #256]	@ (8001908 <setupSensors+0x178>)
 8001808:	2206      	movs	r2, #6
 800180a:	715a      	strb	r2, [r3, #5]
 800180c:	4b3e      	ldr	r3, [pc, #248]	@ (8001908 <setupSensors+0x178>)
 800180e:	2206      	movs	r2, #6
 8001810:	719a      	strb	r2, [r3, #6]
 8001812:	2202      	movs	r2, #2
 8001814:	4b3d      	ldr	r3, [pc, #244]	@ (800190c <setupSensors+0x17c>)
 8001816:	711a      	strb	r2, [r3, #4]
 8001818:	4b3c      	ldr	r3, [pc, #240]	@ (800190c <setupSensors+0x17c>)
 800181a:	2207      	movs	r2, #7
 800181c:	715a      	strb	r2, [r3, #5]
 800181e:	4b3b      	ldr	r3, [pc, #236]	@ (800190c <setupSensors+0x17c>)
 8001820:	2206      	movs	r2, #6
 8001822:	719a      	strb	r2, [r3, #6]
 8001824:	2302      	movs	r3, #2
 8001826:	461a      	mov	r2, r3
 8001828:	0092      	lsls	r2, r2, #2
 800182a:	4413      	add	r3, r2
 800182c:	461a      	mov	r2, r3
 800182e:	0091      	lsls	r1, r2, #2
 8001830:	461a      	mov	r2, r3
 8001832:	460b      	mov	r3, r1
 8001834:	4413      	add	r3, r2
 8001836:	b2da      	uxtb	r2, r3
 8001838:	4b35      	ldr	r3, [pc, #212]	@ (8001910 <setupSensors+0x180>)
 800183a:	711a      	strb	r2, [r3, #4]
 800183c:	4b34      	ldr	r3, [pc, #208]	@ (8001910 <setupSensors+0x180>)
 800183e:	2208      	movs	r2, #8
 8001840:	715a      	strb	r2, [r3, #5]
 8001842:	4b33      	ldr	r3, [pc, #204]	@ (8001910 <setupSensors+0x180>)
 8001844:	2208      	movs	r2, #8
 8001846:	719a      	strb	r2, [r3, #6]
 8001848:	2302      	movs	r3, #2
 800184a:	461a      	mov	r2, r3
 800184c:	0092      	lsls	r2, r2, #2
 800184e:	4413      	add	r3, r2
 8001850:	461a      	mov	r2, r3
 8001852:	0091      	lsls	r1, r2, #2
 8001854:	461a      	mov	r2, r3
 8001856:	460b      	mov	r3, r1
 8001858:	4413      	add	r3, r2
 800185a:	b2da      	uxtb	r2, r3
 800185c:	4b2d      	ldr	r3, [pc, #180]	@ (8001914 <setupSensors+0x184>)
 800185e:	711a      	strb	r2, [r3, #4]
 8001860:	4b2c      	ldr	r3, [pc, #176]	@ (8001914 <setupSensors+0x184>)
 8001862:	2209      	movs	r2, #9
 8001864:	715a      	strb	r2, [r3, #5]
 8001866:	4b2b      	ldr	r3, [pc, #172]	@ (8001914 <setupSensors+0x184>)
 8001868:	2208      	movs	r2, #8
 800186a:	719a      	strb	r2, [r3, #6]
 800186c:	2302      	movs	r3, #2
 800186e:	461a      	mov	r2, r3
 8001870:	0092      	lsls	r2, r2, #2
 8001872:	4413      	add	r3, r2
 8001874:	461a      	mov	r2, r3
 8001876:	0091      	lsls	r1, r2, #2
 8001878:	461a      	mov	r2, r3
 800187a:	460b      	mov	r3, r1
 800187c:	4413      	add	r3, r2
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b25      	ldr	r3, [pc, #148]	@ (8001918 <setupSensors+0x188>)
 8001882:	711a      	strb	r2, [r3, #4]
 8001884:	4b24      	ldr	r3, [pc, #144]	@ (8001918 <setupSensors+0x188>)
 8001886:	220a      	movs	r2, #10
 8001888:	715a      	strb	r2, [r3, #5]
 800188a:	4b23      	ldr	r3, [pc, #140]	@ (8001918 <setupSensors+0x188>)
 800188c:	2206      	movs	r2, #6
 800188e:	719a      	strb	r2, [r3, #6]
 8001890:	2302      	movs	r3, #2
 8001892:	461a      	mov	r2, r3
 8001894:	0092      	lsls	r2, r2, #2
 8001896:	4413      	add	r3, r2
 8001898:	461a      	mov	r2, r3
 800189a:	0091      	lsls	r1, r2, #2
 800189c:	461a      	mov	r2, r3
 800189e:	460b      	mov	r3, r1
 80018a0:	4413      	add	r3, r2
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	4b1d      	ldr	r3, [pc, #116]	@ (800191c <setupSensors+0x18c>)
 80018a6:	711a      	strb	r2, [r3, #4]
 80018a8:	4b1c      	ldr	r3, [pc, #112]	@ (800191c <setupSensors+0x18c>)
 80018aa:	220d      	movs	r2, #13
 80018ac:	715a      	strb	r2, [r3, #5]
 80018ae:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <setupSensors+0x18c>)
 80018b0:	2206      	movs	r2, #6
 80018b2:	719a      	strb	r2, [r3, #6]
 80018b4:	2202      	movs	r2, #2
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <setupSensors+0x190>)
 80018b8:	711a      	strb	r2, [r3, #4]
 80018ba:	4b19      	ldr	r3, [pc, #100]	@ (8001920 <setupSensors+0x190>)
 80018bc:	220b      	movs	r2, #11
 80018be:	715a      	strb	r2, [r3, #5]
 80018c0:	4b17      	ldr	r3, [pc, #92]	@ (8001920 <setupSensors+0x190>)
 80018c2:	2203      	movs	r2, #3
 80018c4:	719a      	strb	r2, [r3, #6]
 80018c6:	2302      	movs	r3, #2
 80018c8:	461a      	mov	r2, r3
 80018ca:	0092      	lsls	r2, r2, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	461a      	mov	r2, r3
 80018d0:	0091      	lsls	r1, r2, #2
 80018d2:	461a      	mov	r2, r3
 80018d4:	460b      	mov	r3, r1
 80018d6:	4413      	add	r3, r2
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	4b11      	ldr	r3, [pc, #68]	@ (8001924 <setupSensors+0x194>)
 80018de:	711a      	strb	r2, [r3, #4]
 80018e0:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <setupSensors+0x194>)
 80018e2:	220e      	movs	r2, #14
 80018e4:	715a      	strb	r2, [r3, #5]
 80018e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <setupSensors+0x194>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	719a      	strb	r2, [r3, #6]
 80018ec:	2300      	movs	r3, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	20000414 	.word	0x20000414
 80018fc:	20000424 	.word	0x20000424
 8001900:	20000434 	.word	0x20000434
 8001904:	20000444 	.word	0x20000444
 8001908:	20000454 	.word	0x20000454
 800190c:	20000464 	.word	0x20000464
 8001910:	20000474 	.word	0x20000474
 8001914:	20000484 	.word	0x20000484
 8001918:	20000494 	.word	0x20000494
 800191c:	200004a4 	.word	0x200004a4
 8001920:	200004b4 	.word	0x200004b4
 8001924:	200004c4 	.word	0x200004c4

08001928 <vBatValue>:
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	80fb      	strh	r3, [r7, #6]
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	f64e 7262 	movw	r2, #61282	@ 0xef62
 8001938:	fb02 f303 	mul.w	r3, r2, r3
 800193c:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <vBatValue+0x40>)
 800193e:	fba2 2303 	umull	r2, r3, r2, r3
 8001942:	0b5b      	lsrs	r3, r3, #13
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f240 6272 	movw	r2, #1650	@ 0x672
 800194c:	fb02 f303 	mul.w	r3, r2, r3
 8001950:	4a05      	ldr	r2, [pc, #20]	@ (8001968 <vBatValue+0x40>)
 8001952:	fba2 2303 	umull	r2, r3, r2, r3
 8001956:	0b5b      	lsrs	r3, r3, #13
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	b29b      	uxth	r3, r3
 800195e:	4618      	mov	r0, r3
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr
 8001968:	d1b71759 	.word	0xd1b71759

0800196c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001972:	4b18      	ldr	r3, [pc, #96]	@ (80019d4 <HAL_MspInit+0x68>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	4a17      	ldr	r2, [pc, #92]	@ (80019d4 <HAL_MspInit+0x68>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6193      	str	r3, [r2, #24]
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <HAL_MspInit+0x68>)
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <HAL_MspInit+0x68>)
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	4a11      	ldr	r2, [pc, #68]	@ (80019d4 <HAL_MspInit+0x68>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001994:	61d3      	str	r3, [r2, #28]
 8001996:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <HAL_MspInit+0x68>)
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	210f      	movs	r1, #15
 80019a6:	f06f 0001 	mvn.w	r0, #1
 80019aa:	f001 f8c2 	bl	8002b32 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019ae:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <HAL_MspInit+0x6c>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <HAL_MspInit+0x6c>)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40010000 	.word	0x40010000

080019dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08e      	sub	sp, #56	@ 0x38
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80019f2:	4b34      	ldr	r3, [pc, #208]	@ (8001ac4 <HAL_InitTick+0xe8>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	4a33      	ldr	r2, [pc, #204]	@ (8001ac4 <HAL_InitTick+0xe8>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	61d3      	str	r3, [r2, #28]
 80019fe:	4b31      	ldr	r3, [pc, #196]	@ (8001ac4 <HAL_InitTick+0xe8>)
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a0a:	f107 0210 	add.w	r2, r7, #16
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4611      	mov	r1, r2
 8001a14:	4618      	mov	r0, r3
 8001a16:	f001 fe45 	bl	80036a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a1a:	6a3b      	ldr	r3, [r7, #32]
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d103      	bne.n	8001a2c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a24:	f001 fe16 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8001a28:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a2a:	e004      	b.n	8001a36 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a2c:	f001 fe12 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8001a30:	4603      	mov	r3, r0
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a38:	4a23      	ldr	r2, [pc, #140]	@ (8001ac8 <HAL_InitTick+0xec>)
 8001a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3e:	0c9b      	lsrs	r3, r3, #18
 8001a40:	3b01      	subs	r3, #1
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001a44:	4b21      	ldr	r3, [pc, #132]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a46:	4a22      	ldr	r2, [pc, #136]	@ (8001ad0 <HAL_InitTick+0xf4>)
 8001a48:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001a4a:	4b20      	ldr	r3, [pc, #128]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a4c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a50:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001a52:	4a1e      	ldr	r2, [pc, #120]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a56:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001a58:	4b1c      	ldr	r3, [pc, #112]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a64:	4b19      	ldr	r3, [pc, #100]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001a6a:	4818      	ldr	r0, [pc, #96]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a6c:	f001 ffd4 	bl	8003a18 <HAL_TIM_Base_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a76:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d11b      	bne.n	8001ab6 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001a7e:	4813      	ldr	r0, [pc, #76]	@ (8001acc <HAL_InitTick+0xf0>)
 8001a80:	f002 f88a 	bl	8003b98 <HAL_TIM_Base_Start_IT>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a8a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d111      	bne.n	8001ab6 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a92:	201e      	movs	r0, #30
 8001a94:	f001 f869 	bl	8002b6a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b0f      	cmp	r3, #15
 8001a9c:	d808      	bhi.n	8001ab0 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	6879      	ldr	r1, [r7, #4]
 8001aa2:	201e      	movs	r0, #30
 8001aa4:	f001 f845 	bl	8002b32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad4 <HAL_InitTick+0xf8>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	e002      	b.n	8001ab6 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ab6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3738      	adds	r7, #56	@ 0x38
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	431bde83 	.word	0x431bde83
 8001acc:	200004d4 	.word	0x200004d4
 8001ad0:	40000800 	.word	0x40000800
 8001ad4:	20000008 	.word	0x20000008

08001ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <NMI_Handler+0x4>

08001ae0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <HardFault_Handler+0x4>

08001ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <MemManage_Handler+0x4>

08001af0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <BusFault_Handler+0x4>

08001af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <UsageFault_Handler+0x4>

08001b00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr

08001b0c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b10:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <TIM4_IRQHandler+0x10>)
 8001b12:	f002 f893 	bl	8003c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200004d4 	.word	0x200004d4

08001b20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b32:	f107 0308 	add.w	r3, r7, #8
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b40:	463b      	mov	r3, r7
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b48:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001bc8 <MX_TIM1_Init+0x9c>)
 8001b4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b50:	2247      	movs	r2, #71	@ 0x47
 8001b52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b54:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b62:	4b18      	ldr	r3, [pc, #96]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b68:	4b16      	ldr	r3, [pc, #88]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b74:	4813      	ldr	r0, [pc, #76]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b76:	f001 ff4f 	bl	8003a18 <HAL_TIM_Base_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b80:	f7ff fe00 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b8a:	f107 0308 	add.w	r3, r7, #8
 8001b8e:	4619      	mov	r1, r3
 8001b90:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001b92:	f002 f943 	bl	8003e1c <HAL_TIM_ConfigClockSource>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001b9c:	f7ff fdf2 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ba8:	463b      	mov	r3, r7
 8001baa:	4619      	mov	r1, r3
 8001bac:	4805      	ldr	r0, [pc, #20]	@ (8001bc4 <MX_TIM1_Init+0x98>)
 8001bae:	f002 fb25 	bl	80041fc <HAL_TIMEx_MasterConfigSynchronization>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001bb8:	f7ff fde4 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bbc:	bf00      	nop
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	2000051c 	.word	0x2000051c
 8001bc8:	40012c00 	.word	0x40012c00

08001bcc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a09      	ldr	r2, [pc, #36]	@ (8001c00 <HAL_TIM_Base_MspInit+0x34>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d10b      	bne.n	8001bf6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bde:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <HAL_TIM_Base_MspInit+0x38>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	4a08      	ldr	r2, [pc, #32]	@ (8001c04 <HAL_TIM_Base_MspInit+0x38>)
 8001be4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001be8:	6193      	str	r3, [r2, #24]
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <HAL_TIM_Base_MspInit+0x38>)
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001bf6:	bf00      	nop
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	40012c00 	.word	0x40012c00
 8001c04:	40021000 	.word	0x40021000

08001c08 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c08:	f7ff ff8a 	bl	8001b20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c0c:	480b      	ldr	r0, [pc, #44]	@ (8001c3c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c0e:	490c      	ldr	r1, [pc, #48]	@ (8001c40 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c10:	4a0c      	ldr	r2, [pc, #48]	@ (8001c44 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c14:	e002      	b.n	8001c1c <LoopCopyDataInit>

08001c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1a:	3304      	adds	r3, #4

08001c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c20:	d3f9      	bcc.n	8001c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c22:	4a09      	ldr	r2, [pc, #36]	@ (8001c48 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c24:	4c09      	ldr	r4, [pc, #36]	@ (8001c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c28:	e001      	b.n	8001c2e <LoopFillZerobss>

08001c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c2c:	3204      	adds	r2, #4

08001c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c30:	d3fb      	bcc.n	8001c2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c32:	f005 f967 	bl	8006f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c36:	f7ff fd0f 	bl	8001658 <main>
  bx lr
 8001c3a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c40:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001c44:	080070fc 	.word	0x080070fc
  ldr r2, =_sbss
 8001c48:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001c4c:	20002090 	.word	0x20002090

08001c50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c50:	e7fe      	b.n	8001c50 <ADC1_2_IRQHandler>
	...

08001c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c58:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <HAL_Init+0x28>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <HAL_Init+0x28>)
 8001c5e:	f043 0310 	orr.w	r3, r3, #16
 8001c62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f000 ff59 	bl	8002b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6a:	200f      	movs	r0, #15
 8001c6c:	f7ff feb6 	bl	80019dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c70:	f7ff fe7c 	bl	800196c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40022000 	.word	0x40022000

08001c80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c84:	4b05      	ldr	r3, [pc, #20]	@ (8001c9c <HAL_IncTick+0x1c>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a03      	ldr	r2, [pc, #12]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	2000000c 	.word	0x2000000c
 8001ca0:	20000564 	.word	0x20000564

08001ca4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca8:	4b02      	ldr	r3, [pc, #8]	@ (8001cb4 <HAL_GetTick+0x10>)
 8001caa:	681b      	ldr	r3, [r3, #0]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	20000564 	.word	0x20000564

08001cb8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d101      	bne.n	8001cda <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e0be      	b.n	8001e58 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d109      	bne.n	8001cfc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7fe faa6 	bl	8000248 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 fbf1 	bl	80024e4 <ADC_ConversionStop_Disable>
 8001d02:	4603      	mov	r3, r0
 8001d04:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f040 8099 	bne.w	8001e46 <HAL_ADC_Init+0x18e>
 8001d14:	7dfb      	ldrb	r3, [r7, #23]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f040 8095 	bne.w	8001e46 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d20:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d24:	f023 0302 	bic.w	r3, r3, #2
 8001d28:	f043 0202 	orr.w	r2, r3, #2
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d38:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	7b1b      	ldrb	r3, [r3, #12]
 8001d3e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d40:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d50:	d003      	beq.n	8001d5a <HAL_ADC_Init+0xa2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d102      	bne.n	8001d60 <HAL_ADC_Init+0xa8>
 8001d5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d5e:	e000      	b.n	8001d62 <HAL_ADC_Init+0xaa>
 8001d60:	2300      	movs	r3, #0
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	7d1b      	ldrb	r3, [r3, #20]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d119      	bne.n	8001da4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	7b1b      	ldrb	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d109      	bne.n	8001d8c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	035a      	lsls	r2, r3, #13
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	e00b      	b.n	8001da4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d90:	f043 0220 	orr.w	r2, r3, #32
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9c:	f043 0201 	orr.w	r2, r3, #1
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	4b28      	ldr	r3, [pc, #160]	@ (8001e60 <HAL_ADC_Init+0x1a8>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6812      	ldr	r2, [r2, #0]
 8001dc6:	68b9      	ldr	r1, [r7, #8]
 8001dc8:	430b      	orrs	r3, r1
 8001dca:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dd4:	d003      	beq.n	8001dde <HAL_ADC_Init+0x126>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d104      	bne.n	8001de8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	051b      	lsls	r3, r3, #20
 8001de6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dee:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <HAL_ADC_Init+0x1ac>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d10b      	bne.n	8001e24 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e16:	f023 0303 	bic.w	r3, r3, #3
 8001e1a:	f043 0201 	orr.w	r2, r3, #1
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e22:	e018      	b.n	8001e56 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e28:	f023 0312 	bic.w	r3, r3, #18
 8001e2c:	f043 0210 	orr.w	r2, r3, #16
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e38:	f043 0201 	orr.w	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e44:	e007      	b.n	8001e56 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4a:	f043 0210 	orr.w	r2, r3, #16
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	ffe1f7fd 	.word	0xffe1f7fd
 8001e64:	ff1f0efe 	.word	0xff1f0efe

08001e68 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_ADC_Start+0x1a>
 8001e7e:	2302      	movs	r3, #2
 8001e80:	e098      	b.n	8001fb4 <HAL_ADC_Start+0x14c>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 fad0 	bl	8002430 <ADC_Enable>
 8001e90:	4603      	mov	r3, r0
 8001e92:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 8087 	bne.w	8001faa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a41      	ldr	r2, [pc, #260]	@ (8001fbc <HAL_ADC_Start+0x154>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d105      	bne.n	8001ec6 <HAL_ADC_Start+0x5e>
 8001eba:	4b41      	ldr	r3, [pc, #260]	@ (8001fc0 <HAL_ADC_Start+0x158>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d115      	bne.n	8001ef2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eca:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d026      	beq.n	8001f2e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ee8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ef0:	e01d      	b.n	8001f2e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a2f      	ldr	r2, [pc, #188]	@ (8001fc0 <HAL_ADC_Start+0x158>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d004      	beq.n	8001f12 <HAL_ADC_Start+0xaa>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a2b      	ldr	r2, [pc, #172]	@ (8001fbc <HAL_ADC_Start+0x154>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d10d      	bne.n	8001f2e <HAL_ADC_Start+0xc6>
 8001f12:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc0 <HAL_ADC_Start+0x158>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d007      	beq.n	8001f2e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f22:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f26:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d006      	beq.n	8001f48 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3e:	f023 0206 	bic.w	r2, r3, #6
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f46:	e002      	b.n	8001f4e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f06f 0202 	mvn.w	r2, #2
 8001f5e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f6a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f6e:	d113      	bne.n	8001f98 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f74:	4a11      	ldr	r2, [pc, #68]	@ (8001fbc <HAL_ADC_Start+0x154>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d105      	bne.n	8001f86 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f7a:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <HAL_ADC_Start+0x158>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d108      	bne.n	8001f98 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	e00c      	b.n	8001fb2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	e003      	b.n	8001fb2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40012800 	.word	0x40012800
 8001fc0:	40012400 	.word	0x40012400

08001fc4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_Stop+0x1a>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e01a      	b.n	8002014 <HAL_ADC_Stop+0x50>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 fa7c 	bl	80024e4 <ADC_ConversionStop_Disable>
 8001fec:	4603      	mov	r3, r0
 8001fee:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d109      	bne.n	800200a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ffe:	f023 0301 	bic.w	r3, r3, #1
 8002002:	f043 0201 	orr.w	r2, r3, #1
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002012:	7bfb      	ldrb	r3, [r7, #15]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002032:	f7ff fe37 	bl	8001ca4 <HAL_GetTick>
 8002036:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00b      	beq.n	800205e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204a:	f043 0220 	orr.w	r2, r3, #32
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e0d3      	b.n	8002206 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002068:	2b00      	cmp	r3, #0
 800206a:	d131      	bne.n	80020d0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002072:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002076:	2b00      	cmp	r3, #0
 8002078:	d12a      	bne.n	80020d0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800207a:	e021      	b.n	80020c0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002082:	d01d      	beq.n	80020c0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d007      	beq.n	800209a <HAL_ADC_PollForConversion+0x7e>
 800208a:	f7ff fe0b 	bl	8001ca4 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	429a      	cmp	r2, r3
 8002098:	d212      	bcs.n	80020c0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10b      	bne.n	80020c0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ac:	f043 0204 	orr.w	r2, r3, #4
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e0a2      	b.n	8002206 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0d6      	beq.n	800207c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020ce:	e070      	b.n	80021b2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80020d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002210 <HAL_ADC_PollForConversion+0x1f4>)
 80020d2:	681c      	ldr	r4, [r3, #0]
 80020d4:	2002      	movs	r0, #2
 80020d6:	f001 fbe9 	bl	80038ac <HAL_RCCEx_GetPeriphCLKFreq>
 80020da:	4603      	mov	r3, r0
 80020dc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6919      	ldr	r1, [r3, #16]
 80020e6:	4b4b      	ldr	r3, [pc, #300]	@ (8002214 <HAL_ADC_PollForConversion+0x1f8>)
 80020e8:	400b      	ands	r3, r1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d118      	bne.n	8002120 <HAL_ADC_PollForConversion+0x104>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68d9      	ldr	r1, [r3, #12]
 80020f4:	4b48      	ldr	r3, [pc, #288]	@ (8002218 <HAL_ADC_PollForConversion+0x1fc>)
 80020f6:	400b      	ands	r3, r1
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d111      	bne.n	8002120 <HAL_ADC_PollForConversion+0x104>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6919      	ldr	r1, [r3, #16]
 8002102:	4b46      	ldr	r3, [pc, #280]	@ (800221c <HAL_ADC_PollForConversion+0x200>)
 8002104:	400b      	ands	r3, r1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d108      	bne.n	800211c <HAL_ADC_PollForConversion+0x100>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68d9      	ldr	r1, [r3, #12]
 8002110:	4b43      	ldr	r3, [pc, #268]	@ (8002220 <HAL_ADC_PollForConversion+0x204>)
 8002112:	400b      	ands	r3, r1
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_ADC_PollForConversion+0x100>
 8002118:	2314      	movs	r3, #20
 800211a:	e020      	b.n	800215e <HAL_ADC_PollForConversion+0x142>
 800211c:	2329      	movs	r3, #41	@ 0x29
 800211e:	e01e      	b.n	800215e <HAL_ADC_PollForConversion+0x142>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6919      	ldr	r1, [r3, #16]
 8002126:	4b3d      	ldr	r3, [pc, #244]	@ (800221c <HAL_ADC_PollForConversion+0x200>)
 8002128:	400b      	ands	r3, r1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d106      	bne.n	800213c <HAL_ADC_PollForConversion+0x120>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68d9      	ldr	r1, [r3, #12]
 8002134:	4b3a      	ldr	r3, [pc, #232]	@ (8002220 <HAL_ADC_PollForConversion+0x204>)
 8002136:	400b      	ands	r3, r1
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00d      	beq.n	8002158 <HAL_ADC_PollForConversion+0x13c>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6919      	ldr	r1, [r3, #16]
 8002142:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <HAL_ADC_PollForConversion+0x208>)
 8002144:	400b      	ands	r3, r1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d108      	bne.n	800215c <HAL_ADC_PollForConversion+0x140>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68d9      	ldr	r1, [r3, #12]
 8002150:	4b34      	ldr	r3, [pc, #208]	@ (8002224 <HAL_ADC_PollForConversion+0x208>)
 8002152:	400b      	ands	r3, r1
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <HAL_ADC_PollForConversion+0x140>
 8002158:	2354      	movs	r3, #84	@ 0x54
 800215a:	e000      	b.n	800215e <HAL_ADC_PollForConversion+0x142>
 800215c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800215e:	fb02 f303 	mul.w	r3, r2, r3
 8002162:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002164:	e021      	b.n	80021aa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800216c:	d01a      	beq.n	80021a4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d007      	beq.n	8002184 <HAL_ADC_PollForConversion+0x168>
 8002174:	f7ff fd96 	bl	8001ca4 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	429a      	cmp	r2, r3
 8002182:	d20f      	bcs.n	80021a4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	429a      	cmp	r2, r3
 800218a:	d90b      	bls.n	80021a4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002190:	f043 0204 	orr.w	r2, r3, #4
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e030      	b.n	8002206 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	3301      	adds	r3, #1
 80021a8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d8d9      	bhi.n	8002166 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f06f 0212 	mvn.w	r2, #18
 80021ba:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80021d2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80021d6:	d115      	bne.n	8002204 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d111      	bne.n	8002204 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d105      	bne.n	8002204 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	371c      	adds	r7, #28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}
 800220e:	bf00      	nop
 8002210:	20000004 	.word	0x20000004
 8002214:	24924924 	.word	0x24924924
 8002218:	00924924 	.word	0x00924924
 800221c:	12492492 	.word	0x12492492
 8002220:	00492492 	.word	0x00492492
 8002224:	00249249 	.word	0x00249249

08002228 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002236:	4618      	mov	r0, r3
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr

08002240 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800224a:	2300      	movs	r3, #0
 800224c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800224e:	2300      	movs	r3, #0
 8002250:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x20>
 800225c:	2302      	movs	r3, #2
 800225e:	e0dc      	b.n	800241a <HAL_ADC_ConfigChannel+0x1da>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b06      	cmp	r3, #6
 800226e:	d81c      	bhi.n	80022aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	3b05      	subs	r3, #5
 8002282:	221f      	movs	r2, #31
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	4019      	ands	r1, r3
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	6818      	ldr	r0, [r3, #0]
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	3b05      	subs	r3, #5
 800229c:	fa00 f203 	lsl.w	r2, r0, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	430a      	orrs	r2, r1
 80022a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80022a8:	e03c      	b.n	8002324 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d81c      	bhi.n	80022ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4413      	add	r3, r2
 80022c2:	3b23      	subs	r3, #35	@ 0x23
 80022c4:	221f      	movs	r2, #31
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43db      	mvns	r3, r3
 80022cc:	4019      	ands	r1, r3
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	6818      	ldr	r0, [r3, #0]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	3b23      	subs	r3, #35	@ 0x23
 80022de:	fa00 f203 	lsl.w	r2, r0, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80022ea:	e01b      	b.n	8002324 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	3b41      	subs	r3, #65	@ 0x41
 80022fe:	221f      	movs	r2, #31
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	4019      	ands	r1, r3
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	6818      	ldr	r0, [r3, #0]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	3b41      	subs	r3, #65	@ 0x41
 8002318:	fa00 f203 	lsl.w	r2, r0, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	430a      	orrs	r2, r1
 8002322:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b09      	cmp	r3, #9
 800232a:	d91c      	bls.n	8002366 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68d9      	ldr	r1, [r3, #12]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4613      	mov	r3, r2
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	4413      	add	r3, r2
 800233c:	3b1e      	subs	r3, #30
 800233e:	2207      	movs	r2, #7
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	4019      	ands	r1, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6898      	ldr	r0, [r3, #8]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4413      	add	r3, r2
 8002356:	3b1e      	subs	r3, #30
 8002358:	fa00 f203 	lsl.w	r2, r0, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	60da      	str	r2, [r3, #12]
 8002364:	e019      	b.n	800239a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6919      	ldr	r1, [r3, #16]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	4613      	mov	r3, r2
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	4413      	add	r3, r2
 8002376:	2207      	movs	r2, #7
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	4019      	ands	r1, r3
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	6898      	ldr	r0, [r3, #8]
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	4413      	add	r3, r2
 800238e:	fa00 f203 	lsl.w	r2, r0, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b10      	cmp	r3, #16
 80023a0:	d003      	beq.n	80023aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023a6:	2b11      	cmp	r3, #17
 80023a8:	d132      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002424 <HAL_ADC_ConfigChannel+0x1e4>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d125      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d126      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80023d0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2b10      	cmp	r3, #16
 80023d8:	d11a      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023da:	4b13      	ldr	r3, [pc, #76]	@ (8002428 <HAL_ADC_ConfigChannel+0x1e8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a13      	ldr	r2, [pc, #76]	@ (800242c <HAL_ADC_ConfigChannel+0x1ec>)
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	0c9a      	lsrs	r2, r3, #18
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023f0:	e002      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	3b01      	subs	r3, #1
 80023f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f9      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x1b2>
 80023fe:	e007      	b.n	8002410 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	f043 0220 	orr.w	r2, r3, #32
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002418:	7bfb      	ldrb	r3, [r7, #15]
}
 800241a:	4618      	mov	r0, r3
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr
 8002424:	40012400 	.word	0x40012400
 8002428:	20000004 	.word	0x20000004
 800242c:	431bde83 	.word	0x431bde83

08002430 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b01      	cmp	r3, #1
 800244c:	d040      	beq.n	80024d0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f042 0201 	orr.w	r2, r2, #1
 800245c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800245e:	4b1f      	ldr	r3, [pc, #124]	@ (80024dc <ADC_Enable+0xac>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a1f      	ldr	r2, [pc, #124]	@ (80024e0 <ADC_Enable+0xb0>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	0c9b      	lsrs	r3, r3, #18
 800246a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800246c:	e002      	b.n	8002474 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	3b01      	subs	r3, #1
 8002472:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f9      	bne.n	800246e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800247a:	f7ff fc13 	bl	8001ca4 <HAL_GetTick>
 800247e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002480:	e01f      	b.n	80024c2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002482:	f7ff fc0f 	bl	8001ca4 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d918      	bls.n	80024c2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b01      	cmp	r3, #1
 800249c:	d011      	beq.n	80024c2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a2:	f043 0210 	orr.w	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e007      	b.n	80024d2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d1d8      	bne.n	8002482 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000004 	.word	0x20000004
 80024e0:	431bde83 	.word	0x431bde83

080024e4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d12e      	bne.n	800255c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f022 0201 	bic.w	r2, r2, #1
 800250c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800250e:	f7ff fbc9 	bl	8001ca4 <HAL_GetTick>
 8002512:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002514:	e01b      	b.n	800254e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002516:	f7ff fbc5 	bl	8001ca4 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d914      	bls.n	800254e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b01      	cmp	r3, #1
 8002530:	d10d      	bne.n	800254e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002536:	f043 0210 	orr.w	r2, r3, #16
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e007      	b.n	800255e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b01      	cmp	r3, #1
 800255a:	d0dc      	beq.n	8002516 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b084      	sub	sp, #16
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e0ed      	b.n	8002754 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b00      	cmp	r3, #0
 8002582:	d102      	bne.n	800258a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7fe fa4d 	bl	8000a24 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 0201 	orr.w	r2, r2, #1
 8002598:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800259a:	f7ff fb83 	bl	8001ca4 <HAL_GetTick>
 800259e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025a0:	e012      	b.n	80025c8 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025a2:	f7ff fb7f 	bl	8001ca4 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b0a      	cmp	r3, #10
 80025ae:	d90b      	bls.n	80025c8 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2205      	movs	r2, #5
 80025c0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0c5      	b.n	8002754 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d0e5      	beq.n	80025a2 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0202 	bic.w	r2, r2, #2
 80025e4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025e6:	f7ff fb5d 	bl	8001ca4 <HAL_GetTick>
 80025ea:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025ec:	e012      	b.n	8002614 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025ee:	f7ff fb59 	bl	8001ca4 <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b0a      	cmp	r3, #10
 80025fa:	d90b      	bls.n	8002614 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2205      	movs	r2, #5
 800260c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e09f      	b.n	8002754 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1e5      	bne.n	80025ee <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	7e1b      	ldrb	r3, [r3, #24]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d108      	bne.n	800263c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	e007      	b.n	800264c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800264a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	7e5b      	ldrb	r3, [r3, #25]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d108      	bne.n	8002666 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	e007      	b.n	8002676 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002674:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	7e9b      	ldrb	r3, [r3, #26]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d108      	bne.n	8002690 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f042 0220 	orr.w	r2, r2, #32
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e007      	b.n	80026a0 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0220 	bic.w	r2, r2, #32
 800269e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	7edb      	ldrb	r3, [r3, #27]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d108      	bne.n	80026ba <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0210 	bic.w	r2, r2, #16
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	e007      	b.n	80026ca <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f042 0210 	orr.w	r2, r2, #16
 80026c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	7f1b      	ldrb	r3, [r3, #28]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d108      	bne.n	80026e4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f042 0208 	orr.w	r2, r2, #8
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	e007      	b.n	80026f4 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0208 	bic.w	r2, r2, #8
 80026f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	7f5b      	ldrb	r3, [r3, #29]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d108      	bne.n	800270e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0204 	orr.w	r2, r2, #4
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	e007      	b.n	800271e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0204 	bic.w	r2, r2, #4
 800271c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	ea42 0103 	orr.w	r1, r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	1e5a      	subs	r2, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 3020 	ldrb.w	r3, [r3, #32]
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b01      	cmp	r3, #1
 800276e:	d12e      	bne.n	80027ce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 0201 	bic.w	r2, r2, #1
 8002786:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002788:	f7ff fa8c 	bl	8001ca4 <HAL_GetTick>
 800278c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800278e:	e012      	b.n	80027b6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002790:	f7ff fa88 	bl	8001ca4 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b0a      	cmp	r3, #10
 800279c:	d90b      	bls.n	80027b6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2205      	movs	r2, #5
 80027ae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e012      	b.n	80027dc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e5      	bne.n	8002790 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	e006      	b.n	80027dc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
  }
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b089      	sub	sp, #36	@ 0x24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
 80027f0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027f8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002802:	7ffb      	ldrb	r3, [r7, #31]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d003      	beq.n	8002810 <HAL_CAN_AddTxMessage+0x2c>
 8002808:	7ffb      	ldrb	r3, [r7, #31]
 800280a:	2b02      	cmp	r3, #2
 800280c:	f040 80ad 	bne.w	800296a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10a      	bne.n	8002830 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002820:	2b00      	cmp	r3, #0
 8002822:	d105      	bne.n	8002830 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 8095 	beq.w	800295a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	0e1b      	lsrs	r3, r3, #24
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800283a:	2201      	movs	r2, #1
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	409a      	lsls	r2, r3
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10d      	bne.n	8002868 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002856:	68f9      	ldr	r1, [r7, #12]
 8002858:	6809      	ldr	r1, [r1, #0]
 800285a:	431a      	orrs	r2, r3
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	3318      	adds	r3, #24
 8002860:	011b      	lsls	r3, r3, #4
 8002862:	440b      	add	r3, r1
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	e00f      	b.n	8002888 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002872:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002878:	68f9      	ldr	r1, [r7, #12]
 800287a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800287c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	3318      	adds	r3, #24
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	440b      	add	r3, r1
 8002886:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6819      	ldr	r1, [r3, #0]
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	691a      	ldr	r2, [r3, #16]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	3318      	adds	r3, #24
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	440b      	add	r3, r1
 8002898:	3304      	adds	r3, #4
 800289a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	7d1b      	ldrb	r3, [r3, #20]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d111      	bne.n	80028c8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	3318      	adds	r3, #24
 80028ac:	011b      	lsls	r3, r3, #4
 80028ae:	4413      	add	r3, r2
 80028b0:	3304      	adds	r3, #4
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	6811      	ldr	r1, [r2, #0]
 80028b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	3318      	adds	r3, #24
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	440b      	add	r3, r1
 80028c4:	3304      	adds	r3, #4
 80028c6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3307      	adds	r3, #7
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	061a      	lsls	r2, r3, #24
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3306      	adds	r3, #6
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	041b      	lsls	r3, r3, #16
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3305      	adds	r3, #5
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	4313      	orrs	r3, r2
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	3204      	adds	r2, #4
 80028e8:	7812      	ldrb	r2, [r2, #0]
 80028ea:	4610      	mov	r0, r2
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	6811      	ldr	r1, [r2, #0]
 80028f0:	ea43 0200 	orr.w	r2, r3, r0
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	011b      	lsls	r3, r3, #4
 80028f8:	440b      	add	r3, r1
 80028fa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80028fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3303      	adds	r3, #3
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	061a      	lsls	r2, r3, #24
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3302      	adds	r3, #2
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	041b      	lsls	r3, r3, #16
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3301      	adds	r3, #1
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	021b      	lsls	r3, r3, #8
 800291a:	4313      	orrs	r3, r2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	7812      	ldrb	r2, [r2, #0]
 8002920:	4610      	mov	r0, r2
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	6811      	ldr	r1, [r2, #0]
 8002926:	ea43 0200 	orr.w	r2, r3, r0
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	011b      	lsls	r3, r3, #4
 800292e:	440b      	add	r3, r1
 8002930:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002934:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	3318      	adds	r3, #24
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	4413      	add	r3, r2
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	6811      	ldr	r1, [r2, #0]
 8002948:	f043 0201 	orr.w	r2, r3, #1
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3318      	adds	r3, #24
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	440b      	add	r3, r1
 8002954:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	e00e      	b.n	8002978 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e006      	b.n	8002978 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
  }
}
 8002978:	4618      	mov	r0, r3
 800297a:	3724      	adds	r7, #36	@ 0x24
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8002982:	b480      	push	{r7}
 8002984:	b085      	sub	sp, #20
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002996:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8002998:	7afb      	ldrb	r3, [r7, #11]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d002      	beq.n	80029a4 <HAL_CAN_IsTxMessagePending+0x22>
 800299e:	7afb      	ldrb	r3, [r7, #11]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d10b      	bne.n	80029bc <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	069b      	lsls	r3, r3, #26
 80029ae:	401a      	ands	r2, r3
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	069b      	lsls	r3, r3, #26
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d001      	beq.n	80029bc <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80029b8:	2301      	movs	r3, #1
 80029ba:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80029bc:	68fb      	ldr	r3, [r7, #12]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fa:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	60d3      	str	r3, [r2, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a14:	4b04      	ldr	r3, [pc, #16]	@ (8002a28 <__NVIC_GetPriorityGrouping+0x18>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 0307 	and.w	r3, r3, #7
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	db0b      	blt.n	8002a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	4906      	ldr	r1, [pc, #24]	@ (8002a60 <__NVIC_EnableIRQ+0x34>)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	e000e100 	.word	0xe000e100

08002a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db0a      	blt.n	8002a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	490c      	ldr	r1, [pc, #48]	@ (8002ab0 <__NVIC_SetPriority+0x4c>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	440b      	add	r3, r1
 8002a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a8c:	e00a      	b.n	8002aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4908      	ldr	r1, [pc, #32]	@ (8002ab4 <__NVIC_SetPriority+0x50>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	3b04      	subs	r3, #4
 8002a9c:	0112      	lsls	r2, r2, #4
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	761a      	strb	r2, [r3, #24]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	e000e100 	.word	0xe000e100
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	@ 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f1c3 0307 	rsb	r3, r3, #7
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	bf28      	it	cs
 8002ad6:	2304      	movcs	r3, #4
 8002ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3304      	adds	r3, #4
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	d902      	bls.n	8002ae8 <NVIC_EncodePriority+0x30>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3b03      	subs	r3, #3
 8002ae6:	e000      	b.n	8002aea <NVIC_EncodePriority+0x32>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	f04f 32ff 	mov.w	r2, #4294967295
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	401a      	ands	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b00:	f04f 31ff 	mov.w	r1, #4294967295
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	43d9      	mvns	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	4313      	orrs	r3, r2
         );
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	@ 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff4f 	bl	80029c8 <__NVIC_SetPriorityGrouping>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b44:	f7ff ff64 	bl	8002a10 <__NVIC_GetPriorityGrouping>
 8002b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	68b9      	ldr	r1, [r7, #8]
 8002b4e:	6978      	ldr	r0, [r7, #20]
 8002b50:	f7ff ffb2 	bl	8002ab8 <NVIC_EncodePriority>
 8002b54:	4602      	mov	r2, r0
 8002b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff81 	bl	8002a64 <__NVIC_SetPriority>
}
 8002b62:	bf00      	nop
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff57 	bl	8002a2c <__NVIC_EnableIRQ>
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
	...

08002b88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b08b      	sub	sp, #44	@ 0x2c
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b92:	2300      	movs	r3, #0
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b96:	2300      	movs	r3, #0
 8002b98:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b9a:	e169      	b.n	8002e70 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	69fa      	ldr	r2, [r7, #28]
 8002bac:	4013      	ands	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	f040 8158 	bne.w	8002e6a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4a9a      	ldr	r2, [pc, #616]	@ (8002e28 <HAL_GPIO_Init+0x2a0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d05e      	beq.n	8002c82 <HAL_GPIO_Init+0xfa>
 8002bc4:	4a98      	ldr	r2, [pc, #608]	@ (8002e28 <HAL_GPIO_Init+0x2a0>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d875      	bhi.n	8002cb6 <HAL_GPIO_Init+0x12e>
 8002bca:	4a98      	ldr	r2, [pc, #608]	@ (8002e2c <HAL_GPIO_Init+0x2a4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d058      	beq.n	8002c82 <HAL_GPIO_Init+0xfa>
 8002bd0:	4a96      	ldr	r2, [pc, #600]	@ (8002e2c <HAL_GPIO_Init+0x2a4>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d86f      	bhi.n	8002cb6 <HAL_GPIO_Init+0x12e>
 8002bd6:	4a96      	ldr	r2, [pc, #600]	@ (8002e30 <HAL_GPIO_Init+0x2a8>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d052      	beq.n	8002c82 <HAL_GPIO_Init+0xfa>
 8002bdc:	4a94      	ldr	r2, [pc, #592]	@ (8002e30 <HAL_GPIO_Init+0x2a8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d869      	bhi.n	8002cb6 <HAL_GPIO_Init+0x12e>
 8002be2:	4a94      	ldr	r2, [pc, #592]	@ (8002e34 <HAL_GPIO_Init+0x2ac>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d04c      	beq.n	8002c82 <HAL_GPIO_Init+0xfa>
 8002be8:	4a92      	ldr	r2, [pc, #584]	@ (8002e34 <HAL_GPIO_Init+0x2ac>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d863      	bhi.n	8002cb6 <HAL_GPIO_Init+0x12e>
 8002bee:	4a92      	ldr	r2, [pc, #584]	@ (8002e38 <HAL_GPIO_Init+0x2b0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d046      	beq.n	8002c82 <HAL_GPIO_Init+0xfa>
 8002bf4:	4a90      	ldr	r2, [pc, #576]	@ (8002e38 <HAL_GPIO_Init+0x2b0>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d85d      	bhi.n	8002cb6 <HAL_GPIO_Init+0x12e>
 8002bfa:	2b12      	cmp	r3, #18
 8002bfc:	d82a      	bhi.n	8002c54 <HAL_GPIO_Init+0xcc>
 8002bfe:	2b12      	cmp	r3, #18
 8002c00:	d859      	bhi.n	8002cb6 <HAL_GPIO_Init+0x12e>
 8002c02:	a201      	add	r2, pc, #4	@ (adr r2, 8002c08 <HAL_GPIO_Init+0x80>)
 8002c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c08:	08002c83 	.word	0x08002c83
 8002c0c:	08002c5d 	.word	0x08002c5d
 8002c10:	08002c6f 	.word	0x08002c6f
 8002c14:	08002cb1 	.word	0x08002cb1
 8002c18:	08002cb7 	.word	0x08002cb7
 8002c1c:	08002cb7 	.word	0x08002cb7
 8002c20:	08002cb7 	.word	0x08002cb7
 8002c24:	08002cb7 	.word	0x08002cb7
 8002c28:	08002cb7 	.word	0x08002cb7
 8002c2c:	08002cb7 	.word	0x08002cb7
 8002c30:	08002cb7 	.word	0x08002cb7
 8002c34:	08002cb7 	.word	0x08002cb7
 8002c38:	08002cb7 	.word	0x08002cb7
 8002c3c:	08002cb7 	.word	0x08002cb7
 8002c40:	08002cb7 	.word	0x08002cb7
 8002c44:	08002cb7 	.word	0x08002cb7
 8002c48:	08002cb7 	.word	0x08002cb7
 8002c4c:	08002c65 	.word	0x08002c65
 8002c50:	08002c79 	.word	0x08002c79
 8002c54:	4a79      	ldr	r2, [pc, #484]	@ (8002e3c <HAL_GPIO_Init+0x2b4>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d013      	beq.n	8002c82 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c5a:	e02c      	b.n	8002cb6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	623b      	str	r3, [r7, #32]
          break;
 8002c62:	e029      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	623b      	str	r3, [r7, #32]
          break;
 8002c6c:	e024      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	3308      	adds	r3, #8
 8002c74:	623b      	str	r3, [r7, #32]
          break;
 8002c76:	e01f      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	330c      	adds	r3, #12
 8002c7e:	623b      	str	r3, [r7, #32]
          break;
 8002c80:	e01a      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d102      	bne.n	8002c90 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c8a:	2304      	movs	r3, #4
 8002c8c:	623b      	str	r3, [r7, #32]
          break;
 8002c8e:	e013      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d105      	bne.n	8002ca4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c98:	2308      	movs	r3, #8
 8002c9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	611a      	str	r2, [r3, #16]
          break;
 8002ca2:	e009      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ca4:	2308      	movs	r3, #8
 8002ca6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69fa      	ldr	r2, [r7, #28]
 8002cac:	615a      	str	r2, [r3, #20]
          break;
 8002cae:	e003      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	623b      	str	r3, [r7, #32]
          break;
 8002cb4:	e000      	b.n	8002cb8 <HAL_GPIO_Init+0x130>
          break;
 8002cb6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	2bff      	cmp	r3, #255	@ 0xff
 8002cbc:	d801      	bhi.n	8002cc2 <HAL_GPIO_Init+0x13a>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	e001      	b.n	8002cc6 <HAL_GPIO_Init+0x13e>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	2bff      	cmp	r3, #255	@ 0xff
 8002ccc:	d802      	bhi.n	8002cd4 <HAL_GPIO_Init+0x14c>
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	e002      	b.n	8002cda <HAL_GPIO_Init+0x152>
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd6:	3b08      	subs	r3, #8
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	210f      	movs	r1, #15
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	401a      	ands	r2, r3
 8002cec:	6a39      	ldr	r1, [r7, #32]
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 80b1 	beq.w	8002e6a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d08:	4b4d      	ldr	r3, [pc, #308]	@ (8002e40 <HAL_GPIO_Init+0x2b8>)
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	4a4c      	ldr	r2, [pc, #304]	@ (8002e40 <HAL_GPIO_Init+0x2b8>)
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	6193      	str	r3, [r2, #24]
 8002d14:	4b4a      	ldr	r3, [pc, #296]	@ (8002e40 <HAL_GPIO_Init+0x2b8>)
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	60bb      	str	r3, [r7, #8]
 8002d1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d20:	4a48      	ldr	r2, [pc, #288]	@ (8002e44 <HAL_GPIO_Init+0x2bc>)
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	089b      	lsrs	r3, r3, #2
 8002d26:	3302      	adds	r3, #2
 8002d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	220f      	movs	r2, #15
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4013      	ands	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a40      	ldr	r2, [pc, #256]	@ (8002e48 <HAL_GPIO_Init+0x2c0>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d013      	beq.n	8002d74 <HAL_GPIO_Init+0x1ec>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a3f      	ldr	r2, [pc, #252]	@ (8002e4c <HAL_GPIO_Init+0x2c4>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d00d      	beq.n	8002d70 <HAL_GPIO_Init+0x1e8>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a3e      	ldr	r2, [pc, #248]	@ (8002e50 <HAL_GPIO_Init+0x2c8>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d007      	beq.n	8002d6c <HAL_GPIO_Init+0x1e4>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e54 <HAL_GPIO_Init+0x2cc>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d101      	bne.n	8002d68 <HAL_GPIO_Init+0x1e0>
 8002d64:	2303      	movs	r3, #3
 8002d66:	e006      	b.n	8002d76 <HAL_GPIO_Init+0x1ee>
 8002d68:	2304      	movs	r3, #4
 8002d6a:	e004      	b.n	8002d76 <HAL_GPIO_Init+0x1ee>
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	e002      	b.n	8002d76 <HAL_GPIO_Init+0x1ee>
 8002d70:	2301      	movs	r3, #1
 8002d72:	e000      	b.n	8002d76 <HAL_GPIO_Init+0x1ee>
 8002d74:	2300      	movs	r3, #0
 8002d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d78:	f002 0203 	and.w	r2, r2, #3
 8002d7c:	0092      	lsls	r2, r2, #2
 8002d7e:	4093      	lsls	r3, r2
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d86:	492f      	ldr	r1, [pc, #188]	@ (8002e44 <HAL_GPIO_Init+0x2bc>)
 8002d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8a:	089b      	lsrs	r3, r3, #2
 8002d8c:	3302      	adds	r3, #2
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002da0:	4b2d      	ldr	r3, [pc, #180]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	492c      	ldr	r1, [pc, #176]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	608b      	str	r3, [r1, #8]
 8002dac:	e006      	b.n	8002dbc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dae:	4b2a      	ldr	r3, [pc, #168]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	4928      	ldr	r1, [pc, #160]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d006      	beq.n	8002dd6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002dc8:	4b23      	ldr	r3, [pc, #140]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	4922      	ldr	r1, [pc, #136]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	60cb      	str	r3, [r1, #12]
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dd6:	4b20      	ldr	r3, [pc, #128]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	491e      	ldr	r1, [pc, #120]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d006      	beq.n	8002dfe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002df0:	4b19      	ldr	r3, [pc, #100]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	4918      	ldr	r1, [pc, #96]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	604b      	str	r3, [r1, #4]
 8002dfc:	e006      	b.n	8002e0c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dfe:	4b16      	ldr	r3, [pc, #88]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	4914      	ldr	r1, [pc, #80]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d021      	beq.n	8002e5c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e18:	4b0f      	ldr	r3, [pc, #60]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	490e      	ldr	r1, [pc, #56]	@ (8002e58 <HAL_GPIO_Init+0x2d0>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	600b      	str	r3, [r1, #0]
 8002e24:	e021      	b.n	8002e6a <HAL_GPIO_Init+0x2e2>
 8002e26:	bf00      	nop
 8002e28:	10320000 	.word	0x10320000
 8002e2c:	10310000 	.word	0x10310000
 8002e30:	10220000 	.word	0x10220000
 8002e34:	10210000 	.word	0x10210000
 8002e38:	10120000 	.word	0x10120000
 8002e3c:	10110000 	.word	0x10110000
 8002e40:	40021000 	.word	0x40021000
 8002e44:	40010000 	.word	0x40010000
 8002e48:	40010800 	.word	0x40010800
 8002e4c:	40010c00 	.word	0x40010c00
 8002e50:	40011000 	.word	0x40011000
 8002e54:	40011400 	.word	0x40011400
 8002e58:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e8c <HAL_GPIO_Init+0x304>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	43db      	mvns	r3, r3
 8002e64:	4909      	ldr	r1, [pc, #36]	@ (8002e8c <HAL_GPIO_Init+0x304>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e76:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f47f ae8e 	bne.w	8002b9c <HAL_GPIO_Init+0x14>
  }
}
 8002e80:	bf00      	nop
 8002e82:	bf00      	nop
 8002e84:	372c      	adds	r7, #44	@ 0x2c
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bc80      	pop	{r7}
 8002e8a:	4770      	bx	lr
 8002e8c:	40010400 	.word	0x40010400

08002e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	807b      	strh	r3, [r7, #2]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ea0:	787b      	ldrb	r3, [r7, #1]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ea6:	887a      	ldrh	r2, [r7, #2]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eac:	e003      	b.n	8002eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002eae:	887b      	ldrh	r3, [r7, #2]
 8002eb0:	041a      	lsls	r2, r3, #16
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	611a      	str	r2, [r3, #16]
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e272      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 8087 	beq.w	8002fee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ee0:	4b92      	ldr	r3, [pc, #584]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 030c 	and.w	r3, r3, #12
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d00c      	beq.n	8002f06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002eec:	4b8f      	ldr	r3, [pc, #572]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d112      	bne.n	8002f1e <HAL_RCC_OscConfig+0x5e>
 8002ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f04:	d10b      	bne.n	8002f1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f06:	4b89      	ldr	r3, [pc, #548]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d06c      	beq.n	8002fec <HAL_RCC_OscConfig+0x12c>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d168      	bne.n	8002fec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e24c      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f26:	d106      	bne.n	8002f36 <HAL_RCC_OscConfig+0x76>
 8002f28:	4b80      	ldr	r3, [pc, #512]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a7f      	ldr	r2, [pc, #508]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	e02e      	b.n	8002f94 <HAL_RCC_OscConfig+0xd4>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x98>
 8002f3e:	4b7b      	ldr	r3, [pc, #492]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a7a      	ldr	r2, [pc, #488]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	4b78      	ldr	r3, [pc, #480]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a77      	ldr	r2, [pc, #476]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e01d      	b.n	8002f94 <HAL_RCC_OscConfig+0xd4>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f60:	d10c      	bne.n	8002f7c <HAL_RCC_OscConfig+0xbc>
 8002f62:	4b72      	ldr	r3, [pc, #456]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a71      	ldr	r2, [pc, #452]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f6c:	6013      	str	r3, [r2, #0]
 8002f6e:	4b6f      	ldr	r3, [pc, #444]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a6e      	ldr	r2, [pc, #440]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	e00b      	b.n	8002f94 <HAL_RCC_OscConfig+0xd4>
 8002f7c:	4b6b      	ldr	r3, [pc, #428]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a6a      	ldr	r2, [pc, #424]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	4b68      	ldr	r3, [pc, #416]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a67      	ldr	r2, [pc, #412]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d013      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9c:	f7fe fe82 	bl	8001ca4 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa4:	f7fe fe7e 	bl	8001ca4 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	@ 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e200      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb6:	4b5d      	ldr	r3, [pc, #372]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f0      	beq.n	8002fa4 <HAL_RCC_OscConfig+0xe4>
 8002fc2:	e014      	b.n	8002fee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7fe fe6e 	bl	8001ca4 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7fe fe6a 	bl	8001ca4 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	@ 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e1ec      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fde:	4b53      	ldr	r3, [pc, #332]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x10c>
 8002fea:	e000      	b.n	8002fee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d063      	beq.n	80030c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00b      	beq.n	800301e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003006:	4b49      	ldr	r3, [pc, #292]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 030c 	and.w	r3, r3, #12
 800300e:	2b08      	cmp	r3, #8
 8003010:	d11c      	bne.n	800304c <HAL_RCC_OscConfig+0x18c>
 8003012:	4b46      	ldr	r3, [pc, #280]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d116      	bne.n	800304c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800301e:	4b43      	ldr	r3, [pc, #268]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d005      	beq.n	8003036 <HAL_RCC_OscConfig+0x176>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d001      	beq.n	8003036 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e1c0      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003036:	4b3d      	ldr	r3, [pc, #244]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4939      	ldr	r1, [pc, #228]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003046:	4313      	orrs	r3, r2
 8003048:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304a:	e03a      	b.n	80030c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d020      	beq.n	8003096 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003054:	4b36      	ldr	r3, [pc, #216]	@ (8003130 <HAL_RCC_OscConfig+0x270>)
 8003056:	2201      	movs	r2, #1
 8003058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305a:	f7fe fe23 	bl	8001ca4 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003062:	f7fe fe1f 	bl	8001ca4 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e1a1      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003074:	4b2d      	ldr	r3, [pc, #180]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0f0      	beq.n	8003062 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003080:	4b2a      	ldr	r3, [pc, #168]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4927      	ldr	r1, [pc, #156]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]
 8003094:	e015      	b.n	80030c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003096:	4b26      	ldr	r3, [pc, #152]	@ (8003130 <HAL_RCC_OscConfig+0x270>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309c:	f7fe fe02 	bl	8001ca4 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a4:	f7fe fdfe 	bl	8001ca4 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e180      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b6:	4b1d      	ldr	r3, [pc, #116]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0308 	and.w	r3, r3, #8
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d03a      	beq.n	8003144 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d019      	beq.n	800310a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030d6:	4b17      	ldr	r3, [pc, #92]	@ (8003134 <HAL_RCC_OscConfig+0x274>)
 80030d8:	2201      	movs	r2, #1
 80030da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030dc:	f7fe fde2 	bl	8001ca4 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030e4:	f7fe fdde 	bl	8001ca4 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e160      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f6:	4b0d      	ldr	r3, [pc, #52]	@ (800312c <HAL_RCC_OscConfig+0x26c>)
 80030f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003102:	2001      	movs	r0, #1
 8003104:	f000 fafe 	bl	8003704 <RCC_Delay>
 8003108:	e01c      	b.n	8003144 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310a:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <HAL_RCC_OscConfig+0x274>)
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003110:	f7fe fdc8 	bl	8001ca4 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003116:	e00f      	b.n	8003138 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003118:	f7fe fdc4 	bl	8001ca4 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d908      	bls.n	8003138 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e146      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
 800312a:	bf00      	nop
 800312c:	40021000 	.word	0x40021000
 8003130:	42420000 	.word	0x42420000
 8003134:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003138:	4b92      	ldr	r3, [pc, #584]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 800313a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e9      	bne.n	8003118 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 80a6 	beq.w	800329e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003152:	2300      	movs	r3, #0
 8003154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003156:	4b8b      	ldr	r3, [pc, #556]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10d      	bne.n	800317e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003162:	4b88      	ldr	r3, [pc, #544]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	4a87      	ldr	r2, [pc, #540]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800316c:	61d3      	str	r3, [r2, #28]
 800316e:	4b85      	ldr	r3, [pc, #532]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800317a:	2301      	movs	r3, #1
 800317c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317e:	4b82      	ldr	r3, [pc, #520]	@ (8003388 <HAL_RCC_OscConfig+0x4c8>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003186:	2b00      	cmp	r3, #0
 8003188:	d118      	bne.n	80031bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800318a:	4b7f      	ldr	r3, [pc, #508]	@ (8003388 <HAL_RCC_OscConfig+0x4c8>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a7e      	ldr	r2, [pc, #504]	@ (8003388 <HAL_RCC_OscConfig+0x4c8>)
 8003190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003196:	f7fe fd85 	bl	8001ca4 <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319c:	e008      	b.n	80031b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800319e:	f7fe fd81 	bl	8001ca4 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b64      	cmp	r3, #100	@ 0x64
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e103      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b0:	4b75      	ldr	r3, [pc, #468]	@ (8003388 <HAL_RCC_OscConfig+0x4c8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d0f0      	beq.n	800319e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d106      	bne.n	80031d2 <HAL_RCC_OscConfig+0x312>
 80031c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031ca:	f043 0301 	orr.w	r3, r3, #1
 80031ce:	6213      	str	r3, [r2, #32]
 80031d0:	e02d      	b.n	800322e <HAL_RCC_OscConfig+0x36e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x334>
 80031da:	4b6a      	ldr	r3, [pc, #424]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	4a69      	ldr	r2, [pc, #420]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	6213      	str	r3, [r2, #32]
 80031e6:	4b67      	ldr	r3, [pc, #412]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	4a66      	ldr	r2, [pc, #408]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031ec:	f023 0304 	bic.w	r3, r3, #4
 80031f0:	6213      	str	r3, [r2, #32]
 80031f2:	e01c      	b.n	800322e <HAL_RCC_OscConfig+0x36e>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b05      	cmp	r3, #5
 80031fa:	d10c      	bne.n	8003216 <HAL_RCC_OscConfig+0x356>
 80031fc:	4b61      	ldr	r3, [pc, #388]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	4a60      	ldr	r2, [pc, #384]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003202:	f043 0304 	orr.w	r3, r3, #4
 8003206:	6213      	str	r3, [r2, #32]
 8003208:	4b5e      	ldr	r3, [pc, #376]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	4a5d      	ldr	r2, [pc, #372]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 800320e:	f043 0301 	orr.w	r3, r3, #1
 8003212:	6213      	str	r3, [r2, #32]
 8003214:	e00b      	b.n	800322e <HAL_RCC_OscConfig+0x36e>
 8003216:	4b5b      	ldr	r3, [pc, #364]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	4a5a      	ldr	r2, [pc, #360]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	6213      	str	r3, [r2, #32]
 8003222:	4b58      	ldr	r3, [pc, #352]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	4a57      	ldr	r2, [pc, #348]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	f023 0304 	bic.w	r3, r3, #4
 800322c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d015      	beq.n	8003262 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003236:	f7fe fd35 	bl	8001ca4 <HAL_GetTick>
 800323a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800323c:	e00a      	b.n	8003254 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323e:	f7fe fd31 	bl	8001ca4 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324c:	4293      	cmp	r3, r2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e0b1      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003254:	4b4b      	ldr	r3, [pc, #300]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0ee      	beq.n	800323e <HAL_RCC_OscConfig+0x37e>
 8003260:	e014      	b.n	800328c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003262:	f7fe fd1f 	bl	8001ca4 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003268:	e00a      	b.n	8003280 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326a:	f7fe fd1b 	bl	8001ca4 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003278:	4293      	cmp	r3, r2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e09b      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003280:	4b40      	ldr	r3, [pc, #256]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1ee      	bne.n	800326a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800328c:	7dfb      	ldrb	r3, [r7, #23]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d105      	bne.n	800329e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003292:	4b3c      	ldr	r3, [pc, #240]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	4a3b      	ldr	r2, [pc, #236]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003298:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800329c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 8087 	beq.w	80033b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a8:	4b36      	ldr	r3, [pc, #216]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 030c 	and.w	r3, r3, #12
 80032b0:	2b08      	cmp	r3, #8
 80032b2:	d061      	beq.n	8003378 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d146      	bne.n	800334a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032bc:	4b33      	ldr	r3, [pc, #204]	@ (800338c <HAL_RCC_OscConfig+0x4cc>)
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c2:	f7fe fcef 	bl	8001ca4 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ca:	f7fe fceb 	bl	8001ca4 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e06d      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032dc:	4b29      	ldr	r3, [pc, #164]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1f0      	bne.n	80032ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032f0:	d108      	bne.n	8003304 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032f2:	4b24      	ldr	r3, [pc, #144]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	4921      	ldr	r1, [pc, #132]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003300:	4313      	orrs	r3, r2
 8003302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003304:	4b1f      	ldr	r3, [pc, #124]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a19      	ldr	r1, [r3, #32]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	430b      	orrs	r3, r1
 8003316:	491b      	ldr	r1, [pc, #108]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 8003318:	4313      	orrs	r3, r2
 800331a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800331c:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <HAL_RCC_OscConfig+0x4cc>)
 800331e:	2201      	movs	r2, #1
 8003320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003322:	f7fe fcbf 	bl	8001ca4 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332a:	f7fe fcbb 	bl	8001ca4 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e03d      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800333c:	4b11      	ldr	r3, [pc, #68]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0f0      	beq.n	800332a <HAL_RCC_OscConfig+0x46a>
 8003348:	e035      	b.n	80033b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334a:	4b10      	ldr	r3, [pc, #64]	@ (800338c <HAL_RCC_OscConfig+0x4cc>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7fe fca8 	bl	8001ca4 <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003358:	f7fe fca4 	bl	8001ca4 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e026      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336a:	4b06      	ldr	r3, [pc, #24]	@ (8003384 <HAL_RCC_OscConfig+0x4c4>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1f0      	bne.n	8003358 <HAL_RCC_OscConfig+0x498>
 8003376:	e01e      	b.n	80033b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d107      	bne.n	8003390 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e019      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
 8003384:	40021000 	.word	0x40021000
 8003388:	40007000 	.word	0x40007000
 800338c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003390:	4b0b      	ldr	r3, [pc, #44]	@ (80033c0 <HAL_RCC_OscConfig+0x500>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d106      	bne.n	80033b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d001      	beq.n	80033b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3718      	adds	r7, #24
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40021000 	.word	0x40021000

080033c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e0d0      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0307 	and.w	r3, r3, #7
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d910      	bls.n	8003408 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e6:	4b67      	ldr	r3, [pc, #412]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f023 0207 	bic.w	r2, r3, #7
 80033ee:	4965      	ldr	r1, [pc, #404]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f6:	4b63      	ldr	r3, [pc, #396]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0307 	and.w	r3, r3, #7
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	429a      	cmp	r2, r3
 8003402:	d001      	beq.n	8003408 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0b8      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d020      	beq.n	8003456 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003420:	4b59      	ldr	r3, [pc, #356]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	4a58      	ldr	r2, [pc, #352]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003426:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800342a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003438:	4b53      	ldr	r3, [pc, #332]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4a52      	ldr	r2, [pc, #328]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800343e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003442:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003444:	4b50      	ldr	r3, [pc, #320]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	494d      	ldr	r1, [pc, #308]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003452:	4313      	orrs	r3, r2
 8003454:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d040      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d107      	bne.n	800347a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346a:	4b47      	ldr	r3, [pc, #284]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d115      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e07f      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d107      	bne.n	8003492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003482:	4b41      	ldr	r3, [pc, #260]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d109      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e073      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003492:	4b3d      	ldr	r3, [pc, #244]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e06b      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034a2:	4b39      	ldr	r3, [pc, #228]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f023 0203 	bic.w	r2, r3, #3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	4936      	ldr	r1, [pc, #216]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034b4:	f7fe fbf6 	bl	8001ca4 <HAL_GetTick>
 80034b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ba:	e00a      	b.n	80034d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034bc:	f7fe fbf2 	bl	8001ca4 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e053      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 020c 	and.w	r2, r3, #12
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d1eb      	bne.n	80034bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e4:	4b27      	ldr	r3, [pc, #156]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d210      	bcs.n	8003514 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f2:	4b24      	ldr	r3, [pc, #144]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 0207 	bic.w	r2, r3, #7
 80034fa:	4922      	ldr	r1, [pc, #136]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003502:	4b20      	ldr	r3, [pc, #128]	@ (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d001      	beq.n	8003514 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e032      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	d008      	beq.n	8003532 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003520:	4b19      	ldr	r3, [pc, #100]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	4916      	ldr	r1, [pc, #88]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d009      	beq.n	8003552 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800353e:	4b12      	ldr	r3, [pc, #72]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	490e      	ldr	r1, [pc, #56]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	4313      	orrs	r3, r2
 8003550:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003552:	f000 f821 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8003556:	4602      	mov	r2, r0
 8003558:	4b0b      	ldr	r3, [pc, #44]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	091b      	lsrs	r3, r3, #4
 800355e:	f003 030f 	and.w	r3, r3, #15
 8003562:	490a      	ldr	r1, [pc, #40]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003564:	5ccb      	ldrb	r3, [r1, r3]
 8003566:	fa22 f303 	lsr.w	r3, r2, r3
 800356a:	4a09      	ldr	r2, [pc, #36]	@ (8003590 <HAL_RCC_ClockConfig+0x1cc>)
 800356c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800356e:	4b09      	ldr	r3, [pc, #36]	@ (8003594 <HAL_RCC_ClockConfig+0x1d0>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f7fe fa32 	bl	80019dc <HAL_InitTick>

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40022000 	.word	0x40022000
 8003588:	40021000 	.word	0x40021000
 800358c:	080070b4 	.word	0x080070b4
 8003590:	20000004 	.word	0x20000004
 8003594:	20000008 	.word	0x20000008

08003598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	2300      	movs	r3, #0
 80035a4:	60bb      	str	r3, [r7, #8]
 80035a6:	2300      	movs	r3, #0
 80035a8:	617b      	str	r3, [r7, #20]
 80035aa:	2300      	movs	r3, #0
 80035ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035b2:	4b1e      	ldr	r3, [pc, #120]	@ (800362c <HAL_RCC_GetSysClockFreq+0x94>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d002      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0x30>
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d003      	beq.n	80035ce <HAL_RCC_GetSysClockFreq+0x36>
 80035c6:	e027      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035c8:	4b19      	ldr	r3, [pc, #100]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x98>)
 80035ca:	613b      	str	r3, [r7, #16]
      break;
 80035cc:	e027      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	0c9b      	lsrs	r3, r3, #18
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	4a17      	ldr	r2, [pc, #92]	@ (8003634 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035d8:	5cd3      	ldrb	r3, [r2, r3]
 80035da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d010      	beq.n	8003608 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035e6:	4b11      	ldr	r3, [pc, #68]	@ (800362c <HAL_RCC_GetSysClockFreq+0x94>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	0c5b      	lsrs	r3, r3, #17
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	4a11      	ldr	r2, [pc, #68]	@ (8003638 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035f2:	5cd3      	ldrb	r3, [r2, r3]
 80035f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x98>)
 80035fa:	fb03 f202 	mul.w	r2, r3, r2
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	fbb2 f3f3 	udiv	r3, r2, r3
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	e004      	b.n	8003612 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a0c      	ldr	r2, [pc, #48]	@ (800363c <HAL_RCC_GetSysClockFreq+0xa4>)
 800360c:	fb02 f303 	mul.w	r3, r2, r3
 8003610:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	613b      	str	r3, [r7, #16]
      break;
 8003616:	e002      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003618:	4b05      	ldr	r3, [pc, #20]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x98>)
 800361a:	613b      	str	r3, [r7, #16]
      break;
 800361c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800361e:	693b      	ldr	r3, [r7, #16]
}
 8003620:	4618      	mov	r0, r3
 8003622:	371c      	adds	r7, #28
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40021000 	.word	0x40021000
 8003630:	007a1200 	.word	0x007a1200
 8003634:	080070cc 	.word	0x080070cc
 8003638:	080070dc 	.word	0x080070dc
 800363c:	003d0900 	.word	0x003d0900

08003640 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003644:	4b02      	ldr	r3, [pc, #8]	@ (8003650 <HAL_RCC_GetHCLKFreq+0x10>)
 8003646:	681b      	ldr	r3, [r3, #0]
}
 8003648:	4618      	mov	r0, r3
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	20000004 	.word	0x20000004

08003654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003658:	f7ff fff2 	bl	8003640 <HAL_RCC_GetHCLKFreq>
 800365c:	4602      	mov	r2, r0
 800365e:	4b05      	ldr	r3, [pc, #20]	@ (8003674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	0a1b      	lsrs	r3, r3, #8
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4903      	ldr	r1, [pc, #12]	@ (8003678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800366a:	5ccb      	ldrb	r3, [r1, r3]
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000
 8003678:	080070c4 	.word	0x080070c4

0800367c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003680:	f7ff ffde 	bl	8003640 <HAL_RCC_GetHCLKFreq>
 8003684:	4602      	mov	r2, r0
 8003686:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	0adb      	lsrs	r3, r3, #11
 800368c:	f003 0307 	and.w	r3, r3, #7
 8003690:	4903      	ldr	r1, [pc, #12]	@ (80036a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003692:	5ccb      	ldrb	r3, [r1, r3]
 8003694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40021000 	.word	0x40021000
 80036a0:	080070c4 	.word	0x080070c4

080036a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	220f      	movs	r2, #15
 80036b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036b4:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0203 	and.w	r2, r3, #3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80036c0:	4b0e      	ldr	r3, [pc, #56]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80036cc:	4b0b      	ldr	r3, [pc, #44]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80036d8:	4b08      	ldr	r3, [pc, #32]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	08db      	lsrs	r3, r3, #3
 80036de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036e6:	4b06      	ldr	r3, [pc, #24]	@ (8003700 <HAL_RCC_GetClockConfig+0x5c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0207 	and.w	r2, r3, #7
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr
 80036fc:	40021000 	.word	0x40021000
 8003700:	40022000 	.word	0x40022000

08003704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800370c:	4b0a      	ldr	r3, [pc, #40]	@ (8003738 <RCC_Delay+0x34>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0a      	ldr	r2, [pc, #40]	@ (800373c <RCC_Delay+0x38>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	0a5b      	lsrs	r3, r3, #9
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003720:	bf00      	nop
  }
  while (Delay --);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1e5a      	subs	r2, r3, #1
 8003726:	60fa      	str	r2, [r7, #12]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f9      	bne.n	8003720 <RCC_Delay+0x1c>
}
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr
 8003738:	20000004 	.word	0x20000004
 800373c:	10624dd3 	.word	0x10624dd3

08003740 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	2300      	movs	r3, #0
 800374e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d07d      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800375c:	2300      	movs	r3, #0
 800375e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003760:	4b4f      	ldr	r3, [pc, #316]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	69db      	ldr	r3, [r3, #28]
 8003764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10d      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376c:	4b4c      	ldr	r3, [pc, #304]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	4a4b      	ldr	r2, [pc, #300]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003776:	61d3      	str	r3, [r2, #28]
 8003778:	4b49      	ldr	r3, [pc, #292]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003784:	2301      	movs	r3, #1
 8003786:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	4b46      	ldr	r3, [pc, #280]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d118      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003794:	4b43      	ldr	r3, [pc, #268]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a42      	ldr	r2, [pc, #264]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800379a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800379e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a0:	f7fe fa80 	bl	8001ca4 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a6:	e008      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a8:	f7fe fa7c 	bl	8001ca4 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b64      	cmp	r3, #100	@ 0x64
 80037b4:	d901      	bls.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e06d      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ba:	4b3a      	ldr	r3, [pc, #232]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c6:	4b36      	ldr	r3, [pc, #216]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d02e      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d027      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e4:	4b2e      	ldr	r3, [pc, #184]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037ee:	4b2e      	ldr	r3, [pc, #184]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037f4:	4b2c      	ldr	r3, [pc, #176]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037fa:	4a29      	ldr	r2, [pc, #164]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	d014      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380a:	f7fe fa4b 	bl	8001ca4 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003810:	e00a      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fe fa47 	bl	8001ca4 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e036      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003828:	4b1d      	ldr	r3, [pc, #116]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0ee      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003834:	4b1a      	ldr	r3, [pc, #104]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	4917      	ldr	r1, [pc, #92]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	4313      	orrs	r3, r2
 8003844:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003846:	7dfb      	ldrb	r3, [r7, #23]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d105      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800384c:	4b14      	ldr	r3, [pc, #80]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	4a13      	ldr	r2, [pc, #76]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003856:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003864:	4b0e      	ldr	r3, [pc, #56]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	490b      	ldr	r1, [pc, #44]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003872:	4313      	orrs	r3, r2
 8003874:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d008      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003882:	4b07      	ldr	r3, [pc, #28]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	4904      	ldr	r1, [pc, #16]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003890:	4313      	orrs	r3, r2
 8003892:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40007000 	.word	0x40007000
 80038a8:	42420440 	.word	0x42420440

080038ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	2300      	movs	r3, #0
 80038ba:	61fb      	str	r3, [r7, #28]
 80038bc:	2300      	movs	r3, #0
 80038be:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	2300      	movs	r3, #0
 80038c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b10      	cmp	r3, #16
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b10      	cmp	r3, #16
 80038d2:	f200 808a 	bhi.w	80039ea <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d045      	beq.n	8003968 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d075      	beq.n	80039ce <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80038e2:	e082      	b.n	80039ea <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80038e4:	4b46      	ldr	r3, [pc, #280]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80038ea:	4b45      	ldr	r3, [pc, #276]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d07b      	beq.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	0c9b      	lsrs	r3, r3, #18
 80038fa:	f003 030f 	and.w	r3, r3, #15
 80038fe:	4a41      	ldr	r2, [pc, #260]	@ (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003900:	5cd3      	ldrb	r3, [r2, r3]
 8003902:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d015      	beq.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800390e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	0c5b      	lsrs	r3, r3, #17
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	4a3b      	ldr	r2, [pc, #236]	@ (8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800391a:	5cd3      	ldrb	r3, [r2, r3]
 800391c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00d      	beq.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003928:	4a38      	ldr	r2, [pc, #224]	@ (8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	fb02 f303 	mul.w	r3, r2, r3
 8003936:	61fb      	str	r3, [r7, #28]
 8003938:	e004      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	4a34      	ldr	r2, [pc, #208]	@ (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800393e:	fb02 f303 	mul.w	r3, r2, r3
 8003942:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003944:	4b2e      	ldr	r3, [pc, #184]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800394c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003950:	d102      	bne.n	8003958 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	61bb      	str	r3, [r7, #24]
      break;
 8003956:	e04a      	b.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	4a2d      	ldr	r2, [pc, #180]	@ (8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800395e:	fba2 2303 	umull	r2, r3, r2, r3
 8003962:	085b      	lsrs	r3, r3, #1
 8003964:	61bb      	str	r3, [r7, #24]
      break;
 8003966:	e042      	b.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003968:	4b25      	ldr	r3, [pc, #148]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003974:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003978:	d108      	bne.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003984:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	e01f      	b.n	80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003992:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003996:	d109      	bne.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003998:	4b19      	ldr	r3, [pc, #100]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80039a4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80039a8:	61bb      	str	r3, [r7, #24]
 80039aa:	e00f      	b.n	80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039b6:	d11c      	bne.n	80039f2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80039b8:	4b11      	ldr	r3, [pc, #68]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d016      	beq.n	80039f2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80039c4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80039c8:	61bb      	str	r3, [r7, #24]
      break;
 80039ca:	e012      	b.n	80039f2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80039cc:	e011      	b.n	80039f2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80039ce:	f7ff fe55 	bl	800367c <HAL_RCC_GetPCLK2Freq>
 80039d2:	4602      	mov	r2, r0
 80039d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	0b9b      	lsrs	r3, r3, #14
 80039da:	f003 0303 	and.w	r3, r3, #3
 80039de:	3301      	adds	r3, #1
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e6:	61bb      	str	r3, [r7, #24]
      break;
 80039e8:	e004      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039ea:	bf00      	nop
 80039ec:	e002      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039ee:	bf00      	nop
 80039f0:	e000      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039f2:	bf00      	nop
    }
  }
  return (frequency);
 80039f4:	69bb      	ldr	r3, [r7, #24]
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3720      	adds	r7, #32
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40021000 	.word	0x40021000
 8003a04:	080070e0 	.word	0x080070e0
 8003a08:	080070f0 	.word	0x080070f0
 8003a0c:	007a1200 	.word	0x007a1200
 8003a10:	003d0900 	.word	0x003d0900
 8003a14:	aaaaaaab 	.word	0xaaaaaaab

08003a18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e041      	b.n	8003aae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d106      	bne.n	8003a44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7fe f8c4 	bl	8001bcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2202      	movs	r2, #2
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3304      	adds	r3, #4
 8003a54:	4619      	mov	r1, r3
 8003a56:	4610      	mov	r0, r2
 8003a58:	f000 facc 	bl	8003ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d001      	beq.n	8003ad0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e032      	b.n	8003b36 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a18      	ldr	r2, [pc, #96]	@ (8003b40 <HAL_TIM_Base_Start+0x88>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d00e      	beq.n	8003b00 <HAL_TIM_Base_Start+0x48>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aea:	d009      	beq.n	8003b00 <HAL_TIM_Base_Start+0x48>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a14      	ldr	r2, [pc, #80]	@ (8003b44 <HAL_TIM_Base_Start+0x8c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d004      	beq.n	8003b00 <HAL_TIM_Base_Start+0x48>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a13      	ldr	r2, [pc, #76]	@ (8003b48 <HAL_TIM_Base_Start+0x90>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d111      	bne.n	8003b24 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 0307 	and.w	r3, r3, #7
 8003b0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d010      	beq.n	8003b34 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f042 0201 	orr.w	r2, r2, #1
 8003b20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b22:	e007      	b.n	8003b34 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	40012c00 	.word	0x40012c00
 8003b44:	40000400 	.word	0x40000400
 8003b48:	40000800 	.word	0x40000800

08003b4c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6a1a      	ldr	r2, [r3, #32]
 8003b5a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10f      	bne.n	8003b84 <HAL_TIM_Base_Stop+0x38>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6a1a      	ldr	r2, [r3, #32]
 8003b6a:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d107      	bne.n	8003b84 <HAL_TIM_Base_Stop+0x38>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0201 	bic.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr

08003b98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d001      	beq.n	8003bb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e03a      	b.n	8003c26 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0201 	orr.w	r2, r2, #1
 8003bc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a18      	ldr	r2, [pc, #96]	@ (8003c30 <HAL_TIM_Base_Start_IT+0x98>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d00e      	beq.n	8003bf0 <HAL_TIM_Base_Start_IT+0x58>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bda:	d009      	beq.n	8003bf0 <HAL_TIM_Base_Start_IT+0x58>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a14      	ldr	r2, [pc, #80]	@ (8003c34 <HAL_TIM_Base_Start_IT+0x9c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d004      	beq.n	8003bf0 <HAL_TIM_Base_Start_IT+0x58>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a13      	ldr	r2, [pc, #76]	@ (8003c38 <HAL_TIM_Base_Start_IT+0xa0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d111      	bne.n	8003c14 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2b06      	cmp	r3, #6
 8003c00:	d010      	beq.n	8003c24 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0201 	orr.w	r2, r2, #1
 8003c10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c12:	e007      	b.n	8003c24 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bc80      	pop	{r7}
 8003c2e:	4770      	bx	lr
 8003c30:	40012c00 	.word	0x40012c00
 8003c34:	40000400 	.word	0x40000400
 8003c38:	40000800 	.word	0x40000800

08003c3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d020      	beq.n	8003ca0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d01b      	beq.n	8003ca0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f06f 0202 	mvn.w	r2, #2
 8003c70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f998 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003c8c:	e005      	b.n	8003c9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f98b 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f99a 	bl	8003fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	f003 0304 	and.w	r3, r3, #4
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d020      	beq.n	8003cec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d01b      	beq.n	8003cec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f06f 0204 	mvn.w	r2, #4
 8003cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f972 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003cd8:	e005      	b.n	8003ce6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f965 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 f974 	bl	8003fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d020      	beq.n	8003d38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d01b      	beq.n	8003d38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f06f 0208 	mvn.w	r2, #8
 8003d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2204      	movs	r2, #4
 8003d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f94c 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003d24:	e005      	b.n	8003d32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f93f 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 f94e 	bl	8003fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d020      	beq.n	8003d84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d01b      	beq.n	8003d84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f06f 0210 	mvn.w	r2, #16
 8003d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2208      	movs	r2, #8
 8003d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f926 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003d70:	e005      	b.n	8003d7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 f919 	bl	8003faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f928 	bl	8003fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00c      	beq.n	8003da8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f06f 0201 	mvn.w	r2, #1
 8003da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7fd fcdc 	bl	8001760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00c      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 fa7f 	bl	80042ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00c      	beq.n	8003df0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d007      	beq.n	8003df0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f8f8 	bl	8003fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f003 0320 	and.w	r3, r3, #32
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00c      	beq.n	8003e14 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f003 0320 	and.w	r3, r3, #32
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d007      	beq.n	8003e14 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0220 	mvn.w	r2, #32
 8003e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fa52 	bl	80042b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e14:	bf00      	nop
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_TIM_ConfigClockSource+0x1c>
 8003e34:	2302      	movs	r3, #2
 8003e36:	e0b4      	b.n	8003fa2 <HAL_TIM_ConfigClockSource+0x186>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e70:	d03e      	beq.n	8003ef0 <HAL_TIM_ConfigClockSource+0xd4>
 8003e72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e76:	f200 8087 	bhi.w	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e7e:	f000 8086 	beq.w	8003f8e <HAL_TIM_ConfigClockSource+0x172>
 8003e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e86:	d87f      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e88:	2b70      	cmp	r3, #112	@ 0x70
 8003e8a:	d01a      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0xa6>
 8003e8c:	2b70      	cmp	r3, #112	@ 0x70
 8003e8e:	d87b      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e90:	2b60      	cmp	r3, #96	@ 0x60
 8003e92:	d050      	beq.n	8003f36 <HAL_TIM_ConfigClockSource+0x11a>
 8003e94:	2b60      	cmp	r3, #96	@ 0x60
 8003e96:	d877      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003e98:	2b50      	cmp	r3, #80	@ 0x50
 8003e9a:	d03c      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0xfa>
 8003e9c:	2b50      	cmp	r3, #80	@ 0x50
 8003e9e:	d873      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea0:	2b40      	cmp	r3, #64	@ 0x40
 8003ea2:	d058      	beq.n	8003f56 <HAL_TIM_ConfigClockSource+0x13a>
 8003ea4:	2b40      	cmp	r3, #64	@ 0x40
 8003ea6:	d86f      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea8:	2b30      	cmp	r3, #48	@ 0x30
 8003eaa:	d064      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003eac:	2b30      	cmp	r3, #48	@ 0x30
 8003eae:	d86b      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb0:	2b20      	cmp	r3, #32
 8003eb2:	d060      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003eb4:	2b20      	cmp	r3, #32
 8003eb6:	d867      	bhi.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d05c      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003ebc:	2b10      	cmp	r3, #16
 8003ebe:	d05a      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x15a>
 8003ec0:	e062      	b.n	8003f88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ed2:	f000 f974 	bl	80041be <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ee4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68ba      	ldr	r2, [r7, #8]
 8003eec:	609a      	str	r2, [r3, #8]
      break;
 8003eee:	e04f      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f00:	f000 f95d 	bl	80041be <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f12:	609a      	str	r2, [r3, #8]
      break;
 8003f14:	e03c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f22:	461a      	mov	r2, r3
 8003f24:	f000 f8d4 	bl	80040d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2150      	movs	r1, #80	@ 0x50
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 f92b 	bl	800418a <TIM_ITRx_SetConfig>
      break;
 8003f34:	e02c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f42:	461a      	mov	r2, r3
 8003f44:	f000 f8f2 	bl	800412c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2160      	movs	r1, #96	@ 0x60
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 f91b 	bl	800418a <TIM_ITRx_SetConfig>
      break;
 8003f54:	e01c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f62:	461a      	mov	r2, r3
 8003f64:	f000 f8b4 	bl	80040d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2140      	movs	r1, #64	@ 0x40
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 f90b 	bl	800418a <TIM_ITRx_SetConfig>
      break;
 8003f74:	e00c      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f000 f902 	bl	800418a <TIM_ITRx_SetConfig>
      break;
 8003f86:	e003      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f8c:	e000      	b.n	8003f90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr

08003fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bc80      	pop	{r7}
 8003ff0:	4770      	bx	lr
	...

08003ff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a2f      	ldr	r2, [pc, #188]	@ (80040c4 <TIM_Base_SetConfig+0xd0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00b      	beq.n	8004024 <TIM_Base_SetConfig+0x30>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004012:	d007      	beq.n	8004024 <TIM_Base_SetConfig+0x30>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a2c      	ldr	r2, [pc, #176]	@ (80040c8 <TIM_Base_SetConfig+0xd4>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d003      	beq.n	8004024 <TIM_Base_SetConfig+0x30>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a2b      	ldr	r2, [pc, #172]	@ (80040cc <TIM_Base_SetConfig+0xd8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d108      	bne.n	8004036 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800402a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	4313      	orrs	r3, r2
 8004034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a22      	ldr	r2, [pc, #136]	@ (80040c4 <TIM_Base_SetConfig+0xd0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00b      	beq.n	8004056 <TIM_Base_SetConfig+0x62>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004044:	d007      	beq.n	8004056 <TIM_Base_SetConfig+0x62>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a1f      	ldr	r2, [pc, #124]	@ (80040c8 <TIM_Base_SetConfig+0xd4>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d003      	beq.n	8004056 <TIM_Base_SetConfig+0x62>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a1e      	ldr	r2, [pc, #120]	@ (80040cc <TIM_Base_SetConfig+0xd8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d108      	bne.n	8004068 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800405c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	4313      	orrs	r3, r2
 8004066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	4313      	orrs	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a0d      	ldr	r2, [pc, #52]	@ (80040c4 <TIM_Base_SetConfig+0xd0>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d103      	bne.n	800409c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	f023 0201 	bic.w	r2, r3, #1
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	611a      	str	r2, [r3, #16]
  }
}
 80040ba:	bf00      	nop
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	bc80      	pop	{r7}
 80040c2:	4770      	bx	lr
 80040c4:	40012c00 	.word	0x40012c00
 80040c8:	40000400 	.word	0x40000400
 80040cc:	40000800 	.word	0x40000800

080040d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	f023 0201 	bic.w	r2, r3, #1
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4313      	orrs	r3, r2
 8004104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f023 030a 	bic.w	r3, r3, #10
 800410c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4313      	orrs	r3, r2
 8004114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	621a      	str	r2, [r3, #32]
}
 8004122:	bf00      	nop
 8004124:	371c      	adds	r7, #28
 8004126:	46bd      	mov	sp, r7
 8004128:	bc80      	pop	{r7}
 800412a:	4770      	bx	lr

0800412c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	f023 0210 	bic.w	r2, r3, #16
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	031b      	lsls	r3, r3, #12
 800415c:	693a      	ldr	r2, [r7, #16]
 800415e:	4313      	orrs	r3, r2
 8004160:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004168:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	621a      	str	r2, [r3, #32]
}
 8004180:	bf00      	nop
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	bc80      	pop	{r7}
 8004188:	4770      	bx	lr

0800418a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800418a:	b480      	push	{r7}
 800418c:	b085      	sub	sp, #20
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f043 0307 	orr.w	r3, r3, #7
 80041ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	609a      	str	r2, [r3, #8]
}
 80041b4:	bf00      	nop
 80041b6:	3714      	adds	r7, #20
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr

080041be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041be:	b480      	push	{r7}
 80041c0:	b087      	sub	sp, #28
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	607a      	str	r2, [r7, #4]
 80041ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	021a      	lsls	r2, r3, #8
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	431a      	orrs	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	609a      	str	r2, [r3, #8]
}
 80041f2:	bf00      	nop
 80041f4:	371c      	adds	r7, #28
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr

080041fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800420c:	2b01      	cmp	r3, #1
 800420e:	d101      	bne.n	8004214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004210:	2302      	movs	r3, #2
 8004212:	e046      	b.n	80042a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800423a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	4313      	orrs	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a16      	ldr	r2, [pc, #88]	@ (80042ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00e      	beq.n	8004276 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004260:	d009      	beq.n	8004276 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a12      	ldr	r2, [pc, #72]	@ (80042b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d004      	beq.n	8004276 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a10      	ldr	r2, [pc, #64]	@ (80042b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d10c      	bne.n	8004290 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800427c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	4313      	orrs	r3, r2
 8004286:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3714      	adds	r7, #20
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bc80      	pop	{r7}
 80042aa:	4770      	bx	lr
 80042ac:	40012c00 	.word	0x40012c00
 80042b0:	40000400 	.word	0x40000400
 80042b4:	40000800 	.word	0x40000800

080042b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr

080042ca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr

080042dc <__NVIC_SetPriority>:
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	6039      	str	r1, [r7, #0]
 80042e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	db0a      	blt.n	8004306 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	490c      	ldr	r1, [pc, #48]	@ (8004328 <__NVIC_SetPriority+0x4c>)
 80042f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fa:	0112      	lsls	r2, r2, #4
 80042fc:	b2d2      	uxtb	r2, r2
 80042fe:	440b      	add	r3, r1
 8004300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004304:	e00a      	b.n	800431c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	b2da      	uxtb	r2, r3
 800430a:	4908      	ldr	r1, [pc, #32]	@ (800432c <__NVIC_SetPriority+0x50>)
 800430c:	79fb      	ldrb	r3, [r7, #7]
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	3b04      	subs	r3, #4
 8004314:	0112      	lsls	r2, r2, #4
 8004316:	b2d2      	uxtb	r2, r2
 8004318:	440b      	add	r3, r1
 800431a:	761a      	strb	r2, [r3, #24]
}
 800431c:	bf00      	nop
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	bc80      	pop	{r7}
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	e000e100 	.word	0xe000e100
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004330:	b580      	push	{r7, lr}
 8004332:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004334:	4b05      	ldr	r3, [pc, #20]	@ (800434c <SysTick_Handler+0x1c>)
 8004336:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004338:	f001 fd66 	bl	8005e08 <xTaskGetSchedulerState>
 800433c:	4603      	mov	r3, r0
 800433e:	2b01      	cmp	r3, #1
 8004340:	d001      	beq.n	8004346 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004342:	f002 fb09 	bl	8006958 <xPortSysTickHandler>
  }
}
 8004346:	bf00      	nop
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	e000e010 	.word	0xe000e010

08004350 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004354:	2100      	movs	r1, #0
 8004356:	f06f 0004 	mvn.w	r0, #4
 800435a:	f7ff ffbf 	bl	80042dc <__NVIC_SetPriority>
#endif
}
 800435e:	bf00      	nop
 8004360:	bd80      	pop	{r7, pc}
	...

08004364 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800436a:	f3ef 8305 	mrs	r3, IPSR
 800436e:	603b      	str	r3, [r7, #0]
  return(result);
 8004370:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004376:	f06f 0305 	mvn.w	r3, #5
 800437a:	607b      	str	r3, [r7, #4]
 800437c:	e00c      	b.n	8004398 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800437e:	4b09      	ldr	r3, [pc, #36]	@ (80043a4 <osKernelInitialize+0x40>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d105      	bne.n	8004392 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004386:	4b07      	ldr	r3, [pc, #28]	@ (80043a4 <osKernelInitialize+0x40>)
 8004388:	2201      	movs	r2, #1
 800438a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800438c:	2300      	movs	r3, #0
 800438e:	607b      	str	r3, [r7, #4]
 8004390:	e002      	b.n	8004398 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004392:	f04f 33ff 	mov.w	r3, #4294967295
 8004396:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004398:	687b      	ldr	r3, [r7, #4]
}
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	bc80      	pop	{r7}
 80043a2:	4770      	bx	lr
 80043a4:	20000568 	.word	0x20000568

080043a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043ae:	f3ef 8305 	mrs	r3, IPSR
 80043b2:	603b      	str	r3, [r7, #0]
  return(result);
 80043b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80043ba:	f06f 0305 	mvn.w	r3, #5
 80043be:	607b      	str	r3, [r7, #4]
 80043c0:	e010      	b.n	80043e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80043c2:	4b0b      	ldr	r3, [pc, #44]	@ (80043f0 <osKernelStart+0x48>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d109      	bne.n	80043de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80043ca:	f7ff ffc1 	bl	8004350 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043ce:	4b08      	ldr	r3, [pc, #32]	@ (80043f0 <osKernelStart+0x48>)
 80043d0:	2202      	movs	r2, #2
 80043d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043d4:	f001 f8b8 	bl	8005548 <vTaskStartScheduler>
      stat = osOK;
 80043d8:	2300      	movs	r3, #0
 80043da:	607b      	str	r3, [r7, #4]
 80043dc:	e002      	b.n	80043e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043de:	f04f 33ff 	mov.w	r3, #4294967295
 80043e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043e4:	687b      	ldr	r3, [r7, #4]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	20000568 	.word	0x20000568

080043f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b08e      	sub	sp, #56	@ 0x38
 80043f8:	af04      	add	r7, sp, #16
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004400:	2300      	movs	r3, #0
 8004402:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004404:	f3ef 8305 	mrs	r3, IPSR
 8004408:	617b      	str	r3, [r7, #20]
  return(result);
 800440a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800440c:	2b00      	cmp	r3, #0
 800440e:	d17e      	bne.n	800450e <osThreadNew+0x11a>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d07b      	beq.n	800450e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004416:	2380      	movs	r3, #128	@ 0x80
 8004418:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800441a:	2318      	movs	r3, #24
 800441c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800441e:	2300      	movs	r3, #0
 8004420:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004422:	f04f 33ff 	mov.w	r3, #4294967295
 8004426:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d045      	beq.n	80044ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <osThreadNew+0x48>
        name = attr->name;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699b      	ldr	r3, [r3, #24]
 8004448:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d008      	beq.n	8004462 <osThreadNew+0x6e>
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	2b38      	cmp	r3, #56	@ 0x38
 8004454:	d805      	bhi.n	8004462 <osThreadNew+0x6e>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <osThreadNew+0x72>
        return (NULL);
 8004462:	2300      	movs	r3, #0
 8004464:	e054      	b.n	8004510 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	089b      	lsrs	r3, r3, #2
 8004474:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00e      	beq.n	800449c <osThreadNew+0xa8>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	2ba7      	cmp	r3, #167	@ 0xa7
 8004484:	d90a      	bls.n	800449c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800448a:	2b00      	cmp	r3, #0
 800448c:	d006      	beq.n	800449c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <osThreadNew+0xa8>
        mem = 1;
 8004496:	2301      	movs	r3, #1
 8004498:	61bb      	str	r3, [r7, #24]
 800449a:	e010      	b.n	80044be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10c      	bne.n	80044be <osThreadNew+0xca>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d108      	bne.n	80044be <osThreadNew+0xca>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d104      	bne.n	80044be <osThreadNew+0xca>
          mem = 0;
 80044b4:	2300      	movs	r3, #0
 80044b6:	61bb      	str	r3, [r7, #24]
 80044b8:	e001      	b.n	80044be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80044ba:	2300      	movs	r3, #0
 80044bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d110      	bne.n	80044e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044cc:	9202      	str	r2, [sp, #8]
 80044ce:	9301      	str	r3, [sp, #4]
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	6a3a      	ldr	r2, [r7, #32]
 80044d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 fdf6 	bl	80050cc <xTaskCreateStatic>
 80044e0:	4603      	mov	r3, r0
 80044e2:	613b      	str	r3, [r7, #16]
 80044e4:	e013      	b.n	800450e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d110      	bne.n	800450e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	f107 0310 	add.w	r3, r7, #16
 80044f4:	9301      	str	r3, [sp, #4]
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	9300      	str	r3, [sp, #0]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 fe44 	bl	800518c <xTaskCreate>
 8004504:	4603      	mov	r3, r0
 8004506:	2b01      	cmp	r3, #1
 8004508:	d001      	beq.n	800450e <osThreadNew+0x11a>
            hTask = NULL;
 800450a:	2300      	movs	r3, #0
 800450c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800450e:	693b      	ldr	r3, [r7, #16]
}
 8004510:	4618      	mov	r0, r3
 8004512:	3728      	adds	r7, #40	@ 0x28
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a06      	ldr	r2, [pc, #24]	@ (8004540 <vApplicationGetIdleTaskMemory+0x28>)
 8004528:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4a05      	ldr	r2, [pc, #20]	@ (8004544 <vApplicationGetIdleTaskMemory+0x2c>)
 800452e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2280      	movs	r2, #128	@ 0x80
 8004534:	601a      	str	r2, [r3, #0]
}
 8004536:	bf00      	nop
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr
 8004540:	2000056c 	.word	0x2000056c
 8004544:	20000614 	.word	0x20000614

08004548 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4a07      	ldr	r2, [pc, #28]	@ (8004574 <vApplicationGetTimerTaskMemory+0x2c>)
 8004558:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	4a06      	ldr	r2, [pc, #24]	@ (8004578 <vApplicationGetTimerTaskMemory+0x30>)
 800455e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004566:	601a      	str	r2, [r3, #0]
}
 8004568:	bf00      	nop
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	20000814 	.word	0x20000814
 8004578:	200008bc 	.word	0x200008bc

0800457c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f103 0208 	add.w	r2, r3, #8
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f04f 32ff 	mov.w	r2, #4294967295
 8004594:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f103 0208 	add.w	r2, r3, #8
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f103 0208 	add.w	r2, r3, #8
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr

080045ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045ba:	b480      	push	{r7}
 80045bc:	b083      	sub	sp, #12
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045d2:	b480      	push	{r7}
 80045d4:	b085      	sub	sp, #20
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	601a      	str	r2, [r3, #0]
}
 800460e:	bf00      	nop
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr

08004618 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462e:	d103      	bne.n	8004638 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	60fb      	str	r3, [r7, #12]
 8004636:	e00c      	b.n	8004652 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3308      	adds	r3, #8
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	e002      	b.n	8004646 <vListInsert+0x2e>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d2f6      	bcs.n	8004640 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	683a      	ldr	r2, [r7, #0]
 800466c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	601a      	str	r2, [r3, #0]
}
 800467e:	bf00      	nop
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	bc80      	pop	{r7}
 8004686:	4770      	bx	lr

08004688 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6892      	ldr	r2, [r2, #8]
 800469e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6852      	ldr	r2, [r2, #4]
 80046a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d103      	bne.n	80046bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689a      	ldr	r2, [r3, #8]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	1e5a      	subs	r2, r3, #1
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr
	...

080046dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10b      	bne.n	8004708 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f4:	f383 8811 	msr	BASEPRI, r3
 80046f8:	f3bf 8f6f 	isb	sy
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004702:	bf00      	nop
 8004704:	bf00      	nop
 8004706:	e7fd      	b.n	8004704 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004708:	f002 f8a8 	bl	800685c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004714:	68f9      	ldr	r1, [r7, #12]
 8004716:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004718:	fb01 f303 	mul.w	r3, r1, r3
 800471c:	441a      	add	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004738:	3b01      	subs	r3, #1
 800473a:	68f9      	ldr	r1, [r7, #12]
 800473c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800473e:	fb01 f303 	mul.w	r3, r1, r3
 8004742:	441a      	add	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	22ff      	movs	r2, #255	@ 0xff
 800474c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	22ff      	movs	r2, #255	@ 0xff
 8004754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d114      	bne.n	8004788 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d01a      	beq.n	800479c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	3310      	adds	r3, #16
 800476a:	4618      	mov	r0, r3
 800476c:	f001 f986 	bl	8005a7c <xTaskRemoveFromEventList>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d012      	beq.n	800479c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004776:	4b0d      	ldr	r3, [pc, #52]	@ (80047ac <xQueueGenericReset+0xd0>)
 8004778:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	e009      	b.n	800479c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	3310      	adds	r3, #16
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff fef5 	bl	800457c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	3324      	adds	r3, #36	@ 0x24
 8004796:	4618      	mov	r0, r3
 8004798:	f7ff fef0 	bl	800457c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800479c:	f002 f88e 	bl	80068bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047a0:	2301      	movs	r3, #1
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	e000ed04 	.word	0xe000ed04

080047b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08e      	sub	sp, #56	@ 0x38
 80047b4:	af02      	add	r7, sp, #8
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10b      	bne.n	80047dc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	e7fd      	b.n	80047d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10b      	bne.n	80047fa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	e7fd      	b.n	80047f6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d002      	beq.n	8004806 <xQueueGenericCreateStatic+0x56>
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <xQueueGenericCreateStatic+0x5a>
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <xQueueGenericCreateStatic+0x5c>
 800480a:	2300      	movs	r3, #0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10b      	bne.n	8004828 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	623b      	str	r3, [r7, #32]
}
 8004822:	bf00      	nop
 8004824:	bf00      	nop
 8004826:	e7fd      	b.n	8004824 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d102      	bne.n	8004834 <xQueueGenericCreateStatic+0x84>
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d101      	bne.n	8004838 <xQueueGenericCreateStatic+0x88>
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <xQueueGenericCreateStatic+0x8a>
 8004838:	2300      	movs	r3, #0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10b      	bne.n	8004856 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800483e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	61fb      	str	r3, [r7, #28]
}
 8004850:	bf00      	nop
 8004852:	bf00      	nop
 8004854:	e7fd      	b.n	8004852 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004856:	2350      	movs	r3, #80	@ 0x50
 8004858:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	2b50      	cmp	r3, #80	@ 0x50
 800485e:	d00b      	beq.n	8004878 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004864:	f383 8811 	msr	BASEPRI, r3
 8004868:	f3bf 8f6f 	isb	sy
 800486c:	f3bf 8f4f 	dsb	sy
 8004870:	61bb      	str	r3, [r7, #24]
}
 8004872:	bf00      	nop
 8004874:	bf00      	nop
 8004876:	e7fd      	b.n	8004874 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004878:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800487e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00d      	beq.n	80048a0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800488c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	4613      	mov	r3, r2
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	68b9      	ldr	r1, [r7, #8]
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f805 	bl	80048aa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3730      	adds	r7, #48	@ 0x30
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b084      	sub	sp, #16
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	60f8      	str	r0, [r7, #12]
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	607a      	str	r2, [r7, #4]
 80048b6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d103      	bne.n	80048c6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	e002      	b.n	80048cc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048d8:	2101      	movs	r1, #1
 80048da:	69b8      	ldr	r0, [r7, #24]
 80048dc:	f7ff fefe 	bl	80046dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048e8:	bf00      	nop
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08e      	sub	sp, #56	@ 0x38
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048fe:	2300      	movs	r3, #0
 8004900:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10b      	bne.n	8004924 <xQueueGenericSend+0x34>
	__asm volatile
 800490c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004910:	f383 8811 	msr	BASEPRI, r3
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800491e:	bf00      	nop
 8004920:	bf00      	nop
 8004922:	e7fd      	b.n	8004920 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d103      	bne.n	8004932 <xQueueGenericSend+0x42>
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <xQueueGenericSend+0x46>
 8004932:	2301      	movs	r3, #1
 8004934:	e000      	b.n	8004938 <xQueueGenericSend+0x48>
 8004936:	2300      	movs	r3, #0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10b      	bne.n	8004954 <xQueueGenericSend+0x64>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	2b02      	cmp	r3, #2
 8004958:	d103      	bne.n	8004962 <xQueueGenericSend+0x72>
 800495a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495e:	2b01      	cmp	r3, #1
 8004960:	d101      	bne.n	8004966 <xQueueGenericSend+0x76>
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <xQueueGenericSend+0x78>
 8004966:	2300      	movs	r3, #0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10b      	bne.n	8004984 <xQueueGenericSend+0x94>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	623b      	str	r3, [r7, #32]
}
 800497e:	bf00      	nop
 8004980:	bf00      	nop
 8004982:	e7fd      	b.n	8004980 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004984:	f001 fa40 	bl	8005e08 <xTaskGetSchedulerState>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d102      	bne.n	8004994 <xQueueGenericSend+0xa4>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <xQueueGenericSend+0xa8>
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <xQueueGenericSend+0xaa>
 8004998:	2300      	movs	r3, #0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10b      	bne.n	80049b6 <xQueueGenericSend+0xc6>
	__asm volatile
 800499e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a2:	f383 8811 	msr	BASEPRI, r3
 80049a6:	f3bf 8f6f 	isb	sy
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	61fb      	str	r3, [r7, #28]
}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	e7fd      	b.n	80049b2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049b6:	f001 ff51 	bl	800685c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d302      	bcc.n	80049cc <xQueueGenericSend+0xdc>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d129      	bne.n	8004a20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049d2:	f000 fa0f 	bl	8004df4 <prvCopyDataToQueue>
 80049d6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d010      	beq.n	8004a02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e2:	3324      	adds	r3, #36	@ 0x24
 80049e4:	4618      	mov	r0, r3
 80049e6:	f001 f849 	bl	8005a7c <xTaskRemoveFromEventList>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d013      	beq.n	8004a18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049f0:	4b3f      	ldr	r3, [pc, #252]	@ (8004af0 <xQueueGenericSend+0x200>)
 80049f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	e00a      	b.n	8004a18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a08:	4b39      	ldr	r3, [pc, #228]	@ (8004af0 <xQueueGenericSend+0x200>)
 8004a0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a0e:	601a      	str	r2, [r3, #0]
 8004a10:	f3bf 8f4f 	dsb	sy
 8004a14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a18:	f001 ff50 	bl	80068bc <vPortExitCritical>
				return pdPASS;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e063      	b.n	8004ae8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d103      	bne.n	8004a2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a26:	f001 ff49 	bl	80068bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	e05c      	b.n	8004ae8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d106      	bne.n	8004a42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a34:	f107 0314 	add.w	r3, r7, #20
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f001 f883 	bl	8005b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a42:	f001 ff3b 	bl	80068bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a46:	f000 fdef 	bl	8005628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a4a:	f001 ff07 	bl	800685c <vPortEnterCritical>
 8004a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a54:	b25b      	sxtb	r3, r3
 8004a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a5a:	d103      	bne.n	8004a64 <xQueueGenericSend+0x174>
 8004a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a6a:	b25b      	sxtb	r3, r3
 8004a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a70:	d103      	bne.n	8004a7a <xQueueGenericSend+0x18a>
 8004a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a7a:	f001 ff1f 	bl	80068bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a7e:	1d3a      	adds	r2, r7, #4
 8004a80:	f107 0314 	add.w	r3, r7, #20
 8004a84:	4611      	mov	r1, r2
 8004a86:	4618      	mov	r0, r3
 8004a88:	f001 f872 	bl	8005b70 <xTaskCheckForTimeOut>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d124      	bne.n	8004adc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a94:	f000 faa6 	bl	8004fe4 <prvIsQueueFull>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d018      	beq.n	8004ad0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa0:	3310      	adds	r3, #16
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	4611      	mov	r1, r2
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 ff96 	bl	80059d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004aac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004aae:	f000 fa31 	bl	8004f14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ab2:	f000 fdc7 	bl	8005644 <xTaskResumeAll>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f47f af7c 	bne.w	80049b6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004abe:	4b0c      	ldr	r3, [pc, #48]	@ (8004af0 <xQueueGenericSend+0x200>)
 8004ac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	f3bf 8f4f 	dsb	sy
 8004aca:	f3bf 8f6f 	isb	sy
 8004ace:	e772      	b.n	80049b6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004ad0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ad2:	f000 fa1f 	bl	8004f14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ad6:	f000 fdb5 	bl	8005644 <xTaskResumeAll>
 8004ada:	e76c      	b.n	80049b6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004adc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ade:	f000 fa19 	bl	8004f14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ae2:	f000 fdaf 	bl	8005644 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004ae6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3738      	adds	r7, #56	@ 0x38
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	e000ed04 	.word	0xe000ed04

08004af4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b090      	sub	sp, #64	@ 0x40
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
 8004b00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10b      	bne.n	8004b24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b1e:	bf00      	nop
 8004b20:	bf00      	nop
 8004b22:	e7fd      	b.n	8004b20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d103      	bne.n	8004b32 <xQueueGenericSendFromISR+0x3e>
 8004b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <xQueueGenericSendFromISR+0x42>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <xQueueGenericSendFromISR+0x44>
 8004b36:	2300      	movs	r3, #0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10b      	bne.n	8004b54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b40:	f383 8811 	msr	BASEPRI, r3
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	f3bf 8f4f 	dsb	sy
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b4e:	bf00      	nop
 8004b50:	bf00      	nop
 8004b52:	e7fd      	b.n	8004b50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d103      	bne.n	8004b62 <xQueueGenericSendFromISR+0x6e>
 8004b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d101      	bne.n	8004b66 <xQueueGenericSendFromISR+0x72>
 8004b62:	2301      	movs	r3, #1
 8004b64:	e000      	b.n	8004b68 <xQueueGenericSendFromISR+0x74>
 8004b66:	2300      	movs	r3, #0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10b      	bne.n	8004b84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b70:	f383 8811 	msr	BASEPRI, r3
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	623b      	str	r3, [r7, #32]
}
 8004b7e:	bf00      	nop
 8004b80:	bf00      	nop
 8004b82:	e7fd      	b.n	8004b80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b84:	f001 ff2c 	bl	80069e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b88:	f3ef 8211 	mrs	r2, BASEPRI
 8004b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b90:	f383 8811 	msr	BASEPRI, r3
 8004b94:	f3bf 8f6f 	isb	sy
 8004b98:	f3bf 8f4f 	dsb	sy
 8004b9c:	61fa      	str	r2, [r7, #28]
 8004b9e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ba0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ba2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d302      	bcc.n	8004bb6 <xQueueGenericSendFromISR+0xc2>
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d12f      	bne.n	8004c16 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004bbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	68b9      	ldr	r1, [r7, #8]
 8004bca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004bcc:	f000 f912 	bl	8004df4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd8:	d112      	bne.n	8004c00 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d016      	beq.n	8004c10 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be4:	3324      	adds	r3, #36	@ 0x24
 8004be6:	4618      	mov	r0, r3
 8004be8:	f000 ff48 	bl	8005a7c <xTaskRemoveFromEventList>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00e      	beq.n	8004c10 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00b      	beq.n	8004c10 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e007      	b.n	8004c10 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004c04:	3301      	adds	r3, #1
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	b25a      	sxtb	r2, r3
 8004c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004c10:	2301      	movs	r3, #1
 8004c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004c14:	e001      	b.n	8004c1a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c1c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c24:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3740      	adds	r7, #64	@ 0x40
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08c      	sub	sp, #48	@ 0x30
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10b      	bne.n	8004c62 <xQueueReceive+0x32>
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	623b      	str	r3, [r7, #32]
}
 8004c5c:	bf00      	nop
 8004c5e:	bf00      	nop
 8004c60:	e7fd      	b.n	8004c5e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d103      	bne.n	8004c70 <xQueueReceive+0x40>
 8004c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d101      	bne.n	8004c74 <xQueueReceive+0x44>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e000      	b.n	8004c76 <xQueueReceive+0x46>
 8004c74:	2300      	movs	r3, #0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10b      	bne.n	8004c92 <xQueueReceive+0x62>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	61fb      	str	r3, [r7, #28]
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	e7fd      	b.n	8004c8e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c92:	f001 f8b9 	bl	8005e08 <xTaskGetSchedulerState>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d102      	bne.n	8004ca2 <xQueueReceive+0x72>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <xQueueReceive+0x76>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <xQueueReceive+0x78>
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d10b      	bne.n	8004cc4 <xQueueReceive+0x94>
	__asm volatile
 8004cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb0:	f383 8811 	msr	BASEPRI, r3
 8004cb4:	f3bf 8f6f 	isb	sy
 8004cb8:	f3bf 8f4f 	dsb	sy
 8004cbc:	61bb      	str	r3, [r7, #24]
}
 8004cbe:	bf00      	nop
 8004cc0:	bf00      	nop
 8004cc2:	e7fd      	b.n	8004cc0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cc4:	f001 fdca 	bl	800685c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d01f      	beq.n	8004d14 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cd4:	68b9      	ldr	r1, [r7, #8]
 8004cd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cd8:	f000 f8f6 	bl	8004ec8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	1e5a      	subs	r2, r3, #1
 8004ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00f      	beq.n	8004d0c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cee:	3310      	adds	r3, #16
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fec3 	bl	8005a7c <xTaskRemoveFromEventList>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d007      	beq.n	8004d0c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004cfc:	4b3c      	ldr	r3, [pc, #240]	@ (8004df0 <xQueueReceive+0x1c0>)
 8004cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d0c:	f001 fdd6 	bl	80068bc <vPortExitCritical>
				return pdPASS;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e069      	b.n	8004de8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d103      	bne.n	8004d22 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d1a:	f001 fdcf 	bl	80068bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	e062      	b.n	8004de8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d106      	bne.n	8004d36 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d28:	f107 0310 	add.w	r3, r7, #16
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 ff09 	bl	8005b44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d36:	f001 fdc1 	bl	80068bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d3a:	f000 fc75 	bl	8005628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d3e:	f001 fd8d 	bl	800685c <vPortEnterCritical>
 8004d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d48:	b25b      	sxtb	r3, r3
 8004d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4e:	d103      	bne.n	8004d58 <xQueueReceive+0x128>
 8004d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d5e:	b25b      	sxtb	r3, r3
 8004d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d64:	d103      	bne.n	8004d6e <xQueueReceive+0x13e>
 8004d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d6e:	f001 fda5 	bl	80068bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d72:	1d3a      	adds	r2, r7, #4
 8004d74:	f107 0310 	add.w	r3, r7, #16
 8004d78:	4611      	mov	r1, r2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 fef8 	bl	8005b70 <xTaskCheckForTimeOut>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d123      	bne.n	8004dce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d88:	f000 f916 	bl	8004fb8 <prvIsQueueEmpty>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d017      	beq.n	8004dc2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d94:	3324      	adds	r3, #36	@ 0x24
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	4611      	mov	r1, r2
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 fe1c 	bl	80059d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004da0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004da2:	f000 f8b7 	bl	8004f14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004da6:	f000 fc4d 	bl	8005644 <xTaskResumeAll>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d189      	bne.n	8004cc4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004db0:	4b0f      	ldr	r3, [pc, #60]	@ (8004df0 <xQueueReceive+0x1c0>)
 8004db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	e780      	b.n	8004cc4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004dc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dc4:	f000 f8a6 	bl	8004f14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dc8:	f000 fc3c 	bl	8005644 <xTaskResumeAll>
 8004dcc:	e77a      	b.n	8004cc4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004dce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dd0:	f000 f8a0 	bl	8004f14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004dd4:	f000 fc36 	bl	8005644 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dda:	f000 f8ed 	bl	8004fb8 <prvIsQueueEmpty>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f43f af6f 	beq.w	8004cc4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004de6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3730      	adds	r7, #48	@ 0x30
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	e000ed04 	.word	0xe000ed04

08004df4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10d      	bne.n	8004e2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d14d      	bne.n	8004eb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f001 f810 	bl	8005e44 <xTaskPriorityDisinherit>
 8004e24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	609a      	str	r2, [r3, #8]
 8004e2c:	e043      	b.n	8004eb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d119      	bne.n	8004e68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6858      	ldr	r0, [r3, #4]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	68b9      	ldr	r1, [r7, #8]
 8004e40:	f002 f886 	bl	8006f50 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4c:	441a      	add	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d32b      	bcc.n	8004eb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	605a      	str	r2, [r3, #4]
 8004e66:	e026      	b.n	8004eb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68d8      	ldr	r0, [r3, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e70:	461a      	mov	r2, r3
 8004e72:	68b9      	ldr	r1, [r7, #8]
 8004e74:	f002 f86c 	bl	8006f50 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e80:	425b      	negs	r3, r3
 8004e82:	441a      	add	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	68da      	ldr	r2, [r3, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d207      	bcs.n	8004ea4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9c:	425b      	negs	r3, r3
 8004e9e:	441a      	add	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d105      	bne.n	8004eb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004ebe:	697b      	ldr	r3, [r7, #20]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d018      	beq.n	8004f0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68da      	ldr	r2, [r3, #12]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee2:	441a      	add	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d303      	bcc.n	8004efc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68d9      	ldr	r1, [r3, #12]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f04:	461a      	mov	r2, r3
 8004f06:	6838      	ldr	r0, [r7, #0]
 8004f08:	f002 f822 	bl	8006f50 <memcpy>
	}
}
 8004f0c:	bf00      	nop
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f1c:	f001 fc9e 	bl	800685c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f28:	e011      	b.n	8004f4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d012      	beq.n	8004f58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	3324      	adds	r3, #36	@ 0x24
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fda0 	bl	8005a7c <xTaskRemoveFromEventList>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f42:	f000 fe79 	bl	8005c38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f46:	7bfb      	ldrb	r3, [r7, #15]
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	dce9      	bgt.n	8004f2a <prvUnlockQueue+0x16>
 8004f56:	e000      	b.n	8004f5a <prvUnlockQueue+0x46>
					break;
 8004f58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	22ff      	movs	r2, #255	@ 0xff
 8004f5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004f62:	f001 fcab 	bl	80068bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f66:	f001 fc79 	bl	800685c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f72:	e011      	b.n	8004f98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d012      	beq.n	8004fa2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	3310      	adds	r3, #16
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 fd7b 	bl	8005a7c <xTaskRemoveFromEventList>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f8c:	f000 fe54 	bl	8005c38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f90:	7bbb      	ldrb	r3, [r7, #14]
 8004f92:	3b01      	subs	r3, #1
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	dce9      	bgt.n	8004f74 <prvUnlockQueue+0x60>
 8004fa0:	e000      	b.n	8004fa4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fa2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	22ff      	movs	r2, #255	@ 0xff
 8004fa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004fac:	f001 fc86 	bl	80068bc <vPortExitCritical>
}
 8004fb0:	bf00      	nop
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fc0:	f001 fc4c 	bl	800685c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d102      	bne.n	8004fd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	e001      	b.n	8004fd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fd6:	f001 fc71 	bl	80068bc <vPortExitCritical>

	return xReturn;
 8004fda:	68fb      	ldr	r3, [r7, #12]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fec:	f001 fc36 	bl	800685c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d102      	bne.n	8005002 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	e001      	b.n	8005006 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005002:	2300      	movs	r3, #0
 8005004:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005006:	f001 fc59 	bl	80068bc <vPortExitCritical>

	return xReturn;
 800500a:	68fb      	ldr	r3, [r7, #12]
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	e014      	b.n	800504e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005024:	4a0e      	ldr	r2, [pc, #56]	@ (8005060 <vQueueAddToRegistry+0x4c>)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10b      	bne.n	8005048 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005030:	490b      	ldr	r1, [pc, #44]	@ (8005060 <vQueueAddToRegistry+0x4c>)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800503a:	4a09      	ldr	r2, [pc, #36]	@ (8005060 <vQueueAddToRegistry+0x4c>)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	4413      	add	r3, r2
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005046:	e006      	b.n	8005056 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3301      	adds	r3, #1
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b07      	cmp	r3, #7
 8005052:	d9e7      	bls.n	8005024 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005054:	bf00      	nop
 8005056:	bf00      	nop
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	bc80      	pop	{r7}
 800505e:	4770      	bx	lr
 8005060:	20000cbc 	.word	0x20000cbc

08005064 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005074:	f001 fbf2 	bl	800685c <vPortEnterCritical>
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800507e:	b25b      	sxtb	r3, r3
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005084:	d103      	bne.n	800508e <vQueueWaitForMessageRestricted+0x2a>
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005094:	b25b      	sxtb	r3, r3
 8005096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509a:	d103      	bne.n	80050a4 <vQueueWaitForMessageRestricted+0x40>
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050a4:	f001 fc0a 	bl	80068bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d106      	bne.n	80050be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	3324      	adds	r3, #36	@ 0x24
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	68b9      	ldr	r1, [r7, #8]
 80050b8:	4618      	mov	r0, r3
 80050ba:	f000 fcb3 	bl	8005a24 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050be:	6978      	ldr	r0, [r7, #20]
 80050c0:	f7ff ff28 	bl	8004f14 <prvUnlockQueue>
	}
 80050c4:	bf00      	nop
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08e      	sub	sp, #56	@ 0x38
 80050d0:	af04      	add	r7, sp, #16
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10b      	bne.n	80050f8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	623b      	str	r3, [r7, #32]
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	e7fd      	b.n	80050f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80050f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10b      	bne.n	8005116 <xTaskCreateStatic+0x4a>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	61fb      	str	r3, [r7, #28]
}
 8005110:	bf00      	nop
 8005112:	bf00      	nop
 8005114:	e7fd      	b.n	8005112 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005116:	23a8      	movs	r3, #168	@ 0xa8
 8005118:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2ba8      	cmp	r3, #168	@ 0xa8
 800511e:	d00b      	beq.n	8005138 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	61bb      	str	r3, [r7, #24]
}
 8005132:	bf00      	nop
 8005134:	bf00      	nop
 8005136:	e7fd      	b.n	8005134 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005138:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800513a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800513c:	2b00      	cmp	r3, #0
 800513e:	d01e      	beq.n	800517e <xTaskCreateStatic+0xb2>
 8005140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005142:	2b00      	cmp	r3, #0
 8005144:	d01b      	beq.n	800517e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005148:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800514e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	2202      	movs	r2, #2
 8005154:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005158:	2300      	movs	r3, #0
 800515a:	9303      	str	r3, [sp, #12]
 800515c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515e:	9302      	str	r3, [sp, #8]
 8005160:	f107 0314 	add.w	r3, r7, #20
 8005164:	9301      	str	r3, [sp, #4]
 8005166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	68b9      	ldr	r1, [r7, #8]
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 f851 	bl	8005218 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005176:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005178:	f000 f8f6 	bl	8005368 <prvAddNewTaskToReadyList>
 800517c:	e001      	b.n	8005182 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005182:	697b      	ldr	r3, [r7, #20]
	}
 8005184:	4618      	mov	r0, r3
 8005186:	3728      	adds	r7, #40	@ 0x28
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800518c:	b580      	push	{r7, lr}
 800518e:	b08c      	sub	sp, #48	@ 0x30
 8005190:	af04      	add	r7, sp, #16
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	603b      	str	r3, [r7, #0]
 8005198:	4613      	mov	r3, r2
 800519a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800519c:	88fb      	ldrh	r3, [r7, #6]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4618      	mov	r0, r3
 80051a2:	f001 fc5d 	bl	8006a60 <pvPortMalloc>
 80051a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00e      	beq.n	80051cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051ae:	20a8      	movs	r0, #168	@ 0xa8
 80051b0:	f001 fc56 	bl	8006a60 <pvPortMalloc>
 80051b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80051c2:	e005      	b.n	80051d0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051c4:	6978      	ldr	r0, [r7, #20]
 80051c6:	f001 fd19 	bl	8006bfc <vPortFree>
 80051ca:	e001      	b.n	80051d0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d017      	beq.n	8005206 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051de:	88fa      	ldrh	r2, [r7, #6]
 80051e0:	2300      	movs	r3, #0
 80051e2:	9303      	str	r3, [sp, #12]
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	9302      	str	r3, [sp, #8]
 80051e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ea:	9301      	str	r3, [sp, #4]
 80051ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ee:	9300      	str	r3, [sp, #0]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68b9      	ldr	r1, [r7, #8]
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 f80f 	bl	8005218 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051fa:	69f8      	ldr	r0, [r7, #28]
 80051fc:	f000 f8b4 	bl	8005368 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005200:	2301      	movs	r3, #1
 8005202:	61bb      	str	r3, [r7, #24]
 8005204:	e002      	b.n	800520c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005206:	f04f 33ff 	mov.w	r3, #4294967295
 800520a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800520c:	69bb      	ldr	r3, [r7, #24]
	}
 800520e:	4618      	mov	r0, r3
 8005210:	3720      	adds	r7, #32
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
 8005224:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005228:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	461a      	mov	r2, r3
 8005230:	21a5      	movs	r1, #165	@ 0xa5
 8005232:	f001 fe01 	bl	8006e38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005238:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005240:	3b01      	subs	r3, #1
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	f023 0307 	bic.w	r3, r3, #7
 800524e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	f003 0307 	and.w	r3, r3, #7
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800525a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525e:	f383 8811 	msr	BASEPRI, r3
 8005262:	f3bf 8f6f 	isb	sy
 8005266:	f3bf 8f4f 	dsb	sy
 800526a:	617b      	str	r3, [r7, #20]
}
 800526c:	bf00      	nop
 800526e:	bf00      	nop
 8005270:	e7fd      	b.n	800526e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d01f      	beq.n	80052b8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005278:	2300      	movs	r3, #0
 800527a:	61fb      	str	r3, [r7, #28]
 800527c:	e012      	b.n	80052a4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	4413      	add	r3, r2
 8005284:	7819      	ldrb	r1, [r3, #0]
 8005286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	4413      	add	r3, r2
 800528c:	3334      	adds	r3, #52	@ 0x34
 800528e:	460a      	mov	r2, r1
 8005290:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	4413      	add	r3, r2
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d006      	beq.n	80052ac <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	3301      	adds	r3, #1
 80052a2:	61fb      	str	r3, [r7, #28]
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	2b0f      	cmp	r3, #15
 80052a8:	d9e9      	bls.n	800527e <prvInitialiseNewTask+0x66>
 80052aa:	e000      	b.n	80052ae <prvInitialiseNewTask+0x96>
			{
				break;
 80052ac:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052b6:	e003      	b.n	80052c0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c2:	2b37      	cmp	r3, #55	@ 0x37
 80052c4:	d901      	bls.n	80052ca <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052c6:	2337      	movs	r3, #55	@ 0x37
 80052c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052d4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d8:	2200      	movs	r2, #0
 80052da:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052de:	3304      	adds	r3, #4
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff f96a 	bl	80045ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e8:	3318      	adds	r3, #24
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7ff f965 	bl	80045ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80052fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005304:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005308:	2200      	movs	r2, #0
 800530a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800530e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005310:	2200      	movs	r2, #0
 8005312:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005318:	3354      	adds	r3, #84	@ 0x54
 800531a:	224c      	movs	r2, #76	@ 0x4c
 800531c:	2100      	movs	r1, #0
 800531e:	4618      	mov	r0, r3
 8005320:	f001 fd8a 	bl	8006e38 <memset>
 8005324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005326:	4a0d      	ldr	r2, [pc, #52]	@ (800535c <prvInitialiseNewTask+0x144>)
 8005328:	659a      	str	r2, [r3, #88]	@ 0x58
 800532a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800532c:	4a0c      	ldr	r2, [pc, #48]	@ (8005360 <prvInitialiseNewTask+0x148>)
 800532e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005332:	4a0c      	ldr	r2, [pc, #48]	@ (8005364 <prvInitialiseNewTask+0x14c>)
 8005334:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	68f9      	ldr	r1, [r7, #12]
 800533a:	69b8      	ldr	r0, [r7, #24]
 800533c:	f001 f99e 	bl	800667c <pxPortInitialiseStack>
 8005340:	4602      	mov	r2, r0
 8005342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005344:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800534c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005350:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005352:	bf00      	nop
 8005354:	3720      	adds	r7, #32
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	20001f50 	.word	0x20001f50
 8005360:	20001fb8 	.word	0x20001fb8
 8005364:	20002020 	.word	0x20002020

08005368 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005370:	f001 fa74 	bl	800685c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005374:	4b2d      	ldr	r3, [pc, #180]	@ (800542c <prvAddNewTaskToReadyList+0xc4>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3301      	adds	r3, #1
 800537a:	4a2c      	ldr	r2, [pc, #176]	@ (800542c <prvAddNewTaskToReadyList+0xc4>)
 800537c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800537e:	4b2c      	ldr	r3, [pc, #176]	@ (8005430 <prvAddNewTaskToReadyList+0xc8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005386:	4a2a      	ldr	r2, [pc, #168]	@ (8005430 <prvAddNewTaskToReadyList+0xc8>)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800538c:	4b27      	ldr	r3, [pc, #156]	@ (800542c <prvAddNewTaskToReadyList+0xc4>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d110      	bne.n	80053b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005394:	f000 fc74 	bl	8005c80 <prvInitialiseTaskLists>
 8005398:	e00d      	b.n	80053b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800539a:	4b26      	ldr	r3, [pc, #152]	@ (8005434 <prvAddNewTaskToReadyList+0xcc>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d109      	bne.n	80053b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80053a2:	4b23      	ldr	r3, [pc, #140]	@ (8005430 <prvAddNewTaskToReadyList+0xc8>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d802      	bhi.n	80053b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005430 <prvAddNewTaskToReadyList+0xc8>)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053b6:	4b20      	ldr	r3, [pc, #128]	@ (8005438 <prvAddNewTaskToReadyList+0xd0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	3301      	adds	r3, #1
 80053bc:	4a1e      	ldr	r2, [pc, #120]	@ (8005438 <prvAddNewTaskToReadyList+0xd0>)
 80053be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005438 <prvAddNewTaskToReadyList+0xd0>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053cc:	4b1b      	ldr	r3, [pc, #108]	@ (800543c <prvAddNewTaskToReadyList+0xd4>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d903      	bls.n	80053dc <prvAddNewTaskToReadyList+0x74>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d8:	4a18      	ldr	r2, [pc, #96]	@ (800543c <prvAddNewTaskToReadyList+0xd4>)
 80053da:	6013      	str	r3, [r2, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4a15      	ldr	r2, [pc, #84]	@ (8005440 <prvAddNewTaskToReadyList+0xd8>)
 80053ea:	441a      	add	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	3304      	adds	r3, #4
 80053f0:	4619      	mov	r1, r3
 80053f2:	4610      	mov	r0, r2
 80053f4:	f7ff f8ed 	bl	80045d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053f8:	f001 fa60 	bl	80068bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053fc:	4b0d      	ldr	r3, [pc, #52]	@ (8005434 <prvAddNewTaskToReadyList+0xcc>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00e      	beq.n	8005422 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005404:	4b0a      	ldr	r3, [pc, #40]	@ (8005430 <prvAddNewTaskToReadyList+0xc8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540e:	429a      	cmp	r2, r3
 8005410:	d207      	bcs.n	8005422 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005412:	4b0c      	ldr	r3, [pc, #48]	@ (8005444 <prvAddNewTaskToReadyList+0xdc>)
 8005414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	f3bf 8f4f 	dsb	sy
 800541e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005422:	bf00      	nop
 8005424:	3708      	adds	r7, #8
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	200011d0 	.word	0x200011d0
 8005430:	20000cfc 	.word	0x20000cfc
 8005434:	200011dc 	.word	0x200011dc
 8005438:	200011ec 	.word	0x200011ec
 800543c:	200011d8 	.word	0x200011d8
 8005440:	20000d00 	.word	0x20000d00
 8005444:	e000ed04 	.word	0xe000ed04

08005448 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005448:	b580      	push	{r7, lr}
 800544a:	b08a      	sub	sp, #40	@ 0x28
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005452:	2300      	movs	r3, #0
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <vTaskDelayUntil+0x2c>
	__asm volatile
 800545c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005460:	f383 8811 	msr	BASEPRI, r3
 8005464:	f3bf 8f6f 	isb	sy
 8005468:	f3bf 8f4f 	dsb	sy
 800546c:	617b      	str	r3, [r7, #20]
}
 800546e:	bf00      	nop
 8005470:	bf00      	nop
 8005472:	e7fd      	b.n	8005470 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10b      	bne.n	8005492 <vTaskDelayUntil+0x4a>
	__asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	613b      	str	r3, [r7, #16]
}
 800548c:	bf00      	nop
 800548e:	bf00      	nop
 8005490:	e7fd      	b.n	800548e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8005492:	4b2a      	ldr	r3, [pc, #168]	@ (800553c <vTaskDelayUntil+0xf4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00b      	beq.n	80054b2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800549a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	60fb      	str	r3, [r7, #12]
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	e7fd      	b.n	80054ae <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80054b2:	f000 f8b9 	bl	8005628 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80054b6:	4b22      	ldr	r3, [pc, #136]	@ (8005540 <vTaskDelayUntil+0xf8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	4413      	add	r3, r2
 80054c4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6a3a      	ldr	r2, [r7, #32]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d20b      	bcs.n	80054e8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69fa      	ldr	r2, [r7, #28]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d211      	bcs.n	80054fe <vTaskDelayUntil+0xb6>
 80054da:	69fa      	ldr	r2, [r7, #28]
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d90d      	bls.n	80054fe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80054e2:	2301      	movs	r3, #1
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e6:	e00a      	b.n	80054fe <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69fa      	ldr	r2, [r7, #28]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d303      	bcc.n	80054fa <vTaskDelayUntil+0xb2>
 80054f2:	69fa      	ldr	r2, [r7, #28]
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d901      	bls.n	80054fe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80054fa:	2301      	movs	r3, #1
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69fa      	ldr	r2, [r7, #28]
 8005502:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005506:	2b00      	cmp	r3, #0
 8005508:	d006      	beq.n	8005518 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800550a:	69fa      	ldr	r2, [r7, #28]
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	2100      	movs	r1, #0
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fd06 	bl	8005f24 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005518:	f000 f894 	bl	8005644 <xTaskResumeAll>
 800551c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d107      	bne.n	8005534 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8005524:	4b07      	ldr	r3, [pc, #28]	@ (8005544 <vTaskDelayUntil+0xfc>)
 8005526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005534:	bf00      	nop
 8005536:	3728      	adds	r7, #40	@ 0x28
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	200011f8 	.word	0x200011f8
 8005540:	200011d4 	.word	0x200011d4
 8005544:	e000ed04 	.word	0xe000ed04

08005548 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b08a      	sub	sp, #40	@ 0x28
 800554c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800554e:	2300      	movs	r3, #0
 8005550:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005552:	2300      	movs	r3, #0
 8005554:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005556:	463a      	mov	r2, r7
 8005558:	1d39      	adds	r1, r7, #4
 800555a:	f107 0308 	add.w	r3, r7, #8
 800555e:	4618      	mov	r0, r3
 8005560:	f7fe ffda 	bl	8004518 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005564:	6839      	ldr	r1, [r7, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	9202      	str	r2, [sp, #8]
 800556c:	9301      	str	r3, [sp, #4]
 800556e:	2300      	movs	r3, #0
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	2300      	movs	r3, #0
 8005574:	460a      	mov	r2, r1
 8005576:	4924      	ldr	r1, [pc, #144]	@ (8005608 <vTaskStartScheduler+0xc0>)
 8005578:	4824      	ldr	r0, [pc, #144]	@ (800560c <vTaskStartScheduler+0xc4>)
 800557a:	f7ff fda7 	bl	80050cc <xTaskCreateStatic>
 800557e:	4603      	mov	r3, r0
 8005580:	4a23      	ldr	r2, [pc, #140]	@ (8005610 <vTaskStartScheduler+0xc8>)
 8005582:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005584:	4b22      	ldr	r3, [pc, #136]	@ (8005610 <vTaskStartScheduler+0xc8>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800558c:	2301      	movs	r3, #1
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	e001      	b.n	8005596 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005592:	2300      	movs	r3, #0
 8005594:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d102      	bne.n	80055a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800559c:	f000 fd16 	bl	8005fcc <xTimerCreateTimerTask>
 80055a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d11b      	bne.n	80055e0 <vTaskStartScheduler+0x98>
	__asm volatile
 80055a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ac:	f383 8811 	msr	BASEPRI, r3
 80055b0:	f3bf 8f6f 	isb	sy
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	613b      	str	r3, [r7, #16]
}
 80055ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80055bc:	4b15      	ldr	r3, [pc, #84]	@ (8005614 <vTaskStartScheduler+0xcc>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3354      	adds	r3, #84	@ 0x54
 80055c2:	4a15      	ldr	r2, [pc, #84]	@ (8005618 <vTaskStartScheduler+0xd0>)
 80055c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80055c6:	4b15      	ldr	r3, [pc, #84]	@ (800561c <vTaskStartScheduler+0xd4>)
 80055c8:	f04f 32ff 	mov.w	r2, #4294967295
 80055cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80055ce:	4b14      	ldr	r3, [pc, #80]	@ (8005620 <vTaskStartScheduler+0xd8>)
 80055d0:	2201      	movs	r2, #1
 80055d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80055d4:	4b13      	ldr	r3, [pc, #76]	@ (8005624 <vTaskStartScheduler+0xdc>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80055da:	f001 f8cd 	bl	8006778 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80055de:	e00f      	b.n	8005600 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e6:	d10b      	bne.n	8005600 <vTaskStartScheduler+0xb8>
	__asm volatile
 80055e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ec:	f383 8811 	msr	BASEPRI, r3
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	60fb      	str	r3, [r7, #12]
}
 80055fa:	bf00      	nop
 80055fc:	bf00      	nop
 80055fe:	e7fd      	b.n	80055fc <vTaskStartScheduler+0xb4>
}
 8005600:	bf00      	nop
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	08007050 	.word	0x08007050
 800560c:	08005c51 	.word	0x08005c51
 8005610:	200011f4 	.word	0x200011f4
 8005614:	20000cfc 	.word	0x20000cfc
 8005618:	20000014 	.word	0x20000014
 800561c:	200011f0 	.word	0x200011f0
 8005620:	200011dc 	.word	0x200011dc
 8005624:	200011d4 	.word	0x200011d4

08005628 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005628:	b480      	push	{r7}
 800562a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800562c:	4b04      	ldr	r3, [pc, #16]	@ (8005640 <vTaskSuspendAll+0x18>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3301      	adds	r3, #1
 8005632:	4a03      	ldr	r2, [pc, #12]	@ (8005640 <vTaskSuspendAll+0x18>)
 8005634:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005636:	bf00      	nop
 8005638:	46bd      	mov	sp, r7
 800563a:	bc80      	pop	{r7}
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	200011f8 	.word	0x200011f8

08005644 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800564a:	2300      	movs	r3, #0
 800564c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800564e:	2300      	movs	r3, #0
 8005650:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005652:	4b42      	ldr	r3, [pc, #264]	@ (800575c <xTaskResumeAll+0x118>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10b      	bne.n	8005672 <xTaskResumeAll+0x2e>
	__asm volatile
 800565a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565e:	f383 8811 	msr	BASEPRI, r3
 8005662:	f3bf 8f6f 	isb	sy
 8005666:	f3bf 8f4f 	dsb	sy
 800566a:	603b      	str	r3, [r7, #0]
}
 800566c:	bf00      	nop
 800566e:	bf00      	nop
 8005670:	e7fd      	b.n	800566e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005672:	f001 f8f3 	bl	800685c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005676:	4b39      	ldr	r3, [pc, #228]	@ (800575c <xTaskResumeAll+0x118>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3b01      	subs	r3, #1
 800567c:	4a37      	ldr	r2, [pc, #220]	@ (800575c <xTaskResumeAll+0x118>)
 800567e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005680:	4b36      	ldr	r3, [pc, #216]	@ (800575c <xTaskResumeAll+0x118>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d162      	bne.n	800574e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005688:	4b35      	ldr	r3, [pc, #212]	@ (8005760 <xTaskResumeAll+0x11c>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d05e      	beq.n	800574e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005690:	e02f      	b.n	80056f2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005692:	4b34      	ldr	r3, [pc, #208]	@ (8005764 <xTaskResumeAll+0x120>)
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	3318      	adds	r3, #24
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fe fff2 	bl	8004688 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3304      	adds	r3, #4
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fe ffed 	bl	8004688 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056b2:	4b2d      	ldr	r3, [pc, #180]	@ (8005768 <xTaskResumeAll+0x124>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d903      	bls.n	80056c2 <xTaskResumeAll+0x7e>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056be:	4a2a      	ldr	r2, [pc, #168]	@ (8005768 <xTaskResumeAll+0x124>)
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c6:	4613      	mov	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4413      	add	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4a27      	ldr	r2, [pc, #156]	@ (800576c <xTaskResumeAll+0x128>)
 80056d0:	441a      	add	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	3304      	adds	r3, #4
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f7fe ff7a 	bl	80045d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056e2:	4b23      	ldr	r3, [pc, #140]	@ (8005770 <xTaskResumeAll+0x12c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d302      	bcc.n	80056f2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80056ec:	4b21      	ldr	r3, [pc, #132]	@ (8005774 <xTaskResumeAll+0x130>)
 80056ee:	2201      	movs	r2, #1
 80056f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056f2:	4b1c      	ldr	r3, [pc, #112]	@ (8005764 <xTaskResumeAll+0x120>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1cb      	bne.n	8005692 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005700:	f000 fb62 	bl	8005dc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005704:	4b1c      	ldr	r3, [pc, #112]	@ (8005778 <xTaskResumeAll+0x134>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d010      	beq.n	8005732 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005710:	f000 f844 	bl	800579c <xTaskIncrementTick>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d002      	beq.n	8005720 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800571a:	4b16      	ldr	r3, [pc, #88]	@ (8005774 <xTaskResumeAll+0x130>)
 800571c:	2201      	movs	r2, #1
 800571e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3b01      	subs	r3, #1
 8005724:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1f1      	bne.n	8005710 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800572c:	4b12      	ldr	r3, [pc, #72]	@ (8005778 <xTaskResumeAll+0x134>)
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005732:	4b10      	ldr	r3, [pc, #64]	@ (8005774 <xTaskResumeAll+0x130>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d009      	beq.n	800574e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800573a:	2301      	movs	r3, #1
 800573c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800573e:	4b0f      	ldr	r3, [pc, #60]	@ (800577c <xTaskResumeAll+0x138>)
 8005740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800574e:	f001 f8b5 	bl	80068bc <vPortExitCritical>

	return xAlreadyYielded;
 8005752:	68bb      	ldr	r3, [r7, #8]
}
 8005754:	4618      	mov	r0, r3
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	200011f8 	.word	0x200011f8
 8005760:	200011d0 	.word	0x200011d0
 8005764:	20001190 	.word	0x20001190
 8005768:	200011d8 	.word	0x200011d8
 800576c:	20000d00 	.word	0x20000d00
 8005770:	20000cfc 	.word	0x20000cfc
 8005774:	200011e4 	.word	0x200011e4
 8005778:	200011e0 	.word	0x200011e0
 800577c:	e000ed04 	.word	0xe000ed04

08005780 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005786:	4b04      	ldr	r3, [pc, #16]	@ (8005798 <xTaskGetTickCount+0x18>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800578c:	687b      	ldr	r3, [r7, #4]
}
 800578e:	4618      	mov	r0, r3
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	bc80      	pop	{r7}
 8005796:	4770      	bx	lr
 8005798:	200011d4 	.word	0x200011d4

0800579c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057a6:	4b4f      	ldr	r3, [pc, #316]	@ (80058e4 <xTaskIncrementTick+0x148>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f040 8090 	bne.w	80058d0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80057b0:	4b4d      	ldr	r3, [pc, #308]	@ (80058e8 <xTaskIncrementTick+0x14c>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3301      	adds	r3, #1
 80057b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80057b8:	4a4b      	ldr	r2, [pc, #300]	@ (80058e8 <xTaskIncrementTick+0x14c>)
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d121      	bne.n	8005808 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80057c4:	4b49      	ldr	r3, [pc, #292]	@ (80058ec <xTaskIncrementTick+0x150>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	603b      	str	r3, [r7, #0]
}
 80057e0:	bf00      	nop
 80057e2:	bf00      	nop
 80057e4:	e7fd      	b.n	80057e2 <xTaskIncrementTick+0x46>
 80057e6:	4b41      	ldr	r3, [pc, #260]	@ (80058ec <xTaskIncrementTick+0x150>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	4b40      	ldr	r3, [pc, #256]	@ (80058f0 <xTaskIncrementTick+0x154>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a3e      	ldr	r2, [pc, #248]	@ (80058ec <xTaskIncrementTick+0x150>)
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	4a3e      	ldr	r2, [pc, #248]	@ (80058f0 <xTaskIncrementTick+0x154>)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	4b3e      	ldr	r3, [pc, #248]	@ (80058f4 <xTaskIncrementTick+0x158>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3301      	adds	r3, #1
 8005800:	4a3c      	ldr	r2, [pc, #240]	@ (80058f4 <xTaskIncrementTick+0x158>)
 8005802:	6013      	str	r3, [r2, #0]
 8005804:	f000 fae0 	bl	8005dc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005808:	4b3b      	ldr	r3, [pc, #236]	@ (80058f8 <xTaskIncrementTick+0x15c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	429a      	cmp	r2, r3
 8005810:	d349      	bcc.n	80058a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005812:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <xTaskIncrementTick+0x150>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d104      	bne.n	8005826 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800581c:	4b36      	ldr	r3, [pc, #216]	@ (80058f8 <xTaskIncrementTick+0x15c>)
 800581e:	f04f 32ff 	mov.w	r2, #4294967295
 8005822:	601a      	str	r2, [r3, #0]
					break;
 8005824:	e03f      	b.n	80058a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005826:	4b31      	ldr	r3, [pc, #196]	@ (80058ec <xTaskIncrementTick+0x150>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	429a      	cmp	r2, r3
 800583c:	d203      	bcs.n	8005846 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800583e:	4a2e      	ldr	r2, [pc, #184]	@ (80058f8 <xTaskIncrementTick+0x15c>)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005844:	e02f      	b.n	80058a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	3304      	adds	r3, #4
 800584a:	4618      	mov	r0, r3
 800584c:	f7fe ff1c 	bl	8004688 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005854:	2b00      	cmp	r3, #0
 8005856:	d004      	beq.n	8005862 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	3318      	adds	r3, #24
 800585c:	4618      	mov	r0, r3
 800585e:	f7fe ff13 	bl	8004688 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005866:	4b25      	ldr	r3, [pc, #148]	@ (80058fc <xTaskIncrementTick+0x160>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d903      	bls.n	8005876 <xTaskIncrementTick+0xda>
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005872:	4a22      	ldr	r2, [pc, #136]	@ (80058fc <xTaskIncrementTick+0x160>)
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800587a:	4613      	mov	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4413      	add	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4a1f      	ldr	r2, [pc, #124]	@ (8005900 <xTaskIncrementTick+0x164>)
 8005884:	441a      	add	r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	3304      	adds	r3, #4
 800588a:	4619      	mov	r1, r3
 800588c:	4610      	mov	r0, r2
 800588e:	f7fe fea0 	bl	80045d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005896:	4b1b      	ldr	r3, [pc, #108]	@ (8005904 <xTaskIncrementTick+0x168>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800589c:	429a      	cmp	r2, r3
 800589e:	d3b8      	bcc.n	8005812 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80058a0:	2301      	movs	r3, #1
 80058a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058a4:	e7b5      	b.n	8005812 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80058a6:	4b17      	ldr	r3, [pc, #92]	@ (8005904 <xTaskIncrementTick+0x168>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ac:	4914      	ldr	r1, [pc, #80]	@ (8005900 <xTaskIncrementTick+0x164>)
 80058ae:	4613      	mov	r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	4413      	add	r3, r2
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	440b      	add	r3, r1
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d901      	bls.n	80058c2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80058be:	2301      	movs	r3, #1
 80058c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80058c2:	4b11      	ldr	r3, [pc, #68]	@ (8005908 <xTaskIncrementTick+0x16c>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d007      	beq.n	80058da <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80058ca:	2301      	movs	r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	e004      	b.n	80058da <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80058d0:	4b0e      	ldr	r3, [pc, #56]	@ (800590c <xTaskIncrementTick+0x170>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3301      	adds	r3, #1
 80058d6:	4a0d      	ldr	r2, [pc, #52]	@ (800590c <xTaskIncrementTick+0x170>)
 80058d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80058da:	697b      	ldr	r3, [r7, #20]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	200011f8 	.word	0x200011f8
 80058e8:	200011d4 	.word	0x200011d4
 80058ec:	20001188 	.word	0x20001188
 80058f0:	2000118c 	.word	0x2000118c
 80058f4:	200011e8 	.word	0x200011e8
 80058f8:	200011f0 	.word	0x200011f0
 80058fc:	200011d8 	.word	0x200011d8
 8005900:	20000d00 	.word	0x20000d00
 8005904:	20000cfc 	.word	0x20000cfc
 8005908:	200011e4 	.word	0x200011e4
 800590c:	200011e0 	.word	0x200011e0

08005910 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005916:	4b2a      	ldr	r3, [pc, #168]	@ (80059c0 <vTaskSwitchContext+0xb0>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800591e:	4b29      	ldr	r3, [pc, #164]	@ (80059c4 <vTaskSwitchContext+0xb4>)
 8005920:	2201      	movs	r2, #1
 8005922:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005924:	e047      	b.n	80059b6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005926:	4b27      	ldr	r3, [pc, #156]	@ (80059c4 <vTaskSwitchContext+0xb4>)
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800592c:	4b26      	ldr	r3, [pc, #152]	@ (80059c8 <vTaskSwitchContext+0xb8>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	60fb      	str	r3, [r7, #12]
 8005932:	e011      	b.n	8005958 <vTaskSwitchContext+0x48>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10b      	bne.n	8005952 <vTaskSwitchContext+0x42>
	__asm volatile
 800593a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593e:	f383 8811 	msr	BASEPRI, r3
 8005942:	f3bf 8f6f 	isb	sy
 8005946:	f3bf 8f4f 	dsb	sy
 800594a:	607b      	str	r3, [r7, #4]
}
 800594c:	bf00      	nop
 800594e:	bf00      	nop
 8005950:	e7fd      	b.n	800594e <vTaskSwitchContext+0x3e>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3b01      	subs	r3, #1
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	491c      	ldr	r1, [pc, #112]	@ (80059cc <vTaskSwitchContext+0xbc>)
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4613      	mov	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d0e3      	beq.n	8005934 <vTaskSwitchContext+0x24>
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4613      	mov	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4a15      	ldr	r2, [pc, #84]	@ (80059cc <vTaskSwitchContext+0xbc>)
 8005978:	4413      	add	r3, r2
 800597a:	60bb      	str	r3, [r7, #8]
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	605a      	str	r2, [r3, #4]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	3308      	adds	r3, #8
 800598e:	429a      	cmp	r2, r3
 8005990:	d104      	bne.n	800599c <vTaskSwitchContext+0x8c>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	605a      	str	r2, [r3, #4]
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	4a0b      	ldr	r2, [pc, #44]	@ (80059d0 <vTaskSwitchContext+0xc0>)
 80059a4:	6013      	str	r3, [r2, #0]
 80059a6:	4a08      	ldr	r2, [pc, #32]	@ (80059c8 <vTaskSwitchContext+0xb8>)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80059ac:	4b08      	ldr	r3, [pc, #32]	@ (80059d0 <vTaskSwitchContext+0xc0>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	3354      	adds	r3, #84	@ 0x54
 80059b2:	4a08      	ldr	r2, [pc, #32]	@ (80059d4 <vTaskSwitchContext+0xc4>)
 80059b4:	6013      	str	r3, [r2, #0]
}
 80059b6:	bf00      	nop
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc80      	pop	{r7}
 80059be:	4770      	bx	lr
 80059c0:	200011f8 	.word	0x200011f8
 80059c4:	200011e4 	.word	0x200011e4
 80059c8:	200011d8 	.word	0x200011d8
 80059cc:	20000d00 	.word	0x20000d00
 80059d0:	20000cfc 	.word	0x20000cfc
 80059d4:	20000014 	.word	0x20000014

080059d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10b      	bne.n	8005a00 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80059e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	60fb      	str	r3, [r7, #12]
}
 80059fa:	bf00      	nop
 80059fc:	bf00      	nop
 80059fe:	e7fd      	b.n	80059fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a00:	4b07      	ldr	r3, [pc, #28]	@ (8005a20 <vTaskPlaceOnEventList+0x48>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3318      	adds	r3, #24
 8005a06:	4619      	mov	r1, r3
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f7fe fe05 	bl	8004618 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a0e:	2101      	movs	r1, #1
 8005a10:	6838      	ldr	r0, [r7, #0]
 8005a12:	f000 fa87 	bl	8005f24 <prvAddCurrentTaskToDelayedList>
}
 8005a16:	bf00      	nop
 8005a18:	3710      	adds	r7, #16
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	20000cfc 	.word	0x20000cfc

08005a24 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b086      	sub	sp, #24
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10b      	bne.n	8005a4e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a3a:	f383 8811 	msr	BASEPRI, r3
 8005a3e:	f3bf 8f6f 	isb	sy
 8005a42:	f3bf 8f4f 	dsb	sy
 8005a46:	617b      	str	r3, [r7, #20]
}
 8005a48:	bf00      	nop
 8005a4a:	bf00      	nop
 8005a4c:	e7fd      	b.n	8005a4a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a78 <vTaskPlaceOnEventListRestricted+0x54>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3318      	adds	r3, #24
 8005a54:	4619      	mov	r1, r3
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f7fe fdbb 	bl	80045d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d002      	beq.n	8005a68 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005a62:	f04f 33ff 	mov.w	r3, #4294967295
 8005a66:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005a68:	6879      	ldr	r1, [r7, #4]
 8005a6a:	68b8      	ldr	r0, [r7, #8]
 8005a6c:	f000 fa5a 	bl	8005f24 <prvAddCurrentTaskToDelayedList>
	}
 8005a70:	bf00      	nop
 8005a72:	3718      	adds	r7, #24
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20000cfc 	.word	0x20000cfc

08005a7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b086      	sub	sp, #24
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10b      	bne.n	8005aaa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	60fb      	str	r3, [r7, #12]
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	e7fd      	b.n	8005aa6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	3318      	adds	r3, #24
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fe fdea 	bl	8004688 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8005b2c <xTaskRemoveFromEventList+0xb0>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d11d      	bne.n	8005af8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	3304      	adds	r3, #4
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7fe fde1 	bl	8004688 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aca:	4b19      	ldr	r3, [pc, #100]	@ (8005b30 <xTaskRemoveFromEventList+0xb4>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d903      	bls.n	8005ada <xTaskRemoveFromEventList+0x5e>
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	4a16      	ldr	r2, [pc, #88]	@ (8005b30 <xTaskRemoveFromEventList+0xb4>)
 8005ad8:	6013      	str	r3, [r2, #0]
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ade:	4613      	mov	r3, r2
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4a13      	ldr	r2, [pc, #76]	@ (8005b34 <xTaskRemoveFromEventList+0xb8>)
 8005ae8:	441a      	add	r2, r3
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	3304      	adds	r3, #4
 8005aee:	4619      	mov	r1, r3
 8005af0:	4610      	mov	r0, r2
 8005af2:	f7fe fd6e 	bl	80045d2 <vListInsertEnd>
 8005af6:	e005      	b.n	8005b04 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	3318      	adds	r3, #24
 8005afc:	4619      	mov	r1, r3
 8005afe:	480e      	ldr	r0, [pc, #56]	@ (8005b38 <xTaskRemoveFromEventList+0xbc>)
 8005b00:	f7fe fd67 	bl	80045d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b08:	4b0c      	ldr	r3, [pc, #48]	@ (8005b3c <xTaskRemoveFromEventList+0xc0>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d905      	bls.n	8005b1e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b12:	2301      	movs	r3, #1
 8005b14:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b16:	4b0a      	ldr	r3, [pc, #40]	@ (8005b40 <xTaskRemoveFromEventList+0xc4>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	e001      	b.n	8005b22 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b22:	697b      	ldr	r3, [r7, #20]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	200011f8 	.word	0x200011f8
 8005b30:	200011d8 	.word	0x200011d8
 8005b34:	20000d00 	.word	0x20000d00
 8005b38:	20001190 	.word	0x20001190
 8005b3c:	20000cfc 	.word	0x20000cfc
 8005b40:	200011e4 	.word	0x200011e4

08005b44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b4c:	4b06      	ldr	r3, [pc, #24]	@ (8005b68 <vTaskInternalSetTimeOutState+0x24>)
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005b54:	4b05      	ldr	r3, [pc, #20]	@ (8005b6c <vTaskInternalSetTimeOutState+0x28>)
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	605a      	str	r2, [r3, #4]
}
 8005b5c:	bf00      	nop
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bc80      	pop	{r7}
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	200011e8 	.word	0x200011e8
 8005b6c:	200011d4 	.word	0x200011d4

08005b70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10b      	bne.n	8005b98 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	613b      	str	r3, [r7, #16]
}
 8005b92:	bf00      	nop
 8005b94:	bf00      	nop
 8005b96:	e7fd      	b.n	8005b94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10b      	bne.n	8005bb6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 8005ba6:	f3bf 8f6f 	isb	sy
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	60fb      	str	r3, [r7, #12]
}
 8005bb0:	bf00      	nop
 8005bb2:	bf00      	nop
 8005bb4:	e7fd      	b.n	8005bb2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005bb6:	f000 fe51 	bl	800685c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005bba:	4b1d      	ldr	r3, [pc, #116]	@ (8005c30 <xTaskCheckForTimeOut+0xc0>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd2:	d102      	bne.n	8005bda <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	61fb      	str	r3, [r7, #28]
 8005bd8:	e023      	b.n	8005c22 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	4b15      	ldr	r3, [pc, #84]	@ (8005c34 <xTaskCheckForTimeOut+0xc4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d007      	beq.n	8005bf6 <xTaskCheckForTimeOut+0x86>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	69ba      	ldr	r2, [r7, #24]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d302      	bcc.n	8005bf6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	61fb      	str	r3, [r7, #28]
 8005bf4:	e015      	b.n	8005c22 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d20b      	bcs.n	8005c18 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	1ad2      	subs	r2, r2, r3
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7ff ff99 	bl	8005b44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c12:	2300      	movs	r3, #0
 8005c14:	61fb      	str	r3, [r7, #28]
 8005c16:	e004      	b.n	8005c22 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005c22:	f000 fe4b 	bl	80068bc <vPortExitCritical>

	return xReturn;
 8005c26:	69fb      	ldr	r3, [r7, #28]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3720      	adds	r7, #32
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	200011d4 	.word	0x200011d4
 8005c34:	200011e8 	.word	0x200011e8

08005c38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005c3c:	4b03      	ldr	r3, [pc, #12]	@ (8005c4c <vTaskMissedYield+0x14>)
 8005c3e:	2201      	movs	r2, #1
 8005c40:	601a      	str	r2, [r3, #0]
}
 8005c42:	bf00      	nop
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	200011e4 	.word	0x200011e4

08005c50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005c58:	f000 f852 	bl	8005d00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c5c:	4b06      	ldr	r3, [pc, #24]	@ (8005c78 <prvIdleTask+0x28>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d9f9      	bls.n	8005c58 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005c64:	4b05      	ldr	r3, [pc, #20]	@ (8005c7c <prvIdleTask+0x2c>)
 8005c66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005c74:	e7f0      	b.n	8005c58 <prvIdleTask+0x8>
 8005c76:	bf00      	nop
 8005c78:	20000d00 	.word	0x20000d00
 8005c7c:	e000ed04 	.word	0xe000ed04

08005c80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c86:	2300      	movs	r3, #0
 8005c88:	607b      	str	r3, [r7, #4]
 8005c8a:	e00c      	b.n	8005ca6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	4a12      	ldr	r2, [pc, #72]	@ (8005ce0 <prvInitialiseTaskLists+0x60>)
 8005c98:	4413      	add	r3, r2
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fe fc6e 	bl	800457c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	607b      	str	r3, [r7, #4]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2b37      	cmp	r3, #55	@ 0x37
 8005caa:	d9ef      	bls.n	8005c8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005cac:	480d      	ldr	r0, [pc, #52]	@ (8005ce4 <prvInitialiseTaskLists+0x64>)
 8005cae:	f7fe fc65 	bl	800457c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005cb2:	480d      	ldr	r0, [pc, #52]	@ (8005ce8 <prvInitialiseTaskLists+0x68>)
 8005cb4:	f7fe fc62 	bl	800457c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005cb8:	480c      	ldr	r0, [pc, #48]	@ (8005cec <prvInitialiseTaskLists+0x6c>)
 8005cba:	f7fe fc5f 	bl	800457c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005cbe:	480c      	ldr	r0, [pc, #48]	@ (8005cf0 <prvInitialiseTaskLists+0x70>)
 8005cc0:	f7fe fc5c 	bl	800457c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005cc4:	480b      	ldr	r0, [pc, #44]	@ (8005cf4 <prvInitialiseTaskLists+0x74>)
 8005cc6:	f7fe fc59 	bl	800457c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005cca:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf8 <prvInitialiseTaskLists+0x78>)
 8005ccc:	4a05      	ldr	r2, [pc, #20]	@ (8005ce4 <prvInitialiseTaskLists+0x64>)
 8005cce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8005cfc <prvInitialiseTaskLists+0x7c>)
 8005cd2:	4a05      	ldr	r2, [pc, #20]	@ (8005ce8 <prvInitialiseTaskLists+0x68>)
 8005cd4:	601a      	str	r2, [r3, #0]
}
 8005cd6:	bf00      	nop
 8005cd8:	3708      	adds	r7, #8
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	20000d00 	.word	0x20000d00
 8005ce4:	20001160 	.word	0x20001160
 8005ce8:	20001174 	.word	0x20001174
 8005cec:	20001190 	.word	0x20001190
 8005cf0:	200011a4 	.word	0x200011a4
 8005cf4:	200011bc 	.word	0x200011bc
 8005cf8:	20001188 	.word	0x20001188
 8005cfc:	2000118c 	.word	0x2000118c

08005d00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d06:	e019      	b.n	8005d3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d08:	f000 fda8 	bl	800685c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d0c:	4b10      	ldr	r3, [pc, #64]	@ (8005d50 <prvCheckTasksWaitingTermination+0x50>)
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	3304      	adds	r3, #4
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fe fcb5 	bl	8004688 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d54 <prvCheckTasksWaitingTermination+0x54>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	4a0b      	ldr	r2, [pc, #44]	@ (8005d54 <prvCheckTasksWaitingTermination+0x54>)
 8005d26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005d28:	4b0b      	ldr	r3, [pc, #44]	@ (8005d58 <prvCheckTasksWaitingTermination+0x58>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d58 <prvCheckTasksWaitingTermination+0x58>)
 8005d30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d32:	f000 fdc3 	bl	80068bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f810 	bl	8005d5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d3c:	4b06      	ldr	r3, [pc, #24]	@ (8005d58 <prvCheckTasksWaitingTermination+0x58>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e1      	bne.n	8005d08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005d44:	bf00      	nop
 8005d46:	bf00      	nop
 8005d48:	3708      	adds	r7, #8
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	200011a4 	.word	0x200011a4
 8005d54:	200011d0 	.word	0x200011d0
 8005d58:	200011b8 	.word	0x200011b8

08005d5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	3354      	adds	r3, #84	@ 0x54
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f001 f86d 	bl	8006e48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d108      	bne.n	8005d8a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f000 ff3d 	bl	8006bfc <vPortFree>
				vPortFree( pxTCB );
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 ff3a 	bl	8006bfc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d88:	e019      	b.n	8005dbe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d103      	bne.n	8005d9c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 ff31 	bl	8006bfc <vPortFree>
	}
 8005d9a:	e010      	b.n	8005dbe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d00b      	beq.n	8005dbe <prvDeleteTCB+0x62>
	__asm volatile
 8005da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005daa:	f383 8811 	msr	BASEPRI, r3
 8005dae:	f3bf 8f6f 	isb	sy
 8005db2:	f3bf 8f4f 	dsb	sy
 8005db6:	60fb      	str	r3, [r7, #12]
}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	e7fd      	b.n	8005dba <prvDeleteTCB+0x5e>
	}
 8005dbe:	bf00      	nop
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
	...

08005dc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dce:	4b0c      	ldr	r3, [pc, #48]	@ (8005e00 <prvResetNextTaskUnblockTime+0x38>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d104      	bne.n	8005de2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005e04 <prvResetNextTaskUnblockTime+0x3c>)
 8005dda:	f04f 32ff 	mov.w	r2, #4294967295
 8005dde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005de0:	e008      	b.n	8005df4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005de2:	4b07      	ldr	r3, [pc, #28]	@ (8005e00 <prvResetNextTaskUnblockTime+0x38>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	4a04      	ldr	r2, [pc, #16]	@ (8005e04 <prvResetNextTaskUnblockTime+0x3c>)
 8005df2:	6013      	str	r3, [r2, #0]
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bc80      	pop	{r7}
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	20001188 	.word	0x20001188
 8005e04:	200011f0 	.word	0x200011f0

08005e08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e3c <xTaskGetSchedulerState+0x34>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d102      	bne.n	8005e1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e16:	2301      	movs	r3, #1
 8005e18:	607b      	str	r3, [r7, #4]
 8005e1a:	e008      	b.n	8005e2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e1c:	4b08      	ldr	r3, [pc, #32]	@ (8005e40 <xTaskGetSchedulerState+0x38>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d102      	bne.n	8005e2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005e24:	2302      	movs	r3, #2
 8005e26:	607b      	str	r3, [r7, #4]
 8005e28:	e001      	b.n	8005e2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005e2e:	687b      	ldr	r3, [r7, #4]
	}
 8005e30:	4618      	mov	r0, r3
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bc80      	pop	{r7}
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	200011dc 	.word	0x200011dc
 8005e40:	200011f8 	.word	0x200011f8

08005e44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d058      	beq.n	8005f0c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8005f18 <xTaskPriorityDisinherit+0xd4>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d00b      	beq.n	8005e7c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e68:	f383 8811 	msr	BASEPRI, r3
 8005e6c:	f3bf 8f6f 	isb	sy
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	60fb      	str	r3, [r7, #12]
}
 8005e76:	bf00      	nop
 8005e78:	bf00      	nop
 8005e7a:	e7fd      	b.n	8005e78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10b      	bne.n	8005e9c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e88:	f383 8811 	msr	BASEPRI, r3
 8005e8c:	f3bf 8f6f 	isb	sy
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	60bb      	str	r3, [r7, #8]
}
 8005e96:	bf00      	nop
 8005e98:	bf00      	nop
 8005e9a:	e7fd      	b.n	8005e98 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ea0:	1e5a      	subs	r2, r3, #1
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d02c      	beq.n	8005f0c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d128      	bne.n	8005f0c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	3304      	adds	r3, #4
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fe fbe2 	bl	8004688 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005edc:	4b0f      	ldr	r3, [pc, #60]	@ (8005f1c <xTaskPriorityDisinherit+0xd8>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d903      	bls.n	8005eec <xTaskPriorityDisinherit+0xa8>
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee8:	4a0c      	ldr	r2, [pc, #48]	@ (8005f1c <xTaskPriorityDisinherit+0xd8>)
 8005eea:	6013      	str	r3, [r2, #0]
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	4a09      	ldr	r2, [pc, #36]	@ (8005f20 <xTaskPriorityDisinherit+0xdc>)
 8005efa:	441a      	add	r2, r3
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	3304      	adds	r3, #4
 8005f00:	4619      	mov	r1, r3
 8005f02:	4610      	mov	r0, r2
 8005f04:	f7fe fb65 	bl	80045d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f0c:	697b      	ldr	r3, [r7, #20]
	}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3718      	adds	r7, #24
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	20000cfc 	.word	0x20000cfc
 8005f1c:	200011d8 	.word	0x200011d8
 8005f20:	20000d00 	.word	0x20000d00

08005f24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f2e:	4b21      	ldr	r3, [pc, #132]	@ (8005fb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f34:	4b20      	ldr	r3, [pc, #128]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3304      	adds	r3, #4
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fe fba4 	bl	8004688 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f46:	d10a      	bne.n	8005f5e <prvAddCurrentTaskToDelayedList+0x3a>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d007      	beq.n	8005f5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3304      	adds	r3, #4
 8005f54:	4619      	mov	r1, r3
 8005f56:	4819      	ldr	r0, [pc, #100]	@ (8005fbc <prvAddCurrentTaskToDelayedList+0x98>)
 8005f58:	f7fe fb3b 	bl	80045d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f5c:	e026      	b.n	8005fac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4413      	add	r3, r2
 8005f64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f66:	4b14      	ldr	r3, [pc, #80]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d209      	bcs.n	8005f8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f76:	4b12      	ldr	r3, [pc, #72]	@ (8005fc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3304      	adds	r3, #4
 8005f80:	4619      	mov	r1, r3
 8005f82:	4610      	mov	r0, r2
 8005f84:	f7fe fb48 	bl	8004618 <vListInsert>
}
 8005f88:	e010      	b.n	8005fac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3304      	adds	r3, #4
 8005f94:	4619      	mov	r1, r3
 8005f96:	4610      	mov	r0, r2
 8005f98:	f7fe fb3e 	bl	8004618 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d202      	bcs.n	8005fac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005fa6:	4a08      	ldr	r2, [pc, #32]	@ (8005fc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	6013      	str	r3, [r2, #0]
}
 8005fac:	bf00      	nop
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	200011d4 	.word	0x200011d4
 8005fb8:	20000cfc 	.word	0x20000cfc
 8005fbc:	200011bc 	.word	0x200011bc
 8005fc0:	2000118c 	.word	0x2000118c
 8005fc4:	20001188 	.word	0x20001188
 8005fc8:	200011f0 	.word	0x200011f0

08005fcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08a      	sub	sp, #40	@ 0x28
 8005fd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005fd6:	f000 fb11 	bl	80065fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005fda:	4b1d      	ldr	r3, [pc, #116]	@ (8006050 <xTimerCreateTimerTask+0x84>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d021      	beq.n	8006026 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005fea:	1d3a      	adds	r2, r7, #4
 8005fec:	f107 0108 	add.w	r1, r7, #8
 8005ff0:	f107 030c 	add.w	r3, r7, #12
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fe faa7 	bl	8004548 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	9202      	str	r2, [sp, #8]
 8006002:	9301      	str	r3, [sp, #4]
 8006004:	2302      	movs	r3, #2
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	2300      	movs	r3, #0
 800600a:	460a      	mov	r2, r1
 800600c:	4911      	ldr	r1, [pc, #68]	@ (8006054 <xTimerCreateTimerTask+0x88>)
 800600e:	4812      	ldr	r0, [pc, #72]	@ (8006058 <xTimerCreateTimerTask+0x8c>)
 8006010:	f7ff f85c 	bl	80050cc <xTaskCreateStatic>
 8006014:	4603      	mov	r3, r0
 8006016:	4a11      	ldr	r2, [pc, #68]	@ (800605c <xTimerCreateTimerTask+0x90>)
 8006018:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800601a:	4b10      	ldr	r3, [pc, #64]	@ (800605c <xTimerCreateTimerTask+0x90>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d001      	beq.n	8006026 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006022:	2301      	movs	r3, #1
 8006024:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d10b      	bne.n	8006044 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800602c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006030:	f383 8811 	msr	BASEPRI, r3
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	f3bf 8f4f 	dsb	sy
 800603c:	613b      	str	r3, [r7, #16]
}
 800603e:	bf00      	nop
 8006040:	bf00      	nop
 8006042:	e7fd      	b.n	8006040 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006044:	697b      	ldr	r3, [r7, #20]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3718      	adds	r7, #24
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	2000122c 	.word	0x2000122c
 8006054:	08007058 	.word	0x08007058
 8006058:	08006199 	.word	0x08006199
 800605c:	20001230 	.word	0x20001230

08006060 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b08a      	sub	sp, #40	@ 0x28
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
 800606c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800606e:	2300      	movs	r3, #0
 8006070:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10b      	bne.n	8006090 <xTimerGenericCommand+0x30>
	__asm volatile
 8006078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607c:	f383 8811 	msr	BASEPRI, r3
 8006080:	f3bf 8f6f 	isb	sy
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	623b      	str	r3, [r7, #32]
}
 800608a:	bf00      	nop
 800608c:	bf00      	nop
 800608e:	e7fd      	b.n	800608c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006090:	4b19      	ldr	r3, [pc, #100]	@ (80060f8 <xTimerGenericCommand+0x98>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d02a      	beq.n	80060ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2b05      	cmp	r3, #5
 80060a8:	dc18      	bgt.n	80060dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80060aa:	f7ff fead 	bl	8005e08 <xTaskGetSchedulerState>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d109      	bne.n	80060c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80060b4:	4b10      	ldr	r3, [pc, #64]	@ (80060f8 <xTimerGenericCommand+0x98>)
 80060b6:	6818      	ldr	r0, [r3, #0]
 80060b8:	f107 0110 	add.w	r1, r7, #16
 80060bc:	2300      	movs	r3, #0
 80060be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060c0:	f7fe fc16 	bl	80048f0 <xQueueGenericSend>
 80060c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80060c6:	e012      	b.n	80060ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80060c8:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <xTimerGenericCommand+0x98>)
 80060ca:	6818      	ldr	r0, [r3, #0]
 80060cc:	f107 0110 	add.w	r1, r7, #16
 80060d0:	2300      	movs	r3, #0
 80060d2:	2200      	movs	r2, #0
 80060d4:	f7fe fc0c 	bl	80048f0 <xQueueGenericSend>
 80060d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80060da:	e008      	b.n	80060ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80060dc:	4b06      	ldr	r3, [pc, #24]	@ (80060f8 <xTimerGenericCommand+0x98>)
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	f107 0110 	add.w	r1, r7, #16
 80060e4:	2300      	movs	r3, #0
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	f7fe fd04 	bl	8004af4 <xQueueGenericSendFromISR>
 80060ec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80060ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3728      	adds	r7, #40	@ 0x28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	2000122c 	.word	0x2000122c

080060fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af02      	add	r7, sp, #8
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006106:	4b23      	ldr	r3, [pc, #140]	@ (8006194 <prvProcessExpiredTimer+0x98>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	3304      	adds	r3, #4
 8006114:	4618      	mov	r0, r3
 8006116:	f7fe fab7 	bl	8004688 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b00      	cmp	r3, #0
 8006126:	d023      	beq.n	8006170 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	699a      	ldr	r2, [r3, #24]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	18d1      	adds	r1, r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	6978      	ldr	r0, [r7, #20]
 8006136:	f000 f8d3 	bl	80062e0 <prvInsertTimerInActiveList>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d020      	beq.n	8006182 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006140:	2300      	movs	r3, #0
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	2300      	movs	r3, #0
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	2100      	movs	r1, #0
 800614a:	6978      	ldr	r0, [r7, #20]
 800614c:	f7ff ff88 	bl	8006060 <xTimerGenericCommand>
 8006150:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d114      	bne.n	8006182 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	60fb      	str	r3, [r7, #12]
}
 800616a:	bf00      	nop
 800616c:	bf00      	nop
 800616e:	e7fd      	b.n	800616c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006176:	f023 0301 	bic.w	r3, r3, #1
 800617a:	b2da      	uxtb	r2, r3
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	6978      	ldr	r0, [r7, #20]
 8006188:	4798      	blx	r3
}
 800618a:	bf00      	nop
 800618c:	3718      	adds	r7, #24
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20001224 	.word	0x20001224

08006198 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061a0:	f107 0308 	add.w	r3, r7, #8
 80061a4:	4618      	mov	r0, r3
 80061a6:	f000 f859 	bl	800625c <prvGetNextExpireTime>
 80061aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4619      	mov	r1, r3
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 f805 	bl	80061c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80061b6:	f000 f8d5 	bl	8006364 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061ba:	bf00      	nop
 80061bc:	e7f0      	b.n	80061a0 <prvTimerTask+0x8>
	...

080061c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80061ca:	f7ff fa2d 	bl	8005628 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061ce:	f107 0308 	add.w	r3, r7, #8
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 f864 	bl	80062a0 <prvSampleTimeNow>
 80061d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d130      	bne.n	8006242 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10a      	bne.n	80061fc <prvProcessTimerOrBlockTask+0x3c>
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d806      	bhi.n	80061fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80061ee:	f7ff fa29 	bl	8005644 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80061f2:	68f9      	ldr	r1, [r7, #12]
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f7ff ff81 	bl	80060fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80061fa:	e024      	b.n	8006246 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d008      	beq.n	8006214 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006202:	4b13      	ldr	r3, [pc, #76]	@ (8006250 <prvProcessTimerOrBlockTask+0x90>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d101      	bne.n	8006210 <prvProcessTimerOrBlockTask+0x50>
 800620c:	2301      	movs	r3, #1
 800620e:	e000      	b.n	8006212 <prvProcessTimerOrBlockTask+0x52>
 8006210:	2300      	movs	r3, #0
 8006212:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006214:	4b0f      	ldr	r3, [pc, #60]	@ (8006254 <prvProcessTimerOrBlockTask+0x94>)
 8006216:	6818      	ldr	r0, [r3, #0]
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	683a      	ldr	r2, [r7, #0]
 8006220:	4619      	mov	r1, r3
 8006222:	f7fe ff1f 	bl	8005064 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006226:	f7ff fa0d 	bl	8005644 <xTaskResumeAll>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10a      	bne.n	8006246 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006230:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <prvProcessTimerOrBlockTask+0x98>)
 8006232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	f3bf 8f6f 	isb	sy
}
 8006240:	e001      	b.n	8006246 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006242:	f7ff f9ff 	bl	8005644 <xTaskResumeAll>
}
 8006246:	bf00      	nop
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	20001228 	.word	0x20001228
 8006254:	2000122c 	.word	0x2000122c
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006264:	4b0d      	ldr	r3, [pc, #52]	@ (800629c <prvGetNextExpireTime+0x40>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <prvGetNextExpireTime+0x16>
 800626e:	2201      	movs	r2, #1
 8006270:	e000      	b.n	8006274 <prvGetNextExpireTime+0x18>
 8006272:	2200      	movs	r2, #0
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d105      	bne.n	800628c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006280:	4b06      	ldr	r3, [pc, #24]	@ (800629c <prvGetNextExpireTime+0x40>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	e001      	b.n	8006290 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800628c:	2300      	movs	r3, #0
 800628e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006290:	68fb      	ldr	r3, [r7, #12]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	bc80      	pop	{r7}
 800629a:	4770      	bx	lr
 800629c:	20001224 	.word	0x20001224

080062a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80062a8:	f7ff fa6a 	bl	8005780 <xTaskGetTickCount>
 80062ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80062ae:	4b0b      	ldr	r3, [pc, #44]	@ (80062dc <prvSampleTimeNow+0x3c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d205      	bcs.n	80062c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80062b8:	f000 f93a 	bl	8006530 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	e002      	b.n	80062ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80062ca:	4a04      	ldr	r2, [pc, #16]	@ (80062dc <prvSampleTimeNow+0x3c>)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80062d0:	68fb      	ldr	r3, [r7, #12]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	20001234 	.word	0x20001234

080062e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	429a      	cmp	r2, r3
 8006304:	d812      	bhi.n	800632c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	1ad2      	subs	r2, r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	429a      	cmp	r2, r3
 8006312:	d302      	bcc.n	800631a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006314:	2301      	movs	r3, #1
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	e01b      	b.n	8006352 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800631a:	4b10      	ldr	r3, [pc, #64]	@ (800635c <prvInsertTimerInActiveList+0x7c>)
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	3304      	adds	r3, #4
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f7fe f977 	bl	8004618 <vListInsert>
 800632a:	e012      	b.n	8006352 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d206      	bcs.n	8006342 <prvInsertTimerInActiveList+0x62>
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	429a      	cmp	r2, r3
 800633a:	d302      	bcc.n	8006342 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800633c:	2301      	movs	r3, #1
 800633e:	617b      	str	r3, [r7, #20]
 8006340:	e007      	b.n	8006352 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006342:	4b07      	ldr	r3, [pc, #28]	@ (8006360 <prvInsertTimerInActiveList+0x80>)
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	3304      	adds	r3, #4
 800634a:	4619      	mov	r1, r3
 800634c:	4610      	mov	r0, r2
 800634e:	f7fe f963 	bl	8004618 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006352:	697b      	ldr	r3, [r7, #20]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20001228 	.word	0x20001228
 8006360:	20001224 	.word	0x20001224

08006364 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b08e      	sub	sp, #56	@ 0x38
 8006368:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800636a:	e0ce      	b.n	800650a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	da19      	bge.n	80063a6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006372:	1d3b      	adds	r3, r7, #4
 8006374:	3304      	adds	r3, #4
 8006376:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10b      	bne.n	8006396 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	61fb      	str	r3, [r7, #28]
}
 8006390:	bf00      	nop
 8006392:	bf00      	nop
 8006394:	e7fd      	b.n	8006392 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800639c:	6850      	ldr	r0, [r2, #4]
 800639e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063a0:	6892      	ldr	r2, [r2, #8]
 80063a2:	4611      	mov	r1, r2
 80063a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f2c0 80ae 	blt.w	800650a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80063b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d004      	beq.n	80063c4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063bc:	3304      	adds	r3, #4
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fe f962 	bl	8004688 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063c4:	463b      	mov	r3, r7
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff ff6a 	bl	80062a0 <prvSampleTimeNow>
 80063cc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2b09      	cmp	r3, #9
 80063d2:	f200 8097 	bhi.w	8006504 <prvProcessReceivedCommands+0x1a0>
 80063d6:	a201      	add	r2, pc, #4	@ (adr r2, 80063dc <prvProcessReceivedCommands+0x78>)
 80063d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063dc:	08006405 	.word	0x08006405
 80063e0:	08006405 	.word	0x08006405
 80063e4:	08006405 	.word	0x08006405
 80063e8:	0800647b 	.word	0x0800647b
 80063ec:	0800648f 	.word	0x0800648f
 80063f0:	080064db 	.word	0x080064db
 80063f4:	08006405 	.word	0x08006405
 80063f8:	08006405 	.word	0x08006405
 80063fc:	0800647b 	.word	0x0800647b
 8006400:	0800648f 	.word	0x0800648f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006406:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800640a:	f043 0301 	orr.w	r3, r3, #1
 800640e:	b2da      	uxtb	r2, r3
 8006410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006412:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006416:	68ba      	ldr	r2, [r7, #8]
 8006418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641a:	699b      	ldr	r3, [r3, #24]
 800641c:	18d1      	adds	r1, r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006422:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006424:	f7ff ff5c 	bl	80062e0 <prvInsertTimerInActiveList>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d06c      	beq.n	8006508 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006434:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800643c:	f003 0304 	and.w	r3, r3, #4
 8006440:	2b00      	cmp	r3, #0
 8006442:	d061      	beq.n	8006508 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006444:	68ba      	ldr	r2, [r7, #8]
 8006446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	441a      	add	r2, r3
 800644c:	2300      	movs	r3, #0
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	2300      	movs	r3, #0
 8006452:	2100      	movs	r1, #0
 8006454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006456:	f7ff fe03 	bl	8006060 <xTimerGenericCommand>
 800645a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d152      	bne.n	8006508 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	61bb      	str	r3, [r7, #24]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800647a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006480:	f023 0301 	bic.w	r3, r3, #1
 8006484:	b2da      	uxtb	r2, r3
 8006486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006488:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800648c:	e03d      	b.n	800650a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006494:	f043 0301 	orr.w	r3, r3, #1
 8006498:	b2da      	uxtb	r2, r3
 800649a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80064a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10b      	bne.n	80064c6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80064ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	617b      	str	r3, [r7, #20]
}
 80064c0:	bf00      	nop
 80064c2:	bf00      	nop
 80064c4:	e7fd      	b.n	80064c2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80064c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c8:	699a      	ldr	r2, [r3, #24]
 80064ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064cc:	18d1      	adds	r1, r2, r3
 80064ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064d4:	f7ff ff04 	bl	80062e0 <prvInsertTimerInActiveList>
					break;
 80064d8:	e017      	b.n	800650a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80064da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064e0:	f003 0302 	and.w	r3, r3, #2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d103      	bne.n	80064f0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80064e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064ea:	f000 fb87 	bl	8006bfc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80064ee:	e00c      	b.n	800650a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064f6:	f023 0301 	bic.w	r3, r3, #1
 80064fa:	b2da      	uxtb	r2, r3
 80064fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006502:	e002      	b.n	800650a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006504:	bf00      	nop
 8006506:	e000      	b.n	800650a <prvProcessReceivedCommands+0x1a6>
					break;
 8006508:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800650a:	4b08      	ldr	r3, [pc, #32]	@ (800652c <prvProcessReceivedCommands+0x1c8>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	1d39      	adds	r1, r7, #4
 8006510:	2200      	movs	r2, #0
 8006512:	4618      	mov	r0, r3
 8006514:	f7fe fb8c 	bl	8004c30 <xQueueReceive>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	f47f af26 	bne.w	800636c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006520:	bf00      	nop
 8006522:	bf00      	nop
 8006524:	3730      	adds	r7, #48	@ 0x30
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	2000122c 	.word	0x2000122c

08006530 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b088      	sub	sp, #32
 8006534:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006536:	e049      	b.n	80065cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006538:	4b2e      	ldr	r3, [pc, #184]	@ (80065f4 <prvSwitchTimerLists+0xc4>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006542:	4b2c      	ldr	r3, [pc, #176]	@ (80065f4 <prvSwitchTimerLists+0xc4>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	3304      	adds	r3, #4
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe f899 	bl	8004688 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006564:	f003 0304 	and.w	r3, r3, #4
 8006568:	2b00      	cmp	r3, #0
 800656a:	d02f      	beq.n	80065cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	699b      	ldr	r3, [r3, #24]
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	4413      	add	r3, r2
 8006574:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006576:	68ba      	ldr	r2, [r7, #8]
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	429a      	cmp	r2, r3
 800657c:	d90e      	bls.n	800659c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800658a:	4b1a      	ldr	r3, [pc, #104]	@ (80065f4 <prvSwitchTimerLists+0xc4>)
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	3304      	adds	r3, #4
 8006592:	4619      	mov	r1, r3
 8006594:	4610      	mov	r0, r2
 8006596:	f7fe f83f 	bl	8004618 <vListInsert>
 800659a:	e017      	b.n	80065cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800659c:	2300      	movs	r3, #0
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	2300      	movs	r3, #0
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	2100      	movs	r1, #0
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f7ff fd5a 	bl	8006060 <xTimerGenericCommand>
 80065ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10b      	bne.n	80065cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80065b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b8:	f383 8811 	msr	BASEPRI, r3
 80065bc:	f3bf 8f6f 	isb	sy
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	603b      	str	r3, [r7, #0]
}
 80065c6:	bf00      	nop
 80065c8:	bf00      	nop
 80065ca:	e7fd      	b.n	80065c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065cc:	4b09      	ldr	r3, [pc, #36]	@ (80065f4 <prvSwitchTimerLists+0xc4>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1b0      	bne.n	8006538 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80065d6:	4b07      	ldr	r3, [pc, #28]	@ (80065f4 <prvSwitchTimerLists+0xc4>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80065dc:	4b06      	ldr	r3, [pc, #24]	@ (80065f8 <prvSwitchTimerLists+0xc8>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a04      	ldr	r2, [pc, #16]	@ (80065f4 <prvSwitchTimerLists+0xc4>)
 80065e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80065e4:	4a04      	ldr	r2, [pc, #16]	@ (80065f8 <prvSwitchTimerLists+0xc8>)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	6013      	str	r3, [r2, #0]
}
 80065ea:	bf00      	nop
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	20001224 	.word	0x20001224
 80065f8:	20001228 	.word	0x20001228

080065fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006602:	f000 f92b 	bl	800685c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006606:	4b15      	ldr	r3, [pc, #84]	@ (800665c <prvCheckForValidListAndQueue+0x60>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d120      	bne.n	8006650 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800660e:	4814      	ldr	r0, [pc, #80]	@ (8006660 <prvCheckForValidListAndQueue+0x64>)
 8006610:	f7fd ffb4 	bl	800457c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006614:	4813      	ldr	r0, [pc, #76]	@ (8006664 <prvCheckForValidListAndQueue+0x68>)
 8006616:	f7fd ffb1 	bl	800457c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800661a:	4b13      	ldr	r3, [pc, #76]	@ (8006668 <prvCheckForValidListAndQueue+0x6c>)
 800661c:	4a10      	ldr	r2, [pc, #64]	@ (8006660 <prvCheckForValidListAndQueue+0x64>)
 800661e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006620:	4b12      	ldr	r3, [pc, #72]	@ (800666c <prvCheckForValidListAndQueue+0x70>)
 8006622:	4a10      	ldr	r2, [pc, #64]	@ (8006664 <prvCheckForValidListAndQueue+0x68>)
 8006624:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006626:	2300      	movs	r3, #0
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	4b11      	ldr	r3, [pc, #68]	@ (8006670 <prvCheckForValidListAndQueue+0x74>)
 800662c:	4a11      	ldr	r2, [pc, #68]	@ (8006674 <prvCheckForValidListAndQueue+0x78>)
 800662e:	2110      	movs	r1, #16
 8006630:	200a      	movs	r0, #10
 8006632:	f7fe f8bd 	bl	80047b0 <xQueueGenericCreateStatic>
 8006636:	4603      	mov	r3, r0
 8006638:	4a08      	ldr	r2, [pc, #32]	@ (800665c <prvCheckForValidListAndQueue+0x60>)
 800663a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800663c:	4b07      	ldr	r3, [pc, #28]	@ (800665c <prvCheckForValidListAndQueue+0x60>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d005      	beq.n	8006650 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006644:	4b05      	ldr	r3, [pc, #20]	@ (800665c <prvCheckForValidListAndQueue+0x60>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	490b      	ldr	r1, [pc, #44]	@ (8006678 <prvCheckForValidListAndQueue+0x7c>)
 800664a:	4618      	mov	r0, r3
 800664c:	f7fe fce2 	bl	8005014 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006650:	f000 f934 	bl	80068bc <vPortExitCritical>
}
 8006654:	bf00      	nop
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	2000122c 	.word	0x2000122c
 8006660:	200011fc 	.word	0x200011fc
 8006664:	20001210 	.word	0x20001210
 8006668:	20001224 	.word	0x20001224
 800666c:	20001228 	.word	0x20001228
 8006670:	200012d8 	.word	0x200012d8
 8006674:	20001238 	.word	0x20001238
 8006678:	08007060 	.word	0x08007060

0800667c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	3b04      	subs	r3, #4
 800668c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006694:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	3b04      	subs	r3, #4
 800669a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f023 0201 	bic.w	r2, r3, #1
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	3b04      	subs	r3, #4
 80066aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80066ac:	4a08      	ldr	r2, [pc, #32]	@ (80066d0 <pxPortInitialiseStack+0x54>)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	3b14      	subs	r3, #20
 80066b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	3b20      	subs	r3, #32
 80066c2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066c4:	68fb      	ldr	r3, [r7, #12]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3714      	adds	r7, #20
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bc80      	pop	{r7}
 80066ce:	4770      	bx	lr
 80066d0:	080066d5 	.word	0x080066d5

080066d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80066da:	2300      	movs	r3, #0
 80066dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066de:	4b12      	ldr	r3, [pc, #72]	@ (8006728 <prvTaskExitError+0x54>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e6:	d00b      	beq.n	8006700 <prvTaskExitError+0x2c>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	60fb      	str	r3, [r7, #12]
}
 80066fa:	bf00      	nop
 80066fc:	bf00      	nop
 80066fe:	e7fd      	b.n	80066fc <prvTaskExitError+0x28>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	60bb      	str	r3, [r7, #8]
}
 8006712:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006714:	bf00      	nop
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d0fc      	beq.n	8006716 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800671c:	bf00      	nop
 800671e:	bf00      	nop
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	bc80      	pop	{r7}
 8006726:	4770      	bx	lr
 8006728:	20000010 	.word	0x20000010
 800672c:	00000000 	.word	0x00000000

08006730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006730:	4b07      	ldr	r3, [pc, #28]	@ (8006750 <pxCurrentTCBConst2>)
 8006732:	6819      	ldr	r1, [r3, #0]
 8006734:	6808      	ldr	r0, [r1, #0]
 8006736:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800673a:	f380 8809 	msr	PSP, r0
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f04f 0000 	mov.w	r0, #0
 8006746:	f380 8811 	msr	BASEPRI, r0
 800674a:	f04e 0e0d 	orr.w	lr, lr, #13
 800674e:	4770      	bx	lr

08006750 <pxCurrentTCBConst2>:
 8006750:	20000cfc 	.word	0x20000cfc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006754:	bf00      	nop
 8006756:	bf00      	nop

08006758 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006758:	4806      	ldr	r0, [pc, #24]	@ (8006774 <prvPortStartFirstTask+0x1c>)
 800675a:	6800      	ldr	r0, [r0, #0]
 800675c:	6800      	ldr	r0, [r0, #0]
 800675e:	f380 8808 	msr	MSP, r0
 8006762:	b662      	cpsie	i
 8006764:	b661      	cpsie	f
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	df00      	svc	0
 8006770:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006772:	bf00      	nop
 8006774:	e000ed08 	.word	0xe000ed08

08006778 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800677e:	4b32      	ldr	r3, [pc, #200]	@ (8006848 <xPortStartScheduler+0xd0>)
 8006780:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	b2db      	uxtb	r3, r3
 8006788:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	22ff      	movs	r2, #255	@ 0xff
 800678e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	b2db      	uxtb	r3, r3
 8006796:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006798:	78fb      	ldrb	r3, [r7, #3]
 800679a:	b2db      	uxtb	r3, r3
 800679c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	4b2a      	ldr	r3, [pc, #168]	@ (800684c <xPortStartScheduler+0xd4>)
 80067a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80067a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067a8:	2207      	movs	r2, #7
 80067aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067ac:	e009      	b.n	80067c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80067ae:	4b28      	ldr	r3, [pc, #160]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	4a26      	ldr	r2, [pc, #152]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80067b8:	78fb      	ldrb	r3, [r7, #3]
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	005b      	lsls	r3, r3, #1
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067c2:	78fb      	ldrb	r3, [r7, #3]
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ca:	2b80      	cmp	r3, #128	@ 0x80
 80067cc:	d0ef      	beq.n	80067ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067ce:	4b20      	ldr	r3, [pc, #128]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f1c3 0307 	rsb	r3, r3, #7
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d00b      	beq.n	80067f2 <xPortStartScheduler+0x7a>
	__asm volatile
 80067da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067de:	f383 8811 	msr	BASEPRI, r3
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	60bb      	str	r3, [r7, #8]
}
 80067ec:	bf00      	nop
 80067ee:	bf00      	nop
 80067f0:	e7fd      	b.n	80067ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067f2:	4b17      	ldr	r3, [pc, #92]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	021b      	lsls	r3, r3, #8
 80067f8:	4a15      	ldr	r2, [pc, #84]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067fc:	4b14      	ldr	r3, [pc, #80]	@ (8006850 <xPortStartScheduler+0xd8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006804:	4a12      	ldr	r2, [pc, #72]	@ (8006850 <xPortStartScheduler+0xd8>)
 8006806:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	b2da      	uxtb	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006810:	4b10      	ldr	r3, [pc, #64]	@ (8006854 <xPortStartScheduler+0xdc>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a0f      	ldr	r2, [pc, #60]	@ (8006854 <xPortStartScheduler+0xdc>)
 8006816:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800681a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800681c:	4b0d      	ldr	r3, [pc, #52]	@ (8006854 <xPortStartScheduler+0xdc>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a0c      	ldr	r2, [pc, #48]	@ (8006854 <xPortStartScheduler+0xdc>)
 8006822:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006826:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006828:	f000 f8b8 	bl	800699c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800682c:	4b0a      	ldr	r3, [pc, #40]	@ (8006858 <xPortStartScheduler+0xe0>)
 800682e:	2200      	movs	r2, #0
 8006830:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006832:	f7ff ff91 	bl	8006758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006836:	f7ff f86b 	bl	8005910 <vTaskSwitchContext>
	prvTaskExitError();
 800683a:	f7ff ff4b 	bl	80066d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3710      	adds	r7, #16
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	e000e400 	.word	0xe000e400
 800684c:	20001328 	.word	0x20001328
 8006850:	2000132c 	.word	0x2000132c
 8006854:	e000ed20 	.word	0xe000ed20
 8006858:	20000010 	.word	0x20000010

0800685c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
	__asm volatile
 8006862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006866:	f383 8811 	msr	BASEPRI, r3
 800686a:	f3bf 8f6f 	isb	sy
 800686e:	f3bf 8f4f 	dsb	sy
 8006872:	607b      	str	r3, [r7, #4]
}
 8006874:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006876:	4b0f      	ldr	r3, [pc, #60]	@ (80068b4 <vPortEnterCritical+0x58>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3301      	adds	r3, #1
 800687c:	4a0d      	ldr	r2, [pc, #52]	@ (80068b4 <vPortEnterCritical+0x58>)
 800687e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006880:	4b0c      	ldr	r3, [pc, #48]	@ (80068b4 <vPortEnterCritical+0x58>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d110      	bne.n	80068aa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006888:	4b0b      	ldr	r3, [pc, #44]	@ (80068b8 <vPortEnterCritical+0x5c>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00b      	beq.n	80068aa <vPortEnterCritical+0x4e>
	__asm volatile
 8006892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	603b      	str	r3, [r7, #0]
}
 80068a4:	bf00      	nop
 80068a6:	bf00      	nop
 80068a8:	e7fd      	b.n	80068a6 <vPortEnterCritical+0x4a>
	}
}
 80068aa:	bf00      	nop
 80068ac:	370c      	adds	r7, #12
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bc80      	pop	{r7}
 80068b2:	4770      	bx	lr
 80068b4:	20000010 	.word	0x20000010
 80068b8:	e000ed04 	.word	0xe000ed04

080068bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80068c2:	4b12      	ldr	r3, [pc, #72]	@ (800690c <vPortExitCritical+0x50>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10b      	bne.n	80068e2 <vPortExitCritical+0x26>
	__asm volatile
 80068ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ce:	f383 8811 	msr	BASEPRI, r3
 80068d2:	f3bf 8f6f 	isb	sy
 80068d6:	f3bf 8f4f 	dsb	sy
 80068da:	607b      	str	r3, [r7, #4]
}
 80068dc:	bf00      	nop
 80068de:	bf00      	nop
 80068e0:	e7fd      	b.n	80068de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068e2:	4b0a      	ldr	r3, [pc, #40]	@ (800690c <vPortExitCritical+0x50>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	4a08      	ldr	r2, [pc, #32]	@ (800690c <vPortExitCritical+0x50>)
 80068ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068ec:	4b07      	ldr	r3, [pc, #28]	@ (800690c <vPortExitCritical+0x50>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d105      	bne.n	8006900 <vPortExitCritical+0x44>
 80068f4:	2300      	movs	r3, #0
 80068f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	f383 8811 	msr	BASEPRI, r3
}
 80068fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	bc80      	pop	{r7}
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop
 800690c:	20000010 	.word	0x20000010

08006910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006910:	f3ef 8009 	mrs	r0, PSP
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <pxCurrentTCBConst>)
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006920:	6010      	str	r0, [r2, #0]
 8006922:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006926:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800692a:	f380 8811 	msr	BASEPRI, r0
 800692e:	f7fe ffef 	bl	8005910 <vTaskSwitchContext>
 8006932:	f04f 0000 	mov.w	r0, #0
 8006936:	f380 8811 	msr	BASEPRI, r0
 800693a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800693e:	6819      	ldr	r1, [r3, #0]
 8006940:	6808      	ldr	r0, [r1, #0]
 8006942:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006946:	f380 8809 	msr	PSP, r0
 800694a:	f3bf 8f6f 	isb	sy
 800694e:	4770      	bx	lr

08006950 <pxCurrentTCBConst>:
 8006950:	20000cfc 	.word	0x20000cfc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006954:	bf00      	nop
 8006956:	bf00      	nop

08006958 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	607b      	str	r3, [r7, #4]
}
 8006970:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006972:	f7fe ff13 	bl	800579c <xTaskIncrementTick>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800697c:	4b06      	ldr	r3, [pc, #24]	@ (8006998 <xPortSysTickHandler+0x40>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	2300      	movs	r3, #0
 8006986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	f383 8811 	msr	BASEPRI, r3
}
 800698e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006990:	bf00      	nop
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069a0:	4b0a      	ldr	r3, [pc, #40]	@ (80069cc <vPortSetupTimerInterrupt+0x30>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069a6:	4b0a      	ldr	r3, [pc, #40]	@ (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069ac:	4b09      	ldr	r3, [pc, #36]	@ (80069d4 <vPortSetupTimerInterrupt+0x38>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a09      	ldr	r2, [pc, #36]	@ (80069d8 <vPortSetupTimerInterrupt+0x3c>)
 80069b2:	fba2 2303 	umull	r2, r3, r2, r3
 80069b6:	099b      	lsrs	r3, r3, #6
 80069b8:	4a08      	ldr	r2, [pc, #32]	@ (80069dc <vPortSetupTimerInterrupt+0x40>)
 80069ba:	3b01      	subs	r3, #1
 80069bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069be:	4b03      	ldr	r3, [pc, #12]	@ (80069cc <vPortSetupTimerInterrupt+0x30>)
 80069c0:	2207      	movs	r2, #7
 80069c2:	601a      	str	r2, [r3, #0]
}
 80069c4:	bf00      	nop
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bc80      	pop	{r7}
 80069ca:	4770      	bx	lr
 80069cc:	e000e010 	.word	0xe000e010
 80069d0:	e000e018 	.word	0xe000e018
 80069d4:	20000004 	.word	0x20000004
 80069d8:	10624dd3 	.word	0x10624dd3
 80069dc:	e000e014 	.word	0xe000e014

080069e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80069e6:	f3ef 8305 	mrs	r3, IPSR
 80069ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2b0f      	cmp	r3, #15
 80069f0:	d915      	bls.n	8006a1e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80069f2:	4a17      	ldr	r2, [pc, #92]	@ (8006a50 <vPortValidateInterruptPriority+0x70>)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	4413      	add	r3, r2
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80069fc:	4b15      	ldr	r3, [pc, #84]	@ (8006a54 <vPortValidateInterruptPriority+0x74>)
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	7afa      	ldrb	r2, [r7, #11]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d20b      	bcs.n	8006a1e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	607b      	str	r3, [r7, #4]
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	e7fd      	b.n	8006a1a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006a58 <vPortValidateInterruptPriority+0x78>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a26:	4b0d      	ldr	r3, [pc, #52]	@ (8006a5c <vPortValidateInterruptPriority+0x7c>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d90b      	bls.n	8006a46 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	603b      	str	r3, [r7, #0]
}
 8006a40:	bf00      	nop
 8006a42:	bf00      	nop
 8006a44:	e7fd      	b.n	8006a42 <vPortValidateInterruptPriority+0x62>
	}
 8006a46:	bf00      	nop
 8006a48:	3714      	adds	r7, #20
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bc80      	pop	{r7}
 8006a4e:	4770      	bx	lr
 8006a50:	e000e3f0 	.word	0xe000e3f0
 8006a54:	20001328 	.word	0x20001328
 8006a58:	e000ed0c 	.word	0xe000ed0c
 8006a5c:	2000132c 	.word	0x2000132c

08006a60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b08a      	sub	sp, #40	@ 0x28
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a6c:	f7fe fddc 	bl	8005628 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a70:	4b5c      	ldr	r3, [pc, #368]	@ (8006be4 <pvPortMalloc+0x184>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d101      	bne.n	8006a7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a78:	f000 f924 	bl	8006cc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a7c:	4b5a      	ldr	r3, [pc, #360]	@ (8006be8 <pvPortMalloc+0x188>)
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4013      	ands	r3, r2
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f040 8095 	bne.w	8006bb4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d01e      	beq.n	8006ace <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006a90:	2208      	movs	r2, #8
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4413      	add	r3, r2
 8006a96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f003 0307 	and.w	r3, r3, #7
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d015      	beq.n	8006ace <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f023 0307 	bic.w	r3, r3, #7
 8006aa8:	3308      	adds	r3, #8
 8006aaa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f003 0307 	and.w	r3, r3, #7
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00b      	beq.n	8006ace <pvPortMalloc+0x6e>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aba:	f383 8811 	msr	BASEPRI, r3
 8006abe:	f3bf 8f6f 	isb	sy
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	617b      	str	r3, [r7, #20]
}
 8006ac8:	bf00      	nop
 8006aca:	bf00      	nop
 8006acc:	e7fd      	b.n	8006aca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d06f      	beq.n	8006bb4 <pvPortMalloc+0x154>
 8006ad4:	4b45      	ldr	r3, [pc, #276]	@ (8006bec <pvPortMalloc+0x18c>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d86a      	bhi.n	8006bb4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006ade:	4b44      	ldr	r3, [pc, #272]	@ (8006bf0 <pvPortMalloc+0x190>)
 8006ae0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006ae2:	4b43      	ldr	r3, [pc, #268]	@ (8006bf0 <pvPortMalloc+0x190>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ae8:	e004      	b.n	8006af4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d903      	bls.n	8006b06 <pvPortMalloc+0xa6>
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1f1      	bne.n	8006aea <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b06:	4b37      	ldr	r3, [pc, #220]	@ (8006be4 <pvPortMalloc+0x184>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d051      	beq.n	8006bb4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b10:	6a3b      	ldr	r3, [r7, #32]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2208      	movs	r2, #8
 8006b16:	4413      	add	r3, r2
 8006b18:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	1ad2      	subs	r2, r2, r3
 8006b2a:	2308      	movs	r3, #8
 8006b2c:	005b      	lsls	r3, r3, #1
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d920      	bls.n	8006b74 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4413      	add	r3, r2
 8006b38:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	f003 0307 	and.w	r3, r3, #7
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00b      	beq.n	8006b5c <pvPortMalloc+0xfc>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	613b      	str	r3, [r7, #16]
}
 8006b56:	bf00      	nop
 8006b58:	bf00      	nop
 8006b5a:	e7fd      	b.n	8006b58 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	1ad2      	subs	r2, r2, r3
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b6e:	69b8      	ldr	r0, [r7, #24]
 8006b70:	f000 f90a 	bl	8006d88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b74:	4b1d      	ldr	r3, [pc, #116]	@ (8006bec <pvPortMalloc+0x18c>)
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8006bec <pvPortMalloc+0x18c>)
 8006b80:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b82:	4b1a      	ldr	r3, [pc, #104]	@ (8006bec <pvPortMalloc+0x18c>)
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf4 <pvPortMalloc+0x194>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d203      	bcs.n	8006b96 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b8e:	4b17      	ldr	r3, [pc, #92]	@ (8006bec <pvPortMalloc+0x18c>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a18      	ldr	r2, [pc, #96]	@ (8006bf4 <pvPortMalloc+0x194>)
 8006b94:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	4b13      	ldr	r3, [pc, #76]	@ (8006be8 <pvPortMalloc+0x188>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006baa:	4b13      	ldr	r3, [pc, #76]	@ (8006bf8 <pvPortMalloc+0x198>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	4a11      	ldr	r2, [pc, #68]	@ (8006bf8 <pvPortMalloc+0x198>)
 8006bb2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bb4:	f7fe fd46 	bl	8005644 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	f003 0307 	and.w	r3, r3, #7
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00b      	beq.n	8006bda <pvPortMalloc+0x17a>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	60fb      	str	r3, [r7, #12]
}
 8006bd4:	bf00      	nop
 8006bd6:	bf00      	nop
 8006bd8:	e7fd      	b.n	8006bd6 <pvPortMalloc+0x176>
	return pvReturn;
 8006bda:	69fb      	ldr	r3, [r7, #28]
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3728      	adds	r7, #40	@ 0x28
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	20001f38 	.word	0x20001f38
 8006be8:	20001f4c 	.word	0x20001f4c
 8006bec:	20001f3c 	.word	0x20001f3c
 8006bf0:	20001f30 	.word	0x20001f30
 8006bf4:	20001f40 	.word	0x20001f40
 8006bf8:	20001f44 	.word	0x20001f44

08006bfc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d04f      	beq.n	8006cae <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c0e:	2308      	movs	r3, #8
 8006c10:	425b      	negs	r3, r3
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	4413      	add	r3, r2
 8006c16:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	4b25      	ldr	r3, [pc, #148]	@ (8006cb8 <vPortFree+0xbc>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4013      	ands	r3, r2
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10b      	bne.n	8006c42 <vPortFree+0x46>
	__asm volatile
 8006c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2e:	f383 8811 	msr	BASEPRI, r3
 8006c32:	f3bf 8f6f 	isb	sy
 8006c36:	f3bf 8f4f 	dsb	sy
 8006c3a:	60fb      	str	r3, [r7, #12]
}
 8006c3c:	bf00      	nop
 8006c3e:	bf00      	nop
 8006c40:	e7fd      	b.n	8006c3e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00b      	beq.n	8006c62 <vPortFree+0x66>
	__asm volatile
 8006c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	60bb      	str	r3, [r7, #8]
}
 8006c5c:	bf00      	nop
 8006c5e:	bf00      	nop
 8006c60:	e7fd      	b.n	8006c5e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	4b14      	ldr	r3, [pc, #80]	@ (8006cb8 <vPortFree+0xbc>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d01e      	beq.n	8006cae <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11a      	bne.n	8006cae <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb8 <vPortFree+0xbc>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	43db      	mvns	r3, r3
 8006c82:	401a      	ands	r2, r3
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c88:	f7fe fcce 	bl	8005628 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	4b0a      	ldr	r3, [pc, #40]	@ (8006cbc <vPortFree+0xc0>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4413      	add	r3, r2
 8006c96:	4a09      	ldr	r2, [pc, #36]	@ (8006cbc <vPortFree+0xc0>)
 8006c98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c9a:	6938      	ldr	r0, [r7, #16]
 8006c9c:	f000 f874 	bl	8006d88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ca0:	4b07      	ldr	r3, [pc, #28]	@ (8006cc0 <vPortFree+0xc4>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	4a06      	ldr	r2, [pc, #24]	@ (8006cc0 <vPortFree+0xc4>)
 8006ca8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006caa:	f7fe fccb 	bl	8005644 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cae:	bf00      	nop
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	20001f4c 	.word	0x20001f4c
 8006cbc:	20001f3c 	.word	0x20001f3c
 8006cc0:	20001f48 	.word	0x20001f48

08006cc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006cce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006cd0:	4b27      	ldr	r3, [pc, #156]	@ (8006d70 <prvHeapInit+0xac>)
 8006cd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00c      	beq.n	8006cf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	3307      	adds	r3, #7
 8006ce2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0307 	bic.w	r3, r3, #7
 8006cea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8006d70 <prvHeapInit+0xac>)
 8006cf4:	4413      	add	r3, r2
 8006cf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8006d74 <prvHeapInit+0xb0>)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d02:	4b1c      	ldr	r3, [pc, #112]	@ (8006d74 <prvHeapInit+0xb0>)
 8006d04:	2200      	movs	r2, #0
 8006d06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68ba      	ldr	r2, [r7, #8]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d10:	2208      	movs	r2, #8
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	1a9b      	subs	r3, r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f023 0307 	bic.w	r3, r3, #7
 8006d1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4a15      	ldr	r2, [pc, #84]	@ (8006d78 <prvHeapInit+0xb4>)
 8006d24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d26:	4b14      	ldr	r3, [pc, #80]	@ (8006d78 <prvHeapInit+0xb4>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d2e:	4b12      	ldr	r3, [pc, #72]	@ (8006d78 <prvHeapInit+0xb4>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2200      	movs	r2, #0
 8006d34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	1ad2      	subs	r2, r2, r3
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d44:	4b0c      	ldr	r3, [pc, #48]	@ (8006d78 <prvHeapInit+0xb4>)
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	4a0a      	ldr	r2, [pc, #40]	@ (8006d7c <prvHeapInit+0xb8>)
 8006d52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	4a09      	ldr	r2, [pc, #36]	@ (8006d80 <prvHeapInit+0xbc>)
 8006d5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d5c:	4b09      	ldr	r3, [pc, #36]	@ (8006d84 <prvHeapInit+0xc0>)
 8006d5e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006d62:	601a      	str	r2, [r3, #0]
}
 8006d64:	bf00      	nop
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bc80      	pop	{r7}
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	20001330 	.word	0x20001330
 8006d74:	20001f30 	.word	0x20001f30
 8006d78:	20001f38 	.word	0x20001f38
 8006d7c:	20001f40 	.word	0x20001f40
 8006d80:	20001f3c 	.word	0x20001f3c
 8006d84:	20001f4c 	.word	0x20001f4c

08006d88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d90:	4b27      	ldr	r3, [pc, #156]	@ (8006e30 <prvInsertBlockIntoFreeList+0xa8>)
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	e002      	b.n	8006d9c <prvInsertBlockIntoFreeList+0x14>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d8f7      	bhi.n	8006d96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	4413      	add	r3, r2
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d108      	bne.n	8006dca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	441a      	add	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	441a      	add	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d118      	bne.n	8006e10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4b14      	ldr	r3, [pc, #80]	@ (8006e34 <prvInsertBlockIntoFreeList+0xac>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d00d      	beq.n	8006e06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	441a      	add	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	e008      	b.n	8006e18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e06:	4b0b      	ldr	r3, [pc, #44]	@ (8006e34 <prvInsertBlockIntoFreeList+0xac>)
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	601a      	str	r2, [r3, #0]
 8006e0e:	e003      	b.n	8006e18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d002      	beq.n	8006e26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e26:	bf00      	nop
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr
 8006e30:	20001f30 	.word	0x20001f30
 8006e34:	20001f38 	.word	0x20001f38

08006e38 <memset>:
 8006e38:	4603      	mov	r3, r0
 8006e3a:	4402      	add	r2, r0
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d100      	bne.n	8006e42 <memset+0xa>
 8006e40:	4770      	bx	lr
 8006e42:	f803 1b01 	strb.w	r1, [r3], #1
 8006e46:	e7f9      	b.n	8006e3c <memset+0x4>

08006e48 <_reclaim_reent>:
 8006e48:	4b2d      	ldr	r3, [pc, #180]	@ (8006f00 <_reclaim_reent+0xb8>)
 8006e4a:	b570      	push	{r4, r5, r6, lr}
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4604      	mov	r4, r0
 8006e50:	4283      	cmp	r3, r0
 8006e52:	d053      	beq.n	8006efc <_reclaim_reent+0xb4>
 8006e54:	69c3      	ldr	r3, [r0, #28]
 8006e56:	b31b      	cbz	r3, 8006ea0 <_reclaim_reent+0x58>
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	b163      	cbz	r3, 8006e76 <_reclaim_reent+0x2e>
 8006e5c:	2500      	movs	r5, #0
 8006e5e:	69e3      	ldr	r3, [r4, #28]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	5959      	ldr	r1, [r3, r5]
 8006e64:	b9b1      	cbnz	r1, 8006e94 <_reclaim_reent+0x4c>
 8006e66:	3504      	adds	r5, #4
 8006e68:	2d80      	cmp	r5, #128	@ 0x80
 8006e6a:	d1f8      	bne.n	8006e5e <_reclaim_reent+0x16>
 8006e6c:	69e3      	ldr	r3, [r4, #28]
 8006e6e:	4620      	mov	r0, r4
 8006e70:	68d9      	ldr	r1, [r3, #12]
 8006e72:	f000 f87b 	bl	8006f6c <_free_r>
 8006e76:	69e3      	ldr	r3, [r4, #28]
 8006e78:	6819      	ldr	r1, [r3, #0]
 8006e7a:	b111      	cbz	r1, 8006e82 <_reclaim_reent+0x3a>
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	f000 f875 	bl	8006f6c <_free_r>
 8006e82:	69e3      	ldr	r3, [r4, #28]
 8006e84:	689d      	ldr	r5, [r3, #8]
 8006e86:	b15d      	cbz	r5, 8006ea0 <_reclaim_reent+0x58>
 8006e88:	4629      	mov	r1, r5
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	682d      	ldr	r5, [r5, #0]
 8006e8e:	f000 f86d 	bl	8006f6c <_free_r>
 8006e92:	e7f8      	b.n	8006e86 <_reclaim_reent+0x3e>
 8006e94:	680e      	ldr	r6, [r1, #0]
 8006e96:	4620      	mov	r0, r4
 8006e98:	f000 f868 	bl	8006f6c <_free_r>
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	e7e1      	b.n	8006e64 <_reclaim_reent+0x1c>
 8006ea0:	6961      	ldr	r1, [r4, #20]
 8006ea2:	b111      	cbz	r1, 8006eaa <_reclaim_reent+0x62>
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f000 f861 	bl	8006f6c <_free_r>
 8006eaa:	69e1      	ldr	r1, [r4, #28]
 8006eac:	b111      	cbz	r1, 8006eb4 <_reclaim_reent+0x6c>
 8006eae:	4620      	mov	r0, r4
 8006eb0:	f000 f85c 	bl	8006f6c <_free_r>
 8006eb4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006eb6:	b111      	cbz	r1, 8006ebe <_reclaim_reent+0x76>
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f000 f857 	bl	8006f6c <_free_r>
 8006ebe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ec0:	b111      	cbz	r1, 8006ec8 <_reclaim_reent+0x80>
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f000 f852 	bl	8006f6c <_free_r>
 8006ec8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006eca:	b111      	cbz	r1, 8006ed2 <_reclaim_reent+0x8a>
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 f84d 	bl	8006f6c <_free_r>
 8006ed2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006ed4:	b111      	cbz	r1, 8006edc <_reclaim_reent+0x94>
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f000 f848 	bl	8006f6c <_free_r>
 8006edc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006ede:	b111      	cbz	r1, 8006ee6 <_reclaim_reent+0x9e>
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f000 f843 	bl	8006f6c <_free_r>
 8006ee6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006ee8:	b111      	cbz	r1, 8006ef0 <_reclaim_reent+0xa8>
 8006eea:	4620      	mov	r0, r4
 8006eec:	f000 f83e 	bl	8006f6c <_free_r>
 8006ef0:	6a23      	ldr	r3, [r4, #32]
 8006ef2:	b11b      	cbz	r3, 8006efc <_reclaim_reent+0xb4>
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006efa:	4718      	bx	r3
 8006efc:	bd70      	pop	{r4, r5, r6, pc}
 8006efe:	bf00      	nop
 8006f00:	20000014 	.word	0x20000014

08006f04 <__libc_init_array>:
 8006f04:	b570      	push	{r4, r5, r6, lr}
 8006f06:	2600      	movs	r6, #0
 8006f08:	4d0c      	ldr	r5, [pc, #48]	@ (8006f3c <__libc_init_array+0x38>)
 8006f0a:	4c0d      	ldr	r4, [pc, #52]	@ (8006f40 <__libc_init_array+0x3c>)
 8006f0c:	1b64      	subs	r4, r4, r5
 8006f0e:	10a4      	asrs	r4, r4, #2
 8006f10:	42a6      	cmp	r6, r4
 8006f12:	d109      	bne.n	8006f28 <__libc_init_array+0x24>
 8006f14:	f000 f87e 	bl	8007014 <_init>
 8006f18:	2600      	movs	r6, #0
 8006f1a:	4d0a      	ldr	r5, [pc, #40]	@ (8006f44 <__libc_init_array+0x40>)
 8006f1c:	4c0a      	ldr	r4, [pc, #40]	@ (8006f48 <__libc_init_array+0x44>)
 8006f1e:	1b64      	subs	r4, r4, r5
 8006f20:	10a4      	asrs	r4, r4, #2
 8006f22:	42a6      	cmp	r6, r4
 8006f24:	d105      	bne.n	8006f32 <__libc_init_array+0x2e>
 8006f26:	bd70      	pop	{r4, r5, r6, pc}
 8006f28:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f2c:	4798      	blx	r3
 8006f2e:	3601      	adds	r6, #1
 8006f30:	e7ee      	b.n	8006f10 <__libc_init_array+0xc>
 8006f32:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f36:	4798      	blx	r3
 8006f38:	3601      	adds	r6, #1
 8006f3a:	e7f2      	b.n	8006f22 <__libc_init_array+0x1e>
 8006f3c:	080070f4 	.word	0x080070f4
 8006f40:	080070f4 	.word	0x080070f4
 8006f44:	080070f4 	.word	0x080070f4
 8006f48:	080070f8 	.word	0x080070f8

08006f4c <__retarget_lock_acquire_recursive>:
 8006f4c:	4770      	bx	lr

08006f4e <__retarget_lock_release_recursive>:
 8006f4e:	4770      	bx	lr

08006f50 <memcpy>:
 8006f50:	440a      	add	r2, r1
 8006f52:	4291      	cmp	r1, r2
 8006f54:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f58:	d100      	bne.n	8006f5c <memcpy+0xc>
 8006f5a:	4770      	bx	lr
 8006f5c:	b510      	push	{r4, lr}
 8006f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f62:	4291      	cmp	r1, r2
 8006f64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f68:	d1f9      	bne.n	8006f5e <memcpy+0xe>
 8006f6a:	bd10      	pop	{r4, pc}

08006f6c <_free_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4605      	mov	r5, r0
 8006f70:	2900      	cmp	r1, #0
 8006f72:	d040      	beq.n	8006ff6 <_free_r+0x8a>
 8006f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f78:	1f0c      	subs	r4, r1, #4
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	bfb8      	it	lt
 8006f7e:	18e4      	addlt	r4, r4, r3
 8006f80:	f000 f83c 	bl	8006ffc <__malloc_lock>
 8006f84:	4a1c      	ldr	r2, [pc, #112]	@ (8006ff8 <_free_r+0x8c>)
 8006f86:	6813      	ldr	r3, [r2, #0]
 8006f88:	b933      	cbnz	r3, 8006f98 <_free_r+0x2c>
 8006f8a:	6063      	str	r3, [r4, #4]
 8006f8c:	6014      	str	r4, [r2, #0]
 8006f8e:	4628      	mov	r0, r5
 8006f90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f94:	f000 b838 	b.w	8007008 <__malloc_unlock>
 8006f98:	42a3      	cmp	r3, r4
 8006f9a:	d908      	bls.n	8006fae <_free_r+0x42>
 8006f9c:	6820      	ldr	r0, [r4, #0]
 8006f9e:	1821      	adds	r1, r4, r0
 8006fa0:	428b      	cmp	r3, r1
 8006fa2:	bf01      	itttt	eq
 8006fa4:	6819      	ldreq	r1, [r3, #0]
 8006fa6:	685b      	ldreq	r3, [r3, #4]
 8006fa8:	1809      	addeq	r1, r1, r0
 8006faa:	6021      	streq	r1, [r4, #0]
 8006fac:	e7ed      	b.n	8006f8a <_free_r+0x1e>
 8006fae:	461a      	mov	r2, r3
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	b10b      	cbz	r3, 8006fb8 <_free_r+0x4c>
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	d9fa      	bls.n	8006fae <_free_r+0x42>
 8006fb8:	6811      	ldr	r1, [r2, #0]
 8006fba:	1850      	adds	r0, r2, r1
 8006fbc:	42a0      	cmp	r0, r4
 8006fbe:	d10b      	bne.n	8006fd8 <_free_r+0x6c>
 8006fc0:	6820      	ldr	r0, [r4, #0]
 8006fc2:	4401      	add	r1, r0
 8006fc4:	1850      	adds	r0, r2, r1
 8006fc6:	4283      	cmp	r3, r0
 8006fc8:	6011      	str	r1, [r2, #0]
 8006fca:	d1e0      	bne.n	8006f8e <_free_r+0x22>
 8006fcc:	6818      	ldr	r0, [r3, #0]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	4408      	add	r0, r1
 8006fd2:	6010      	str	r0, [r2, #0]
 8006fd4:	6053      	str	r3, [r2, #4]
 8006fd6:	e7da      	b.n	8006f8e <_free_r+0x22>
 8006fd8:	d902      	bls.n	8006fe0 <_free_r+0x74>
 8006fda:	230c      	movs	r3, #12
 8006fdc:	602b      	str	r3, [r5, #0]
 8006fde:	e7d6      	b.n	8006f8e <_free_r+0x22>
 8006fe0:	6820      	ldr	r0, [r4, #0]
 8006fe2:	1821      	adds	r1, r4, r0
 8006fe4:	428b      	cmp	r3, r1
 8006fe6:	bf01      	itttt	eq
 8006fe8:	6819      	ldreq	r1, [r3, #0]
 8006fea:	685b      	ldreq	r3, [r3, #4]
 8006fec:	1809      	addeq	r1, r1, r0
 8006fee:	6021      	streq	r1, [r4, #0]
 8006ff0:	6063      	str	r3, [r4, #4]
 8006ff2:	6054      	str	r4, [r2, #4]
 8006ff4:	e7cb      	b.n	8006f8e <_free_r+0x22>
 8006ff6:	bd38      	pop	{r3, r4, r5, pc}
 8006ff8:	2000208c 	.word	0x2000208c

08006ffc <__malloc_lock>:
 8006ffc:	4801      	ldr	r0, [pc, #4]	@ (8007004 <__malloc_lock+0x8>)
 8006ffe:	f7ff bfa5 	b.w	8006f4c <__retarget_lock_acquire_recursive>
 8007002:	bf00      	nop
 8007004:	20002088 	.word	0x20002088

08007008 <__malloc_unlock>:
 8007008:	4801      	ldr	r0, [pc, #4]	@ (8007010 <__malloc_unlock+0x8>)
 800700a:	f7ff bfa0 	b.w	8006f4e <__retarget_lock_release_recursive>
 800700e:	bf00      	nop
 8007010:	20002088 	.word	0x20002088

08007014 <_init>:
 8007014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007016:	bf00      	nop
 8007018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800701a:	bc08      	pop	{r3}
 800701c:	469e      	mov	lr, r3
 800701e:	4770      	bx	lr

08007020 <_fini>:
 8007020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007022:	bf00      	nop
 8007024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007026:	bc08      	pop	{r3}
 8007028:	469e      	mov	lr, r3
 800702a:	4770      	bx	lr
