{"Source Block": ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@121:131@HdlStmAssign", "  output                        s_rd_axi_rlast,\n  input                         s_rd_axi_rready\n);\n\nassign m_axi_awaddr = s_wr_axi_awaddr;\nassign m_axi_awlen = s_wr_axi_awlen;\nassign m_axi_awsize = s_wr_axi_awsize;\nassign m_axi_awburst = s_wr_axi_awburst;\nassign m_axi_awprot = s_wr_axi_awprot;\nassign m_axi_awcache = s_wr_axi_awcache;\nassign m_axi_awvalid = s_wr_axi_awvalid;\n"], "Clone Blocks": [["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@124:134", "\nassign m_axi_awaddr = s_wr_axi_awaddr;\nassign m_axi_awlen = s_wr_axi_awlen;\nassign m_axi_awsize = s_wr_axi_awsize;\nassign m_axi_awburst = s_wr_axi_awburst;\nassign m_axi_awprot = s_wr_axi_awprot;\nassign m_axi_awcache = s_wr_axi_awcache;\nassign m_axi_awvalid = s_wr_axi_awvalid;\nassign s_wr_axi_awready = m_axi_awready;\n\nassign m_axi_wdata = s_wr_axi_wdata;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@120:130", "  output  [63:0]                s_rd_axi_rdata,\n  output                        s_rd_axi_rlast,\n  input                         s_rd_axi_rready\n);\n\nassign m_axi_awaddr = s_wr_axi_awaddr;\nassign m_axi_awlen = s_wr_axi_awlen;\nassign m_axi_awsize = s_wr_axi_awsize;\nassign m_axi_awburst = s_wr_axi_awburst;\nassign m_axi_awprot = s_wr_axi_awprot;\nassign m_axi_awcache = s_wr_axi_awcache;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@122:132", "  input                         s_rd_axi_rready\n);\n\nassign m_axi_awaddr = s_wr_axi_awaddr;\nassign m_axi_awlen = s_wr_axi_awlen;\nassign m_axi_awsize = s_wr_axi_awsize;\nassign m_axi_awburst = s_wr_axi_awburst;\nassign m_axi_awprot = s_wr_axi_awprot;\nassign m_axi_awcache = s_wr_axi_awcache;\nassign m_axi_awvalid = s_wr_axi_awvalid;\nassign s_wr_axi_awready = m_axi_awready;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@123:133", ");\n\nassign m_axi_awaddr = s_wr_axi_awaddr;\nassign m_axi_awlen = s_wr_axi_awlen;\nassign m_axi_awsize = s_wr_axi_awsize;\nassign m_axi_awburst = s_wr_axi_awburst;\nassign m_axi_awprot = s_wr_axi_awprot;\nassign m_axi_awcache = s_wr_axi_awcache;\nassign m_axi_awvalid = s_wr_axi_awvalid;\nassign s_wr_axi_awready = m_axi_awready;\n\n"]], "Diff Content": {"Delete": [[126, "assign m_axi_awlen = s_wr_axi_awlen;\n"]], "Add": []}}