$date
	Tue Apr  7 11:48:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
1#
0"
x!
$end
#1
0!
0$
#2
1!
1$
#6
$dumpoff
x$
x#
x"
x!
$end
