

================================================================
== Vivado HLS Report for 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'
================================================================
* Date:           Wed Feb 21 03:47:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      221| 1.105 us | 1.105 us |  221|  221|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                        |                                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                Instance                                |                            Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_99  |gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s  |        8|        8| 40.000 ns | 40.000 ns |    8|    8|   none  |
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      220|      220|        11|          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.60ns)   --->   "br label %.preheader32" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%reset_state_0 = phi i1 [ false, %.preheader31.preheader ], [ true, %arrayctor.loop1.preheader ]"   --->   Operation 6 'phi' 'reset_state_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%iloop_0 = phi i5 [ %iloop, %.preheader31.preheader ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 7 'phi' 'iloop_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.63ns)   --->   "%icmp_ln487 = icmp eq i5 %iloop_0, -12" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 8 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.34ns)   --->   "%iloop = add i5 %iloop_0, 1" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 10 'add' 'iloop' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln487, label %.preheader.0, label %.preheader31.preheader" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %iloop_0, i3 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln490_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %iloop_0, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 13 'bitconcatenate' 'shl_ln490_1' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %shl_ln490_1 to i8" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 14 'zext' 'zext_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.48ns)   --->   "%sub_ln203 = sub i8 %shl_ln, %zext_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 15 'sub' 'sub_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_read = call i2160 @_ssdm_op_Read.ap_auto.i2160P(i2160* %data_V)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 16 'read' 'data_V_read' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %sub_ln203, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 17 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %sub_ln203, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 18 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i9 %p_shl2 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 19 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.52ns)   --->   "%add_ln203_4 = add i12 %p_shl1, %zext_ln203_1" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 20 'add' 'add_ln203_4' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i12 %add_ln203_4 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 21 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.44ns)   --->   "%lshr_ln203 = lshr i2160 %data_V_read, %zext_ln203_2" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 22 'lshr' 'lshr_ln203' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_in_0_V = trunc i2160 %lshr_ln203 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 23 'trunc' 'data_in_0_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln203 = or i8 %sub_ln203, 1" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 24 'or' 'or_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %or_ln203, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 25 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %or_ln203, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 26 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i9 %p_shl4 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 27 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.52ns)   --->   "%add_ln203_5 = add i12 %p_shl3, %zext_ln203_3" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 28 'add' 'add_ln203_5' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i12 %add_ln203_5 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 29 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.44ns)   --->   "%lshr_ln203_1 = lshr i2160 %data_V_read, %zext_ln203_4" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 30 'lshr' 'lshr_ln203_1' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_in_1_V = trunc i2160 %lshr_ln203_1 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 31 'trunc' 'data_in_1_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%add_ln203 = add i8 2, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl5 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 33 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 34 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %p_shl6 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 35 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%add_ln203_6 = add i12 %p_shl5, %zext_ln203_5" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 36 'add' 'add_ln203_6' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i12 %add_ln203_6 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 37 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.44ns)   --->   "%lshr_ln203_2 = lshr i2160 %data_V_read, %zext_ln203_6" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 38 'lshr' 'lshr_ln203_2' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_in_2_V = trunc i2160 %lshr_ln203_2 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 39 'trunc' 'data_in_2_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%add_ln203_1 = add i8 3, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 40 'add' 'add_ln203_1' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl7 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_1, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 41 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_1, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 42 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i9 %p_shl8 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 43 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.52ns)   --->   "%add_ln203_7 = add i12 %p_shl7, %zext_ln203_7" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 44 'add' 'add_ln203_7' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i12 %add_ln203_7 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 45 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.44ns)   --->   "%lshr_ln203_3 = lshr i2160 %data_V_read, %zext_ln203_8" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 46 'lshr' 'lshr_ln203_3' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_in_3_V = trunc i2160 %lshr_ln203_3 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 47 'trunc' 'data_in_3_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%add_ln203_2 = add i8 4, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 48 'add' 'add_ln203_2' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_2, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 49 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_2, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 50 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i9 %p_shl10 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 51 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.52ns)   --->   "%add_ln203_8 = add i12 %p_shl9, %zext_ln203_9" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 52 'add' 'add_ln203_8' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i12 %add_ln203_8 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 53 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.44ns)   --->   "%lshr_ln203_4 = lshr i2160 %data_V_read, %zext_ln203_10" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 54 'lshr' 'lshr_ln203_4' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_in_4_V = trunc i2160 %lshr_ln203_4 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 55 'trunc' 'data_in_4_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%add_ln203_3 = add i8 5, %sub_ln203" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 56 'add' 'add_ln203_3' <Predicate = (!icmp_ln487)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_3, i4 0)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_3, i1 false)" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 58 'bitconcatenate' 'p_shl11' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i9 %p_shl11 to i12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 59 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.52ns)   --->   "%add_ln203_9 = add i12 %p_shl, %zext_ln203_11" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 60 'add' 'add_ln203_9' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_9 to i2160" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 61 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.44ns)   --->   "%lshr_ln203_5 = lshr i2160 %data_V_read, %zext_ln203_12" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 62 'lshr' 'lshr_ln203_5' <Predicate = (!icmp_ln487)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_in_5_V = trunc i2160 %lshr_ln203_5 to i18" [firmware/nnet_utils/nnet_recurrent.h:490]   --->   Operation 63 'trunc' 'data_in_5_V' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%h_state_V114_0_load = load i18* @h_state_V114_0, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 64 'load' 'h_state_V114_0_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%h_state_V114_1_load = load i18* @h_state_V114_1, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 65 'load' 'h_state_V114_1_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_state_V114_2_load = load i18* @h_state_V114_2, align 8" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 66 'load' 'h_state_V114_2_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%h_state_V114_3_load = load i18* @h_state_V114_3, align 4" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 67 'load' 'h_state_V114_3_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%h_state_V114_4_load = load i18* @h_state_V114_4, align 16" [firmware/nnet_utils/nnet_recurrent.h:506]   --->   Operation 68 'load' 'h_state_V114_4_load' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i18, i18, i18, i18, i18 } undef, i18 %h_state_V114_0_load, 0" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i18, i18, i18, i18, i18 } %mrv, i18 %h_state_V114_1_load, 1" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i18, i18, i18, i18, i18 } %mrv_1, i18 %h_state_V114_2_load, 2" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i18, i18, i18, i18, i18 } %mrv_2, i18 %h_state_V114_3_load, 3" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i18, i18, i18, i18, i18 } %mrv_3, i18 %h_state_V114_4_load, 4" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 73 'insertvalue' 'mrv_4' <Predicate = (icmp_ln487)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "ret { i18, i18, i18, i18, i18 } %mrv_4" [firmware/nnet_utils/nnet_recurrent.h:508]   --->   Operation 74 'ret' <Predicate = (icmp_ln487)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 75 [2/2] (4.11ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18 } @"gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i1 %reset_state_0, i18 %data_in_0_V, i18 %data_in_1_V, i18 %data_in_2_V, i18 %data_in_3_V, i18 %data_in_4_V, i18 %data_in_5_V)" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 75 'call' 'call_ret' <Predicate = true> <Delay = 4.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.53>
ST_4 : Operation 76 [1/2] (2.53ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18 } @"gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i1 %reset_state_0, i18 %data_in_0_V, i18 %data_in_1_V, i18 %data_in_2_V, i18 %data_in_3_V, i18 %data_in_4_V, i18 %data_in_5_V)" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 76 'call' 'call_ret' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%h_state_V114_0_ret = extractvalue { i18, i18, i18, i18, i18 } %call_ret, 0" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 77 'extractvalue' 'h_state_V114_0_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_0_ret, i18* @h_state_V114_0, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%h_state_V114_1_ret = extractvalue { i18, i18, i18, i18, i18 } %call_ret, 1" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 79 'extractvalue' 'h_state_V114_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_1_ret, i18* @h_state_V114_1, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%h_state_V114_2_ret = extractvalue { i18, i18, i18, i18, i18 } %call_ret, 2" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 81 'extractvalue' 'h_state_V114_2_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_2_ret, i18* @h_state_V114_2, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%h_state_V114_3_ret = extractvalue { i18, i18, i18, i18, i18 } %call_ret, 3" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 83 'extractvalue' 'h_state_V114_3_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_3_ret, i18* @h_state_V114_3, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%h_state_V114_4_ret = extractvalue { i18, i18, i18, i18, i18 } %call_ret, 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 85 'extractvalue' 'h_state_V114_4_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i18 %h_state_V114_4_ret, i18* @h_state_V114_4, align 4" [firmware/nnet_utils/nnet_recurrent.h:493]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader32" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_state_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sigmoid_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ tanh_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ h_state_V114_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln487            (br               ) [ 01111]
reset_state_0       (phi              ) [ 00111]
iloop_0             (phi              ) [ 00100]
icmp_ln487          (icmp             ) [ 00111]
empty               (speclooptripcount) [ 00000]
iloop               (add              ) [ 01111]
br_ln487            (br               ) [ 00000]
shl_ln              (bitconcatenate   ) [ 00000]
shl_ln490_1         (bitconcatenate   ) [ 00000]
zext_ln203          (zext             ) [ 00000]
sub_ln203           (sub              ) [ 00000]
data_V_read         (read             ) [ 00000]
p_shl1              (bitconcatenate   ) [ 00000]
p_shl2              (bitconcatenate   ) [ 00000]
zext_ln203_1        (zext             ) [ 00000]
add_ln203_4         (add              ) [ 00000]
zext_ln203_2        (zext             ) [ 00000]
lshr_ln203          (lshr             ) [ 00000]
data_in_0_V         (trunc            ) [ 00011]
or_ln203            (or               ) [ 00000]
p_shl3              (bitconcatenate   ) [ 00000]
p_shl4              (bitconcatenate   ) [ 00000]
zext_ln203_3        (zext             ) [ 00000]
add_ln203_5         (add              ) [ 00000]
zext_ln203_4        (zext             ) [ 00000]
lshr_ln203_1        (lshr             ) [ 00000]
data_in_1_V         (trunc            ) [ 00011]
add_ln203           (add              ) [ 00000]
p_shl5              (bitconcatenate   ) [ 00000]
p_shl6              (bitconcatenate   ) [ 00000]
zext_ln203_5        (zext             ) [ 00000]
add_ln203_6         (add              ) [ 00000]
zext_ln203_6        (zext             ) [ 00000]
lshr_ln203_2        (lshr             ) [ 00000]
data_in_2_V         (trunc            ) [ 00011]
add_ln203_1         (add              ) [ 00000]
p_shl7              (bitconcatenate   ) [ 00000]
p_shl8              (bitconcatenate   ) [ 00000]
zext_ln203_7        (zext             ) [ 00000]
add_ln203_7         (add              ) [ 00000]
zext_ln203_8        (zext             ) [ 00000]
lshr_ln203_3        (lshr             ) [ 00000]
data_in_3_V         (trunc            ) [ 00011]
add_ln203_2         (add              ) [ 00000]
p_shl9              (bitconcatenate   ) [ 00000]
p_shl10             (bitconcatenate   ) [ 00000]
zext_ln203_9        (zext             ) [ 00000]
add_ln203_8         (add              ) [ 00000]
zext_ln203_10       (zext             ) [ 00000]
lshr_ln203_4        (lshr             ) [ 00000]
data_in_4_V         (trunc            ) [ 00011]
add_ln203_3         (add              ) [ 00000]
p_shl               (bitconcatenate   ) [ 00000]
p_shl11             (bitconcatenate   ) [ 00000]
zext_ln203_11       (zext             ) [ 00000]
add_ln203_9         (add              ) [ 00000]
zext_ln203_12       (zext             ) [ 00000]
lshr_ln203_5        (lshr             ) [ 00000]
data_in_5_V         (trunc            ) [ 00011]
h_state_V114_0_load (load             ) [ 00000]
h_state_V114_1_load (load             ) [ 00000]
h_state_V114_2_load (load             ) [ 00000]
h_state_V114_3_load (load             ) [ 00000]
h_state_V114_4_load (load             ) [ 00000]
mrv                 (insertvalue      ) [ 00000]
mrv_1               (insertvalue      ) [ 00000]
mrv_2               (insertvalue      ) [ 00000]
mrv_3               (insertvalue      ) [ 00000]
mrv_4               (insertvalue      ) [ 00000]
ret_ln508           (ret              ) [ 00000]
call_ret            (call             ) [ 00000]
h_state_V114_0_ret  (extractvalue     ) [ 00000]
store_ln493         (store            ) [ 00000]
h_state_V114_1_ret  (extractvalue     ) [ 00000]
store_ln493         (store            ) [ 00000]
h_state_V114_2_ret  (extractvalue     ) [ 00000]
store_ln493         (store            ) [ 00000]
h_state_V114_3_ret  (extractvalue     ) [ 00000]
store_ln493         (store            ) [ 00000]
h_state_V114_4_ret  (extractvalue     ) [ 00000]
store_ln493         (store            ) [ 00000]
br_ln487            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h_state_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h_state_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h_state_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_state_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h_state_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sigmoid_table4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table4"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tanh_table2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_table2"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="h_state_V114_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="h_state_V114_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="h_state_V114_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="h_state_V114_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="h_state_V114_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2160P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gru_static<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="data_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2160" slack="0"/>
<pin id="70" dir="0" index="1" bw="2160" slack="0"/>
<pin id="71" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="reset_state_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="reset_state_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="reset_state_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="1" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reset_state_0/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="iloop_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="1"/>
<pin id="90" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="iloop_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="iloop_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iloop_0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="90" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="1"/>
<pin id="102" dir="0" index="2" bw="18" slack="1"/>
<pin id="103" dir="0" index="3" bw="18" slack="1"/>
<pin id="104" dir="0" index="4" bw="18" slack="1"/>
<pin id="105" dir="0" index="5" bw="18" slack="1"/>
<pin id="106" dir="0" index="6" bw="18" slack="1"/>
<pin id="107" dir="0" index="7" bw="18" slack="1"/>
<pin id="108" dir="0" index="8" bw="18" slack="0"/>
<pin id="109" dir="0" index="9" bw="18" slack="0"/>
<pin id="110" dir="0" index="10" bw="18" slack="0"/>
<pin id="111" dir="0" index="11" bw="18" slack="0"/>
<pin id="112" dir="0" index="12" bw="18" slack="0"/>
<pin id="113" dir="0" index="13" bw="10" slack="0"/>
<pin id="114" dir="0" index="14" bw="11" slack="0"/>
<pin id="115" dir="1" index="15" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln487_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln487/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="iloop_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iloop/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln490_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln490_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln203_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub_ln203_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_shl1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_shl2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln203_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln203_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln203_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="1" index="1" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lshr_ln203_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2160" slack="0"/>
<pin id="195" dir="0" index="1" bw="12" slack="0"/>
<pin id="196" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="data_in_0_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2160" slack="0"/>
<pin id="201" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_in_0_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln203_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln203/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_shl3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_shl4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln203_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln203_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_5/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln203_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="1" index="1" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lshr_ln203_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2160" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="data_in_1_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2160" slack="0"/>
<pin id="247" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_in_1_V/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln203_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln203_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln203_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln203_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="1" index="1" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="lshr_ln203_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2160" slack="0"/>
<pin id="287" dir="0" index="1" bw="12" slack="0"/>
<pin id="288" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_2/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="data_in_2_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2160" slack="0"/>
<pin id="293" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_in_2_V/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln203_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_shl7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_shl8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln203_7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln203_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="9" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln203_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="1" index="1" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="lshr_ln203_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2160" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_3/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="data_in_3_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2160" slack="0"/>
<pin id="339" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_in_3_V/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln203_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl10_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln203_9_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln203_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="9" slack="0"/>
<pin id="370" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_8/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln203_10_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="lshr_ln203_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2160" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_4/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="data_in_4_V_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2160" slack="0"/>
<pin id="385" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_in_4_V/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln203_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_shl_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_shl11_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln203_11_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln203_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_9/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln203_12_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="1" index="1" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="lshr_ln203_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2160" slack="0"/>
<pin id="425" dir="0" index="1" bw="12" slack="0"/>
<pin id="426" dir="1" index="2" bw="2160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203_5/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="data_in_5_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2160" slack="0"/>
<pin id="431" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_in_5_V/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="h_state_V114_0_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="18" slack="0"/>
<pin id="435" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V114_0_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="h_state_V114_1_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="0"/>
<pin id="439" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V114_1_load/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="h_state_V114_2_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="0"/>
<pin id="443" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V114_2_load/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="h_state_V114_3_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="18" slack="0"/>
<pin id="447" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V114_3_load/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="h_state_V114_4_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="18" slack="0"/>
<pin id="451" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V114_4_load/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mrv_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="90" slack="0"/>
<pin id="455" dir="0" index="1" bw="18" slack="0"/>
<pin id="456" dir="1" index="2" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="mrv_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="90" slack="0"/>
<pin id="461" dir="0" index="1" bw="18" slack="0"/>
<pin id="462" dir="1" index="2" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mrv_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="90" slack="0"/>
<pin id="467" dir="0" index="1" bw="18" slack="0"/>
<pin id="468" dir="1" index="2" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="mrv_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="90" slack="0"/>
<pin id="473" dir="0" index="1" bw="18" slack="0"/>
<pin id="474" dir="1" index="2" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mrv_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="90" slack="0"/>
<pin id="479" dir="0" index="1" bw="18" slack="0"/>
<pin id="480" dir="1" index="2" bw="90" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="h_state_V114_0_ret_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="90" slack="0"/>
<pin id="485" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_state_V114_0_ret/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln493_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="18" slack="0"/>
<pin id="489" dir="0" index="1" bw="18" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="h_state_V114_1_ret_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="90" slack="0"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_state_V114_1_ret/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln493_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="18" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="h_state_V114_2_ret_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="90" slack="0"/>
<pin id="505" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_state_V114_2_ret/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln493_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="0"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="h_state_V114_3_ret_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="90" slack="0"/>
<pin id="515" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_state_V114_3_ret/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln493_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="0"/>
<pin id="519" dir="0" index="1" bw="18" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="h_state_V114_4_ret_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="90" slack="0"/>
<pin id="525" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_state_V114_4_ret/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln493_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="0"/>
<pin id="529" dir="0" index="1" bw="18" slack="0"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln493/4 "/>
</bind>
</comp>

<comp id="536" class="1005" name="iloop_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="iloop "/>
</bind>
</comp>

<comp id="541" class="1005" name="data_in_0_V_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="1"/>
<pin id="543" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_in_0_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="data_in_1_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="18" slack="1"/>
<pin id="548" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_in_1_V "/>
</bind>
</comp>

<comp id="551" class="1005" name="data_in_2_V_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="18" slack="1"/>
<pin id="553" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_in_2_V "/>
</bind>
</comp>

<comp id="556" class="1005" name="data_in_3_V_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="18" slack="1"/>
<pin id="558" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_in_3_V "/>
</bind>
</comp>

<comp id="561" class="1005" name="data_in_4_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="18" slack="1"/>
<pin id="563" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_in_4_V "/>
</bind>
</comp>

<comp id="566" class="1005" name="data_in_5_V_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="1"/>
<pin id="568" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_in_5_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="74" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="74" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="87"><net_src comp="79" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="117"><net_src comp="74" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="99" pin=8"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="99" pin=9"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="99" pin=10"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="99" pin=11"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="99" pin=12"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="99" pin=13"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="99" pin=14"/></net>

<net id="129"><net_src comp="92" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="92" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="92" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="92" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="137" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="157" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="163" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="68" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="157" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="203" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="209" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="68" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="157" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="249" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="255" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="68" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="157" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="295" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="301" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="68" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="157" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="341" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="347" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="68" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="157" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="387" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="393" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="68" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="16" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="20" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="433" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="437" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="441" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="445" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="449" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="99" pin="15"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="99" pin="15"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="18" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="99" pin="15"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="20" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="99" pin="15"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="22" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="99" pin="15"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="24" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="131" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="544"><net_src comp="199" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="549"><net_src comp="245" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="554"><net_src comp="291" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="559"><net_src comp="337" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="564"><net_src comp="383" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="99" pin=6"/></net>

<net id="569"><net_src comp="429" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="99" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h_state_V_0 | {3 4 }
	Port: h_state_V_1 | {3 4 }
	Port: h_state_V_2 | {3 4 }
	Port: h_state_V_3 | {3 4 }
	Port: h_state_V_4 | {3 4 }
	Port: h_state_V114_0 | {4 }
	Port: h_state_V114_1 | {4 }
	Port: h_state_V114_2 | {4 }
	Port: h_state_V114_3 | {4 }
	Port: h_state_V114_4 | {4 }
 - Input state : 
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : data_V | {2 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V_0 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V_1 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V_2 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V_3 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V_4 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : sigmoid_table4 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : tanh_table2 | {3 4 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V114_0 | {2 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V114_1 | {2 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V114_2 | {2 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V114_3 | {2 }
	Port: gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> : h_state_V114_4 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln487 : 1
		iloop : 1
		br_ln487 : 2
		shl_ln : 1
		shl_ln490_1 : 1
		zext_ln203 : 2
		sub_ln203 : 3
		p_shl1 : 4
		p_shl2 : 4
		zext_ln203_1 : 5
		add_ln203_4 : 6
		zext_ln203_2 : 7
		lshr_ln203 : 8
		data_in_0_V : 9
		or_ln203 : 4
		p_shl3 : 4
		p_shl4 : 4
		zext_ln203_3 : 5
		add_ln203_5 : 6
		zext_ln203_4 : 7
		lshr_ln203_1 : 8
		data_in_1_V : 9
		add_ln203 : 4
		p_shl5 : 5
		p_shl6 : 5
		zext_ln203_5 : 6
		add_ln203_6 : 7
		zext_ln203_6 : 8
		lshr_ln203_2 : 9
		data_in_2_V : 10
		add_ln203_1 : 4
		p_shl7 : 5
		p_shl8 : 5
		zext_ln203_7 : 6
		add_ln203_7 : 7
		zext_ln203_8 : 8
		lshr_ln203_3 : 9
		data_in_3_V : 10
		add_ln203_2 : 4
		p_shl9 : 5
		p_shl10 : 5
		zext_ln203_9 : 6
		add_ln203_8 : 7
		zext_ln203_10 : 8
		lshr_ln203_4 : 9
		data_in_4_V : 10
		add_ln203_3 : 4
		p_shl : 5
		p_shl11 : 5
		zext_ln203_11 : 6
		add_ln203_9 : 7
		zext_ln203_12 : 8
		lshr_ln203_5 : 9
		data_in_5_V : 10
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		ret_ln508 : 6
	State 3
	State 4
		h_state_V114_0_ret : 1
		store_ln493 : 2
		h_state_V114_1_ret : 1
		store_ln493 : 2
		h_state_V114_2_ret : 1
		store_ln493 : 2
		h_state_V114_3_ret : 1
		store_ln493 : 2
		h_state_V114_4_ret : 1
		store_ln493 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            lshr_ln203_fu_193                           |    0    |    0    |    0    |   2171  |
|          |                           lshr_ln203_1_fu_239                          |    0    |    0    |    0    |   2171  |
|   lshr   |                           lshr_ln203_2_fu_285                          |    0    |    0    |    0    |   2171  |
|          |                           lshr_ln203_3_fu_331                          |    0    |    0    |    0    |   2171  |
|          |                           lshr_ln203_4_fu_377                          |    0    |    0    |    0    |   2171  |
|          |                           lshr_ln203_5_fu_423                          |    0    |    0    |    0    |   2171  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_99 |   150   |  18.693 |   2378  |   6234  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              iloop_fu_131                              |    0    |    0    |    0    |    6    |
|          |                           add_ln203_4_fu_183                           |    0    |    0    |    0    |    12   |
|          |                           add_ln203_5_fu_229                           |    0    |    0    |    0    |    12   |
|          |                            add_ln203_fu_249                            |    0    |    0    |    0    |    8    |
|          |                           add_ln203_6_fu_275                           |    0    |    0    |    0    |    12   |
|    add   |                           add_ln203_1_fu_295                           |    0    |    0    |    0    |    8    |
|          |                           add_ln203_7_fu_321                           |    0    |    0    |    0    |    12   |
|          |                           add_ln203_2_fu_341                           |    0    |    0    |    0    |    8    |
|          |                           add_ln203_8_fu_367                           |    0    |    0    |    0    |    12   |
|          |                           add_ln203_3_fu_387                           |    0    |    0    |    0    |    8    |
|          |                           add_ln203_9_fu_413                           |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                            icmp_ln487_fu_125                           |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                            sub_ln203_fu_157                            |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         data_V_read_read_fu_68                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              shl_ln_fu_137                             |    0    |    0    |    0    |    0    |
|          |                           shl_ln490_1_fu_145                           |    0    |    0    |    0    |    0    |
|          |                              p_shl1_fu_163                             |    0    |    0    |    0    |    0    |
|          |                              p_shl2_fu_171                             |    0    |    0    |    0    |    0    |
|          |                              p_shl3_fu_209                             |    0    |    0    |    0    |    0    |
|          |                              p_shl4_fu_217                             |    0    |    0    |    0    |    0    |
|bitconcatenate|                              p_shl5_fu_255                             |    0    |    0    |    0    |    0    |
|          |                              p_shl6_fu_263                             |    0    |    0    |    0    |    0    |
|          |                              p_shl7_fu_301                             |    0    |    0    |    0    |    0    |
|          |                              p_shl8_fu_309                             |    0    |    0    |    0    |    0    |
|          |                              p_shl9_fu_347                             |    0    |    0    |    0    |    0    |
|          |                             p_shl10_fu_355                             |    0    |    0    |    0    |    0    |
|          |                              p_shl_fu_393                              |    0    |    0    |    0    |    0    |
|          |                             p_shl11_fu_401                             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln203_fu_153                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_1_fu_179                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_2_fu_189                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_3_fu_225                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_4_fu_235                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_5_fu_271                          |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln203_6_fu_281                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_7_fu_317                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_8_fu_327                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln203_9_fu_363                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln203_10_fu_373                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln203_11_fu_409                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln203_12_fu_419                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           data_in_0_V_fu_199                           |    0    |    0    |    0    |    0    |
|          |                           data_in_1_V_fu_245                           |    0    |    0    |    0    |    0    |
|   trunc  |                           data_in_2_V_fu_291                           |    0    |    0    |    0    |    0    |
|          |                           data_in_3_V_fu_337                           |    0    |    0    |    0    |    0    |
|          |                           data_in_4_V_fu_383                           |    0    |    0    |    0    |    0    |
|          |                           data_in_5_V_fu_429                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                             or_ln203_fu_203                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               mrv_fu_453                               |    0    |    0    |    0    |    0    |
|          |                              mrv_1_fu_459                              |    0    |    0    |    0    |    0    |
|insertvalue|                              mrv_2_fu_465                              |    0    |    0    |    0    |    0    |
|          |                              mrv_3_fu_471                              |    0    |    0    |    0    |    0    |
|          |                              mrv_4_fu_477                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        h_state_V114_0_ret_fu_483                       |    0    |    0    |    0    |    0    |
|          |                        h_state_V114_1_ret_fu_493                       |    0    |    0    |    0    |    0    |
|extractvalue|                        h_state_V114_2_ret_fu_503                       |    0    |    0    |    0    |    0    |
|          |                        h_state_V114_3_ret_fu_513                       |    0    |    0    |    0    |    0    |
|          |                        h_state_V114_4_ret_fu_523                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |   150   |  18.693 |   2378  |  19389  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| data_in_0_V_reg_541|   18   |
| data_in_1_V_reg_546|   18   |
| data_in_2_V_reg_551|   18   |
| data_in_3_V_reg_556|   18   |
| data_in_4_V_reg_561|   18   |
| data_in_5_V_reg_566|   18   |
|   iloop_0_reg_88   |    5   |
|    iloop_reg_536   |    5   |
|reset_state_0_reg_74|    1   |
+--------------------+--------+
|        Total       |   119  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| reset_state_0_reg_74 |  p0  |   3  |   1  |    3   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    3   || 0.61725 ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   150  |   18   |  2378  |  19389 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   150  |   19   |  2497  |  19398 |
+-----------+--------+--------+--------+--------+
