============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 20:48:49 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.804711s wall, 1.578125s user + 0.156250s system = 1.734375s CPU (96.1%)

RUN-1004 : used memory is 315 MB, reserved memory is 292 MB, peak memory is 320 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 82463372083200"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 18815/19 useful/useless nets, 14258/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 18636/8 useful/useless nets, 14527/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 18620/16 useful/useless nets, 14515/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 18472/15 useful/useless nets, 14367/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.476488s wall, 5.203125s user + 0.046875s system = 5.250000s CPU (95.9%)

RUN-1004 : used memory is 332 MB, reserved memory is 307 MB, peak memory is 334 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 18782/2 useful/useless nets, 14678/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 69862, tnet num: 18782, tinst num: 14677, tnode num: 93015, tedge num: 120210.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18782 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  7.376988s wall, 6.859375s user + 0.031250s system = 6.890625s CPU (93.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 326 MB, peak memory is 461 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  13.047538s wall, 12.218750s user + 0.078125s system = 12.296875s CPU (94.2%)

RUN-1004 : used memory is 345 MB, reserved memory is 326 MB, peak memory is 461 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (264 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel5_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel0_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel2_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel3_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel4_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel1_syn_2" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel0_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel1_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel2_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel3_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel4_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel5_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel5_syn_2 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel0_syn_2 to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel2_syn_2 to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel3_syn_2 to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel4_syn_2 to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel1_syn_2 to drive 9 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 14168 instances
RUN-0007 : 4127 luts, 7415 seqs, 1631 mslices, 879 lslices, 73 pads, 26 brams, 2 dsps
RUN-1001 : There are total 18272 nets
RUN-1001 : 13502 nets have 2 pins
RUN-1001 : 3607 nets have [3 - 5] pins
RUN-1001 : 708 nets have [6 - 10] pins
RUN-1001 : 349 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     130     
RUN-1001 :   No   |  No   |  Yes  |    6411     
RUN-1001 :   No   |  Yes  |  No   |     142     
RUN-1001 :   Yes  |  No   |  No   |     159     
RUN-1001 :   Yes  |  No   |  Yes  |     573     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    15   |  26   |     20     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 55
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14166 instances, 4127 luts, 7415 seqs, 2510 slices, 437 macros(2510 instances: 1631 mslices 879 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 6298 pins
PHY-0007 : Cell area utilization is 46%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 68752, tnet num: 18270, tinst num: 14166, tnode num: 91806, tedge num: 119108.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.027181s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (95.8%)

RUN-1004 : used memory is 499 MB, reserved memory is 477 MB, peak memory is 499 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.404413s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (95.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.98865e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14166.
PHY-3001 : Level 1 #clusters 2987.
PHY-3001 : End clustering;  0.076164s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.53304e+06, overlap = 436.156
PHY-3002 : Step(2): len = 1.41942e+06, overlap = 480.219
PHY-3002 : Step(3): len = 905408, overlap = 685.781
PHY-3002 : Step(4): len = 793978, overlap = 744.125
PHY-3002 : Step(5): len = 608922, overlap = 805.156
PHY-3002 : Step(6): len = 518196, overlap = 934.375
PHY-3002 : Step(7): len = 414364, overlap = 996.312
PHY-3002 : Step(8): len = 352610, overlap = 1049.62
PHY-3002 : Step(9): len = 295112, overlap = 1124.22
PHY-3002 : Step(10): len = 257078, overlap = 1168.84
PHY-3002 : Step(11): len = 221157, overlap = 1252.38
PHY-3002 : Step(12): len = 197897, overlap = 1293.66
PHY-3002 : Step(13): len = 173935, overlap = 1333.25
PHY-3002 : Step(14): len = 160513, overlap = 1365.31
PHY-3002 : Step(15): len = 143992, overlap = 1395
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.68109e-07
PHY-3002 : Step(16): len = 143571, overlap = 1389.03
PHY-3002 : Step(17): len = 164757, overlap = 1335.03
PHY-3002 : Step(18): len = 152955, overlap = 1325
PHY-3002 : Step(19): len = 160929, overlap = 1317.03
PHY-3002 : Step(20): len = 152632, overlap = 1328.28
PHY-3002 : Step(21): len = 154548, overlap = 1295.38
PHY-3002 : Step(22): len = 148964, overlap = 1261.41
PHY-3002 : Step(23): len = 151280, overlap = 1259.09
PHY-3002 : Step(24): len = 147238, overlap = 1274.16
PHY-3002 : Step(25): len = 148994, overlap = 1266.03
PHY-3002 : Step(26): len = 148285, overlap = 1256.56
PHY-3002 : Step(27): len = 151399, overlap = 1241.66
PHY-3002 : Step(28): len = 150819, overlap = 1213.84
PHY-3002 : Step(29): len = 152203, overlap = 1214.62
PHY-3002 : Step(30): len = 148798, overlap = 1231.28
PHY-3002 : Step(31): len = 150046, overlap = 1226.12
PHY-3002 : Step(32): len = 147754, overlap = 1234.47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33622e-06
PHY-3002 : Step(33): len = 160443, overlap = 1195.81
PHY-3002 : Step(34): len = 180345, overlap = 1131.41
PHY-3002 : Step(35): len = 182921, overlap = 1060.44
PHY-3002 : Step(36): len = 186177, overlap = 967.688
PHY-3002 : Step(37): len = 184350, overlap = 930.594
PHY-3002 : Step(38): len = 185056, overlap = 943.438
PHY-3002 : Step(39): len = 185913, overlap = 930.812
PHY-3002 : Step(40): len = 185758, overlap = 920.531
PHY-3002 : Step(41): len = 186064, overlap = 909.969
PHY-3002 : Step(42): len = 185456, overlap = 920.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67244e-06
PHY-3002 : Step(43): len = 198448, overlap = 888.375
PHY-3002 : Step(44): len = 211357, overlap = 811.469
PHY-3002 : Step(45): len = 210493, overlap = 781.781
PHY-3002 : Step(46): len = 212333, overlap = 786
PHY-3002 : Step(47): len = 211917, overlap = 793.5
PHY-3002 : Step(48): len = 213543, overlap = 770.281
PHY-3002 : Step(49): len = 214443, overlap = 733.656
PHY-3002 : Step(50): len = 215374, overlap = 732.156
PHY-3002 : Step(51): len = 212312, overlap = 729.125
PHY-3002 : Step(52): len = 211800, overlap = 732.469
PHY-3002 : Step(53): len = 211352, overlap = 741.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.34487e-06
PHY-3002 : Step(54): len = 229661, overlap = 682.156
PHY-3002 : Step(55): len = 241395, overlap = 650.188
PHY-3002 : Step(56): len = 243602, overlap = 623.188
PHY-3002 : Step(57): len = 246301, overlap = 643.844
PHY-3002 : Step(58): len = 244685, overlap = 641.188
PHY-3002 : Step(59): len = 244282, overlap = 620.188
PHY-3002 : Step(60): len = 244609, overlap = 595.469
PHY-3002 : Step(61): len = 244246, overlap = 589.719
PHY-3002 : Step(62): len = 242672, overlap = 577.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.06897e-05
PHY-3002 : Step(63): len = 258927, overlap = 556.688
PHY-3002 : Step(64): len = 269444, overlap = 525.312
PHY-3002 : Step(65): len = 271667, overlap = 500.25
PHY-3002 : Step(66): len = 274199, overlap = 532.812
PHY-3002 : Step(67): len = 273410, overlap = 558.094
PHY-3002 : Step(68): len = 276000, overlap = 547.75
PHY-3002 : Step(69): len = 275850, overlap = 515.5
PHY-3002 : Step(70): len = 276524, overlap = 512.938
PHY-3002 : Step(71): len = 276011, overlap = 524.562
PHY-3002 : Step(72): len = 275667, overlap = 521.312
PHY-3002 : Step(73): len = 274336, overlap = 493.688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.13795e-05
PHY-3002 : Step(74): len = 289148, overlap = 473.5
PHY-3002 : Step(75): len = 296314, overlap = 432.719
PHY-3002 : Step(76): len = 296486, overlap = 417.625
PHY-3002 : Step(77): len = 298111, overlap = 413.656
PHY-3002 : Step(78): len = 300170, overlap = 391.844
PHY-3002 : Step(79): len = 302955, overlap = 393.406
PHY-3002 : Step(80): len = 302256, overlap = 388.719
PHY-3002 : Step(81): len = 303476, overlap = 370.625
PHY-3002 : Step(82): len = 302542, overlap = 355.312
PHY-3002 : Step(83): len = 302911, overlap = 353.906
PHY-3002 : Step(84): len = 301475, overlap = 348.688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.2759e-05
PHY-3002 : Step(85): len = 312843, overlap = 349.094
PHY-3002 : Step(86): len = 320737, overlap = 346.812
PHY-3002 : Step(87): len = 322577, overlap = 336.469
PHY-3002 : Step(88): len = 324997, overlap = 323.062
PHY-3002 : Step(89): len = 327874, overlap = 323.094
PHY-3002 : Step(90): len = 331129, overlap = 307.656
PHY-3002 : Step(91): len = 330422, overlap = 304.438
PHY-3002 : Step(92): len = 332416, overlap = 307.281
PHY-3002 : Step(93): len = 333343, overlap = 292.938
PHY-3002 : Step(94): len = 333629, overlap = 284.656
PHY-3002 : Step(95): len = 332558, overlap = 288.031
PHY-3002 : Step(96): len = 332524, overlap = 281.469
PHY-3002 : Step(97): len = 332911, overlap = 283.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.55179e-05
PHY-3002 : Step(98): len = 341231, overlap = 263.625
PHY-3002 : Step(99): len = 348368, overlap = 258.469
PHY-3002 : Step(100): len = 349714, overlap = 262.094
PHY-3002 : Step(101): len = 351690, overlap = 248.844
PHY-3002 : Step(102): len = 353874, overlap = 240.094
PHY-3002 : Step(103): len = 356338, overlap = 228.469
PHY-3002 : Step(104): len = 355890, overlap = 224.875
PHY-3002 : Step(105): len = 355730, overlap = 223.469
PHY-3002 : Step(106): len = 355678, overlap = 228.469
PHY-3002 : Step(107): len = 356169, overlap = 236.125
PHY-3002 : Step(108): len = 354334, overlap = 245.75
PHY-3002 : Step(109): len = 353522, overlap = 237.625
PHY-3002 : Step(110): len = 353048, overlap = 239.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000171036
PHY-3002 : Step(111): len = 362272, overlap = 231.406
PHY-3002 : Step(112): len = 367736, overlap = 236.781
PHY-3002 : Step(113): len = 367363, overlap = 203
PHY-3002 : Step(114): len = 368703, overlap = 200.688
PHY-3002 : Step(115): len = 371008, overlap = 192.219
PHY-3002 : Step(116): len = 372631, overlap = 191.125
PHY-3002 : Step(117): len = 372437, overlap = 194.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000339225
PHY-3002 : Step(118): len = 376631, overlap = 189.625
PHY-3002 : Step(119): len = 379605, overlap = 174
PHY-3002 : Step(120): len = 380281, overlap = 153.781
PHY-3002 : Step(121): len = 381449, overlap = 148.219
PHY-3002 : Step(122): len = 383055, overlap = 149.688
PHY-3002 : Step(123): len = 384298, overlap = 143.656
PHY-3002 : Step(124): len = 385475, overlap = 140.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046405s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (33.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/18272.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 512720, over cnt = 1676(4%), over = 9644, worst = 40
PHY-1001 : End global iterations;  0.597229s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 87.97, top5 = 66.05, top10 = 54.44, top15 = 47.71.
PHY-3001 : End congestion estimation;  0.821228s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (95.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 18270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414362s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.32932e-05
PHY-3002 : Step(125): len = 465831, overlap = 111.312
PHY-3002 : Step(126): len = 462149, overlap = 83.8125
PHY-3002 : Step(127): len = 461186, overlap = 64.0625
PHY-3002 : Step(128): len = 457690, overlap = 68.7812
PHY-3002 : Step(129): len = 452375, overlap = 68.1562
PHY-3002 : Step(130): len = 454178, overlap = 66.9375
PHY-3002 : Step(131): len = 453581, overlap = 67.4375
PHY-3002 : Step(132): len = 447743, overlap = 65.4688
PHY-3002 : Step(133): len = 448005, overlap = 67.5
PHY-3002 : Step(134): len = 441925, overlap = 69.9375
PHY-3002 : Step(135): len = 441832, overlap = 70.1875
PHY-3002 : Step(136): len = 439276, overlap = 68.6562
PHY-3002 : Step(137): len = 438171, overlap = 66.875
PHY-3002 : Step(138): len = 437971, overlap = 65.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106586
PHY-3002 : Step(139): len = 440541, overlap = 70.3125
PHY-3002 : Step(140): len = 441035, overlap = 71.3125
PHY-3002 : Step(141): len = 449206, overlap = 65.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0002116
PHY-3002 : Step(142): len = 459738, overlap = 48.5312
PHY-3002 : Step(143): len = 464790, overlap = 45.6875
PHY-3002 : Step(144): len = 481746, overlap = 44.9062
PHY-3002 : Step(145): len = 482859, overlap = 46.375
PHY-3002 : Step(146): len = 483542, overlap = 45.3125
PHY-3002 : Step(147): len = 482373, overlap = 55.375
PHY-3002 : Step(148): len = 480151, overlap = 57.625
PHY-3002 : Step(149): len = 479567, overlap = 55.9062
PHY-3002 : Step(150): len = 477410, overlap = 56.9688
PHY-3002 : Step(151): len = 476754, overlap = 59.9688
PHY-3002 : Step(152): len = 476806, overlap = 61.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000406473
PHY-3002 : Step(153): len = 479570, overlap = 60
PHY-3002 : Step(154): len = 485483, overlap = 56.8125
PHY-3002 : Step(155): len = 490791, overlap = 56.0938
PHY-3002 : Step(156): len = 493206, overlap = 59.0312
PHY-3002 : Step(157): len = 494393, overlap = 57.6875
PHY-3002 : Step(158): len = 495379, overlap = 52.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000791001
PHY-3002 : Step(159): len = 498571, overlap = 50.0312
PHY-3002 : Step(160): len = 502122, overlap = 48.5625
PHY-3002 : Step(161): len = 507367, overlap = 50.3438
PHY-3002 : Step(162): len = 514650, overlap = 51.2812
PHY-3002 : Step(163): len = 518778, overlap = 48.6875
PHY-3002 : Step(164): len = 519480, overlap = 48.875
PHY-3002 : Step(165): len = 518724, overlap = 50.1562
PHY-3002 : Step(166): len = 517698, overlap = 50.0938
PHY-3002 : Step(167): len = 516577, overlap = 48
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00130506
PHY-3002 : Step(168): len = 517826, overlap = 46.1875
PHY-3002 : Step(169): len = 520467, overlap = 47.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 242/18272.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 595680, over cnt = 2412(6%), over = 12848, worst = 47
PHY-1001 : End global iterations;  1.022790s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (106.9%)

PHY-1001 : Congestion index: top1 = 88.56, top5 = 68.21, top10 = 58.31, top15 = 52.19.
PHY-3001 : End congestion estimation;  1.282810s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (103.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 18270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441217s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.78474e-05
PHY-3002 : Step(170): len = 515293, overlap = 262.531
PHY-3002 : Step(171): len = 514550, overlap = 203.438
PHY-3002 : Step(172): len = 494809, overlap = 182.094
PHY-3002 : Step(173): len = 490331, overlap = 189.25
PHY-3002 : Step(174): len = 480859, overlap = 172.062
PHY-3002 : Step(175): len = 476352, overlap = 171.562
PHY-3002 : Step(176): len = 469750, overlap = 167.594
PHY-3002 : Step(177): len = 464817, overlap = 169.375
PHY-3002 : Step(178): len = 456909, overlap = 178.844
PHY-3002 : Step(179): len = 452615, overlap = 174.719
PHY-3002 : Step(180): len = 450447, overlap = 169.656
PHY-3002 : Step(181): len = 448885, overlap = 166.5
PHY-3002 : Step(182): len = 444637, overlap = 165.938
PHY-3002 : Step(183): len = 443610, overlap = 166.281
PHY-3002 : Step(184): len = 441281, overlap = 168.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115695
PHY-3002 : Step(185): len = 449551, overlap = 142.969
PHY-3002 : Step(186): len = 451287, overlap = 139.156
PHY-3002 : Step(187): len = 456195, overlap = 125.188
PHY-3002 : Step(188): len = 457571, overlap = 122.125
PHY-3002 : Step(189): len = 457807, overlap = 119.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000219657
PHY-3002 : Step(190): len = 462901, overlap = 109.906
PHY-3002 : Step(191): len = 467985, overlap = 104.75
PHY-3002 : Step(192): len = 477078, overlap = 103.031
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 68752, tnet num: 18270, tinst num: 14166, tnode num: 91806, tedge num: 119108.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.160848s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (94.2%)

RUN-1004 : used memory is 545 MB, reserved memory is 525 MB, peak memory is 575 MB
OPT-1001 : Total overflow 474.56 peak overflow 3.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 360/18272.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 562800, over cnt = 2669(7%), over = 10871, worst = 23
PHY-1001 : End global iterations;  1.351868s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 67.84, top5 = 56.26, top10 = 50.28, top15 = 46.13.
PHY-1001 : End incremental global routing;  1.547116s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (103.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 18270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.464429s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (90.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.264940s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (97.3%)

OPT-1001 : Current memory(MB): used = 558, reserve = 539, peak = 575.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14205/18272.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 562800, over cnt = 2669(7%), over = 10871, worst = 23
PHY-1002 : len = 613832, over cnt = 2157(6%), over = 6321, worst = 19
PHY-1002 : len = 665120, over cnt = 801(2%), over = 2135, worst = 19
PHY-1002 : len = 693160, over cnt = 100(0%), over = 171, worst = 7
PHY-1002 : len = 695784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.480601s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (117.1%)

PHY-1001 : Congestion index: top1 = 55.22, top5 = 48.59, top10 = 45.22, top15 = 42.88.
OPT-1001 : End congestion update;  1.698913s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (113.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 18270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372175s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (88.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.071299s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (108.6%)

OPT-1001 : Current memory(MB): used = 564, reserve = 545, peak = 575.
OPT-1001 : End physical optimization;  5.661735s wall, 5.671875s user + 0.031250s system = 5.703125s CPU (100.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4127 LUT to BLE ...
SYN-4008 : Packed 4127 LUT and 2737 SEQ to BLE.
SYN-4003 : Packing 4678 remaining SEQ's ...
SYN-4005 : Packed 1704 SEQ with LUT/SLICE
SYN-4006 : 316 single LUT's are left
SYN-4006 : 2974 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 7101/9887 primitive instances ...
PHY-3001 : End packing;  1.097219s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (85.4%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 6344 instances
RUN-1001 : 3114 mslices, 3114 lslices, 73 pads, 26 brams, 2 dsps
RUN-1001 : There are total 15696 nets
RUN-1001 : 10985 nets have 2 pins
RUN-1001 : 3540 nets have [3 - 5] pins
RUN-1001 : 729 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 6342 instances, 6228 slices, 437 macros(2510 instances: 1631 mslices 879 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 3292 pins
PHY-3001 : Cell area utilization is 69%
PHY-3001 : After packing: Len = 483821, Over = 252.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7471/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 647392, over cnt = 1328(3%), over = 2117, worst = 9
PHY-1002 : len = 651056, over cnt = 962(2%), over = 1341, worst = 7
PHY-1002 : len = 662712, over cnt = 191(0%), over = 251, worst = 4
PHY-1002 : len = 665736, over cnt = 37(0%), over = 42, worst = 4
PHY-1002 : len = 666736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.260627s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (86.8%)

PHY-1001 : Congestion index: top1 = 53.34, top5 = 46.66, top10 = 43.01, top15 = 40.56.
PHY-3001 : End congestion estimation;  1.572795s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (86.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 56450, tnet num: 15694, tinst num: 6342, tnode num: 72314, tedge num: 103604.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.216851s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (98.9%)

RUN-1004 : used memory is 560 MB, reserved memory is 542 MB, peak memory is 575 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.628003s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59622e-05
PHY-3002 : Step(193): len = 463147, overlap = 266
PHY-3002 : Step(194): len = 459819, overlap = 277.5
PHY-3002 : Step(195): len = 450080, overlap = 290.5
PHY-3002 : Step(196): len = 447127, overlap = 293.25
PHY-3002 : Step(197): len = 439178, overlap = 288.5
PHY-3002 : Step(198): len = 432555, overlap = 308
PHY-3002 : Step(199): len = 428914, overlap = 319.5
PHY-3002 : Step(200): len = 426300, overlap = 323.25
PHY-3002 : Step(201): len = 425609, overlap = 325.75
PHY-3002 : Step(202): len = 423722, overlap = 327
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.19243e-05
PHY-3002 : Step(203): len = 429380, overlap = 312.5
PHY-3002 : Step(204): len = 432367, overlap = 308.25
PHY-3002 : Step(205): len = 443318, overlap = 272.75
PHY-3002 : Step(206): len = 442842, overlap = 266.75
PHY-3002 : Step(207): len = 442880, overlap = 266
PHY-3002 : Step(208): len = 442871, overlap = 266
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.38486e-05
PHY-3002 : Step(209): len = 455423, overlap = 248
PHY-3002 : Step(210): len = 459734, overlap = 236.75
PHY-3002 : Step(211): len = 464792, overlap = 219.5
PHY-3002 : Step(212): len = 465823, overlap = 220.5
PHY-3002 : Step(213): len = 470139, overlap = 212.5
PHY-3002 : Step(214): len = 471999, overlap = 211.75
PHY-3002 : Step(215): len = 473491, overlap = 202
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127697
PHY-3002 : Step(216): len = 482123, overlap = 189.75
PHY-3002 : Step(217): len = 484392, overlap = 186.25
PHY-3002 : Step(218): len = 491669, overlap = 180.5
PHY-3002 : Step(219): len = 494636, overlap = 176
PHY-3002 : Step(220): len = 494131, overlap = 170.25
PHY-3002 : Step(221): len = 492826, overlap = 173
PHY-3002 : Step(222): len = 492398, overlap = 175.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000247441
PHY-3002 : Step(223): len = 499967, overlap = 169.25
PHY-3002 : Step(224): len = 504868, overlap = 159.25
PHY-3002 : Step(225): len = 508623, overlap = 155.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.610363s wall, 0.203125s user + 0.328125s system = 0.531250s CPU (33.0%)

PHY-3001 : Trial Legalized: Len = 569042
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 423/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 671040, over cnt = 1974(5%), over = 3444, worst = 8
PHY-1002 : len = 683640, over cnt = 1302(3%), over = 1973, worst = 7
PHY-1002 : len = 700952, over cnt = 428(1%), over = 673, worst = 6
PHY-1002 : len = 707416, over cnt = 128(0%), over = 213, worst = 5
PHY-1002 : len = 710608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.816244s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 47.95, top5 = 43.14, top10 = 40.37, top15 = 38.50.
PHY-3001 : End congestion estimation;  3.068817s wall, 3.187500s user + 0.015625s system = 3.203125s CPU (104.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415683s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (86.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.04059e-05
PHY-3002 : Step(226): len = 527401, overlap = 43.75
PHY-3002 : Step(227): len = 516103, overlap = 82.25
PHY-3002 : Step(228): len = 510026, overlap = 95
PHY-3002 : Step(229): len = 508696, overlap = 100
PHY-3002 : Step(230): len = 507504, overlap = 106.25
PHY-3002 : Step(231): len = 505966, overlap = 112
PHY-3002 : Step(232): len = 505657, overlap = 113
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140812
PHY-3002 : Step(233): len = 510748, overlap = 107.75
PHY-3002 : Step(234): len = 512294, overlap = 107
PHY-3002 : Step(235): len = 515454, overlap = 106
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000281623
PHY-3002 : Step(236): len = 524831, overlap = 101.75
PHY-3002 : Step(237): len = 527945, overlap = 98.25
PHY-3002 : Step(238): len = 527098, overlap = 94.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012367s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.3%)

PHY-3001 : Legalized: Len = 544881, Over = 0
PHY-3001 : Spreading special nets. 111 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.057677s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.3%)

PHY-3001 : 150 instances has been re-located, deltaX = 58, deltaY = 78, maxDist = 3.
PHY-3001 : Final: Len = 547307, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 56450, tnet num: 15694, tinst num: 6343, tnode num: 72314, tedge num: 103604.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.289930s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (96.9%)

RUN-1004 : used memory is 579 MB, reserved memory is 560 MB, peak memory is 582 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4956/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 670112, over cnt = 1784(5%), over = 2743, worst = 8
PHY-1002 : len = 678080, over cnt = 1129(3%), over = 1543, worst = 7
PHY-1002 : len = 690992, over cnt = 397(1%), over = 519, worst = 5
PHY-1002 : len = 698416, over cnt = 28(0%), over = 34, worst = 3
PHY-1002 : len = 698864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.851996s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (85.5%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 43.04, top10 = 40.32, top15 = 38.45.
PHY-1001 : End incremental global routing;  3.103040s wall, 2.625000s user + 0.046875s system = 2.671875s CPU (86.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.517452s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (87.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.904302s wall, 3.328125s user + 0.062500s system = 3.390625s CPU (86.8%)

OPT-1001 : Current memory(MB): used = 579, reserve = 560, peak = 582.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13377/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 698864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101419s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (77.0%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 43.04, top10 = 40.32, top15 = 38.45.
OPT-1001 : End congestion update;  0.366778s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (85.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342466s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.4%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.709477s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (92.5%)

OPT-1001 : Current memory(MB): used = 579, reserve = 560, peak = 582.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.336640s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (92.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13377/15696.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 698864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.111382s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (84.2%)

PHY-1001 : Congestion index: top1 = 48.45, top5 = 43.04, top10 = 40.32, top15 = 38.45.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.379905s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (94.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.190887s wall, 6.390625s user + 0.093750s system = 6.484375s CPU (90.2%)

RUN-1003 : finish command "place" in  37.014454s wall, 32.531250s user + 2.875000s system = 35.406250s CPU (95.7%)

RUN-1004 : used memory is 576 MB, reserved memory is 557 MB, peak memory is 582 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.899738s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (136.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 557 MB, peak memory is 632 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6345 instances
RUN-1001 : 3114 mslices, 3114 lslices, 73 pads, 26 brams, 2 dsps
RUN-1001 : There are total 15696 nets
RUN-1001 : 10985 nets have 2 pins
RUN-1001 : 3540 nets have [3 - 5] pins
RUN-1001 : 729 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 56450, tnet num: 15694, tinst num: 6343, tnode num: 72314, tedge num: 103604.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.310389s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (94.2%)

RUN-1004 : used memory is 563 MB, reserved memory is 546 MB, peak memory is 632 MB
PHY-1001 : 3114 mslices, 3114 lslices, 73 pads, 26 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 646320, over cnt = 1983(5%), over = 3460, worst = 9
PHY-1002 : len = 660624, over cnt = 1226(3%), over = 1859, worst = 9
PHY-1002 : len = 672824, over cnt = 624(1%), over = 916, worst = 9
PHY-1002 : len = 686240, over cnt = 16(0%), over = 29, worst = 4
PHY-1002 : len = 686640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  3.074362s wall, 2.750000s user + 0.015625s system = 2.765625s CPU (90.0%)

PHY-1001 : Congestion index: top1 = 48.19, top5 = 42.55, top10 = 39.71, top15 = 37.85.
PHY-1001 : End global routing;  3.348883s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (90.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 593, reserve = 574, peak = 632.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : Current memory(MB): used = 853, reserve = 838, peak = 853.
PHY-1001 : End build detailed router design. 4.190236s wall, 3.562500s user + 0.046875s system = 3.609375s CPU (86.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 189760, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 7.418658s wall, 6.828125s user + 0.000000s system = 6.828125s CPU (92.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 189776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.433282s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (90.2%)

PHY-1001 : Current memory(MB): used = 887, reserve = 873, peak = 887.
PHY-1001 : End phase 1; 7.860977s wall, 7.265625s user + 0.000000s system = 7.265625s CPU (92.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 1.81688e+06, over cnt = 637(0%), over = 637, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 890, reserve = 875, peak = 890.
PHY-1001 : End initial routed; 29.735634s wall, 33.296875s user + 0.062500s system = 33.359375s CPU (112.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/13607(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.155378s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (95.0%)

PHY-1001 : Current memory(MB): used = 905, reserve = 890, peak = 905.
PHY-1001 : End phase 2; 31.891150s wall, 35.343750s user + 0.062500s system = 35.406250s CPU (111.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.81688e+06, over cnt = 637(0%), over = 637, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.060878s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80514e+06, over cnt = 216(0%), over = 216, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.786198s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80535e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.315485s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (69.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.80567e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.178829s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (87.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.80575e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.146029s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (74.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/13607(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.196221s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (93.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 150 feed throughs used by 127 nets
PHY-1001 : End commit to database; 1.793477s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (82.8%)

PHY-1001 : Current memory(MB): used = 970, reserve = 957, peak = 970.
PHY-1001 : End phase 3; 5.730036s wall, 5.015625s user + 0.046875s system = 5.062500s CPU (88.4%)

PHY-1003 : Routed, final wirelength = 1.80575e+06
PHY-1001 : Current memory(MB): used = 972, reserve = 960, peak = 972.
PHY-1001 : End export database. 0.092657s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.2%)

PHY-1001 : End detail routing;  50.125051s wall, 51.562500s user + 0.171875s system = 51.734375s CPU (103.2%)

RUN-1003 : finish command "route" in  55.421394s wall, 56.375000s user + 0.187500s system = 56.562500s CPU (102.1%)

RUN-1004 : used memory is 968 MB, reserved memory is 956 MB, peak memory is 973 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     9197   out of  19600   46.92%
#reg                     7480   out of  19600   38.16%
#le                     12171
  #lut only              4691   out of  12171   38.54%
  #reg only              2974   out of  12171   24.44%
  #lut&reg               4506   out of  12171   37.02%
#dsp                        2   out of     29    6.90%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      3432
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      174
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      151
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                83
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    60
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                52
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      35
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      22
#9        u_hdmi_top/isp_interconnect/sel5_syn_2      GCLK               mslice             u_hdmi_top/debayer_m/reg3_syn_8999.f0           14
#10       u_hdmi_top/isp_interconnect/sel0_syn_2      GCLK               lslice             u_hdmi_top/isp_interconnect/sel0_syn_16.f1      9
#11       u_hdmi_top/isp_interconnect/sel3_syn_2      GCLK               lslice             u_hdmi_top/debayer_m/reg3_syn_9002.f1           7
#12       u_hdmi_top/isp_interconnect/sel4_syn_2      GCLK               mslice             u_hdmi_top/debayer_m/reg3_syn_8996.f1           7
#13       u_hdmi_top/isp_interconnect/sel2_syn_2      GCLK               mslice             u_hdmi_top/debayer_m/reg3_syn_8999.f1           6
#14       u_hdmi_top/isp_interconnect/sel1_syn_2      GCLK               lslice             u_hdmi_top/debayer_m/reg3_syn_9365.f0           5
#15       u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |12171  |6687    |2510    |7484    |26      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |586    |315     |130     |367     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |185    |110     |46      |90      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |18     |18      |0       |15      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |151    |90      |46      |59      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |2       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |401    |205     |84      |277     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |154    |71      |30      |116     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |19      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |18      |0       |35      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |158    |73      |30      |123     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |0       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |17      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |24      |0       |38      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |10395  |5648    |2065    |6491    |22      |2       |
|    awb                             |ISP_awb_top                                |521    |408     |52      |395     |0       |2       |
|      cal_awb                       |alg_awb                                    |322    |288     |34      |230     |0       |0       |
|        div_bgain                   |shift_div                                  |288    |267     |21      |220     |0       |0       |
|      stat                          |isp_stat_awb                               |172    |93      |18      |138     |0       |0       |
|      wb                            |isp_wb                                     |27     |27      |0       |27      |0       |2       |
|    debayer_h                       |isp_debayer_h                              |3802   |2242    |989     |1916    |6       |0       |
|      linebuffer                    |shift_register                             |65     |41      |19      |26      |6       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[4]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[5]$u_ram       |simple_dp_ram                              |10     |10      |0       |5       |1       |0       |
|    debayer_l                       |isp_debayer_l                              |200    |59      |24      |159     |2       |0       |
|      linebuffer                    |shift_register                             |12     |0       |0       |12      |2       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    debayer_m                       |isp_debayer_m                              |3466   |1495    |488     |2621    |4       |0       |
|      linebuffer                    |shift_register                             |6      |6       |0       |6       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    dpc                             |isp_dpc                                    |1811   |981     |391     |1051    |10      |0       |
|      linebuffer                    |shift_register                             |14     |8       |0       |14      |10      |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |4       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |4       |0       |
|    isp_interconnect                |ISP_interconnect                           |75     |68      |0       |71      |0       |0       |
|    trans                           |bayer_to_rgb888                            |20     |20      |0       |20      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |340    |282     |54      |212     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |340    |282     |54      |212     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |94     |76      |18      |59      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |100    |82      |18      |62      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |105    |87      |18      |50      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |18     |17      |0       |18      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |3      |2       |0       |3       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |12     |10      |0       |12      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |8      |8       |0       |8       |0       |0       |
|    u_video_driver                  |video_driver                               |160    |93      |67      |46      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |320    |217     |52      |231     |0       |0       |
|    u_sd_init                       |sd_init                                    |185    |129     |35      |121     |0       |0       |
|    u_sd_read                       |sd_read                                    |135    |88      |17      |110     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |506    |293     |192     |166     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |362    |212     |71      |224     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |362    |212     |71      |224     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |137    |70      |0       |121     |0       |0       |
|        reg_inst                    |register                                   |134    |67      |0       |118     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |225    |142     |71      |103     |0       |0       |
|        bus_inst                    |bus_top                                    |25     |19      |6       |17      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |10      |6       |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |115    |82      |33      |58      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       10970  
    #2          2       2474   
    #3          3        578   
    #4          4        488   
    #5        5-10       792   
    #6        11-50      334   
    #7       51-100      24    
    #8       101-500      3    
    #9        >500        2    
  Average     2.34             

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  2.193166s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (146.8%)

RUN-1004 : used memory is 968 MB, reserved memory is 956 MB, peak memory is 1024 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 56450, tnet num: 15694, tinst num: 6343, tnode num: 72314, tedge num: 103604.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.265430s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (93.8%)

RUN-1004 : used memory is 970 MB, reserved memory is 957 MB, peak memory is 1024 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 15 (15 unconstrainted).
TMR-5009 WARNING: No clock constraint on 15 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_hdmi_top/isp_interconnect/sel0_syn_12
		u_hdmi_top/isp_interconnect/sel1_syn_11
		u_hdmi_top/isp_interconnect/sel2_syn_11
		u_hdmi_top/isp_interconnect/sel3_syn_12
		u_hdmi_top/isp_interconnect/sel4_syn_12
		u_hdmi_top/isp_interconnect/sel5_syn_10
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: cfc4d040984999c88c8805d97f984c4c217ff8955d53e4e11c1c369664699595 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6343
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 15696, pip num: 126810
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 150
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3193 valid insts, and 380501 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010110101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  9.245483s wall, 49.593750s user + 0.609375s system = 50.203125s CPU (543.0%)

RUN-1004 : used memory is 992 MB, reserved memory is 992 MB, peak memory is 1167 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_204849.log"
RUN-1001 : Backing up run's log file succeed.
