# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:53 on Sep 29,2025
# vcom -reportprogress 300 -2008 -work work ../../src/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# ** Error: (vcom-11) Could not find work.synchronizer_3bit.
# ** Error (suppressible): ../../src/add_sub.vhd(44): (vcom-1195) Cannot find expanded name "work.synchronizer_3bit".
# ** Error: ../../src/add_sub.vhd(44): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.synchronizer_3bit.
# ** Error (suppressible): ../../src/add_sub.vhd(52): (vcom-1195) Cannot find expanded name "work.synchronizer_3bit".
# ** Error: ../../src/add_sub.vhd(52): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.rising_edge_synchronizer.
# ** Error (suppressible): ../../src/add_sub.vhd(61): (vcom-1195) Cannot find expanded name "work.rising_edge_synchronizer".
# ** Error: ../../src/add_sub.vhd(61): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.rising_edge_synchronizer.
# ** Error (suppressible): ../../src/add_sub.vhd(69): (vcom-1195) Cannot find expanded name "work.rising_edge_synchronizer".
# ** Error: ../../src/add_sub.vhd(69): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.generic_add_sub.
# ** Error (suppressible): ../../src/add_sub.vhd(94): (vcom-1195) Cannot find expanded name "work.generic_add_sub".
# ** Error: ../../src/add_sub.vhd(94): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.seven_seg.
# ** Error (suppressible): ../../src/add_sub.vhd(110): (vcom-1195) Cannot find expanded name "work.seven_seg".
# ** Error: ../../src/add_sub.vhd(110): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.seven_seg.
# ** Error (suppressible): ../../src/add_sub.vhd(116): (vcom-1195) Cannot find expanded name "work.seven_seg".
# ** Error: ../../src/add_sub.vhd(116): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.seven_seg.
# ** Error (suppressible): ../../src/add_sub.vhd(122): (vcom-1195) Cannot find expanded name "work.seven_seg".
# ** Error: ../../src/add_sub.vhd(122): Unknown expanded name.
# ** Error: ../../src/add_sub.vhd(128): VHDL Compiler exiting
# End time: 11:39:53 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 2
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work ../../src/add_sub.vhd"
