$date
	Sat Oct 31 15:49:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ROM_tb $end
$var wire 13 ! salida [12:0] $end
$var reg 7 " entrada [6:0] $end
$scope module r1 $end
$var wire 7 # entrada [6:0] $end
$var reg 13 $ salida [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 $
b1111110 #
b1111110 "
b1000000001000 !
$end
#10
b100000001000 !
b100000001000 $
b111 "
b111 #
#20
b1000000001000 !
b1000000001000 $
b1 "
b1 #
#30
b1111 "
b1111 #
#40
b100000001000 !
b100000001000 $
b1011 "
b1011 #
#50
b1001000010 !
b1001000010 $
b10111 "
b10111 #
#60
b1001001100000 !
b1001001100000 $
b11001 "
b11001 #
#70
b11010000010 !
b11010000010 $
b100101 "
b100101 #
#80
b11010000100 !
b11010000100 $
b101111 "
b101111 #
#90
b1011010100000 !
b1011010100000 $
b110001 "
b110001 #
#100
b1000000111000 !
b1000000111000 $
b111111 "
b111111 #
#110
b100000001000 !
b100000001000 $
b1000111 "
b1000111 #
#120
b1000000001000 !
b1000000001000 $
b1000101 "
b1000101 #
#130
b1001011 "
b1001011 #
#140
b100000001000 !
b100000001000 $
b1001101 "
b1001101 #
#150
b11011000010 !
b11011000010 $
b1010101 "
b1010101 #
#160
b1011011100000 !
b1011011100000 $
b1011111 "
b1011111 #
#170
b100000001000 !
b100000001000 $
b1100011 "
b1100011 #
#180
b1001 !
b1001 $
b1101001 "
b1101001 #
#190
b11100000010 !
b11100000010 $
b1110111 "
b1110111 #
#200
b1011100100000 !
b1011100100000 $
b1111111 "
b1111111 #
#210
b1000000001000 !
b1000000001000 $
b101010 "
b101010 #
#220
b100000001000 !
b100000001000 $
b1000011 "
b1000011 #
#230
b1001 !
b1001 $
b1101111 "
b1101111 #
#240
b1000000001000 !
b1000000001000 $
b1111 "
b1111 #
#250
b11100000010 !
b11100000010 $
b1110111 "
b1110111 #
#260
b100000001000 !
b100000001000 $
b1100111 "
b1100111 #
#270
b1000000001000 !
b1000000001000 $
b1000000 "
b1000000 #
#280
b1001111 "
b1001111 #
#290
b101110 "
b101110 #
#300
b1 "
b1 #
#310
b10000 "
b10000 #
#320
