---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 1851
      num_constraints: 2308
      at: 6a5f8a1c8d41b7e759d1259a686595b6397c4a4b5a8e655f62e637db21ca7909
      bt: 9a02f9052eb091bfced9221fda8900f1a0d1249b30bcc4b9e841d2defc978bc3
      ct: 3300eecdc155247c334e5290e13cf9906b58cbc1c2984cd7d623372f1fbe4e50
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, [1, 2, 3]"
      - "  sub &v4, v2, 1"
      - "  aget &v5, v3, v4"
      - "  aget &v6, v3, v2"
      - "  add &v7, v5, v6"
      - "  sub &v8, v2, 1"
      - "  aget &v9, v3, v8"
      - "  aset &v3, v8, v7"
      - "  store &v3, v3"
      - "  aget &v10, v3, v2"
      - "  aset &v3, v2, 0"
      - "  store &v3, v3"
      - "  retn v3"
      - ""
    output:
      - input_file: input/index1.in
        output:
          registers:
            r0:
              type: "[u32; 3]"
              value: "[3, 0, 3]"
      - input_file: input/index2.in
        output:
          registers:
            r0:
              type: "[u32; 3]"
              value: "[1, 5, 0]"
    initial_ast: 125a370934d617c49dca61734825386924d07bd46c10bcc3dfe487d2d3d240b5
    imports_resolved_ast: 1b31ccdee4dc44b609e801d7b4913340fda0c899e313c84fe68d9fc90be1bc6a
    canonicalized_ast: a2aa8d1d3faaefef298e002caf66d12d252eef2cedc3afe7bc78c4e2ad5ba408
    type_inferenced_ast: 9f84d512e996f6cc71c9cbfe1e3723d0408cef3970f2951679f2d505f8f90918
