Classic Timing Analyzer report for course-project
Fri Apr 28 16:35:20 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLC'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                     ; To                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 16.089 ns                        ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; DBUS[8]                                                                                         ; CLC        ; --       ; 0            ;
; Clock Setup: 'CLC'           ; N/A   ; None          ; 76.43 MHz ( period = 13.084 ns ) ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0] ; CLC        ; CLC      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                          ;                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLC             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLC'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                     ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[6]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[5]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[4]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[3]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.308 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                          ;                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                     ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 16.089 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.961 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.904 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.858 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg0  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg1  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg2  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg3  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg4  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg5  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg6  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg7  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg8  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg9  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg10 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.846 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg11 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg0  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg1  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg2  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg3  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg4  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg5  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg6  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg7  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg8  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg9  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg10 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.789 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg11 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg0   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg1   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg2   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg3   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg4   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg5   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg6   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg7   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg8   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg9   ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg10  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.782 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a6~porta_address_reg11  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg0  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg1  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg2  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg3  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg4  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg5  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg6  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg7  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg8  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg9  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg10 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.776 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a15~porta_address_reg11 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg0  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg1  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg2  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg3  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg4  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg5  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg6  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg7  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg8  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg9  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg10 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.756 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg11 ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg1  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg2  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg3  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg4  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg5  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg6  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg7  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg8  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg9  ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg10 ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.748 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg11 ; DBUS[2] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg0  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg1  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg2  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg3  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg4  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg5  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg6  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg7  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg8  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg9  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg10 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.718 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a17~porta_address_reg11 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg0   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg1   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg2   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg3   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg4   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg5   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg6   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg7   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg8   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg9   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg10  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.708 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a7~porta_address_reg11  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg0   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg1   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg2   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg3   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg4   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg5   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg6   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg7   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg8   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg9   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg10  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.688 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a8~porta_address_reg11  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg0  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg1  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg2  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg3  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg4  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg5  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg6  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg7  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg8  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg9  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg10 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a13~porta_address_reg11 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg0  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg1  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg2  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg3  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg4  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg5  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg6  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg7  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg8  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg9  ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg10 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.680 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a10~porta_address_reg11 ; DBUS[3] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg0   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg1   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg2   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg3   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg4   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg5   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg6   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg7   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg8   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg9   ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg10  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.675 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a9~porta_address_reg11  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg1  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg2  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg3  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg4  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg5  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg6  ; DBUS[8] ; CLC        ;
; N/A                                     ; None                                                ; 15.667 ns  ; CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg7  ; DBUS[8] ; CLC        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                          ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Apr 28 16:35:19 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[0]~15"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[0]~145"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[1]~14"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]~138"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[2]~13"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[2]~131"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[3]~12"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[3]~124"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[4]~11"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[4]~117"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[5]~10"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[5]~110"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[6]~9"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[6]~103"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[7]~8"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[7]~96"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[8]~7"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[9]~6"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[9]~82"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[10]~5"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[10]~75"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[11]~4"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[11]~68"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[12]~3"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[12]~61"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[13]~2"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[13]~54"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[14]~1"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[14]~47"
Warning: Found combinational loop of 2 nodes
    Warning: Node "MEM:inst4|lpm_ram_io:inst3|datatri[15]~0"
    Warning: Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[15]~40"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLC" is an undefined clock
Info: Clock "CLC" has Internal fmax of 76.43 MHz between source memory "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0" and destination register "MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11]" (period= 13.084 ns)
    Info: + Longest memory to register delay is 6.446 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y20; Fanout = 2; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16]'
        Info: 3: + IC(1.270 ns) + CELL(0.366 ns) = 3.486 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 3; COMB Node = 'CU:inst2|inst28~1'
        Info: 4: + IC(0.226 ns) + CELL(0.154 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 22; COMB Node = 'CASH:inst|inst7'
        Info: 5: + IC(0.803 ns) + CELL(0.225 ns) = 4.894 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 85; COMB Node = 'CASH:inst|TAG_MEM:inst|inst43~1'
        Info: 6: + IC(0.581 ns) + CELL(0.154 ns) = 5.629 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 12; COMB Node = 'MEM:inst4|inst11'
        Info: 7: + IC(0.314 ns) + CELL(0.503 ns) = 6.446 ns; Loc. = LCFF_X22_Y17_N23; Fanout = 18; REG Node = 'MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11]'
        Info: Total cell delay = 3.252 ns ( 50.45 % )
        Info: Total interconnect delay = 3.194 ns ( 49.55 % )
    Info: - Smallest clock skew is 0.130 ns
        Info: + Shortest clock path from clock "CLC" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 840; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N23; Fanout = 18; REG Node = 'MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: - Longest clock path from clock "CLC" to source memory is 2.341 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 840; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 57.03 % )
            Info: Total interconnect delay = 1.006 ns ( 42.97 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "CLC" to destination pin "DBUS[8]" through memory "CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0" is 16.089 ns
    Info: + Longest clock path from clock "CLC" to source memory is 2.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 840; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 57.03 % )
        Info: Total interconnect delay = 1.006 ns ( 42.97 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 13.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y20; Fanout = 2; MEM Node = 'CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16]'
        Info: 3: + IC(1.270 ns) + CELL(0.366 ns) = 3.486 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 3; COMB Node = 'CU:inst2|inst28~1'
        Info: 4: + IC(0.226 ns) + CELL(0.154 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 22; COMB Node = 'CASH:inst|inst7'
        Info: 5: + IC(0.815 ns) + CELL(0.228 ns) = 4.909 ns; Loc. = LCCOMB_X22_Y17_N30; Fanout = 64; COMB Node = 'CASH:inst|TAG_MEM:inst|inst44~1'
        Info: 6: + IC(0.724 ns) + CELL(0.228 ns) = 5.861 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 6; COMB Node = 'CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0'
        Info: 7: + IC(0.256 ns) + CELL(0.228 ns) = 6.345 ns; Loc. = LCCOMB_X22_Y16_N22; Fanout = 16; COMB Node = 'CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1'
        Info: 8: + IC(0.379 ns) + CELL(0.346 ns) = 7.070 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 1; COMB Node = 'CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7'
        Info: 9: + IC(0.860 ns) + CELL(0.228 ns) = 8.158 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 3; COMB Node = 'MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88'
        Info: 10: + IC(0.000 ns) + CELL(1.161 ns) = 9.319 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 3; COMB LOOP Node = 'MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89'
            Info: Loc. = LCCOMB_X23_Y14_N8; Node "MEM:inst4|lpm_ram_io:inst3|datatri[8]~7"
            Info: Loc. = LCCOMB_X23_Y14_N14; Node "MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89"
        Info: 11: + IC(2.139 ns) + CELL(2.154 ns) = 13.612 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'DBUS[8]'
        Info: Total cell delay = 6.943 ns ( 51.01 % )
        Info: Total interconnect delay = 6.669 ns ( 48.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Fri Apr 28 16:35:20 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


