<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  <meta name="google-site-verification" content="x769ihcPpzMLLAP03TIykIjylrYsAghgJfwpvP8LZ14" />
  <meta name="msvalidate.01" content="ECCB0341CC24C59E0D3F85526AB31105" />
  <meta name="viewport" content="target-densitydpi=device-dpi, width=device-width, initial-scale=1.0, minimum-scale=1.0, maximum-scale=1.5, user-scalable=yes">
  <!-- 
  <title>Design of &#34;Lenet&#34; on ZCU102 (1) —  HLS Implementation | Weiwen Jiang | Home Page</title>
 -->
  <title>Weiwen Jiang | Home Page</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <!--<link rel="stylesheet" href="./css/application.css">-->
  <link rel="stylesheet" href="/css/style.css">
  <link rel="stylesheet" href="/css/application.css">
  

  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">

  <script type="text/x-mathjax-config">
	  MathJax.Hub.Config({
		tex2jax: {
		  inlineMath: [ ['$','$'], ["\\(","\\)"] ],
		  processEscapes: true
		}
	  });
  </script>  
  <script type="text/javascript" async
  src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML"></script>
  <script src="/js/application.js"></script>
  <!--<script src="./js/application.js"></script>-->
</head>

<body style="background: url(/css/images/bg.png) 0 0 repeat; ">
  <header id="header" role="banner" class="site-header" style="height:138px">
      <nav class="brandbar theme-bb-blue container-fluid">
        <ul class="row">
          <li class="dept-nd col-lg-6"><a href="https://www.nd.edu/">University of Notre Dame</a></li>
          <li class="dept dept-current col-lg-6">
          <a href="http://engineering.nd.edu/" title="College of Engineering" target="_blank">COLLEGE of ENGINEERING</a>
          </li>
        </ul>
      </nav>
      <div class="titlebar theme-tb-gold container-fluid">
        <div class="row">
          <div class="col">
            <h1 class="site-title"><a href="/" accesskey="H">Weiwen Jiang's Personal Website</a></h1>
          </div>
          <div style="float:right; margin-top:30px; margin-right:70px;">
            <form method="get" action="https://google.com/search" role="search">
              <input type="search" name="q" placeholder="Search">
              <button type="submit" style="float:right;"><i class="fa fa-search"></i></button>
            </form>
          </div>
        </div>
      </div>
  </header>
    
  <div id="container" style="background: url(/css/images/bg.png) 0 0 repeat; ">
    <div id="wrap" style="background: url(/css/images/bg.png) 0 0 repeat; ">
      <div style="height: 60px; min-width: 1200px;" >
<div  id="hearder" style=" border-bottom: 2px solid #dcb439;  ">
  


  <div id="header-outer" class="outer" style=" width:1000px; ">
    <div id="header-inner" class="inner" style="margin-top: 0px;">
      <nav id="main-nav" >
        <a id="main-nav-toggle" class="nav-icon"></a>
        
            <a class="main-nav-link" href="/" style="color: #000;">Home</a>
        
            <a class="main-nav-link" href="/categories/paper" style="color: #000;">Publication</a>
        
            <a class="main-nav-link" href="/categories/research" style="color: #000;">Research</a>
        
            <a class="main-nav-link" href="/categories/blog" style="color: #000;">Blog</a>
        
            <a class="main-nav-link" href="/categories/bio" style="color: #000;">Bio</a>
        
      </nav>                  
	  <!--<div style="float:right">
        <img src="/css/images/pitt_logo2.png" alt="pitt_log" height="48px" style="margin-top: 5px;">
	  </div>-->
    </div>
  </div>     
</div>
</div>









      <div class="outer" style="clear:both; width:1000px; min-height: 500px; margin-top:10px; padding-top:20px; padding-left:0px; padding-right:0px; padding-bottom: 30px; background: url(/css/images/bg.png) 0 0 repeat; ">
        <div>
    <article id="post-blog_18-07-13" class="article article-type-post" itemscope itemprop="blogPost">      
      <div class="article-inner" style="margin-top: -10px">
        
        
          <b><header class="article-header" style="font-size:24pt;">
            
      
      Design of &#34;Lenet&#34; on ZCU102 (1) —  HLS Implementation    
  

          </header></b>
        
        <div class="article-entry" itemprop="articleBody">
          
            <p>In this blog, I’ll outline the main operations implemented in HLS to generate the IP core for the lenet. Since the resource of ZCU102 is enough to store all weights and inputs in on-chip memory, we will allocate the buffer large enough for storing all paramenters. Therefore, PS only needs to send input feature map to IP core. And there is no extra data transmission between PS and PL except the intermidate data.</p>
<h3 id="The-design-of-programmable-logic-PL-part-using-Vivado-HLS"><a href="#The-design-of-programmable-logic-PL-part-using-Vivado-HLS" class="headerlink" title="The design of programmable logic (PL) part, using Vivado HLS"></a>The design of programmable logic (PL) part, using Vivado HLS</h3><p>In order to clearly show the process of Lenet on one FPGA, we will design an IP core for each layer. For each IP core, it contains two channels (in_stream and out_stream) and an integer. The weights and input feature map (IFM) will send to PL part through the in_stream, and output feature map (OFM) will be transmitted to PS part through the out_stream. The integer is an operation code, indicating what operation will be performed.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div></pre></td><td class="code"><pre><div class="line">void conv1(hls::stream&lt;DMA_DATA&gt; &amp;in_stream, hls::stream&lt;DMA_DATA&gt; &amp;out_stream, int op)</div></pre></td></tr></table></figure>
<h4 id="Definition-of-variables"><a href="#Definition-of-variables" class="headerlink" title="Definition of variables"></a>Definition of variables</h4><p>We define three sets of variables related to IFM, OFM, and kernel, respectively.</p>
<p>First, let’s see the variables related to IFM.</p>
<table>
<thead>
<tr>
<th>IFM Notations</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ifm_ch_mem</td>
<td>The number of channels that the on-chip buffers can stored</td>
</tr>
<tr>
<td>ifm_ch_proc</td>
<td>The number of channels that will be processed in each iteration</td>
</tr>
<tr>
<td>ifm_len</td>
<td>The number of pixels in each channel of IFM</td>
</tr>
<tr>
<td>ifm_row,ifm_col</td>
<td>ifm_len=ifm_row*ifm_col</td>
</tr>
</tbody>
</table>
<p>Then, let’s see the variables related to OFM. They are similar with that of IFM.</p>
<table>
<thead>
<tr>
<th>OFM Notations</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ofm_ch_mem</td>
<td>The number of channels that the on-chip buffers can stored</td>
</tr>
<tr>
<td>ofm_ch_proc</td>
<td>The number of channels that will be processed in each iteration</td>
</tr>
<tr>
<td>ofm_len</td>
<td>The number of pixels in each channel of IFM</td>
</tr>
<tr>
<td>ofm_row,ifm_col</td>
<td>ofm_len=ofm_row*ofm_col</td>
</tr>
</tbody>
</table>
<p>Note that ifm_len and ofm_len are related, which is determined by the kernel size, stride, etc.</p>
<p>Finally, let’s see the variables related to kernel/weights.</p>
<table>
<thead>
<tr>
<th>Kernel Notations</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>kernel_size</td>
<td>The size of a kernel, e.g., for 5*5 kernel, kernel_size=25</td>
</tr>
<tr>
<td>kernel_row</td>
<td>The number of rows in one kernel</td>
</tr>
</tbody>
</table>
<h4 id="The-design-of-conv1-IP-Core"><a href="#The-design-of-conv1-IP-Core" class="headerlink" title="The design of conv1 IP Core"></a>The design of conv1 IP Core</h4><p>We define the operation code as follows, i.e., when the IP core will perform the following operations when op=x.</p>
<ul>
<li>x=1: The IP core receives weights and bias from PS part.</li>
<li>x=2: The IP core will perform four operations sequentially.<ol>
<li>It receives IFM from PS. </li>
<li>It obtains the processing window. </li>
<li>It performs convolution operation.</li>
<li>It performs pool operation.</li>
<li>It send out the intermidate results to PS.</li>
</ol>
</li>
</ul>
<p>The most important operations that affect the overall performance are the “window generation”, “convolution”, “pooling” operations. We will introduce these two operations one by one.</p>
<h5 id="Window-Generation"><a href="#Window-Generation" class="headerlink" title="Window Generation"></a>Window Generation</h5><p>First, let’s talk about the window generation. The code is attached as follows.<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div></pre></td><td class="code"><pre><div class="line">// We have kernel_size=25, kernel_row=5</div><div class="line">void window_generator_5_5(FPGA_DATA d_in,FPGA_DATA win_out[kernel_size],int column,</div><div class="line">	FPGA_DATA linebuf1[ifm_col],FPGA_DATA linebuf2[ifm_col],FPGA_DATA linebuf3[ifm_col],</div><div class="line">    FPGA_DATA linebuf4[ifm_col],FPGA_DATA temp[kernel_row])&#123;</div><div class="line"></div><div class="line">	temp[0] = d_in;</div><div class="line">	temp[1] = linebuf1[column];</div><div class="line">	temp[2] = linebuf2[column];</div><div class="line">	temp[3] = linebuf3[column];</div><div class="line">	temp[4] = linebuf4[column];	</div><div class="line"></div><div class="line">	for(int i=0;i&lt;kernel_row-1;i++)&#123;</div><div class="line">		for(int j=i;j&lt;kernel_size;j+=kernel_row)&#123;</div><div class="line">			win_out[j] = win_out[j+1];</div><div class="line">		&#125;</div><div class="line">	&#125;</div><div class="line"></div><div class="line">	int i=0;</div><div class="line">	for(int j=kernel_row;j&lt;kernel_size;j+=kernel_row)&#123;</div><div class="line">		win_out[j] = temp[kernel_row-i];</div><div class="line">		i++;</div><div class="line">	&#125;</div><div class="line"></div><div class="line">	linebuf1[column] = temp[0];</div><div class="line">	linebuf2[column] = temp[1];</div><div class="line">	linebuf3[column] = temp[2];</div><div class="line">	linebuf4[column] = temp[3];	</div><div class="line">&#125;</div></pre></td></tr></table></figure></p>
<p>The idea is that we use two line buffers to keep the processed data. Each time, we receive a new data from a column (c), it will be placed at the right-bottom of the window (win_out). The each column in the window will move left for 1 step. And data in the line buffer at column (c) will be the last column in the window. Finally, we will update the line buffers by moving the data in the column (c) of linebuf_x to linebuf_x+1. You can refer to the video <a href="https://www.youtube.com/watch?v=38lj0VQci7E" target="_blank" rel="external">VIVADO HLS 2D Convolution on hardware</a> for more details.</p>
<h5 id="Convolution"><a href="#Convolution" class="headerlink" title="Convolution"></a>Convolution</h5><p>Now, let’s talk about the convolution operation. For each time, we’d like to perform ofm_ch_proc*ifm_ch_proc*kernel_size multiplications simultaneously. [Details can be found in our CASES 18 paper, titled “<strong>Heterogeneous FPGA-based Cost-Optimal Design for Timing-Constrained CNNs</strong>“]. Then, we will use adder tree to sum the results up.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div></pre></td><td class="code"><pre><div class="line">	FPGA_DATA MUL_RES[KERNEL_SIZE];</div><div class="line">	for(int k=0;k&lt;OFM_CHANNEL;k++)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">		for(int i = 0; i &lt; IFM_CHANNEL; i++)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">			for(int i=0;i&lt;KERNEL_SIZE;i++)&#123;</div><div class="line">#pragma HLS UNROLL            </div><div class="line">            	MUL_RES[i] = data[i]*kernel[i];</div><div class="line">            &#125;</div><div class="line">        &#125;</div><div class="line">    &#125;		</div><div class="line">    return ADDER_TREE_25(MUL_RES);</div></pre></td></tr></table></figure>
<p>In the final step, we invoke ADDER_TREE_25 to sum up the results obtained from the multiplications.<br>For the ease of implementation, in the adder tree, we regard the number of inputs as 2^5=32&gt;25.<br>The detailed codes are given as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div></pre></td><td class="code"><pre><div class="line">FPGA_DATA ADDER_TREE_121(FPGA_DATA data[25])&#123;</div><div class="line">#pragma HLS INLINE</div><div class="line">#pragma HLS PIPELINE</div><div class="line">	FPGA_DATA sum6[16];</div><div class="line">#pragma HLS ARRAY_PARTITION variable=sum6 complete dim=1</div><div class="line">	FPGA_DATA sum5[8];</div><div class="line">#pragma HLS ARRAY_PARTITION variable=sum5 complete dim=1</div><div class="line">	FPGA_DATA sum4[4];</div><div class="line">#pragma HLS ARRAY_PARTITION variable=sum4 complete dim=1</div><div class="line">	FPGA_DATA sum3[2];</div><div class="line">#pragma HLS ARRAY_PARTITION variable=sum3 complete dim=1</div><div class="line">	FPGA_DATA sum2;</div><div class="line">	for(int i=0; i&lt;12; i++)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">		sum6[i] = data[2*i] + data[2*i+1];</div><div class="line">	&#125;</div><div class="line">	for(int i=0; i&lt;8; i++)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">		sum5[i] = sum6[2*i] + sum6[2*i+1];</div><div class="line">	&#125;</div><div class="line">	for(int i=0; i&lt;4; i++)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">		sum4[i] = sum5[2*i] + sum5[2*i+1];</div><div class="line">	&#125;</div><div class="line">	for(int i=0; i&lt;2; i++)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">		sum3[i] = sum4[2*i] + sum4[2*i+1];</div><div class="line">	&#125;</div><div class="line">	sum2 = sum3[0]+sum3[1];</div><div class="line">	return sum2+data[24];</div><div class="line">&#125;</div></pre></td></tr></table></figure>
<h5 id="Pooling"><a href="#Pooling" class="headerlink" title="Pooling"></a>Pooling</h5><p>The pooling operation in Lenet is max pooling, and the window size is 2 by 2. For the implementation of pooling operation in HLS, we just need to traverse the OFM, and select the maximum value in each window to be the corresponding results in the OFM_POOL matrix.<br>The code is listed as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div></pre></td><td class="code"><pre><div class="line">FPGA_DATA max_pool_2_2(FPGA_DATA A,FPGA_DATA B,FPGA_DATA C, FPGA_DATA D)&#123;</div><div class="line">	FPGA_DATA tmp1,tmp2;</div><div class="line">	tmp1 = A&gt;B?A:B;</div><div class="line">	tmp2 = C&gt;D?C:D;</div><div class="line">	return tmp1&gt;tmp2?tmp1:tmp2;</div><div class="line">&#125;</div><div class="line"></div><div class="line">POOL_1:for(int i=0;i&lt;OFM_CHANNEL;i++)&#123;</div><div class="line">			int pool_add=0;</div><div class="line">			POOL_2:for(int j=0;j&lt;OFM_HEIGHT;j+=2)&#123;</div><div class="line">#pragma HLS PIPELINE II=1</div><div class="line">				POOL_3:for(int k=0;k&lt;OFM_WIDTH;k+=2)&#123;</div><div class="line">#pragma HLS UNROLL</div><div class="line">					OFM_POOL[i][pool_add]=max_pool_2_2(OFM[i][j*OFM_WIDTH+k],</div><div class="line">							OFM[i][j*OFM_WIDTH+k+1],OFM[i][(j+1)*OFM_WIDTH+k],</div><div class="line">							OFM[i][(j+1)*OFM_WIDTH+k+1]);</div><div class="line">					pool_add++;</div><div class="line">				&#125;</div><div class="line">			&#125;</div><div class="line">		&#125;</div></pre></td></tr></table></figure>
<p><br></p>
<p><div align="right"><br>July 13, 2018<br><b>Weiwen Jiang</b><br><a href="mailto:jiang.wwen@pitt.edu" target="_blank" rel="external">jiang.wwen@pitt.edu</a><br>At UPITT<br></div><br><br></p>

          
        </div>
        <footer class="article-footer">
          <a data-url="http://www.pitt.edu/2018/07/13/blog_18-07-13/" data-id="cjrkqdl1l00409surv1ofs6zb" class="article-share-link">Share</a>
          
          
        </footer>
      </div>
      <!-- 
        
<nav id="article-nav">
  
    <a href="/2018/07/14/blog_18-07-14-Window/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Nieuwer</strong>
      <div class="article-nav-title">
        
          Design NN on ZCU102 (2) — Slide Window in HLS
        
      </div>
    </a>
  
  
    <a href="/2018/07/13/blog_18-07-13-HelloWorld/" id="article-nav-older" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Ouder</strong>
      <div class="article-nav-title">Hello World! Welcome to my Blog.</div>
    </a>
  
</nav>

       -->
    </article>

           



</div>        
      
      <div>

        <div>
        <br /><a href='https://clustrmaps.com/site/1a9dt'  title='Visit tracker'><img src='//clustrmaps.com/map_v2.png?cl=a1b7dd&w=200&t=tt&d=y7uhNSQnn7BwOiSgdjrJlsl50phjgSmRvL7A-puzXmA&co=f1f1f1&ct=a1b7dd' style="margin-top:20px;" /></a><br /></div>
      </div>

      </div> 

      <!--<footer id="footer" style="background: #A9A9A9; color: black; min-width:1200px;">
  
  <div class="outer" style="color:#000">
    <div id="footer-info" class="inner">	  	  	  
	  <div style="float:left">
	  Total pageviews: <a href="http://www.amazingcounters.com"><img border="0" src="http://cc.amazingcounters.com/counter.php?i=3223307&c=9670234" alt="AmazingCounters.com"></a><br />
      Last modified: Feb. 2019. <br />
      &copy; 2019 Weiwen Jiang<br>	  
	  </div>
	  <div style="float:right"><a href="https://clustrmaps.com/site/1a9dt" title="Visit tracker"><img src="//clustrmaps.com/map_v2.png?cl=a1b7dd&w=a&t=tt&d=y7uhNSQnn7BwOiSgdjrJlsl50phjgSmRvL7A-puzXmA&co=f1f1f1&ct=a1b7dd" /></a><br /></div>
    </div>	
  </div>
</footer>-->


  


<div class="wrapper container-fluid" style="clear:both">
      <div class="row">
      <footer id="footer" class="site-footer col-12" role="contentinfo" style="margin-bottom: 2em; padding-left: 2em; padding-right: 2em; padding-bottom: 2em;">
          <div class="footer-inner">
            <div class="vcard">
              <p class="copyright fn org">
                <a href="https://www.nd.edu/copyright/">Copyright</a> &copy; 2019
                <a href="https://www.nd.edu/" class="org">University of Notre Dame</a>
              </p>
              <p class="contact-info url adr">
                <a href="/" class="site-link url fn">Weiwen Jiang's Personal Website</a>
                <span class="address"><span class="street-address">254 Fitzpatrick Hall of Engineering</span>, <span class="locality">Notre Dame</span>, <span class="region" title="Indiana">IN</span> <span class="postal-code">46556</span></span>
                <span class="tel phone"><span class="type">Phone</span> 412-427-0695</span>
                <span class="email"><a href="mailto:email@nd.edu">wjiang2@nd.edu</a></span>
              </p>
              <a href="https://www.nd.edu/" class="ndmark"><img src="https://static.nd.edu/images/marks/blue/ndmark300.png" alt="University of Notre Dame"></a>
            </div>
          </div>
        </footer>
      </div>
    </div>



    </div> 
    <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link" style="color:white">Home</a>
  
    <a href="/categories/paper" class="mobile-nav-link" style="color:white">Publication</a>
  
    <a href="/categories/research" class="mobile-nav-link" style="color:white">Research</a>
  
    <a href="/categories/blog" class="mobile-nav-link" style="color:white">Blog</a>
  
    <a href="/categories/bio" class="mobile-nav-link" style="color:white">Bio</a>
  
</nav>
    

<script src="//ajax.googleapis.com/ajax/libs/jquery/2.0.3/jquery.min.js"></script>


  <link rel="stylesheet" href="/fancybox/jquery.fancybox.css">
  <script src="/fancybox/jquery.fancybox.pack.js"></script>


<script src="/js/script.js"></script>


    
   

  </div>  

  
</body>
</html>