# 0 "arch/arm64/boot/dts/freescale/imx8qm-apalis-ixora-v1.1.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8qm-apalis-ixora-v1.1.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8qm-apalis.dtsi" 1





# 1 "arch/arm64/boot/dts/freescale/imx8qm-apalis-v1.1.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8qm-apalis-v1.1.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/imx/rsrc.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8qm.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &lpuart0;
  serial1 = &lpuart1;
  serial2 = &lpuart2;
  serial3 = &lpuart3;
  vpu_core0 = &vpu_core0;
  vpu_core1 = &vpu_core1;
  vpu_core2 = &vpu_core2;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&A53_0>;
    };
    core1 {
     cpu = <&A53_1>;
    };
    core2 {
     cpu = <&A53_2>;
    };
    core3 {
     cpu = <&A53_3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&A72_0>;
    };
    core1 {
     cpu = <&A72_1>;
    };
   };
  };

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
  };

  A72_0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x100>;
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&A72_L2>;
  };

  A72_1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x101>;
   enable-method = "psci";
   next-level-cache = <&A72_L2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
  };

  A72_L2: l2-cache1 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
  };
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xC0000>,
        <0x0 0x52000000 0 0x2000>,
        <0x0 0x52010000 0 0x1000>,
        <0x0 0x52020000 0 0x20000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
  interrupt-parent = <&gic>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 system-controller {
  compatible = "fsl,imx-scu";
  mbox-names = "tx0",
        "rx0",
        "gip3";
  mboxes = <&lsio_mu1 0 0
     &lsio_mu1 1 0
     &lsio_mu1 3 3>;

  pd: power-controller {
   compatible = "fsl,imx8qm-scu-pd", "fsl,scu-pd";
   #power-domain-cells = <1>;
  };

  clk: clock-controller {
   compatible = "fsl,imx8qm-clk", "fsl,scu-clk";
   #clock-cells = <2>;
  };

  iomuxc: pinctrl {
   compatible = "fsl,imx8qm-iomuxc";
  };

  rtc: rtc {
   compatible = "fsl,imx8qxp-sc-rtc";
  };
 };


# 1 "arch/arm64/boot/dts/freescale/imx8-ss-vpu.dtsi" 1






vpu: vpu@2c000000 {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x2c000000 0x0 0x2c000000 0x2000000>;
 reg = <0 0x2c000000 0 0x1000000>;
 power-domains = <&pd 540>;
 status = "disabled";

 mu_m0: mailbox@2d000000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x2d000000 0x20000>;
  interrupts = <0 469 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 535>;
  status = "disabled";
 };

 mu1_m0: mailbox@2d020000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x2d020000 0x20000>;
  interrupts = <0 470 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 536>;
  status = "disabled";
 };

 mu2_m0: mailbox@2d040000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x2d040000 0x20000>;
  interrupts = <0 474 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 537>;
  status = "disabled";
 };

 vpu_core0: vpu-core@2d080000 {
  reg = <0x2d080000 0x10000>;
  compatible = "nxp,imx8q-vpu-decoder";
  power-domains = <&pd 517>;
  mbox-names = "tx0", "tx1", "rx";
  mboxes = <&mu_m0 0 0>,
   <&mu_m0 0 1>,
   <&mu_m0 1 0>;
  status = "disabled";
 };

 vpu_core1: vpu-core@2d090000 {
  reg = <0x2d090000 0x10000>;
  compatible = "nxp,imx8q-vpu-encoder";
  power-domains = <&pd 518>;
  mbox-names = "tx0", "tx1", "rx";
  mboxes = <&mu1_m0 0 0>,
   <&mu1_m0 0 1>,
   <&mu1_m0 1 0>;
  status = "disabled";
 };

 vpu_core2: vpu-core@2d0a0000 {
  reg = <0x2d0a0000 0x10000>;
  compatible = "nxp,imx8q-vpu-encoder";
  power-domains = <&pd 539>;
  mbox-names = "tx0", "tx1", "rx";
  mboxes = <&mu2_m0 0 0>,
   <&mu2_m0 0 1>,
   <&mu2_m0 1 0>;
  status = "disabled";
 };
};
# 219 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi" 1





img_subsys: bus@58000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x58000000 0x0 0x58000000 0x1000000>;

 img_ipg_clk: clock-img-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  clock-output-names = "img_ipg_clk";
 };

 jpegdec: jpegdec@58400000 {
  reg = <0x58400000 0x00050000>;
  interrupts = <0 309 4>,
        <0 310 4>,
        <0 311 4>,
        <0 312 4>;
  clocks = <&img_jpeg_dec_lpcg 0>,
    <&img_jpeg_dec_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&img_jpeg_dec_lpcg 0>,
      <&img_jpeg_dec_lpcg 16>;
  assigned-clock-rates = <200000000>, <200000000>;
  power-domains = <&pd 532>,
    <&pd 385>,
    <&pd 386>,
    <&pd 387>,
    <&pd 388>;
 };

 jpegenc: jpegenc@58450000 {
  reg = <0x58450000 0x00050000>;
  interrupts = <0 305 4>,
        <0 306 4>,
        <0 307 4>,
        <0 308 4>;
  clocks = <&img_jpeg_enc_lpcg 0>,
    <&img_jpeg_enc_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&img_jpeg_enc_lpcg 0>,
      <&img_jpeg_enc_lpcg 16>;
  assigned-clock-rates = <200000000>, <200000000>;
  power-domains = <&pd 533>,
    <&pd 389>,
    <&pd 390>,
    <&pd 391>,
    <&pd 392>;
 };

 img_jpeg_dec_lpcg: clock-controller@585d0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x585d0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&img_ipg_clk>, <&img_ipg_clk>;
  clock-indices = <0>,
    <16>;
  clock-output-names = "img_jpeg_dec_lpcg_clk",
         "img_jpeg_dec_lpcg_ipg_clk";
  power-domains = <&pd 532>;
 };

 img_jpeg_enc_lpcg: clock-controller@585f0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x585f0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&img_ipg_clk>, <&img_ipg_clk>;
  clock-indices = <0>,
    <16>;
  clock-output-names = "img_jpeg_enc_lpcg_clk",
         "img_jpeg_enc_lpcg_ipg_clk";
  power-domains = <&pd 533>;
 };
};
# 220 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 2


dma_subsys: bus@5a000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5a000000 0x0 0x5a000000 0x1000000>;

 dma_ipg_clk: clock-dma-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <120000000>;
  clock-output-names = "dma_ipg_clk";
 };

 lpspi0: spi@5a000000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a000000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 336 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi0_lpcg 0>,
    <&spi0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 53 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 53>;
  status = "disabled";
 };

 lpspi1: spi@5a010000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a010000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 337 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi1_lpcg 0>,
    <&spi1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 54 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 54>;
  status = "disabled";
 };

 lpspi2: spi@5a020000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a020000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 338 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi2_lpcg 0>,
    <&spi2_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 55 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 55>;
  status = "disabled";
 };

 lpspi3: spi@5a030000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a030000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 339 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi3_lpcg 0>,
    <&spi3_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 56 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 56>;
  status = "disabled";
 };

 lpuart0: serial@5a060000 {
  reg = <0x5a060000 0x1000>;
  interrupts = <0 225 4>;
  clocks = <&uart0_lpcg 16>,
    <&uart0_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 57 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 57>;
  status = "disabled";
 };

 lpuart1: serial@5a070000 {
  reg = <0x5a070000 0x1000>;
  interrupts = <0 226 4>;
  clocks = <&uart1_lpcg 16>,
    <&uart1_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 58 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 58>;
  status = "disabled";
 };

 lpuart2: serial@5a080000 {
  reg = <0x5a080000 0x1000>;
  interrupts = <0 227 4>;
  clocks = <&uart2_lpcg 16>,
    <&uart2_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 59 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 59>;
  status = "disabled";
 };

 lpuart3: serial@5a090000 {
  reg = <0x5a090000 0x1000>;
  interrupts = <0 228 4>;
  clocks = <&uart3_lpcg 16>,
    <&uart3_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 60 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 60>;
  status = "disabled";
 };

 spi0_lpcg: clock-controller@5a400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 53 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi0_lpcg_clk",
         "spi0_lpcg_ipg_clk";
  power-domains = <&pd 53>;
 };

 spi1_lpcg: clock-controller@5a410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 54 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi1_lpcg_clk",
         "spi1_lpcg_ipg_clk";
  power-domains = <&pd 54>;
 };

 spi2_lpcg: clock-controller@5a420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 55 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi2_lpcg_clk",
         "spi2_lpcg_ipg_clk";
  power-domains = <&pd 55>;
 };

 spi3_lpcg: clock-controller@5a430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 56 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi3_lpcg_clk",
         "spi3_lpcg_ipg_clk";
  power-domains = <&pd 56>;
 };

 uart0_lpcg: clock-controller@5a460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 57 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart0_lpcg_baud_clk",
         "uart0_lpcg_ipg_clk";
  power-domains = <&pd 57>;
 };

 uart1_lpcg: clock-controller@5a470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 58 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart1_lpcg_baud_clk",
         "uart1_lpcg_ipg_clk";
  power-domains = <&pd 58>;
 };

 uart2_lpcg: clock-controller@5a480000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a480000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 59 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart2_lpcg_baud_clk",
         "uart2_lpcg_ipg_clk";
  power-domains = <&pd 59>;
 };

 uart3_lpcg: clock-controller@5a490000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a490000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 60 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart3_lpcg_baud_clk",
         "uart3_lpcg_ipg_clk";
  power-domains = <&pd 60>;
 };

 i2c0: i2c@5a800000 {
  reg = <0x5a800000 0x4000>;
  interrupts = <0 220 4>;
  clocks = <&i2c0_lpcg 0>,
    <&i2c0_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 96 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 96>;
  status = "disabled";
 };

 i2c1: i2c@5a810000 {
  reg = <0x5a810000 0x4000>;
  interrupts = <0 221 4>;
  clocks = <&i2c1_lpcg 0>,
    <&i2c1_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 97 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 97>;
  status = "disabled";
 };

 i2c2: i2c@5a820000 {
  reg = <0x5a820000 0x4000>;
  interrupts = <0 222 4>;
  clocks = <&i2c2_lpcg 0>,
    <&i2c2_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 98 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 98>;
  status = "disabled";
 };

 i2c3: i2c@5a830000 {
  reg = <0x5a830000 0x4000>;
  interrupts = <0 223 4>;
  clocks = <&i2c3_lpcg 0>,
    <&i2c3_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 99 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 99>;
  status = "disabled";
 };

 adc0: adc@5a880000 {
  compatible = "nxp,imx8qxp-adc";
  #io-channel-cells = <1>;
  reg = <0x5a880000 0x10000>;
  interrupts = <0 240 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc0_lpcg 0>,
    <&adc0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 101 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 101>;
  status = "disabled";
  };

 adc1: adc@5a890000 {
  compatible = "nxp,imx8qxp-adc";
  #io-channel-cells = <1>;
  reg = <0x5a890000 0x10000>;
  interrupts = <0 241 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc1_lpcg 0>,
    <&adc1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 102 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 102>;
  status = "disabled";
 };

 flexcan1: can@5a8d0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8d0000 0x10000>;
  interrupts = <0 235 4>;
  interrupt-parent = <&gic>;
  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 105>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <0>;
  status = "disabled";
 };

 flexcan2: can@5a8e0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8e0000 0x10000>;
  interrupts = <0 236 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 106>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <1>;
  status = "disabled";
 };

 flexcan3: can@5a8f0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8f0000 0x10000>;
  interrupts = <0 237 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 107>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <2>;
  status = "disabled";
 };

 i2c0_lpcg: clock-controller@5ac00000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac00000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 96 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c0_lpcg_clk",
         "i2c0_lpcg_ipg_clk";
  power-domains = <&pd 96>;
 };

 i2c1_lpcg: clock-controller@5ac10000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac10000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 97 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c1_lpcg_clk",
         "i2c1_lpcg_ipg_clk";
  power-domains = <&pd 97>;
 };

 i2c2_lpcg: clock-controller@5ac20000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac20000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 98 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c2_lpcg_clk",
         "i2c2_lpcg_ipg_clk";
  power-domains = <&pd 98>;
 };

 i2c3_lpcg: clock-controller@5ac30000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac30000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 99 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c3_lpcg_clk",
         "i2c3_lpcg_ipg_clk";
  power-domains = <&pd 99>;
 };

 adc0_lpcg: clock-controller@5ac80000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac80000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 101 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "adc0_lpcg_clk",
         "adc0_lpcg_ipg_clk";
  power-domains = <&pd 101>;
 };

 adc1_lpcg: clock-controller@5ac90000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac90000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 102 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "adc1_lpcg_clk",
         "adc1_lpcg_ipg_clk";
  power-domains = <&pd 102>;
 };

 can0_lpcg: clock-controller@5acd0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5acd0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 105 2>,
    <&dma_ipg_clk>, <&dma_ipg_clk>;
  clock-indices = <0>, <16>, <20>;
  clock-output-names = "can0_lpcg_pe_clk",
         "can0_lpcg_ipg_clk",
         "can0_lpcg_chi_clk";
  power-domains = <&pd 105>;
 };
};
# 221 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 2


conn_subsys: bus@5b000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

 conn_axi_clk: clock-conn-axi {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <333333333>;
  clock-output-names = "conn_axi_clk";
 };

 conn_ahb_clk: clock-conn-ahb {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <166666666>;
  clock-output-names = "conn_ahb_clk";
 };

 conn_ipg_clk: clock-conn-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <83333333>;
  clock-output-names = "conn_ipg_clk";
 };

 usbotg1: usb@5b0d0000 {
  compatible = "fsl,imx7ulp-usb", "fsl,imx6ul-usb", "fsl,imx27-usb";
  reg = <0x5b0d0000 0x200>;
  interrupt-parent = <&gic>;
  interrupts = <0 267 4>;
  fsl,usbphy = <&usbphy1>;
  fsl,usbmisc = <&usbmisc1 0>;
  clocks = <&usb2_lpcg 0>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  power-domains = <&pd 259>;
  status = "disabled";
 };

 usbmisc1: usbmisc@5b0d0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x5b0d0200 0x200>;
 };

 usbphy1: usbphy@5b100000 {
  compatible = "fsl,imx7ulp-usbphy";
  reg = <0x5b100000 0x1000>;
  clocks = <&usb2_lpcg 1>;
  power-domains = <&pd 261>;
  status = "disabled";
 };

 usdhc1: mmc@5b010000 {
  interrupts = <0 232 4>;
  reg = <0x5b010000 0x10000>;
  clocks = <&sdhc0_lpcg 16>,
    <&sdhc0_lpcg 0>,
    <&sdhc0_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 248>;
  status = "disabled";
 };

 usdhc2: mmc@5b020000 {
  interrupts = <0 233 4>;
  reg = <0x5b020000 0x10000>;
  clocks = <&sdhc1_lpcg 16>,
    <&sdhc1_lpcg 0>,
    <&sdhc1_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 249>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step = <2>;
  status = "disabled";
 };

 usdhc3: mmc@5b030000 {
  interrupts = <0 234 4>;
  reg = <0x5b030000 0x10000>;
  clocks = <&sdhc2_lpcg 16>,
    <&sdhc2_lpcg 0>,
    <&sdhc2_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 250>;
  status = "disabled";
 };

 fec1: ethernet@5b040000 {
  reg = <0x5b040000 0x10000>;
  interrupts = <0 258 4>,
        <0 256 4>,
        <0 257 4>,
        <0 259 4>;
  clocks = <&enet0_lpcg 16>,
    <&enet0_lpcg 8>,
    <&enet0_lpcg 12>,
    <&enet0_lpcg 0>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
  assigned-clocks = <&clk 251 2>,
      <&clk 251 25>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues = <3>;
  fsl,num-rx-queues = <3>;
  power-domains = <&pd 251>;
  status = "disabled";
 };

 fec2: ethernet@5b050000 {
  reg = <0x5b050000 0x10000>;
  interrupts = <0 262 4>,
    <0 260 4>,
    <0 261 4>,
    <0 263 4>;
  clocks = <&enet1_lpcg 16>,
    <&enet1_lpcg 8>,
    <&enet1_lpcg 12>,
    <&enet1_lpcg 0>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
  assigned-clocks = <&clk 252 2>,
      <&clk 252 25>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues = <3>;
  fsl,num-rx-queues = <3>;
  power-domains = <&pd 252>;
  status = "disabled";
 };

 usbotg3: usb@5b110000 {
  compatible = "fsl,imx8qm-usb3";
  reg = <0x5b110000 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  clocks = <&usb3_lpcg 4>,
    <&usb3_lpcg 0>,
    <&usb3_lpcg 28>,
    <&usb3_lpcg 16>,
    <&usb3_lpcg 20>;
  clock-names = "lpm", "bus", "aclk", "ipg", "core";
  assigned-clocks = <&clk 262 1>;
  assigned-clock-rates = <250000000>;
  power-domains = <&pd 262>;
  status = "disabled";

  usbotg3_cdns3: usb@5b120000 {
   compatible = "cdns,usb3";
   reg = <0x5b130000 0x10000>,
         <0x5b140000 0x10000>,
         <0x5b120000 0x10000>;
   reg-names = "xhci", "dev", "otg";
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-parent = <&gic>;
   interrupts = <0 271 4>,
         <0 271 4>,
         <0 271 4>,
         <0 271 4>;
   interrupt-names = "host", "peripheral", "otg", "wakeup";
   phys = <&usb3_phy>;
   phy-names = "cdns3,usb3-phy";
   cdns,on-chip-buff-size = /bits/ 16 <18>;
   status = "disabled";
  };
 };

 usb3_phy: usb-phy@5b160000 {
  compatible = "nxp,salvo-phy";
  reg = <0x5b160000 0x40000>;
  clocks = <&usb3_lpcg 24>;
  clock-names = "salvo_phy_clk";
  power-domains = <&pd 263>;
  #phy-cells = <0>;
  status = "disabled";
 };


 sdhc0_lpcg: clock-controller@5b200000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b200000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 248 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc0_lpcg_per_clk",
         "sdhc0_lpcg_ipg_clk",
         "sdhc0_lpcg_ahb_clk";
  power-domains = <&pd 248>;
 };

 sdhc1_lpcg: clock-controller@5b210000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b210000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 249 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc1_lpcg_per_clk",
         "sdhc1_lpcg_ipg_clk",
         "sdhc1_lpcg_ahb_clk";
  power-domains = <&pd 249>;
 };

 sdhc2_lpcg: clock-controller@5b220000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b220000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 250 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc2_lpcg_per_clk",
         "sdhc2_lpcg_ipg_clk",
         "sdhc2_lpcg_ahb_clk";
  power-domains = <&pd 250>;
 };

 enet0_lpcg: clock-controller@5b230000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b230000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 251 2>,
    <&clk 251 2>,
    <&conn_axi_clk>,
    <&clk 251 24>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <4>,
    <8>, <12>,
    <16>, <20>;
  clock-output-names = "enet0_lpcg_timer_clk",
         "enet0_lpcg_txc_sampling_clk",
         "enet0_lpcg_ahb_clk",
         "enet0_lpcg_rgmii_txc_clk",
         "enet0_lpcg_ipg_clk",
         "enet0_lpcg_ipg_s_clk";
  power-domains = <&pd 251>;
 };

 enet1_lpcg: clock-controller@5b240000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b240000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 252 2>,
    <&clk 252 2>,
    <&conn_axi_clk>,
    <&clk 252 24>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <4>,
    <8>, <12>,
    <16>, <20>;
  clock-output-names = "enet1_lpcg_timer_clk",
         "enet1_lpcg_txc_sampling_clk",
         "enet1_lpcg_ahb_clk",
         "enet1_lpcg_rgmii_txc_clk",
         "enet1_lpcg_ipg_clk",
         "enet1_lpcg_ipg_s_clk";
  power-domains = <&pd 252>;
 };

 usb2_lpcg: clock-controller@5b270000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b270000 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_ahb_clk>, <&conn_ipg_clk>;
  clock-indices = <24>, <28>;
  clock-output-names = "usboh3_ahb_clk", "usboh3_phy_ipg_clk";
  power-domains = <&pd 261>;
 };

 usb3_lpcg: clock-controller@5b280000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b280000 0x10000>;
  #clock-cells = <1>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>, <28>;
  clocks = <&clk 262 2>,
    <&clk 262 4>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&clk 262 1>;
  clock-output-names = "usb3_app_clk",
         "usb3_lpm_clk",
         "usb3_ipg_clk",
         "usb3_core_pclk",
         "usb3_phy_clk",
         "usb3_aclk";
  power-domains = <&pd 263>;
 };
};
# 222 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 2


lsio_subsys: bus@5d000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5d000000 0x0 0x5d000000 0x1000000>,
   <0x08000000 0x0 0x08000000 0x10000000>;

 lsio_mem_clk: clock-lsio-mem {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  clock-output-names = "lsio_mem_clk";
 };

 lsio_bus_clk: clock-lsio-bus {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "lsio_bus_clk";
 };

 lsio_pwm0: pwm@5d000000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d000000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm0_lpcg 4>,
    <&pwm0_lpcg 1>;
  assigned-clocks = <&clk 191 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm1: pwm@5d010000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d010000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm1_lpcg 4>,
    <&pwm1_lpcg 1>;
  assigned-clocks = <&clk 192 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm2: pwm@5d020000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d020000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm2_lpcg 4>,
    <&pwm2_lpcg 1>;
  assigned-clocks = <&clk 193 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm3: pwm@5d030000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d030000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm3_lpcg 4>,
    <&pwm3_lpcg 1>;
  assigned-clocks = <&clk 194 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_gpio0: gpio@5d080000 {
  reg = <0x5d080000 0x10000>;
  interrupts = <0 136 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 199>;
 };

 lsio_gpio1: gpio@5d090000 {
  reg = <0x5d090000 0x10000>;
  interrupts = <0 137 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 200>;
 };

 lsio_gpio2: gpio@5d0a0000 {
  reg = <0x5d0a0000 0x10000>;
  interrupts = <0 138 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 201>;
 };

 lsio_gpio3: gpio@5d0b0000 {
  reg = <0x5d0b0000 0x10000>;
  interrupts = <0 139 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 202>;
 };

 lsio_gpio4: gpio@5d0c0000 {
  reg = <0x5d0c0000 0x10000>;
  interrupts = <0 140 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 203>;
 };

 lsio_gpio5: gpio@5d0d0000 {
  reg = <0x5d0d0000 0x10000>;
  interrupts = <0 141 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 204>;
 };

 lsio_gpio6: gpio@5d0e0000 {
  reg = <0x5d0e0000 0x10000>;
  interrupts = <0 142 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 205>;
 };

 lsio_gpio7: gpio@5d0f0000 {
  reg = <0x5d0f0000 0x10000>;
  interrupts = <0 143 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 206>;
 };

 flexspi0: spi@5d120000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nxp,imx8qxp-fspi";
  reg = <0x5d120000 0x10000>, <0x08000000 0x10000000>;
  reg-names = "fspi_base", "fspi_mmap";
  interrupts = <0 92 4>;
  clocks = <&clk 237 2>,
    <&clk 237 2>;
  clock-names = "fspi_en", "fspi";
  power-domains = <&pd 237>;
  status = "disabled";
 };

 lsio_mu0: mailbox@5d1b0000 {
  reg = <0x5d1b0000 0x10000>;
  interrupts = <0 176 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu1: mailbox@5d1c0000 {
  reg = <0x5d1c0000 0x10000>;
  interrupts = <0 177 4>;
  #mbox-cells = <2>;
 };

 lsio_mu2: mailbox@5d1d0000 {
  reg = <0x5d1d0000 0x10000>;
  interrupts = <0 178 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu3: mailbox@5d1e0000 {
  reg = <0x5d1e0000 0x10000>;
  interrupts = <0 179 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu4: mailbox@5d1f0000 {
  reg = <0x5d1f0000 0x10000>;
  interrupts = <0 180 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu5: mailbox@5d200000 {
  reg = <0x5d200000 0x10000>;
  interrupts = <0 184 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 218>;
  status = "disabled";
 };

 lsio_mu6: mailbox@5d210000 {
  reg = <0x5d210000 0x10000>;
  interrupts = <0 185 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 219>;
  status = "disabled";
 };

 lsio_mu13: mailbox@5d280000 {
  reg = <0x5d280000 0x10000>;
  interrupts = <0 192 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 226>;
 };


 pwm0_lpcg: clock-controller@5d400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 191 2>,
    <&clk 191 2>,
    <&clk 191 2>,
    <&lsio_bus_clk>,
    <&clk 191 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm0_lpcg_ipg_clk",
         "pwm0_lpcg_ipg_hf_clk",
         "pwm0_lpcg_ipg_s_clk",
         "pwm0_lpcg_ipg_slv_clk",
         "pwm0_lpcg_ipg_mstr_clk";
  power-domains = <&pd 191>;
 };

 pwm1_lpcg: clock-controller@5d410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 192 2>,
    <&clk 192 2>,
    <&clk 192 2>,
    <&lsio_bus_clk>,
    <&clk 192 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm1_lpcg_ipg_clk",
         "pwm1_lpcg_ipg_hf_clk",
         "pwm1_lpcg_ipg_s_clk",
         "pwm1_lpcg_ipg_slv_clk",
         "pwm1_lpcg_ipg_mstr_clk";
  power-domains = <&pd 192>;
 };

 pwm2_lpcg: clock-controller@5d420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 193 2>,
    <&clk 193 2>,
    <&clk 193 2>,
    <&lsio_bus_clk>,
    <&clk 193 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm2_lpcg_ipg_clk",
         "pwm2_lpcg_ipg_hf_clk",
         "pwm2_lpcg_ipg_s_clk",
         "pwm2_lpcg_ipg_slv_clk",
         "pwm2_lpcg_ipg_mstr_clk";
  power-domains = <&pd 193>;
 };

 pwm3_lpcg: clock-controller@5d430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 194 2>,
    <&clk 194 2>,
    <&clk 194 2>,
    <&lsio_bus_clk>,
    <&clk 194 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm3_lpcg_ipg_clk",
         "pwm3_lpcg_ipg_hf_clk",
         "pwm3_lpcg_ipg_s_clk",
         "pwm3_lpcg_ipg_slv_clk",
         "pwm3_lpcg_ipg_mstr_clk";
  power-domains = <&pd 194>;
 };

 pwm4_lpcg: clock-controller@5d440000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d440000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 195 2>,
    <&clk 195 2>,
    <&clk 195 2>,
    <&lsio_bus_clk>,
    <&clk 195 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm4_lpcg_ipg_clk",
         "pwm4_lpcg_ipg_hf_clk",
         "pwm4_lpcg_ipg_s_clk",
         "pwm4_lpcg_ipg_slv_clk",
         "pwm4_lpcg_ipg_mstr_clk";
  power-domains = <&pd 195>;
 };

 pwm5_lpcg: clock-controller@5d450000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d450000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 196 2>,
    <&clk 196 2>,
    <&clk 196 2>,
    <&lsio_bus_clk>,
    <&clk 196 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm5_lpcg_ipg_clk",
         "pwm5_lpcg_ipg_hf_clk",
         "pwm5_lpcg_ipg_s_clk",
         "pwm5_lpcg_ipg_slv_clk",
         "pwm5_lpcg_ipg_mstr_clk";
  power-domains = <&pd 196>;
 };

 pwm6_lpcg: clock-controller@5d460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 197 2>,
    <&clk 197 2>,
    <&clk 197 2>,
    <&lsio_bus_clk>,
    <&clk 197 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm6_lpcg_ipg_clk",
         "pwm6_lpcg_ipg_hf_clk",
         "pwm6_lpcg_ipg_s_clk",
         "pwm6_lpcg_ipg_slv_clk",
         "pwm6_lpcg_ipg_mstr_clk";
  power-domains = <&pd 197>;
 };

 pwm7_lpcg: clock-controller@5d470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 198 2>,
    <&clk 198 2>,
    <&clk 198 2>,
    <&lsio_bus_clk>,
    <&clk 198 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm7_lpcg_ipg_clk",
         "pwm7_lpcg_ipg_hf_clk",
         "pwm7_lpcg_ipg_s_clk",
         "pwm7_lpcg_ipg_slv_clk",
         "pwm7_lpcg_ipg_mstr_clk";
  power-domains = <&pd 198>;
 };
};
# 223 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
};

# 1 "arch/arm64/boot/dts/freescale/imx8qm-ss-img.dtsi" 1





&jpegdec {
 compatible = "nxp,imx8qm-jpgdec", "nxp,imx8qxp-jpgdec";
};

&jpegenc {
 compatible = "nxp,imx8qm-jpgdec", "nxp,imx8qxp-jpgenc";
};
# 226 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi" 1






&dma_subsys {
 uart4_lpcg: clock-controller@5a4a0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a4a0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 61 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart4_lpcg_baud_clk",
         "uart4_lpcg_ipg_clk";
  power-domains = <&pd 61>;
 };

 can1_lpcg: clock-controller@5ace0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ace0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 106 2>,
    <&dma_ipg_clk>, <&dma_ipg_clk>;
  clock-indices = <0>, <16>, <20>;
  clock-output-names = "can1_lpcg_pe_clk",
         "can1_lpcg_ipg_clk",
         "can1_lpcg_chi_clk";
  power-domains = <&pd 106>;
 };

 can2_lpcg: clock-controller@5acf0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5acf0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 107 2>,
    <&dma_ipg_clk>, <&dma_ipg_clk>;
  clock-indices = <0>, <16>, <20>;
  clock-output-names = "can2_lpcg_pe_clk",
         "can2_lpcg_ipg_clk",
         "can2_lpcg_chi_clk";
  power-domains = <&pd 107>;
 };
};

&flexcan1 {
 fsl,clk-source = /bits/ 8 <1>;
};

&flexcan2 {
 clocks = <&can1_lpcg 1>,
   <&can1_lpcg 0>;
 assigned-clocks = <&clk 106 2>;
 fsl,clk-source = /bits/ 8 <1>;
};

&flexcan3 {
 clocks = <&can2_lpcg 1>,
   <&can2_lpcg 0>;
 assigned-clocks = <&clk 107 2>;
 fsl,clk-source = /bits/ 8 <1>;
};

&lpuart0 {
 compatible = "fsl,imx8qm-lpuart", "fsl,imx8qxp-lpuart";
};

&lpuart1 {
 compatible = "fsl,imx8qm-lpuart", "fsl,imx8qxp-lpuart";
};

&lpuart2 {
 compatible = "fsl,imx8qm-lpuart", "fsl,imx8qxp-lpuart";
};

&lpuart3 {
 compatible = "fsl,imx8qm-lpuart", "fsl,imx8qxp-lpuart";
};

&i2c0 {
 compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c1 {
 compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c2 {
 compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c3 {
 compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
};
# 227 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qm-ss-conn.dtsi" 1






&fec1 {
 compatible = "fsl,imx8qm-fec", "fsl,imx6sx-fec";
};

&fec2 {
 compatible = "fsl,imx8qm-fec", "fsl,imx6sx-fec";
};

&usdhc1 {
 compatible = "fsl,imx8qm-usdhc", "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&usdhc2 {
 compatible = "fsl,imx8qm-usdhc", "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&usdhc3 {
 compatible = "fsl,imx8qm-usdhc", "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};
# 228 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qm-ss-lsio.dtsi" 1






&lsio_gpio0 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 0 6>,
        <&iomuxc 6 7 22>,
        <&iomuxc 28 36 4>;
};

&lsio_gpio1 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 40 4>,
        <&iomuxc 4 50 12>,
        <&iomuxc 16 63 8>,
        <&iomuxc 24 72 8>;
};

&lsio_gpio2 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 80 4>,
        <&iomuxc 4 85 18>,
        <&iomuxc 22 104 10>;
};

&lsio_gpio3 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 114 2>,
        <&iomuxc 2 117 16>,
        <&iomuxc 18 141 1>,
        <&iomuxc 19 140 1>,
        <&iomuxc 20 139 1>,
        <&iomuxc 21 138 1>,
        <&iomuxc 22 137 1>,
        <&iomuxc 23 136 1>,
        <&iomuxc 24 135 1>,
        <&iomuxc 25 134 1>,
        <&iomuxc 26 142 3>,
        <&iomuxc 29 146 3>;
};

&lsio_gpio4 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 149 3>,
        <&iomuxc 3 153 4>,
        <&iomuxc 7 158 6>,
        <&iomuxc 13 165 6>,
        <&iomuxc 19 172 8>,
        <&iomuxc 27 198 5>;
};

&lsio_gpio5 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 203 1>,
        <&iomuxc 1 205 2>,
        <&iomuxc 3 210 11>,
        <&iomuxc 14 223 3>,
        <&iomuxc 17 227 2>,
        <&iomuxc 19 230 5>,
        <&iomuxc 24 236 6>,
        <&iomuxc 30 243 2>;
};

&lsio_gpio6 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 245 10>,
        <&iomuxc 10 256 12>;
};

&lsio_gpio7 {
 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
};

&lsio_mu0 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu1 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu2 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu3 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu4 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu5 {
 compatible = "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu6 {
 compatible = "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};

&lsio_mu13 {
 compatible = "fsl,imx8qm-mu", "fsl,imx6sx-mu";
};
# 229 "arch/arm64/boot/dts/freescale/imx8qm.dtsi" 2
# 8 "arch/arm64/boot/dts/freescale/imx8qm-apalis-v1.1.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-apalis-v1.1.dtsi" 1







/ {
 chosen {
  stdout-path = &lpuart1;
 };


 backlight: backlight {
  compatible = "pwm-backlight";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_bkl_on>;
  brightness-levels = <0 45 63 88 119 158 203 255>;
  default-brightness-level = <4>;
  enable-gpios = <&lsio_gpio1 4 0>;

  status = "disabled";
 };

 gpio_fan: gpio-fan {
  compatible = "gpio-fan";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio8>;
  gpios = <&lsio_gpio3 28 0>;
  gpio-fan,speed-map = < 0 0
          3000 1>;
 };
# 53 "arch/arm64/boot/dts/freescale/imx8-apalis-v1.1.dtsi"
 reg_ext_rgmii: regulator-ext-rgmii {
  compatible = "regulator-fixed";
  power-domains = <&pd 525>;
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "VDD_EXT_RGMII (LDO1)";

  regulator-state-mem {
   regulator-off-in-suspend;
  };
 };

 reg_module_3v3: regulator-module-3v3 {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "+V3.3";
 };

 reg_module_3v3_avdd: regulator-module-3v3-avdd {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "+V3.3_AUDIO";
 };

 reg_module_wifi: regulator-module-wifi {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_wifi_pdn>;
  gpio = <&lsio_gpio1 28 0>;
  enable-active-high;
  regulator-name = "wifi_pwrdn_fake_regulator";
  regulator-settling-time-us = <100>;

  regulator-state-mem {
   regulator-off-in-suspend;
  };
 };

 reg_pcie_switch: regulator-pcie-switch {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio7>;
  gpio = <&lsio_gpio3 26 0>;
  enable-active-high;
  regulator-max-microvolt = <1800000>;
  regulator-min-microvolt = <1800000>;
  regulator-name = "pcie_switch";
  startup-delay-us = <100000>;
 };

 reg_usb_host_vbus: regulator-usb-host-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbh_en>;

  gpio = <&lsio_gpio4 4 0>;
  enable-active-high;
  regulator-always-on;
  regulator-max-microvolt = <5000000>;
  regulator-min-microvolt = <5000000>;
  regulator-name = "usb-host-vbus";
 };

 reg_usb_hsic: regulator-usb-hsic {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <3000000>;
  regulator-min-microvolt = <3000000>;
  regulator-name = "usb-hsic-dummy";
 };

 reg_usb_phy: regulator-usb-hsic1 {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <3000000>;
  regulator-min-microvolt = <3000000>;
  regulator-name = "usb-phy-dummy";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  decoder_boot: decoder-boot@84000000 {
   reg = <0 0x84000000 0 0x2000000>;
   no-map;
  };

  encoder1_boot: encoder1-boot@86000000 {
   reg = <0 0x86000000 0 0x200000>;
   no-map;
  };

  encoder2_boot: encoder2-boot@86200000 {
   reg = <0 0x86200000 0 0x200000>;
   no-map;
  };







  m4_reserved: m4@88000000 {
   reg = <0 0x88000000 0 0x8000000>;
   no-map;
  };

  rpmsg_reserved: rpmsg@90200000 {
   reg = <0 0x90200000 0 0x200000>;
   no-map;
  };

  vdevbuffer: vdevbuffer@90400000 {
   compatible = "shared-dma-pool";
   reg = <0 0x90400000 0 0x100000>;
   no-map;
  };

  decoder_rpc: decoder-rpc@92000000 {
   reg = <0 0x92000000 0 0x200000>;
   no-map;
  };

  dsp_reserved: dsp@92400000 {
   reg = <0 0x92400000 0 0x2000000>;
   no-map;
  };

  encoder1_rpc: encoder1-rpc@94400000 {
   reg = <0 0x94400000 0 0x700000>;
   no-map;
  };

  encoder2_rpc: encoder2-rpc@94b00000 {
   reg = <0 0x94b00000 0 0x700000>;
   no-map;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0xc0000000 0 0x3c000000>;
   linux,cma-default;
   reusable;
   size = <0 0x3c000000>;
  };
 };







 touchscreen: touchscreen {
  compatible = "toradex,vf50-touchscreen";
  interrupt-parent = <&lsio_gpio3>;
  interrupts = <22 8>;
  pinctrl-names = "idle", "default";
  pinctrl-0 = <&pinctrl_touchctrl_idle>, <&pinctrl_touchctrl_gpios>;
  pinctrl-1 = <&pinctrl_adc1>, <&pinctrl_touchctrl_gpios>;
  io-channels = <&adc1 2>, <&adc1 1>,
         <&adc1 0>, <&adc1 3>;
  vf50-ts-min-pressure = <200>;
  xp-gpios = <&lsio_gpio2 4 1>;
  xm-gpios = <&lsio_gpio2 5 0>;
  yp-gpios = <&lsio_gpio2 17 1>;
  ym-gpios = <&lsio_gpio2 21 0>;




  status = "disabled";
 };

};

&adc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_adc0>;
};

&adc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_adc1>;
};




&fec1 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_fec1>;
 pinctrl-1 = <&pinctrl_fec1_sleep>;
 fsl,magic-packet;
 phy-handle = <&ethphy0>;
 phy-mode = "rgmii-id";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@7 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <7>;
   interrupt-parent = <&lsio_gpio1>;
   interrupts = <29 8>;
   micrel,led-mode = <0>;
   reset-assert-us = <2>;
   reset-deassert-us = <2>;
   reset-gpios = <&lsio_gpio1 11 1>;
   reset-names = "phy-reset";
  };
 };
};


&flexcan1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan1>;
};


&flexcan2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan2>;
};


&flexcan3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan3>;
};




&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c1>;
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 status = "okay";




 usb-hub@8 {
  compatible = "smsc,usb3503a";
  reg = <0x08>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usb3503a>;
  connect-gpios = <&lsio_gpio0 31 1>;
  initial-mode = <1>;
  intn-gpios = <&lsio_gpio1 1 0>;
  refclk-frequency = <25000000>;
  reset-gpios = <&lsio_gpio1 2 1>;
 };
};


&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c2>;
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;

 atmel_mxt_ts: touch@4a {
  compatible = "atmel,maxtouch";
  reg = <0x4a>;
  interrupt-parent = <&lsio_gpio4>;
  interrupts = <1 2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio5>, <&pinctrl_gpio6>;
  reset-gpios = <&lsio_gpio4 2 1>;
  status = "disabled";
 };


 rtc_i2c: rtc@68 {
  compatible = "st,m41t0";
  reg = <0x68>;
  status = "disabled";
 };
};


&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c3>;
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
};

&jpegdec {
 status = "okay";
};

&jpegenc {
 status = "okay";
};




&lpspi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpspi0>;
 #address-cells = <1>;
 #size-cells = <0>;
 cs-gpios = <&lsio_gpio3 5 1>;
};


&lpspi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpspi2>;
 #address-cells = <1>;
 #size-cells = <0>;
 cs-gpios = <&lsio_gpio3 10 1>;
};


&lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
};


&lpuart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart1>;
};


&lpuart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart2>;
};


&lpuart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart3>;
};

&lsio_gpio0 {
 gpio-line-names = "MXM3_279",
     "MXM3_277",
     "MXM3_135",
     "MXM3_203",
     "MXM3_201",
     "MXM3_275",
     "MXM3_110",
     "MXM3_120",
     "MXM3_1/GPIO1",
     "MXM3_3/GPIO2",
     "MXM3_124",
     "MXM3_122",
     "MXM3_5/GPIO3",
     "MXM3_7/GPIO4",
     "",
     "",
     "MXM3_4",
     "MXM3_211",
     "MXM3_209",
     "MXM3_2",
     "MXM3_136",
     "MXM3_134",
     "MXM3_6",
     "MXM3_8",
     "MXM3_112",
     "MXM3_118",
     "MXM3_114",
     "MXM3_116";
};

&lsio_gpio1 {
 gpio-line-names = "",
     "",
     "",
     "",
     "MXM3_286",
     "",
     "MXM3_87",
     "MXM3_99",
     "MXM3_138",
     "MXM3_140",
     "MXM3_239",
     "",
     "MXM3_281",
     "MXM3_283",
     "MXM3_126",
     "MXM3_132",
     "",
     "",
     "",
     "",
     "MXM3_173",
     "MXM3_175",
     "MXM3_123";

 hdmi-ctrl-hog {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_hdmi_ctrl>;
  gpio-hog;
  gpios = <30 0>;
  line-name = "CONNECTOR_IS_HDMI";

  output-high;
 };
};

&lsio_gpio2 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "MXM3_198",
     "MXM3_35",
     "MXM3_164",
     "",
     "",
     "",
     "",
     "MXM3_217",
     "MXM3_215",
     "",
     "",
     "MXM3_193",
     "MXM3_194",
     "MXM3_37",
     "",
     "MXM3_271",
     "MXM3_273",
     "MXM3_195",
     "MXM3_197",
     "MXM3_177",
     "MXM3_179",
     "MXM3_181",
     "MXM3_183",
     "MXM3_185",
     "MXM3_187";







 pad-wakeup = <101 5 20>;
 pad-wakeup-num = <1>;

 pcie-wifi-hog {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pcie_wifi_refclk>;
  gpio-hog;
  gpios = <11 0>;
  line-name = "PCIE_WIFI_CLK";
  output-high;
 };
};

&lsio_gpio3 {
 gpio-line-names = "MXM3_191",
     "",
     "MXM3_221",
     "MXM3_225",
     "MXM3_223",
     "MXM3_227",
     "MXM3_200",
     "MXM3_235",
     "MXM3_231",
     "MXM3_229",
     "MXM3_233",
     "MXM3_204",
     "MXM3_196",
     "",
     "MXM3_202",
     "",
     "",
     "",
     "MXM3_305",
     "MXM3_307",
     "MXM3_309",
     "MXM3_311",
     "MXM3_315",
     "MXM3_317",
     "MXM3_319",
     "MXM3_321",
     "MXM3_15/GPIO7",
     "MXM3_63",
     "MXM3_17/GPIO8",
     "MXM3_12",
     "MXM3_14",
     "MXM3_16";
};

&lsio_gpio4 {
 gpio-line-names = "MXM3_18",
     "MXM3_11/GPIO5",
     "MXM3_13/GPIO6",
     "MXM3_274",
     "MXM3_84",
     "MXM3_262",
     "MXM3_96",
     "",
     "",
     "",
     "",
     "",
     "MXM3_190",
     "",
     "",
     "",
     "MXM3_269",
     "MXM3_251",
     "MXM3_253",
     "MXM3_295",
     "MXM3_299",
     "MXM3_301",
     "MXM3_297",
     "MXM3_293",
     "MXM3_291",
     "MXM3_289",
     "MXM3_287";


 pcie-sata-hog {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pcie_sata_refclk>;
  gpio-hog;
  gpios = <11 0>;
  line-name = "PCIE_SATA_CLK";
  output-high;
 };
};

&lsio_gpio5 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "MXM3_150",
     "MXM3_160",
     "MXM3_162",
     "MXM3_144",
     "MXM3_146",
     "MXM3_148",
     "MXM3_152",
     "MXM3_156",
     "MXM3_158",
     "MXM3_159",
     "MXM3_184",
     "MXM3_180",
     "MXM3_186",
     "MXM3_188",
     "MXM3_176",
     "MXM3_178";
};

&lsio_gpio6 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "MXM3_261",
     "MXM3_263",
     "MXM3_259",
     "MXM3_257",
     "MXM3_255",
     "MXM3_128",
     "MXM3_130",
     "MXM3_265",
     "MXM3_249",
     "MXM3_247",
     "MXM3_245",
     "MXM3_243";
};


&lsio_pwm0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm0>;
 #pwm-cells = <3>;
};


&lsio_pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm1>;
 #pwm-cells = <3>;
};


&lsio_pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm2>;
 #pwm-cells = <3>;
};


&lsio_pwm3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm3>;
 #pwm-cells = <3>;
};


&mu_m0{
 status = "okay";
};

&mu1_m0{
 status = "okay";
};

&mu2_m0{
 status = "okay";
};
# 720 "arch/arm64/boot/dts/freescale/imx8-apalis-v1.1.dtsi"
&usbphy1 {
 phy-3p0-supply = <&reg_usb_phy>;
 status = "okay";
};

&usbotg1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg1>;
 adp-disable;
 hnp-disable;
 over-current-active-low;
 power-active-high;
 srp-disable;
};


&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};


&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
 pinctrl-0 = <&pinctrl_usdhc2_4bit>,
      <&pinctrl_usdhc2_8bit>,
      <&pinctrl_mmc1_cd>;
 pinctrl-1 = <&pinctrl_usdhc2_4bit_100mhz>,
      <&pinctrl_usdhc2_8bit_100mhz>,
      <&pinctrl_mmc1_cd>;
 pinctrl-2 = <&pinctrl_usdhc2_4bit_200mhz>,
      <&pinctrl_usdhc2_8bit_200mhz>,
      <&pinctrl_mmc1_cd>;
 pinctrl-3 = <&pinctrl_usdhc2_4bit_sleep>,
      <&pinctrl_usdhc2_8bit_sleep>,
      <&pinctrl_mmc1_cd_sleep>;
 bus-width = <8>;
 cd-gpios = <&lsio_gpio2 9 1>;
 no-1-8-v;
};


&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_sd1_cd>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_sd1_cd>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_sd1_cd>;
 bus-width = <4>;
 cd-gpios = <&lsio_gpio4 12 1>;
 no-1-8-v;
};


&vpu {
 compatible = "nxp,imx8qm-vpu";
 status = "okay";
};

&vpu_core0 {
 reg = <0x2d080000 0x10000>;
 memory-region = <&decoder_boot>, <&decoder_rpc>;
 status = "okay";
};

&vpu_core1 {
 reg = <0x2d090000 0x10000>;
 memory-region = <&encoder1_boot>, <&encoder1_rpc>;
 status = "okay";
};

&vpu_core2 {
 reg = <0x2d0a0000 0x10000>;
 memory-region = <&encoder2_boot>, <&encoder2_rpc>;
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_cam1_gpios>, <&pinctrl_dap1_gpios>,
      <&pinctrl_esai0_gpios>, <&pinctrl_fec2_gpios>,
      <&pinctrl_gpio3>, <&pinctrl_gpio4>, <&pinctrl_gpio_keys>,
      <&pinctrl_gpio_usbh_oc_n>, <&pinctrl_lpuart1ctrl>,
      <&pinctrl_lvds0_i2c0_gpio>, <&pinctrl_lvds1_i2c0_gpios>,
      <&pinctrl_mipi_dsi_0_1_en>, <&pinctrl_mipi_dsi1_gpios>,
      <&pinctrl_mlb_gpios>, <&pinctrl_qspi1a_gpios>,
      <&pinctrl_sata1_act>, <&pinctrl_sim0_gpios>,
      <&pinctrl_usdhc1_gpios>;


 pinctrl_adc0: adc0grp {
  fsl,pins =
      <141 0 0xc0000060>,

      <140 0 0xc0000060>,

      <139 0 0xc0000060>,

      <138 0 0xc0000060>;
 };


 pinctrl_adc1: adc1grp {
  fsl,pins =
      <137 0 0xc0000060>,

      <136 0 0xc0000060>,

      <135 0 0xc0000060>,

      <134 0 0xc0000060>;
 };


 pinctrl_cam1_gpios: cam1gpiosgrp {
  fsl,pins =
      <67 3 0x00000021>,

      <68 3 0x00000021>,

      <108 3 0x00000021>,

      <109 3 0x00000021>,

      <110 3 0x00000021>,

      <111 3 0x00000021>,

      <112 3 0x00000021>,

      <113 3 0x00000021>,

      <114 3 0x00000021>,

      <99 3 0x00000021>,

      <106 3 0x00000021>,

      <107 3 0x00000021>;
 };


 pinctrl_dap1_gpios: dap1gpiosgrp {
  fsl,pins =
      <100 3 0x00000021>,

      <127 3 0x00000021>,

      <88 3 0x00000021>,

      <121 3 0x00000021>,

      <129 3 0x00000021>,

      <126 3 0x00000021>,

      <94 3 0x00000021>;
 };


 pinctrl_esai0_gpios: esai0gpiosgrp {
  fsl,pins =
      <104 3 0x00000021>,

      <105 3 0x00000021>;
 };


 pinctrl_fec1: fec1grp {
  fsl,pins =
      <255 0 0x000014a0>,
      <166 0 0x06000020>,
      <165 0 0x06000020>,
      <244 0 0x06000020>,
      <243 0 0x06000020>,
      <245 0 0x06000020>,
      <246 0 0x06000020>,
      <247 0 0x06000020>,
      <248 0 0x06000020>,
      <249 0 0x06000020>,
      <250 0 0x06000020>,
      <251 0 0x06000020>,
      <252 0 0x06000020>,
      <253 0 0x06000020>,
      <254 0 0x06000020>,
      <167 0 0x06000020>,

      <57 3 0x06000020>,

      <77 3 0x04000060>;
 };

 pinctrl_fec1_sleep: fec1-sleepgrp {
  fsl,pins = <255 0 0x000014a0>,
      <166 3 0x04000040>,
      <165 3 0x04000040>,
      <244 3 0x04000040>,
      <243 3 0x04000040>,
      <245 3 0x04000040>,
      <246 3 0x04000040>,
      <247 3 0x04000040>,
      <248 3 0x04000040>,
      <249 3 0x04000040>,
      <250 3 0x04000040>,
      <251 3 0x04000040>,
      <252 3 0x04000040>,
      <253 3 0x04000040>,
      <254 3 0x04000040>,
      <167 3 0x04000040>,
      <57 3 0x06000020>,
      <77 3 0x04000040>;
 };


 pinctrl_fec2_gpios: fec2gpiosgrp {
  fsl,pins = <268 0 0x000014a0>,

      <170 3 0x00000021>,

      <169 3 0x00000021>,

      <168 3 0x00000021>,

      <263 3 0x00000021>,

      <264 3 0x00000021>,

      <265 3 0x00000021>,

      <266 3 0x00000021>,

      <267 3 0x00000021>,

      <257 3 0x00000021>,

      <256 3 0x00000021>,

      <258 3 0x00000021>,

      <259 3 0x00000021>,

      <260 3 0x00000021>;
 };


 pinctrl_flexcan1: flexcan0grp {
  fsl,pins = <147 0 0x00000021>,
      <146 0 0x00000021>;
 };


 pinctrl_flexcan2: flexcan1grp {
  fsl,pins = <149 0 0x00000021>,
      <148 0 0x00000021>;
 };


 pinctrl_flexcan3: flexcan2grp {
  fsl,pins = <151 0 0x00000021>,
      <150 0 0x00000021>;
 };


 pinctrl_gpio1: gpio1grp {
  fsl,pins = <9 3 0x06000021>;
 };


 pinctrl_gpio2: gpio2grp {
  fsl,pins = <10 3 0x06000021>;
 };


 pinctrl_gpio3: gpio3grp {
  fsl,pins = <13 3 0x06000021>;
 };


 pinctrl_gpio4: gpio4grp {
  fsl,pins = <14 3 0x06000021>;
 };


 pinctrl_gpio5: gpio5grp {
  fsl,pins = <150 3 0x06000021>;
 };


 pinctrl_gpio6: gpio6grp {
  fsl,pins = <151 3 0x00000021>;
 };


 pinctrl_gpio7: gpio7grp {
  fsl,pins = <142 3 0x00000021>;
 };


 pinctrl_gpio8: gpio8grp {
  fsl,pins = <144 3 0x00000021>;
 };


 pinctrl_gpio_bkl_on: gpiobklongrp {
  fsl,pins = <50 3 0x00000021>;
 };


 pinctrl_gpio_keys: gpiokeysgrp {
  fsl,pins = <101 3 0x06700021>;
 };


 pinctrl_gpio_usbh_oc_n: gpiousbhocngrp {
  fsl,pins = <156 3 0x04000021>;
 };


 pinctrl_hdmi_ctrl: hdmictrlgrp {
  fsl,pins = <78 3 0x00000061>;
 };


 pinctrl_lpi2c1: lpi2c1grp {
  fsl,pins = <15 1 0x04000020>,
      <16 1 0x04000020>;
 };


 pinctrl_lpi2c2: lpi2c2grp {
  fsl,pins = <18 1 0x04000020>,
      <19 1 0x04000020>;
 };


 pinctrl_lpi2c3: lpi2c3grp {
  fsl,pins = <3 1 0x04000020>,
      <4 1 0x04000020>;
 };


 pinctrl_lpspi0: lpspi0grp {
  fsl,pins = <117 0 0x0600004c>,
      <118 0 0x0600004c>,
      <119 0 0x0600004c>,
      <120 3 0x0600004c>;
 };


 pinctrl_lpspi2: lpspi2grp {
  fsl,pins = <122 0 0x0600004c>,
      <123 0 0x0600004c>,
      <124 0 0x0600004c>,
      <125 3 0x0600004c>;
 };


 pinctrl_lpuart0: lpuart0grp {
  fsl,pins = <21 0 0x06000020>,
      <22 0 0x06000020>;
 };


 pinctrl_lpuart1: lpuart1grp {
  fsl,pins = <26 0 0x06000020>,
      <25 0 0x06000020>,
      <28 0 0x06000020>,
      <27 0 0x06000020>;
 };


 pinctrl_lpuart1ctrl: lpuart1ctrlgrp {
  fsl,pins =
      <7 3 0x00000021>,

      <8 3 0x00000021>,

      <11 3 0x00000021>,

      <12 3 0x00000021>;
 };


 pinctrl_lpuart2: lpuart2grp {
  fsl,pins = <54 1 0x06000020>,
      <55 1 0x06000020>;
 };


 pinctrl_lpuart3: lpuart3grp {
  fsl,pins = <60 1 0x06000020>,
      <61 1 0x06000020>,
      <261 1 0x06000020>,
      <262 1 0x06000020>;
 };


 pinctrl_lvds0_i2c0_gpio: lvds0i2c0gpiogrp {
  fsl,pins = <52 3 0x00000021>;
 };


 pinctrl_lvds1_i2c0_gpios: lvds1i2c0gpiosgrp {
  fsl,pins =
      <58 3 0x00000021>,

      <59 3 0x00000021>;
 };


 pinctrl_mipi_dsi_0_1_en: mipidsi0-1engrp {
  fsl,pins = <53 3 0x00000021>;
 };


 pinctrl_mipi_dsi1_gpios: mipidsi1gpiosgrp {
  fsl,pins = <69 3 0x00000021>;
 };


 pinctrl_mlb_gpios: mlbgpiosgrp {
  fsl,pins = <143 3 0x00000021>;
 };


 pinctrl_mmc1_cd: mmc1cdgrp {
  fsl,pins = <90 3 0x00000021>;
 };

 pinctrl_mmc1_cd_sleep: mmc1cdsleepgrp {
  fsl,pins = <90 3 0x04000021>;
 };


 pinctrl_pcieb: pciebgrp {
  fsl,pins = <201 3 0x00000021>,
      <202 3 0x00000021>,
      <203 3 0x00000021>;
 };


 pinctrl_pcie_sata_refclk: pciesatarefclkgrp {
  fsl,pins = <162 3 0x00000021>;
 };


 pinctrl_pcie_wifi_refclk: pciewifirefclkgrp {
  fsl,pins = <92 3 0x00000021>;
 };


 pinctrl_pwm0: pwm0grp {
  fsl,pins = <23 1 0x00000020>;
 };


 pinctrl_pwm1: pwm1grp {
  fsl,pins = <24 1 0x00000020>;
 };


 pinctrl_pwm2: pwm2grp {
  fsl,pins = <20 1 0x00000020>;
 };


 pinctrl_pwm3: pwm3grp {
  fsl,pins = <17 1 0x00000020>;
 };


 pinctrl_pwm_bkl: pwmbklgrp {
  fsl,pins = <56 1 0x00000020>;
 };


 pinctrl_qspi1a_gpios: qspi1agpiosgrp {
  fsl,pins =
      <179 3 0x00000021>,

      <178 3 0x00000021>,

      <177 3 0x00000021>,

      <176 3 0x00000021>,

      <175 3 0x00000021>,

      <174 3 0x00000021>,

      <172 3 0x00000021>,

      <173 3 0x00000021>;
 };


 pinctrl_reset_moci: resetmocigrp {
  fsl,pins = <38 3 0x00000021>;
 };


 pinctrl_sai1: sai1grp {
  fsl,pins = <131 0 0xc600006c>,
      <128 0 0xc600004c>,
      <130 0 0xc600004c>,
      <132 0 0xc600004c>;
 };


 pinctrl_sata1_act: sata1actgrp {
  fsl,pins = <89 3 0x00000021>;
 };


 pinctrl_sd1_cd: sd1cdgrp {
  fsl,pins = <163 3 0x00000021>;
 };


 pinctrl_sgtl5000: sgtl5000grp {
  fsl,pins = <115 0 0xc600004c>;
 };


 pinctrl_sim0_gpios: sim0gpiosgrp {
  fsl,pins =
      <0 3 0x00000021>,

      <5 3 0x00000021>,

      <2 3 0x00000021>,

      <1 3 0x00000021>;
 };


 pinctrl_spdif0: spdif0grp {
  fsl,pins = <96 0 0xc6000040>,
      <95 0 0xc6000040>;
 };

 pinctrl_touchctrl_gpios: touchctrlgpiosgrp {
  fsl,pins = <85 3 0x00000021>,
      <86 3 0x00000041>,
      <98 3 0x00000021>,
      <102 3 0x00000041>;
 };

 pinctrl_touchctrl_idle: touchctrlidlegrp {
  fsl,pins = <137 3 0x00000021>,
      <136 3 0x00000021>,
      <135 3 0x00000021>,
      <134 3 0x00000021>;
 };


 pinctrl_usb_hsic_active: usbh1activegrp {
  fsl,pins = <205 0 0x000000cf>,
      <206 0 0x000000ff>;
 };


 pinctrl_usb_hsic_idle: usbh1idlegrp {
  fsl,pins = <205 0 0x000000cf>,
      <206 0 0x000000cf>;
 };


 pinctrl_usb3503a: usb3503agrp {
  fsl,pins =
      <39 3 0x00000041>,

      <41 3 0x00000021>,

      <42 3 0x00000041>;
 };


 pinctrl_usbh_en: usbhengrp {
  fsl,pins = <154 3 0x00000021>;
 };


 pinctrl_usbotg1: usbotg1grp {
  fsl,pins =
      <153 1 0x00000021>,

      <155 1 0x04000021>;
 };


 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <209 0 0x06000041>,
      <210 0 0x00000021>,
      <211 0 0x00000021>,
      <212 0 0x00000021>,
      <213 0 0x00000021>,
      <214 0 0x00000021>,
      <215 0 0x00000021>,
      <216 0 0x00000021>,
      <217 0 0x00000021>,
      <218 0 0x00000021>,
      <219 0 0x06000041>,
      <220 0 0x00000021>;
 };

 pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
  fsl,pins = <209 0 0x06000040>,
      <210 0 0x00000020>,
      <211 0 0x00000020>,
      <212 0 0x00000020>,
      <213 0 0x00000020>,
      <214 0 0x00000020>,
      <215 0 0x00000020>,
      <216 0 0x00000020>,
      <217 0 0x00000020>,
      <218 0 0x00000020>,
      <219 0 0x06000040>,
      <220 0 0x00000020>;
 };

 pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
  fsl,pins = <209 0 0x06000040>,
      <210 0 0x00000020>,
      <211 0 0x00000020>,
      <212 0 0x00000020>,
      <213 0 0x00000020>,
      <214 0 0x00000020>,
      <215 0 0x00000020>,
      <216 0 0x00000020>,
      <217 0 0x00000020>,
      <218 0 0x00000020>,
      <219 0 0x06000040>,
      <220 0 0x00000020>;
 };


 pinctrl_usdhc1_gpios: usdhc1gpiosgrp {
  fsl,pins = <234 3 0x00000021>;
 };


 pinctrl_usdhc2_4bit: usdhc2grp4bitgrp {
  fsl,pins = <222 0 0x06000041>,
      <223 0 0x00000021>,
      <224 0 0x00000021>,
      <225 0 0x00000021>,
      <227 0 0x00000021>,
      <228 0 0x00000021>,

      <159 0 0x00000021>;
 };

 pinctrl_usdhc2_4bit_100mhz: usdhc2-4bit100mhzgrp {
  fsl,pins = <222 0 0x06000040>,
      <223 0 0x00000020>,
      <224 0 0x00000020>,
      <225 0 0x00000020>,
      <227 0 0x00000020>,
      <228 0 0x00000020>,

      <159 0 0x00000021>;
 };

 pinctrl_usdhc2_4bit_200mhz: usdhc2-4bit200mhzgrp {
  fsl,pins = <222 0 0x06000040>,
      <223 0 0x00000020>,
      <224 0 0x00000020>,
      <225 0 0x00000020>,
      <227 0 0x00000020>,
      <228 0 0x00000020>,

      <159 0 0x00000021>;
 };

 pinctrl_usdhc2_8bit: usdhc2grp8bitgrp {
  fsl,pins = <230 0 0x00000021>,
      <231 0 0x00000021>,
      <232 0 0x00000021>,
      <233 0 0x00000021>;
 };

 pinctrl_usdhc2_8bit_100mhz: usdhc2-8bit100mhzgrp {
  fsl,pins = <230 0 0x00000020>,
      <231 0 0x00000020>,
      <232 0 0x00000020>,
      <233 0 0x00000020>;
 };

 pinctrl_usdhc2_8bit_200mhz: usdhc2-8bit200mhzgrp {
  fsl,pins = <230 0 0x00000020>,
      <231 0 0x00000020>,
      <232 0 0x00000020>,
      <233 0 0x00000020>;
 };

 pinctrl_usdhc2_4bit_sleep: usdhc2-4bitsleepgrp {
  fsl,pins = <222 0 0x04000061>,
      <223 0 0x04000061>,
      <224 0 0x04000061>,
      <225 0 0x04000061>,
      <227 0 0x04000061>,
      <228 0 0x04000061>,

      <159 0 0x00000021>;
 };

 pinctrl_usdhc2_8bit_sleep: usdhc2-8bitsleepgrp {
  fsl,pins = <230 0 0x04000061>,
      <231 0 0x04000061>,
      <232 0 0x04000061>,
      <233 0 0x04000061>;
 };


 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <236 0 0x06000041>,
      <237 0 0x00000021>,
      <238 0 0x00000021>,
      <239 0 0x00000021>,
      <240 0 0x00000021>,
      <241 0 0x00000021>,

      <161 0 0x00000021>;
 };

 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
  fsl,pins = <236 0 0x06000041>,
      <237 0 0x00000021>,
      <238 0 0x00000021>,
      <239 0 0x00000021>,
      <240 0 0x00000021>,
      <241 0 0x00000021>,

      <161 0 0x00000021>;
 };

 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
  fsl,pins = <236 0 0x06000041>,
      <237 0 0x00000021>,
      <238 0 0x00000021>,
      <239 0 0x00000021>,
      <240 0 0x00000021>,
      <241 0 0x00000021>,

      <161 0 0x00000021>;
 };


 pinctrl_wifi: wifigrp {
  fsl,pins =
      <43 2 0x06000021>,

      <72 3 0x06000021>;
 };

 pinctrl_wifi_pdn: wifipdngrp {
  fsl,pins =
      <76 3 0x06000021>;
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8qm-apalis-v1.1.dtsi" 2

/ {
 model = "Toradex Apalis iMX8QM V1.1";
 compatible = "toradex,apalis-imx8-v1.1",
       "fsl,imx8qm";
};
# 7 "arch/arm64/boot/dts/freescale/imx8qm-apalis.dtsi" 2

/ {
 model = "Toradex Apalis iMX8QM";
 compatible = "toradex,apalis-imx8",
       "fsl,imx8qm";
};

&ethphy0 {
 interrupts = <5 8>;
};






&fec1 {
 fsl,rgmii_txc_dly;
 phy-mode = "rgmii-rxid";
};




&i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c0>;
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
};

&lsio_gpio0 {
 gpio-line-names = "MXM3_279",
     "MXM3_277",
     "MXM3_135",
     "MXM3_203",
     "MXM3_201",
     "MXM3_275",
     "MXM3_110",
     "MXM3_120",
     "MXM3_1/GPIO1",
     "MXM3_3/GPIO2",
     "MXM3_124",
     "MXM3_122",
     "MXM3_5/GPIO3",
     "MXM3_7/GPIO4",
     "",
     "",
     "MXM3_4",
     "MXM3_211",
     "MXM3_209",
     "MXM3_2",
     "MXM3_136",
     "MXM3_134",
     "MXM3_6",
     "MXM3_8",
     "MXM3_112",
     "MXM3_118",
     "MXM3_114",
     "MXM3_116";
};

&lsio_gpio1 {
 gpio-line-names = "",
     "",
     "",
     "",
     "MXM3_286",
     "",
     "MXM3_87",
     "MXM3_99",
     "MXM3_138",
     "MXM3_140",
     "MXM3_239",
     "",
     "MXM3_281",
     "MXM3_283",
     "MXM3_126",
     "MXM3_132",
     "",
     "",
     "",
     "",
     "MXM3_173",
     "MXM3_175",
     "MXM3_123";
};

&lsio_gpio2 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "MXM3_198",
     "MXM3_35",
     "MXM3_164",
     "",
     "",
     "",
     "",
     "MXM3_217",
     "MXM3_215",
     "",
     "",
     "MXM3_193",
     "MXM3_194",
     "MXM3_37",
     "",
     "MXM3_271",
     "MXM3_273",
     "MXM3_195",
     "MXM3_197",
     "MXM3_177",
     "MXM3_179",
     "MXM3_181",
     "MXM3_183",
     "MXM3_185",
     "MXM3_187";
};

&lsio_gpio3 {
 gpio-line-names = "MXM3_191",
     "",
     "MXM3_221",
     "MXM3_225",
     "MXM3_223",
     "MXM3_227",
     "MXM3_200",
     "MXM3_235",
     "MXM3_231",
     "MXM3_229",
     "MXM3_233",
     "MXM3_204",
     "MXM3_196",
     "",
     "MXM3_202",
     "",
     "",
     "",
     "MXM3_305",
     "MXM3_307",
     "MXM3_309",
     "MXM3_311",
     "MXM3_315",
     "MXM3_317",
     "MXM3_319",
     "MXM3_321",
     "MXM3_15/GPIO7",
     "MXM3_63",
     "MXM3_17/GPIO8",
     "MXM3_12",
     "MXM3_14",
     "MXM3_16";
};

&lsio_gpio4 {
 gpio-line-names = "MXM3_18",
     "MXM3_11/GPIO5",
     "MXM3_13/GPIO6",
     "MXM3_274",
     "MXM3_84",
     "MXM3_262",
     "MXM3_96",
     "",
     "",
     "",
     "",
     "",
     "MXM3_190",
     "",
     "",
     "",
     "MXM3_269",
     "MXM3_251",
     "MXM3_253",
     "MXM3_295",
     "MXM3_299",
     "MXM3_301",
     "MXM3_297",
     "MXM3_293",
     "MXM3_291",
     "MXM3_289",
     "MXM3_287";


 pcie-sata-hog {
  gpios = <27 0>;
 };

};

&lsio_gpio5 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "MXM3_150",
     "MXM3_160",
     "MXM3_162",
     "MXM3_144",
     "MXM3_146",
     "MXM3_148",
     "MXM3_152",
     "MXM3_156",
     "MXM3_158",
     "MXM3_159",
     "MXM3_184",
     "MXM3_180",
     "MXM3_186",
     "MXM3_188",
     "MXM3_176",
     "MXM3_178";
};

&lsio_gpio6 {
 gpio-line-names = "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "MXM3_261",
     "MXM3_263",
     "MXM3_259",
     "MXM3_257",
     "MXM3_255",
     "MXM3_128",
     "MXM3_130",
     "MXM3_265",
     "MXM3_249",
     "MXM3_247",
     "MXM3_245",
     "MXM3_243";
};

&pinctrl_fec1 {
 fsl,pins =

  <255 0 0x000014a0>,
  <166 0 0x06000020>,
  <165 0 0x06000020>,
  <244 0 0x06000020>,
  <243 0 0x06000020>,
  <245 0 0x06000020>,
  <246 0 0x06000020>,
  <247 0 0x06000020>,
  <248 0 0x06000020>,
  <249 0 0x06000020>,
  <250 0 0x06000020>,
  <251 0 0x06000020>,
  <252 0 0x06000020>,
  <253 0 0x06000020>,
  <254 0 0x06000020>,
  <167 0 0x06000020>,

  <57 3 0x06000020>,

  <51 3 0x04000060>;
};

&pinctrl_fec1_sleep {
 fsl,pins =
  <255 0 0x000014a0>,
  <166 3 0x04000040>,
  <165 3 0x04000040>,
  <244 3 0x04000040>,
  <243 3 0x04000040>,
  <245 3 0x04000040>,
  <246 3 0x04000040>,
  <247 3 0x04000040>,
  <248 3 0x04000040>,
  <249 3 0x04000040>,
  <250 3 0x04000040>,
  <251 3 0x04000040>,
  <252 3 0x04000040>,
  <253 3 0x04000040>,
  <254 3 0x04000040>,
  <167 3 0x04000040>,
  <57 3 0x04000040>,
  <51 3 0x04000040>;
};

&iomuxc {

 pinctrl_lpi2c0: lpi2c0grp {
  fsl,pins =
   <82 1 0x04000022>,
   <83 1 0x04000022>;
 };
};


&pinctrl_pcie_sata_refclk {
 fsl,pins =
  <198 3 0x00000021>;
};




&usdhc2 {




 no-1-8-v;
};


&usdhc3 {




 no-1-8-v;
};
# 9 "arch/arm64/boot/dts/freescale/imx8qm-apalis-ixora-v1.1.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-apalis-ixora-v1.1.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8-apalis-ixora-v1.1.dtsi" 2

/ {
 aliases {
  rtc0 = &rtc_i2c;
  rtc1 = &rtc;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_leds_ixora>;


  led-1 {
   color = <2>;
   default-state = "off";
   function = "status";
   gpios = <&lsio_gpio5 27 0>;
  };


  led-2 {
   color = <1>;
   default-state = "off";
   function = "status";
   gpios = <&lsio_gpio5 29 0>;
  };


  led-3 {
   color = <2>;
   default-state = "off";
   function = "status";
   gpios = <&lsio_gpio5 20 0>;
  };


  led-4 {
   color = <1>;
   default-state = "off";
   function = "status";
   gpios = <&lsio_gpio5 21 0>;
  };
 };

 reg_usb_host_vbus: regulator-usb-host-vbus {
  regulator-name = "VCC_USBH(2|4)";
 };
};

&adc0 {
 status = "okay";
};

&adc1 {
 status = "okay";
};
# 74 "arch/arm64/boot/dts/freescale/imx8-apalis-ixora-v1.1.dtsi"
&fec1 {
 status = "okay";
};


&flexcan1 {
 status = "okay";
};


&flexcan2 {
 status = "okay";
};




&i2c2 {
 status = "okay";


 rtc_i2c: rtc@68 {
  status = "okay";
 };
};


&i2c3 {
 status = "okay";
};

&iomuxc {
 pinctrl-0 = <&pinctrl_cam1_gpios>, <&pinctrl_dap1_gpios>,
      <&pinctrl_esai0_gpios>, <&pinctrl_fec2_gpios>,
      <&pinctrl_gpio3>, <&pinctrl_gpio4>, <&pinctrl_gpio_usbh_oc_n>,
      <&pinctrl_lpuart1ctrl>, <&pinctrl_lvds0_i2c0_gpio>,
      <&pinctrl_lvds1_i2c0_gpios>, <&pinctrl_mipi_dsi_0_1_en>,
      <&pinctrl_mipi_dsi1_gpios>, <&pinctrl_mlb_gpios>,
      <&pinctrl_qspi1a_gpios>, <&pinctrl_sata1_act>,
      <&pinctrl_sim0_gpios>, <&pinctrl_uart24_forceoff>,
      <&pinctrl_usdhc1_gpios>;

 pinctrl_leds_ixora: ledsixoragrp {
  fsl,pins = <239 3 0x06000061>,
      <241 3 0x06000061>,
      <231 3 0x06000061>,
      <232 3 0x06000061>;
 };

 pinctrl_uart24_forceoff: uart24forceoffgrp {
  fsl,pins = <237 3 0x00000021>;
 };
};


&lpspi0 {
 status = "okay";
};


&lpspi2 {
 status = "okay";
};


&lpuart0 {
 status = "okay";
};


&lpuart1 {
 status = "okay";
};


&lpuart2 {
 status = "okay";
};


&lpuart3 {
 status = "okay";
};

&lsio_gpio5 {
 gpio-line-names = "gpio5-00", "gpio5-01", "gpio5-02", "gpio5-03",
     "gpio5-04", "gpio5-05", "gpio5-06", "gpio5-07",
     "gpio5-08", "gpio5-09", "gpio5-10", "gpio5-11",
     "gpio5-12", "gpio5-13", "gpio5-14", "gpio5-15",
     "gpio5-16", "gpio5-17", "gpio5-18", "gpio5-19",
     "LED-5-GREEN", "LED-5-RED", "gpio5-22", "gpio5-23",
     "gpio5-24", "UART24-FORCEOFF", "gpio5-26",
     "LED-4-GREEN", "gpio5-28", "LED-4-RED", "gpio5-30",
     "gpio5-31";
 ngpios = <32>;
};


&lsio_pwm0 {
 status = "okay";
};


&lsio_pwm1 {
 status = "okay";
};


&lsio_pwm2 {
 status = "okay";
};


&lsio_pwm3 {
 status = "okay";
};
# 206 "arch/arm64/boot/dts/freescale/imx8-apalis-ixora-v1.1.dtsi"
&usbotg1 {
 status = "okay";
};




&usdhc2 {
 pinctrl-0 = <&pinctrl_usdhc2_4bit>, <&pinctrl_mmc1_cd>;
 pinctrl-1 = <&pinctrl_usdhc2_4bit_100mhz>, <&pinctrl_mmc1_cd>;
 pinctrl-2 = <&pinctrl_usdhc2_4bit_200mhz>, <&pinctrl_mmc1_cd>;
 pinctrl-3 = <&pinctrl_usdhc2_4bit_sleep>, <&pinctrl_mmc1_cd_sleep>;
 bus-width = <4>;
 status = "okay";
};
# 10 "arch/arm64/boot/dts/freescale/imx8qm-apalis-ixora-v1.1.dts" 2

/ {
 model = "Toradex Apalis iMX8QM/QP on Apalis Ixora V1.1 Carrier Board";
 compatible = "toradex,apalis-imx8-ixora-v1.1",
       "toradex,apalis-imx8",
       "fsl,imx8qm";
};
