# Codtech_task2
NAME: PUNAM KUMARI
COMPANY: CODTECH IT SOLUTIONS
ID: CT08DS2372
DURATION: 15 JUNE TO 15 JULY
OVERVIEW OF THE PROJECT
OBJECTIVE
FINITE STATE MACHINE(FSM) DESIGN
DESIGN FSMs USING VERILOG OR VHDL IN THE VLSI SOFTWARE ENVIRONMENT . WRITE TESTBENCHES TO TEST DIFFERENT STATES AND TRANSITIONS OF THE FSM. STIMULATE THE FSM BEHAVIOUR AND VERIFY ITS CORRECTNESS.
