int F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nmemset ( & V_4 -> V_5 , 0 , sizeof( V_4 -> V_5 ) ) ;\r\nF_2 ( & V_4 -> V_5 . V_6 ) ;\r\nV_4 -> V_5 . V_7 = 0xffffffffUL ;\r\nV_4 -> V_5 . V_8 = 0xffffffffUL ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned F_3 ( T_1 * V_9 )\r\n{\r\nstruct V_10 * V_11 ;\r\nT_1 * V_12 ;\r\nunsigned V_13 ;\r\nif ( ! F_4 ( & V_9 -> V_6 ) ) {\r\nF_5 ( & V_9 -> V_6 , & V_14 ) ;\r\n}\r\nelse {\r\nV_13 = F_6 ( V_15 , V_16 , 1 ) ;\r\nif ( V_13 < V_16 ) {\r\nF_7 ( V_13 , V_15 ) ;\r\n}\r\nelse {\r\nV_12 = NULL ;\r\nF_8 (_p, &cxn_owners_lru) {\r\nV_12 = F_9 ( V_11 , T_1 , V_6 ) ;\r\nif ( ! V_12 -> V_17 && V_12 -> V_18 != V_19 )\r\nbreak;\r\n}\r\nF_10 ( V_11 == & V_14 ) ;\r\nV_13 = V_12 -> V_18 ;\r\nV_12 -> V_18 = 0 ;\r\nF_11 ( & V_12 -> V_6 ) ;\r\nF_12 ( V_13 ) ;\r\n}\r\nV_9 -> V_18 = V_13 ;\r\nF_13 ( & V_9 -> V_6 , & V_14 ) ;\r\n}\r\nreturn V_9 -> V_18 ;\r\n}\r\nvoid F_14 ( T_1 * V_20 , T_1 * V_9 , T_2 * V_21 )\r\n{\r\nunsigned long V_22 ;\r\nV_22 = F_15 ( V_21 ) ;\r\nV_20 -> V_17 = 0 ;\r\nasm volatile("movsg scr0,%0" : "=r"(old->itlb_cached_pge));\r\nasm volatile("movsg dampr4,%0" : "=r"(old->itlb_ptd_mapping));\r\nasm volatile("movsg scr1,%0" : "=r"(old->dtlb_cached_pge));\r\nasm volatile("movsg dampr5,%0" : "=r"(old->dtlb_ptd_mapping));\r\nF_16 ( & V_23 ) ;\r\nF_3 ( V_9 ) ;\r\nV_9 -> V_17 = 1 ;\r\nF_17 ( & V_23 ) ;\r\nasm volatile("movgs %0,cxnr" : : "r"(ctx->id));\r\nasm volatile("movgs %0,scr0" : : "r"(ctx->itlb_cached_pge));\r\nasm volatile("movgs %0,dampr4" : : "r"(ctx->itlb_ptd_mapping));\r\nasm volatile("movgs %0,scr1" : : "r"(ctx->dtlb_cached_pge));\r\nasm volatile("movgs %0,dampr5" : : "r"(ctx->dtlb_ptd_mapping));\r\nasm volatile("movgs %0,ttbr" : : "r"(_pgd));\r\nasm volatile("movgs %0,dampr3"\r\n:: "r"(_pgd | xAMPRx_L | xAMPRx_M | xAMPRx_SS_16Kb |\r\nxAMPRx_S | xAMPRx_C | xAMPRx_V));\r\n}\r\nvoid F_18 ( struct V_3 * V_4 )\r\n{\r\nT_1 * V_9 = & V_4 -> V_5 ;\r\nF_16 ( & V_23 ) ;\r\nif ( ! F_4 ( & V_9 -> V_6 ) ) {\r\nif ( V_9 -> V_18 == V_19 )\r\nV_19 = - 1 ;\r\nF_11 ( & V_9 -> V_6 ) ;\r\nF_19 ( V_9 -> V_18 , V_15 ) ;\r\nF_12 ( V_9 -> V_18 ) ;\r\nV_9 -> V_18 = 0 ;\r\n}\r\nF_17 ( & V_23 ) ;\r\n}\r\nchar * F_20 ( struct V_3 * V_4 , char * V_24 )\r\n{\r\nF_16 ( & V_23 ) ;\r\nV_24 += sprintf ( V_24 , L_1 , V_4 -> V_5 . V_18 ) ;\r\nF_17 ( & V_23 ) ;\r\nreturn V_24 ;\r\n}\r\nint F_21 ( T_3 V_25 )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_3 * V_4 = NULL ;\r\nint V_26 ;\r\nif ( V_25 == 0 ) {\r\nV_19 = - 1 ;\r\nreturn 0 ;\r\n}\r\nV_26 = - V_27 ;\r\nF_22 ( & V_28 ) ;\r\nV_2 = F_23 ( V_25 ) ;\r\nif ( V_2 ) {\r\nV_26 = - V_29 ;\r\nF_24 ( V_2 ) ;\r\nif ( V_2 -> V_4 ) {\r\nV_4 = V_2 -> V_4 ;\r\nF_25 ( V_4 ) ;\r\nV_26 = 0 ;\r\n}\r\nF_26 ( V_2 ) ;\r\n}\r\nF_27 ( & V_28 ) ;\r\nif ( V_26 < 0 )\r\nreturn V_26 ;\r\nF_16 ( & V_23 ) ;\r\nV_19 = F_3 ( & V_4 -> V_5 ) ;\r\nF_17 ( & V_23 ) ;\r\nF_28 ( V_4 ) ;\r\nreturn 0 ;\r\n}
