

================================================================
== Vitis HLS Report for 'runLayer_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Thu Mar  3 10:55:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.304 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_29_2  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inNeurons = alloca i32 1"   --->   Operation 8 'alloca' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv205 = alloca i32 1"   --->   Operation 9 'alloca' 'conv205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%numOfInNeurons_cast1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfInNeurons_cast1"   --->   Operation 10 'read' 'numOfInNeurons_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_r_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_r_load"   --->   Operation 11 'read' 'output_r_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%numOfInNeurons_cast1_cast = zext i16 %numOfInNeurons_cast1_read"   --->   Operation 12 'zext' 'numOfInNeurons_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %output_r_load_read, i16 %conv205"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %inNeurons"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inNeurons_1 = load i16 %inNeurons" [Neuron_1/neural_layer.cpp:29]   --->   Operation 18 'load' 'inNeurons_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i16 %inNeurons_1" [Neuron_1/neural_layer.cpp:29]   --->   Operation 20 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.42ns)   --->   "%icmp_ln29 = icmp_slt  i17 %sext_ln29, i17 %numOfInNeurons_cast1_cast" [Neuron_1/neural_layer.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%inNeurons_2 = add i16 %inNeurons_1, i16 1" [Neuron_1/neural_layer.cpp:29]   --->   Operation 23 'add' 'inNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %._crit_edge.loopexit.exitStub, void %.split" [Neuron_1/neural_layer.cpp:29]   --->   Operation 24 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i16 %inNeurons_1" [Neuron_1/neural_layer.cpp:31]   --->   Operation 25 'zext' 'zext_ln31' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_weights_addr = getelementptr i16 %tmp_weights, i64 0, i64 %zext_ln31" [Neuron_1/neural_layer.cpp:31]   --->   Operation 26 'getelementptr' 'tmp_weights_addr' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%tmp_weights_load = load i7 %tmp_weights_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 27 'load' 'tmp_weights_load' <Predicate = (icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln31" [Neuron_1/neural_layer.cpp:31]   --->   Operation 28 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 29 'load' 'input_r_load' <Predicate = (icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln29 = store i16 %inNeurons_2, i16 %inNeurons" [Neuron_1/neural_layer.cpp:29]   --->   Operation 30 'store' 'store_ln29' <Predicate = (icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%tmp_weights_load = load i7 %tmp_weights_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 31 'load' 'tmp_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 32 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node add_ln31)   --->   "%mul_ln31 = mul i16 %input_r_load, i16 %tmp_weights_load" [Neuron_1/neural_layer.cpp:31]   --->   Operation 33 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node add_ln31)   --->   "%mul_ln31 = mul i16 %input_r_load, i16 %tmp_weights_load" [Neuron_1/neural_layer.cpp:31]   --->   Operation 34 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%conv205_load = load i16 %conv205" [Neuron_1/neural_layer.cpp:31]   --->   Operation 35 'load' 'conv205_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node add_ln31)   --->   "%mul_ln31 = mul i16 %input_r_load, i16 %tmp_weights_load" [Neuron_1/neural_layer.cpp:31]   --->   Operation 36 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln31 = add i16 %mul_ln31, i16 %conv205_load" [Neuron_1/neural_layer.cpp:31]   --->   Operation 37 'add' 'add_ln31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%conv205_load_1 = load i16 %conv205"   --->   Operation 42 'load' 'conv205_load_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv205_out, i16 %conv205_load_1"   --->   Operation 43 'write' 'write_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Neuron_1/neural_layer.cpp:29]   --->   Operation 38 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln31 = add i16 %mul_ln31, i16 %conv205_load" [Neuron_1/neural_layer.cpp:31]   --->   Operation 39 'add' 'add_ln31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln31 = store i16 %add_ln31, i16 %conv205" [Neuron_1/neural_layer.cpp:31]   --->   Operation 40 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfInNeurons_cast1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv205_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inNeurons                 (alloca           ) [ 010000]
conv205                   (alloca           ) [ 011111]
numOfInNeurons_cast1_read (read             ) [ 000000]
output_r_load_read        (read             ) [ 000000]
numOfInNeurons_cast1_cast (zext             ) [ 000000]
specmemcore_ln0           (specmemcore      ) [ 000000]
specinterface_ln0         (specinterface    ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
inNeurons_1               (load             ) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
sext_ln29                 (sext             ) [ 000000]
icmp_ln29                 (icmp             ) [ 011110]
empty                     (speclooptripcount) [ 000000]
inNeurons_2               (add              ) [ 000000]
br_ln29                   (br               ) [ 000000]
zext_ln31                 (zext             ) [ 000000]
tmp_weights_addr          (getelementptr    ) [ 011000]
input_r_addr              (getelementptr    ) [ 011000]
store_ln29                (store            ) [ 000000]
tmp_weights_load          (load             ) [ 010110]
input_r_load              (load             ) [ 010110]
conv205_load              (load             ) [ 010001]
mul_ln31                  (mul              ) [ 010001]
specloopname_ln29         (specloopname     ) [ 000000]
add_ln31                  (add              ) [ 000000]
store_ln31                (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
conv205_load_1            (load             ) [ 000000]
write_ln0                 (write            ) [ 000000]
ret_ln0                   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numOfInNeurons_cast1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInNeurons_cast1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv205_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv205_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="inNeurons_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inNeurons/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="conv205_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv205/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="numOfInNeurons_cast1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInNeurons_cast1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_r_load_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_load_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_weights_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="16" slack="0"/>
<pin id="83" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_weights_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_weights_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_r_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="numOfInNeurons_cast1_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numOfInNeurons_cast1_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="inNeurons_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inNeurons_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln29_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln29_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inNeurons_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inNeurons_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln31_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln29_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="conv205_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="3"/>
<pin id="151" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv205_load/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln31_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="4"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv205_load_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="3"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv205_load_1/4 "/>
</bind>
</comp>

<comp id="160" class="1007" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln31/2 add_ln31/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="inNeurons_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons "/>
</bind>
</comp>

<comp id="176" class="1005" name="conv205_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv205 "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln29_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="3"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_weights_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_weights_addr "/>
</bind>
</comp>

<comp id="193" class="1005" name="input_r_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_weights_load_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_weights_load "/>
</bind>
</comp>

<comp id="203" class="1005" name="input_r_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="208" class="1005" name="conv205_load_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv205_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="60" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="105" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="119" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="119" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="148"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="165"><net_src comp="99" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="86" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="172"><net_src comp="52" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="179"><net_src comp="56" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="187"><net_src comp="126" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="79" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="196"><net_src comp="92" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="201"><net_src comp="86" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="206"><net_src comp="99" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="211"><net_src comp="149" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv205_out | {4 }
 - Input state : 
	Port: runLayer_Pipeline_VITIS_LOOP_29_2 : output_r_load | {1 }
	Port: runLayer_Pipeline_VITIS_LOOP_29_2 : numOfInNeurons_cast1 | {1 }
	Port: runLayer_Pipeline_VITIS_LOOP_29_2 : tmp_weights | {1 2 }
	Port: runLayer_Pipeline_VITIS_LOOP_29_2 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		inNeurons_1 : 1
		sext_ln29 : 2
		icmp_ln29 : 3
		inNeurons_2 : 2
		br_ln29 : 4
		zext_ln31 : 2
		tmp_weights_addr : 3
		tmp_weights_load : 4
		input_r_addr : 3
		input_r_load : 4
		store_ln29 : 3
	State 2
		mul_ln31 : 1
	State 3
	State 4
		add_ln31 : 1
		write_ln0 : 1
	State 5
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |          inNeurons_2_fu_132          |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln29_fu_126           |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_160              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   read   | numOfInNeurons_cast1_read_read_fu_60 |    0    |    0    |    0    |
|          |     output_r_load_read_read_fu_66    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_72        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |   numOfInNeurons_cast1_cast_fu_105   |    0    |    0    |    0    |
|          |           zext_ln31_fu_138           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   sext   |           sext_ln29_fu_122           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    1    |    0    |    36   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  conv205_load_reg_208  |   16   |
|     conv205_reg_176    |   16   |
|    icmp_ln29_reg_184   |    1   |
|    inNeurons_reg_169   |   16   |
|  input_r_addr_reg_193  |    7   |
|  input_r_load_reg_203  |   16   |
|tmp_weights_addr_reg_188|    7   |
|tmp_weights_load_reg_198|   16   |
+------------------------+--------+
|          Total         |   95   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_160    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_160    |  p1  |   3  |  16  |   48   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   108  ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   95   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   95   |   77   |
+-----------+--------+--------+--------+--------+
