// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "07/30/2021 23:57:25"

// 
// Device: Altera EP4CGX110DF27C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fourTrueDualPortRam (
	clk,
	din_aReal,
	din_aImag,
	din_bReal,
	din_bImag,
	din_cReal,
	din_cImag,
	din_dReal,
	din_dImag,
	we,
	readAddrReal,
	readAddrImag,
	writeAddrReal,
	writeAddrImag,
	dout_aReal,
	dout_aImag,
	dout_bReal,
	dout_bImag,
	dout_cReal,
	dout_cImag,
	dout_dReal,
	dout_dImag);
input 	clk;
input 	[15:0] din_aReal;
input 	[15:0] din_aImag;
input 	[15:0] din_bReal;
input 	[15:0] din_bImag;
input 	[15:0] din_cReal;
input 	[15:0] din_cImag;
input 	[15:0] din_dReal;
input 	[15:0] din_dImag;
input 	we;
input 	[2:0] readAddrReal;
input 	[2:0] readAddrImag;
input 	[2:0] writeAddrReal;
input 	[2:0] writeAddrImag;
output 	[15:0] dout_aReal;
output 	[15:0] dout_aImag;
output 	[15:0] dout_bReal;
output 	[15:0] dout_bImag;
output 	[15:0] dout_cReal;
output 	[15:0] dout_cImag;
output 	[15:0] dout_dReal;
output 	[15:0] dout_dImag;

// Design Ports Information
// dout_aReal[0]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[1]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[2]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[4]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[5]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[6]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[8]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[9]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[10]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[11]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[12]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[13]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[14]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aReal[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[0]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[1]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[2]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[3]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[6]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[7]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[8]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[9]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[10]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[11]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[12]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[13]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[14]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_aImag[15]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[1]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[2]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[3]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[4]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[6]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[7]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[8]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[10]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[14]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bReal[15]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[2]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[4]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[8]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[11]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[12]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[14]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_bImag[15]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[1]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[10]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[11]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[13]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[14]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cReal[15]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[5]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[7]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[8]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[9]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[10]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[11]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[13]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[14]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_cImag[15]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[0]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[3]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[4]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[5]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[8]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[10]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[11]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[12]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[13]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[14]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dReal[15]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[0]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[1]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[2]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[3]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[5]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[7]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[9]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[11]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[12]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[13]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[14]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_dImag[15]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddrReal[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddrReal[1]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddrReal[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddrImag[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddrImag[1]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readAddrImag[2]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[0]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddrReal[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddrReal[2]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddrReal[1]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[0]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddrImag[0]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddrImag[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAddrImag[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[1]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[2]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[2]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[3]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[4]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[5]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[5]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[6]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[6]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[8]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[8]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[9]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[9]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[10]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[10]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[11]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[11]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[12]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[12]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[13]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[13]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[14]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[14]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aReal[15]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_aImag[15]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[4]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[4]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[5]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[7]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[8]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[8]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[9]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[10]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[11]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[11]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[12]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[13]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[13]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[14]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bReal[15]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_bImag[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[0]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[5]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[6]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[7]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[8]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[8]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[9]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[11]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[11]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[12]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[13]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[13]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[14]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[14]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cReal[15]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_cImag[15]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[1]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[2]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[3]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[3]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[4]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[5]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[5]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[6]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[6]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[8]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[8]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[9]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[9]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[10]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[10]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[11]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[11]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[12]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[12]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[13]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[13]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[14]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dReal[15]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din_dImag[15]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("dotProduct_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \a|ram~94_q ;
wire \a|ram~78_q ;
wire \a|ram~62_q ;
wire \b|ram~112_q ;
wire \b|ram~82_q ;
wire \b|ram~34_q ;
wire \b|ram~116_q ;
wire \b|ram~40_q ;
wire \b|ram~122_q ;
wire \b|ram~124_q ;
wire \b|ram~93_q ;
wire \b|ram~46_q ;
wire \b|ram~47_q ;
wire \c|ram~34_q ;
wire \c|ram~84_q ;
wire \c|ram~22_q ;
wire \c|ram~6_q ;
wire \c|ram~120_q ;
wire \c|ram~56_q ;
wire \c|ram~58_q ;
wire \c|ram~92_q ;
wire \c|ram~76_q ;
wire \c|ram~44_q ;
wire \c|ram~12_q ;
wire \c|ram~46_q ;
wire \d|ram~114_q ;
wire \d|ram~58_q ;
wire \d|ram~124_q ;
wire \d|ram~93_q ;
wire \a|ram~244_combout ;
wire \a|ram~246_combout ;
wire \a|ram~243_combout ;
wire \b|ram~135_combout ;
wire \b|ram~148_combout ;
wire \b|ram~144_combout ;
wire \b|ram~167_combout ;
wire \b|ram~192_combout ;
wire \b|ram~215_combout ;
wire \b|ram~231_combout ;
wire \b|ram~236_combout ;
wire \b|ram~240_combout ;
wire \b|ram~248_combout ;
wire \c|ram~144_combout ;
wire \c|ram~164_combout ;
wire \c|ram~177_combout ;
wire \c|ram~178_combout ;
wire \c|ram~199_combout ;
wire \c|ram~195_combout ;
wire \c|ram~211_combout ;
wire \c|ram~228_combout ;
wire \c|ram~230_combout ;
wire \c|ram~224_combout ;
wire \c|ram~226_combout ;
wire \c|ram~240_combout ;
wire \d|ram~151_combout ;
wire \d|ram~211_combout ;
wire \d|ram~231_combout ;
wire \d|ram~236_combout ;
wire \b|ram~288_combout ;
wire \c|ram~288_combout ;
wire \c|ram~331_combout ;
wire \c|ram~332_combout ;
wire \c|ram~368_combout ;
wire \we~input_o ;
wire \dout_aReal[0]~output_o ;
wire \dout_aReal[1]~output_o ;
wire \dout_aReal[2]~output_o ;
wire \dout_aReal[3]~output_o ;
wire \dout_aReal[4]~output_o ;
wire \dout_aReal[5]~output_o ;
wire \dout_aReal[6]~output_o ;
wire \dout_aReal[7]~output_o ;
wire \dout_aReal[8]~output_o ;
wire \dout_aReal[9]~output_o ;
wire \dout_aReal[10]~output_o ;
wire \dout_aReal[11]~output_o ;
wire \dout_aReal[12]~output_o ;
wire \dout_aReal[13]~output_o ;
wire \dout_aReal[14]~output_o ;
wire \dout_aReal[15]~output_o ;
wire \dout_aImag[0]~output_o ;
wire \dout_aImag[1]~output_o ;
wire \dout_aImag[2]~output_o ;
wire \dout_aImag[3]~output_o ;
wire \dout_aImag[4]~output_o ;
wire \dout_aImag[5]~output_o ;
wire \dout_aImag[6]~output_o ;
wire \dout_aImag[7]~output_o ;
wire \dout_aImag[8]~output_o ;
wire \dout_aImag[9]~output_o ;
wire \dout_aImag[10]~output_o ;
wire \dout_aImag[11]~output_o ;
wire \dout_aImag[12]~output_o ;
wire \dout_aImag[13]~output_o ;
wire \dout_aImag[14]~output_o ;
wire \dout_aImag[15]~output_o ;
wire \dout_bReal[0]~output_o ;
wire \dout_bReal[1]~output_o ;
wire \dout_bReal[2]~output_o ;
wire \dout_bReal[3]~output_o ;
wire \dout_bReal[4]~output_o ;
wire \dout_bReal[5]~output_o ;
wire \dout_bReal[6]~output_o ;
wire \dout_bReal[7]~output_o ;
wire \dout_bReal[8]~output_o ;
wire \dout_bReal[9]~output_o ;
wire \dout_bReal[10]~output_o ;
wire \dout_bReal[11]~output_o ;
wire \dout_bReal[12]~output_o ;
wire \dout_bReal[13]~output_o ;
wire \dout_bReal[14]~output_o ;
wire \dout_bReal[15]~output_o ;
wire \dout_bImag[0]~output_o ;
wire \dout_bImag[1]~output_o ;
wire \dout_bImag[2]~output_o ;
wire \dout_bImag[3]~output_o ;
wire \dout_bImag[4]~output_o ;
wire \dout_bImag[5]~output_o ;
wire \dout_bImag[6]~output_o ;
wire \dout_bImag[7]~output_o ;
wire \dout_bImag[8]~output_o ;
wire \dout_bImag[9]~output_o ;
wire \dout_bImag[10]~output_o ;
wire \dout_bImag[11]~output_o ;
wire \dout_bImag[12]~output_o ;
wire \dout_bImag[13]~output_o ;
wire \dout_bImag[14]~output_o ;
wire \dout_bImag[15]~output_o ;
wire \dout_cReal[0]~output_o ;
wire \dout_cReal[1]~output_o ;
wire \dout_cReal[2]~output_o ;
wire \dout_cReal[3]~output_o ;
wire \dout_cReal[4]~output_o ;
wire \dout_cReal[5]~output_o ;
wire \dout_cReal[6]~output_o ;
wire \dout_cReal[7]~output_o ;
wire \dout_cReal[8]~output_o ;
wire \dout_cReal[9]~output_o ;
wire \dout_cReal[10]~output_o ;
wire \dout_cReal[11]~output_o ;
wire \dout_cReal[12]~output_o ;
wire \dout_cReal[13]~output_o ;
wire \dout_cReal[14]~output_o ;
wire \dout_cReal[15]~output_o ;
wire \dout_cImag[0]~output_o ;
wire \dout_cImag[1]~output_o ;
wire \dout_cImag[2]~output_o ;
wire \dout_cImag[3]~output_o ;
wire \dout_cImag[4]~output_o ;
wire \dout_cImag[5]~output_o ;
wire \dout_cImag[6]~output_o ;
wire \dout_cImag[7]~output_o ;
wire \dout_cImag[8]~output_o ;
wire \dout_cImag[9]~output_o ;
wire \dout_cImag[10]~output_o ;
wire \dout_cImag[11]~output_o ;
wire \dout_cImag[12]~output_o ;
wire \dout_cImag[13]~output_o ;
wire \dout_cImag[14]~output_o ;
wire \dout_cImag[15]~output_o ;
wire \dout_dReal[0]~output_o ;
wire \dout_dReal[1]~output_o ;
wire \dout_dReal[2]~output_o ;
wire \dout_dReal[3]~output_o ;
wire \dout_dReal[4]~output_o ;
wire \dout_dReal[5]~output_o ;
wire \dout_dReal[6]~output_o ;
wire \dout_dReal[7]~output_o ;
wire \dout_dReal[8]~output_o ;
wire \dout_dReal[9]~output_o ;
wire \dout_dReal[10]~output_o ;
wire \dout_dReal[11]~output_o ;
wire \dout_dReal[12]~output_o ;
wire \dout_dReal[13]~output_o ;
wire \dout_dReal[14]~output_o ;
wire \dout_dReal[15]~output_o ;
wire \dout_dImag[0]~output_o ;
wire \dout_dImag[1]~output_o ;
wire \dout_dImag[2]~output_o ;
wire \dout_dImag[3]~output_o ;
wire \dout_dImag[4]~output_o ;
wire \dout_dImag[5]~output_o ;
wire \dout_dImag[6]~output_o ;
wire \dout_dImag[7]~output_o ;
wire \dout_dImag[8]~output_o ;
wire \dout_dImag[9]~output_o ;
wire \dout_dImag[10]~output_o ;
wire \dout_dImag[11]~output_o ;
wire \dout_dImag[12]~output_o ;
wire \dout_dImag[13]~output_o ;
wire \dout_dImag[14]~output_o ;
wire \dout_dImag[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \readAddrReal[1]~input_o ;
wire \din_aReal[0]~input_o ;
wire \a|ram~128_combout ;
wire \din_aImag[0]~input_o ;
wire \writeAddrImag[1]~input_o ;
wire \writeAddrImag[0]~input_o ;
wire \writeAddrImag[2]~input_o ;
wire \rtl~1_combout ;
wire \a|ram~32_q ;
wire \a|ram~130_combout ;
wire \rtl~5_combout ;
wire \a|ram~0_q ;
wire \readAddrReal[0]~input_o ;
wire \a|ram~129_combout ;
wire \rtl~3_combout ;
wire \a|ram~16_q ;
wire \a|ram~258_combout ;
wire \a|ram~259_combout ;
wire \writeAddrReal[0]~input_o ;
wire \writeAddrReal[2]~input_o ;
wire \writeAddrReal[1]~input_o ;
wire \rtl~8_combout ;
wire \a|ram~132_combout ;
wire \rtl~9_combout ;
wire \a|ram~80_q ;
wire \rtl~14_combout ;
wire \a|ram~135_combout ;
wire \rtl~15_combout ;
wire \a|ram~112_q ;
wire \a|ram~133_combout ;
wire \rtl~11_combout ;
wire \a|ram~96_q ;
wire \a|ram~134_combout ;
wire \rtl~13_combout ;
wire \a|ram~64_q ;
wire \a|ram~256_combout ;
wire \a|ram~257_combout ;
wire \a|ram~260_combout ;
wire \din_aReal[1]~input_o ;
wire \a|ram~136_combout ;
wire \din_aImag[1]~input_o ;
wire \a|ram~33_q ;
wire \a|ram~139_combout ;
wire \rtl~7_combout ;
wire \a|ram~49_q ;
wire \a|ram~138_combout ;
wire \a|ram~1_q ;
wire \a|ram~137_combout ;
wire \a|ram~17_q ;
wire \a|ram~263_combout ;
wire \a|ram~264_combout ;
wire \a|ram~140_combout ;
wire \a|ram~81_q ;
wire \a|ram~143_combout ;
wire \a|ram~113_q ;
wire \a|ram~142_combout ;
wire \a|ram~65_q ;
wire \a|ram~141_combout ;
wire \a|ram~97_q ;
wire \a|ram~261_combout ;
wire \a|ram~262_combout ;
wire \a|ram~265_combout ;
wire \readAddrReal[2]~input_o ;
wire \din_aReal[2]~input_o ;
wire \a|ram~147_combout ;
wire \din_aImag[2]~input_o ;
wire \a|ram~50_q ;
wire \rtl~4_combout ;
wire \a|ram~146_combout ;
wire \a|ram~2_q ;
wire \rtl~2_combout ;
wire \a|ram~145_combout ;
wire \a|ram~18_q ;
wire \a|ram~268_combout ;
wire \a|ram~269_combout ;
wire \a|ram~151_combout ;
wire \a|ram~114_q ;
wire \a|ram~148_combout ;
wire \a|ram~82_q ;
wire \a|ram~150_combout ;
wire \a|ram~66_q ;
wire \a|ram~149_combout ;
wire \a|ram~98_q ;
wire \a|ram~266_combout ;
wire \a|ram~267_combout ;
wire \a|ram~270_combout ;
wire \din_aReal[3]~input_o ;
wire \a|ram~159_combout ;
wire \din_aImag[3]~input_o ;
wire \a|ram~115_q ;
wire \a|ram~156_combout ;
wire \a|ram~83_q ;
wire \a|ram~158_combout ;
wire \a|ram~67_q ;
wire \a|ram~271_combout ;
wire \a|ram~272_combout ;
wire \a|ram~152_combout ;
wire \a|ram~35_q ;
wire \a|ram~154_combout ;
wire \a|ram~3_q ;
wire \a|ram~273_combout ;
wire \a|ram~274_combout ;
wire \a|ram~275_combout ;
wire \din_aReal[4]~input_o ;
wire \a|ram~160_combout ;
wire \din_aImag[4]~input_o ;
wire \a|ram~36_q ;
wire \a|ram~161_combout ;
wire \a|ram~20_q ;
wire \a|ram~162_combout ;
wire \a|ram~4_q ;
wire \a|ram~278_combout ;
wire \rtl~6_combout ;
wire \a|ram~163_combout ;
wire \a|ram~52_q ;
wire \a|ram~279_combout ;
wire \a|ram~164_combout ;
wire \a|ram~84_q ;
wire \a|ram~167_combout ;
wire \a|ram~116_q ;
wire \a|ram~165_combout ;
wire \a|ram~100_q ;
wire \a|ram~166_combout ;
wire \a|ram~68_q ;
wire \a|ram~276_combout ;
wire \a|ram~277_combout ;
wire \a|ram~280_combout ;
wire \din_aReal[5]~input_o ;
wire \a|ram~175_combout ;
wire \din_aImag[5]~input_o ;
wire \a|ram~117_q ;
wire \rtl~10_combout ;
wire \a|ram~173_combout ;
wire \a|ram~101_q ;
wire \a|ram~174_combout ;
wire \a|ram~69_q ;
wire \a|ram~281_combout ;
wire \a|ram~282_combout ;
wire \a|ram~171_combout ;
wire \a|ram~53_q ;
wire \a|ram~169_combout ;
wire \a|ram~21_q ;
wire \a|ram~170_combout ;
wire \a|ram~5_q ;
wire \a|ram~283_combout ;
wire \a|ram~168_combout ;
wire \a|ram~37_q ;
wire \a|ram~284_combout ;
wire \a|ram~285_combout ;
wire \din_aReal[6]~input_o ;
wire \a|ram~183_combout ;
wire \din_aImag[6]~input_o ;
wire \a|ram~118_q ;
wire \a|ram~180_combout ;
wire \a|ram~86_q ;
wire \a|ram~181_combout ;
wire \a|ram~102_q ;
wire \rtl~12_combout ;
wire \a|ram~182_combout ;
wire \a|ram~70_q ;
wire \a|ram~286_combout ;
wire \a|ram~287_combout ;
wire \a|ram~179_combout ;
wire \a|ram~54_q ;
wire \a|ram~178_combout ;
wire \a|ram~6_q ;
wire \a|ram~177_combout ;
wire \a|ram~22_q ;
wire \a|ram~288_combout ;
wire \a|ram~289_combout ;
wire \a|ram~290_combout ;
wire \din_aReal[7]~input_o ;
wire \a|ram~188_combout ;
wire \din_aImag[7]~input_o ;
wire \a|ram~87_q ;
wire \a|ram~190_combout ;
wire \a|ram~71_q ;
wire \a|ram~189_combout ;
wire \a|ram~103_q ;
wire \a|ram~291_combout ;
wire \a|ram~191_combout ;
wire \a|ram~119_q ;
wire \a|ram~292_combout ;
wire \a|ram~184_combout ;
wire \a|ram~39_q ;
wire \a|ram~186_combout ;
wire \a|ram~7_q ;
wire \a|ram~185_combout ;
wire \a|ram~23_q ;
wire \a|ram~293_combout ;
wire \a|ram~294_combout ;
wire \a|ram~295_combout ;
wire \din_aReal[8]~input_o ;
wire \a|ram~196_combout ;
wire \din_aImag[8]~input_o ;
wire \a|ram~88_q ;
wire \a|ram~198_combout ;
wire \a|ram~72_q ;
wire \a|ram~197_combout ;
wire \a|ram~104_q ;
wire \a|ram~296_combout ;
wire \a|ram~297_combout ;
wire \a|ram~192_combout ;
wire \a|ram~40_q ;
wire \a|ram~195_combout ;
wire \a|ram~56_q ;
wire \a|ram~194_combout ;
wire \a|ram~8_q ;
wire \a|ram~193_combout ;
wire \a|ram~24_q ;
wire \a|ram~298_combout ;
wire \a|ram~299_combout ;
wire \a|ram~300_combout ;
wire \a|ram~204_combout ;
wire \din_aImag[9]~input_o ;
wire \a|ram~89_q ;
wire \din_aReal[9]~input_o ;
wire \a|ram~205_combout ;
wire \a|ram~105_q ;
wire \a|ram~206_combout ;
wire \a|ram~73_q ;
wire \a|ram~301_combout ;
wire \a|ram~302_combout ;
wire \a|ram~200_combout ;
wire \a|ram~41_q ;
wire \a|ram~203_combout ;
wire \a|ram~57_q ;
wire \a|ram~202_combout ;
wire \a|ram~9_q ;
wire \a|ram~201_combout ;
wire \a|ram~25_q ;
wire \a|ram~303_combout ;
wire \a|ram~304_combout ;
wire \a|ram~305_combout ;
wire \din_aReal[10]~input_o ;
wire \a|ram~215_combout ;
wire \din_aImag[10]~input_o ;
wire \a|ram~122_q ;
wire \a|ram~214_combout ;
wire \a|ram~74_q ;
wire \a|ram~213_combout ;
wire \a|ram~106_q ;
wire \a|ram~306_combout ;
wire \a|ram~307_combout ;
wire \a|ram~211_combout ;
wire \a|ram~58_q ;
wire \rtl~0_combout ;
wire \a|ram~208_combout ;
wire \a|ram~42_q ;
wire \a|ram~210_combout ;
wire \a|ram~10_q ;
wire \a|ram~209_combout ;
wire \a|ram~26_q ;
wire \a|ram~308_combout ;
wire \a|ram~309_combout ;
wire \a|ram~310_combout ;
wire \din_aReal[11]~input_o ;
wire \a|ram~220_combout ;
wire \din_aImag[11]~input_o ;
wire \a|ram~91_q ;
wire \a|ram~222_combout ;
wire \a|ram~75_q ;
wire \a|ram~221_combout ;
wire \a|ram~107_q ;
wire \a|ram~311_combout ;
wire \a|ram~312_combout ;
wire \a|ram~216_combout ;
wire \a|ram~43_q ;
wire \a|ram~219_combout ;
wire \a|ram~59_q ;
wire \a|ram~218_combout ;
wire \a|ram~11_q ;
wire \a|ram~217_combout ;
wire \a|ram~27_q ;
wire \a|ram~313_combout ;
wire \a|ram~314_combout ;
wire \a|ram~315_combout ;
wire \din_aReal[12]~input_o ;
wire \a|ram~224_combout ;
wire \din_aImag[12]~input_o ;
wire \a|ram~44_q ;
wire \a|ram~226_combout ;
wire \a|ram~12_q ;
wire \a|ram~225_combout ;
wire \a|ram~28_q ;
wire \a|ram~318_combout ;
wire \a|ram~319_combout ;
wire \a|ram~231_combout ;
wire \a|ram~124_q ;
wire \a|ram~228_combout ;
wire \a|ram~92_q ;
wire \a|ram~230_combout ;
wire \a|ram~76_q ;
wire \a|ram~229_combout ;
wire \a|ram~108_q ;
wire \a|ram~316_combout ;
wire \a|ram~317_combout ;
wire \a|ram~320_combout ;
wire \din_aReal[13]~input_o ;
wire \a|ram~233_combout ;
wire \din_aImag[13]~input_o ;
wire \a|ram~29_q ;
wire \a|ram~234_combout ;
wire \a|ram~13_q ;
wire \a|ram~323_combout ;
wire \a|ram~235_combout ;
wire \a|ram~61_q ;
wire \a|ram~324_combout ;
wire \a|ram~236_combout ;
wire \a|ram~93_q ;
wire \a|ram~239_combout ;
wire \a|ram~125_q ;
wire \a|ram~238_combout ;
wire \a|ram~77_q ;
wire \a|ram~237_combout ;
wire \a|ram~109_q ;
wire \a|ram~321_combout ;
wire \a|ram~322_combout ;
wire \a|ram~325_combout ;
wire \din_aReal[14]~input_o ;
wire \a|ram~242_combout ;
wire \din_aImag[14]~input_o ;
wire \a|ram~14_q ;
wire \a|ram~241_combout ;
wire \a|ram~30_q ;
wire \a|ram~328_combout ;
wire \a|ram~240_combout ;
wire \a|ram~46_q ;
wire \a|ram~329_combout ;
wire \a|ram~247_combout ;
wire \a|ram~126_q ;
wire \a|ram~245_combout ;
wire \a|ram~110_q ;
wire \a|ram~326_combout ;
wire \a|ram~327_combout ;
wire \a|ram~330_combout ;
wire \din_aReal[15]~input_o ;
wire \a|ram~255_combout ;
wire \din_aImag[15]~input_o ;
wire \a|ram~127_q ;
wire \a|ram~252_combout ;
wire \a|ram~95_q ;
wire \a|ram~253_combout ;
wire \a|ram~111_q ;
wire \a|ram~254_combout ;
wire \a|ram~79_q ;
wire \a|ram~331_combout ;
wire \a|ram~332_combout ;
wire \a|ram~248_combout ;
wire \a|ram~47_q ;
wire \a|ram~249_combout ;
wire \a|ram~31_q ;
wire \a|ram~250_combout ;
wire \a|ram~15_q ;
wire \a|ram~333_combout ;
wire \a|ram~334_combout ;
wire \a|ram~335_combout ;
wire \readAddrImag[1]~input_o ;
wire \a|ram~131_combout ;
wire \a|ram~48_q ;
wire \a|ram~338_combout ;
wire \a|ram~339_combout ;
wire \a|ram~336_combout ;
wire \a|ram~337_combout ;
wire \a|ram~340_combout ;
wire \readAddrImag[0]~input_o ;
wire \a|ram~341_combout ;
wire \a|ram~342_combout ;
wire \a|ram~343_combout ;
wire \a|ram~344_combout ;
wire \a|ram~345_combout ;
wire \a|ram~144_combout ;
wire \a|ram~34_q ;
wire \a|ram~348_combout ;
wire \a|ram~349_combout ;
wire \a|ram~346_combout ;
wire \a|ram~347_combout ;
wire \a|ram~350_combout ;
wire \a|ram~155_combout ;
wire \a|ram~51_q ;
wire \a|ram~153_combout ;
wire \a|ram~19_q ;
wire \a|ram~353_combout ;
wire \a|ram~354_combout ;
wire \a|ram~157_combout ;
wire \a|ram~99_q ;
wire \a|ram~351_combout ;
wire \a|ram~352_combout ;
wire \a|ram~355_combout ;
wire \a|ram~358_combout ;
wire \a|ram~359_combout ;
wire \a|ram~356_combout ;
wire \a|ram~357_combout ;
wire \a|ram~360_combout ;
wire \a|ram~172_combout ;
wire \a|ram~85_q ;
wire \a|ram~361_combout ;
wire \a|ram~362_combout ;
wire \a|ram~363_combout ;
wire \a|ram~364_combout ;
wire \a|ram~365_combout ;
wire \a|ram~366_combout ;
wire \a|ram~367_combout ;
wire \a|ram~176_combout ;
wire \a|ram~38_q ;
wire \a|ram~368_combout ;
wire \a|ram~369_combout ;
wire \a|ram~370_combout ;
wire \a|ram~371_combout ;
wire \a|ram~372_combout ;
wire \a|ram~373_combout ;
wire \a|ram~187_combout ;
wire \a|ram~55_q ;
wire \a|ram~374_combout ;
wire \a|ram~375_combout ;
wire \a|ram~199_combout ;
wire \a|ram~120_q ;
wire \a|ram~376_combout ;
wire \a|ram~377_combout ;
wire \a|ram~378_combout ;
wire \a|ram~379_combout ;
wire \a|ram~380_combout ;
wire \a|ram~383_combout ;
wire \a|ram~384_combout ;
wire \a|ram~207_combout ;
wire \a|ram~121_q ;
wire \a|ram~381_combout ;
wire \a|ram~382_combout ;
wire \a|ram~385_combout ;
wire \readAddrImag[2]~input_o ;
wire \a|ram~212_combout ;
wire \a|ram~90_q ;
wire \a|ram~386_combout ;
wire \a|ram~387_combout ;
wire \a|ram~388_combout ;
wire \a|ram~389_combout ;
wire \a|ram~390_combout ;
wire \a|ram~223_combout ;
wire \a|ram~123_q ;
wire \a|ram~391_combout ;
wire \a|ram~392_combout ;
wire \a|ram~393_combout ;
wire \a|ram~394_combout ;
wire \a|ram~395_combout ;
wire \a|ram~398_combout ;
wire \a|ram~227_combout ;
wire \a|ram~60_q ;
wire \a|ram~399_combout ;
wire \a|ram~396_combout ;
wire \a|ram~397_combout ;
wire \a|ram~400_combout ;
wire \a|ram~401_combout ;
wire \a|ram~402_combout ;
wire \a|ram~232_combout ;
wire \a|ram~45_q ;
wire \a|ram~403_combout ;
wire \a|ram~404_combout ;
wire \a|ram~405_combout ;
wire \a|ram~408_combout ;
wire \a|ram~409_combout ;
wire \a|ram~406_combout ;
wire \a|ram~407_combout ;
wire \a|ram~410_combout ;
wire \a|ram~411_combout ;
wire \a|ram~412_combout ;
wire \a|ram~251_combout ;
wire \a|ram~63_q ;
wire \a|ram~413_combout ;
wire \a|ram~414_combout ;
wire \a|ram~415_combout ;
wire \din_bReal[0]~input_o ;
wire \b|ram~128_combout ;
wire \din_bImag[0]~input_o ;
wire \b|ram~32_q ;
wire \b|ram~131_combout ;
wire \b|ram~48_q ;
wire \b|ram~130_combout ;
wire \b|ram~0_q ;
wire \b|ram~129_combout ;
wire \b|ram~16_q ;
wire \b|ram~258_combout ;
wire \b|ram~259_combout ;
wire \b|ram~132_combout ;
wire \b|ram~80_q ;
wire \b|ram~133_combout ;
wire \b|ram~96_q ;
wire \b|ram~134_combout ;
wire \b|ram~64_q ;
wire \b|ram~256_combout ;
wire \b|ram~257_combout ;
wire \b|ram~260_combout ;
wire \din_bReal[1]~input_o ;
wire \b|ram~136_combout ;
wire \din_bImag[1]~input_o ;
wire \b|ram~33_q ;
wire \b|ram~137_combout ;
wire \b|ram~17_q ;
wire \b|ram~138_combout ;
wire \b|ram~1_q ;
wire \b|ram~263_combout ;
wire \b|ram~264_combout ;
wire \b|ram~143_combout ;
wire \b|ram~113_q ;
wire \b|ram~141_combout ;
wire \b|ram~97_q ;
wire \b|ram~142_combout ;
wire \b|ram~65_q ;
wire \b|ram~261_combout ;
wire \b|ram~262_combout ;
wire \b|ram~265_combout ;
wire \din_bReal[2]~input_o ;
wire \b|ram~151_combout ;
wire \din_bImag[2]~input_o ;
wire \b|ram~114_q ;
wire \b|ram~150_combout ;
wire \b|ram~66_q ;
wire \b|ram~149_combout ;
wire \b|ram~98_q ;
wire \b|ram~266_combout ;
wire \b|ram~267_combout ;
wire \b|ram~147_combout ;
wire \b|ram~50_q ;
wire \b|ram~146_combout ;
wire \b|ram~2_q ;
wire \b|ram~145_combout ;
wire \b|ram~18_q ;
wire \b|ram~268_combout ;
wire \b|ram~269_combout ;
wire \b|ram~270_combout ;
wire \b|ram~152_combout ;
wire \din_bImag[3]~input_o ;
wire \b|ram~35_q ;
wire \din_bReal[3]~input_o ;
wire \b|ram~153_combout ;
wire \b|ram~19_q ;
wire \b|ram~154_combout ;
wire \b|ram~3_q ;
wire \b|ram~273_combout ;
wire \b|ram~274_combout ;
wire \b|ram~156_combout ;
wire \b|ram~83_q ;
wire \b|ram~157_combout ;
wire \b|ram~99_q ;
wire \b|ram~271_combout ;
wire \b|ram~272_combout ;
wire \b|ram~275_combout ;
wire \din_bReal[4]~input_o ;
wire \b|ram~164_combout ;
wire \din_bImag[4]~input_o ;
wire \b|ram~84_q ;
wire \b|ram~165_combout ;
wire \b|ram~100_q ;
wire \b|ram~166_combout ;
wire \b|ram~68_q ;
wire \b|ram~276_combout ;
wire \b|ram~277_combout ;
wire \b|ram~160_combout ;
wire \b|ram~36_q ;
wire \b|ram~163_combout ;
wire \b|ram~52_q ;
wire \b|ram~162_combout ;
wire \b|ram~4_q ;
wire \b|ram~161_combout ;
wire \b|ram~20_q ;
wire \b|ram~278_combout ;
wire \b|ram~279_combout ;
wire \b|ram~280_combout ;
wire \din_bReal[5]~input_o ;
wire \b|ram~168_combout ;
wire \din_bImag[5]~input_o ;
wire \b|ram~37_q ;
wire \b|ram~170_combout ;
wire \b|ram~5_q ;
wire \b|ram~169_combout ;
wire \b|ram~21_q ;
wire \b|ram~283_combout ;
wire \b|ram~284_combout ;
wire \b|ram~172_combout ;
wire \b|ram~85_q ;
wire \b|ram~175_combout ;
wire \b|ram~117_q ;
wire \b|ram~174_combout ;
wire \b|ram~69_q ;
wire \b|ram~173_combout ;
wire \b|ram~101_q ;
wire \b|ram~281_combout ;
wire \b|ram~282_combout ;
wire \b|ram~285_combout ;
wire \b|ram~176_combout ;
wire \din_bImag[6]~input_o ;
wire \b|ram~38_q ;
wire \din_bReal[6]~input_o ;
wire \b|ram~179_combout ;
wire \b|ram~54_q ;
wire \b|ram~289_combout ;
wire \b|ram~183_combout ;
wire \b|ram~118_q ;
wire \b|ram~180_combout ;
wire \b|ram~86_q ;
wire \b|ram~181_combout ;
wire \b|ram~102_q ;
wire \b|ram~182_combout ;
wire \b|ram~70_q ;
wire \b|ram~286_combout ;
wire \b|ram~287_combout ;
wire \b|ram~290_combout ;
wire \din_bReal[7]~input_o ;
wire \b|ram~188_combout ;
wire \din_bImag[7]~input_o ;
wire \b|ram~87_q ;
wire \b|ram~191_combout ;
wire \b|ram~119_q ;
wire \b|ram~189_combout ;
wire \b|ram~103_q ;
wire \b|ram~190_combout ;
wire \b|ram~71_q ;
wire \b|ram~291_combout ;
wire \b|ram~292_combout ;
wire \b|ram~187_combout ;
wire \b|ram~55_q ;
wire \b|ram~184_combout ;
wire \b|ram~39_q ;
wire \b|ram~185_combout ;
wire \b|ram~23_q ;
wire \b|ram~186_combout ;
wire \b|ram~7_q ;
wire \b|ram~293_combout ;
wire \b|ram~294_combout ;
wire \b|ram~295_combout ;
wire \b|ram~195_combout ;
wire \din_bImag[8]~input_o ;
wire \b|ram~56_q ;
wire \din_bReal[8]~input_o ;
wire \b|ram~193_combout ;
wire \b|ram~24_q ;
wire \b|ram~194_combout ;
wire \b|ram~8_q ;
wire \b|ram~298_combout ;
wire \b|ram~299_combout ;
wire \b|ram~196_combout ;
wire \b|ram~88_q ;
wire \b|ram~199_combout ;
wire \b|ram~120_q ;
wire \b|ram~197_combout ;
wire \b|ram~104_q ;
wire \b|ram~198_combout ;
wire \b|ram~72_q ;
wire \b|ram~296_combout ;
wire \b|ram~297_combout ;
wire \b|ram~300_combout ;
wire \din_bReal[9]~input_o ;
wire \b|ram~200_combout ;
wire \din_bImag[9]~input_o ;
wire \b|ram~41_q ;
wire \b|ram~201_combout ;
wire \b|ram~25_q ;
wire \b|ram~202_combout ;
wire \b|ram~9_q ;
wire \b|ram~303_combout ;
wire \b|ram~304_combout ;
wire \b|ram~207_combout ;
wire \b|ram~121_q ;
wire \b|ram~204_combout ;
wire \b|ram~89_q ;
wire \b|ram~205_combout ;
wire \b|ram~105_q ;
wire \b|ram~206_combout ;
wire \b|ram~73_q ;
wire \b|ram~301_combout ;
wire \b|ram~302_combout ;
wire \b|ram~305_combout ;
wire \din_bReal[10]~input_o ;
wire \b|ram~212_combout ;
wire \din_bImag[10]~input_o ;
wire \b|ram~90_q ;
wire \b|ram~214_combout ;
wire \b|ram~74_q ;
wire \b|ram~213_combout ;
wire \b|ram~106_q ;
wire \b|ram~306_combout ;
wire \b|ram~307_combout ;
wire \b|ram~208_combout ;
wire \b|ram~42_q ;
wire \b|ram~211_combout ;
wire \b|ram~58_q ;
wire \b|ram~210_combout ;
wire \b|ram~10_q ;
wire \b|ram~209_combout ;
wire \b|ram~26_q ;
wire \b|ram~308_combout ;
wire \b|ram~309_combout ;
wire \b|ram~310_combout ;
wire \din_bReal[11]~input_o ;
wire \b|ram~223_combout ;
wire \din_bImag[11]~input_o ;
wire \b|ram~123_q ;
wire \b|ram~220_combout ;
wire \b|ram~91_q ;
wire \b|ram~222_combout ;
wire \b|ram~75_q ;
wire \b|ram~221_combout ;
wire \b|ram~107_q ;
wire \b|ram~311_combout ;
wire \b|ram~312_combout ;
wire \b|ram~216_combout ;
wire \b|ram~43_q ;
wire \b|ram~218_combout ;
wire \b|ram~11_q ;
wire \b|ram~217_combout ;
wire \b|ram~27_q ;
wire \b|ram~313_combout ;
wire \b|ram~314_combout ;
wire \b|ram~315_combout ;
wire \b|ram~228_combout ;
wire \din_bImag[12]~input_o ;
wire \b|ram~92_q ;
wire \din_bReal[12]~input_o ;
wire \b|ram~230_combout ;
wire \b|ram~76_q ;
wire \b|ram~229_combout ;
wire \b|ram~108_q ;
wire \b|ram~316_combout ;
wire \b|ram~317_combout ;
wire \b|ram~224_combout ;
wire \b|ram~44_q ;
wire \b|ram~227_combout ;
wire \b|ram~60_q ;
wire \b|ram~226_combout ;
wire \b|ram~12_q ;
wire \b|ram~225_combout ;
wire \b|ram~28_q ;
wire \b|ram~318_combout ;
wire \b|ram~319_combout ;
wire \b|ram~320_combout ;
wire \din_bReal[13]~input_o ;
wire \b|ram~239_combout ;
wire \din_bImag[13]~input_o ;
wire \b|ram~125_q ;
wire \b|ram~238_combout ;
wire \b|ram~77_q ;
wire \b|ram~237_combout ;
wire \b|ram~109_q ;
wire \b|ram~321_combout ;
wire \b|ram~322_combout ;
wire \b|ram~235_combout ;
wire \b|ram~61_q ;
wire \b|ram~232_combout ;
wire \b|ram~45_q ;
wire \b|ram~234_combout ;
wire \b|ram~13_q ;
wire \b|ram~233_combout ;
wire \b|ram~29_q ;
wire \b|ram~323_combout ;
wire \b|ram~324_combout ;
wire \b|ram~325_combout ;
wire \din_bReal[14]~input_o ;
wire \b|ram~247_combout ;
wire \din_bImag[14]~input_o ;
wire \b|ram~126_q ;
wire \b|ram~244_combout ;
wire \b|ram~94_q ;
wire \b|ram~246_combout ;
wire \b|ram~78_q ;
wire \b|ram~245_combout ;
wire \b|ram~110_q ;
wire \b|ram~326_combout ;
wire \b|ram~327_combout ;
wire \b|ram~243_combout ;
wire \b|ram~62_q ;
wire \b|ram~242_combout ;
wire \b|ram~14_q ;
wire \b|ram~241_combout ;
wire \b|ram~30_q ;
wire \b|ram~328_combout ;
wire \b|ram~329_combout ;
wire \b|ram~330_combout ;
wire \din_bReal[15]~input_o ;
wire \b|ram~250_combout ;
wire \din_bImag[15]~input_o ;
wire \b|ram~15_q ;
wire \b|ram~249_combout ;
wire \b|ram~31_q ;
wire \b|ram~333_combout ;
wire \b|ram~251_combout ;
wire \b|ram~63_q ;
wire \b|ram~334_combout ;
wire \b|ram~255_combout ;
wire \b|ram~127_q ;
wire \b|ram~254_combout ;
wire \b|ram~79_q ;
wire \b|ram~253_combout ;
wire \b|ram~111_q ;
wire \b|ram~331_combout ;
wire \b|ram~252_combout ;
wire \b|ram~95_q ;
wire \b|ram~332_combout ;
wire \b|ram~335_combout ;
wire \b|ram~338_combout ;
wire \b|ram~339_combout ;
wire \b|ram~336_combout ;
wire \b|ram~337_combout ;
wire \b|ram~340_combout ;
wire \b|ram~139_combout ;
wire \b|ram~49_q ;
wire \b|ram~343_combout ;
wire \b|ram~344_combout ;
wire \b|ram~140_combout ;
wire \b|ram~81_q ;
wire \b|ram~341_combout ;
wire \b|ram~342_combout ;
wire \b|ram~345_combout ;
wire \b|ram~346_combout ;
wire \b|ram~347_combout ;
wire \b|ram~348_combout ;
wire \b|ram~349_combout ;
wire \b|ram~350_combout ;
wire \b|ram~159_combout ;
wire \b|ram~115_q ;
wire \b|ram~158_combout ;
wire \b|ram~67_q ;
wire \b|ram~351_combout ;
wire \b|ram~352_combout ;
wire \b|ram~353_combout ;
wire \b|ram~155_combout ;
wire \b|ram~51_q ;
wire \b|ram~354_combout ;
wire \b|ram~355_combout ;
wire \b|ram~356_combout ;
wire \b|ram~357_combout ;
wire \b|ram~358_combout ;
wire \b|ram~359_combout ;
wire \b|ram~360_combout ;
wire \b|ram~171_combout ;
wire \b|ram~53_q ;
wire \b|ram~363_combout ;
wire \b|ram~364_combout ;
wire \b|ram~361_combout ;
wire \b|ram~362_combout ;
wire \b|ram~365_combout ;
wire \b|ram~178_combout ;
wire \b|ram~6_q ;
wire \b|ram~177_combout ;
wire \b|ram~22_q ;
wire \b|ram~368_combout ;
wire \b|ram~369_combout ;
wire \b|ram~366_combout ;
wire \b|ram~367_combout ;
wire \b|ram~370_combout ;
wire \b|ram~373_combout ;
wire \b|ram~374_combout ;
wire \b|ram~371_combout ;
wire \b|ram~372_combout ;
wire \b|ram~375_combout ;
wire \b|ram~378_combout ;
wire \b|ram~379_combout ;
wire \b|ram~376_combout ;
wire \b|ram~377_combout ;
wire \b|ram~380_combout ;
wire \b|ram~203_combout ;
wire \b|ram~57_q ;
wire \b|ram~383_combout ;
wire \b|ram~384_combout ;
wire \b|ram~381_combout ;
wire \b|ram~382_combout ;
wire \b|ram~385_combout ;
wire \b|ram~386_combout ;
wire \b|ram~387_combout ;
wire \b|ram~388_combout ;
wire \b|ram~389_combout ;
wire \b|ram~390_combout ;
wire \b|ram~219_combout ;
wire \b|ram~59_q ;
wire \b|ram~393_combout ;
wire \b|ram~394_combout ;
wire \b|ram~391_combout ;
wire \b|ram~392_combout ;
wire \b|ram~395_combout ;
wire \b|ram~396_combout ;
wire \b|ram~397_combout ;
wire \b|ram~398_combout ;
wire \b|ram~399_combout ;
wire \b|ram~400_combout ;
wire \b|ram~401_combout ;
wire \b|ram~402_combout ;
wire \b|ram~403_combout ;
wire \b|ram~404_combout ;
wire \b|ram~405_combout ;
wire \b|ram~406_combout ;
wire \b|ram~407_combout ;
wire \b|ram~408_combout ;
wire \b|ram~409_combout ;
wire \b|ram~410_combout ;
wire \b|ram~413_combout ;
wire \b|ram~414_combout ;
wire \b|ram~411_combout ;
wire \b|ram~412_combout ;
wire \b|ram~415_combout ;
wire \din_cReal[0]~input_o ;
wire \c|ram~132_combout ;
wire \din_cImag[0]~input_o ;
wire \c|ram~80_q ;
wire \c|ram~134_combout ;
wire \c|ram~64_q ;
wire \c|ram~133_combout ;
wire \c|ram~96_q ;
wire \c|ram~256_combout ;
wire \c|ram~257_combout ;
wire \c|ram~128_combout ;
wire \c|ram~32_q ;
wire \c|ram~130_combout ;
wire \c|ram~0_q ;
wire \c|ram~129_combout ;
wire \c|ram~16_q ;
wire \c|ram~258_combout ;
wire \c|ram~259_combout ;
wire \c|ram~260_combout ;
wire \din_cReal[1]~input_o ;
wire \c|ram~140_combout ;
wire \din_cImag[1]~input_o ;
wire \c|ram~81_q ;
wire \c|ram~143_combout ;
wire \c|ram~113_q ;
wire \c|ram~142_combout ;
wire \c|ram~65_q ;
wire \c|ram~141_combout ;
wire \c|ram~97_q ;
wire \c|ram~261_combout ;
wire \c|ram~262_combout ;
wire \c|ram~136_combout ;
wire \c|ram~33_q ;
wire \c|ram~137_combout ;
wire \c|ram~17_q ;
wire \c|ram~263_combout ;
wire \c|ram~264_combout ;
wire \c|ram~265_combout ;
wire \din_cReal[2]~input_o ;
wire \c|ram~148_combout ;
wire \din_cImag[2]~input_o ;
wire \c|ram~82_q ;
wire \c|ram~151_combout ;
wire \c|ram~114_q ;
wire \c|ram~150_combout ;
wire \c|ram~66_q ;
wire \c|ram~149_combout ;
wire \c|ram~98_q ;
wire \c|ram~266_combout ;
wire \c|ram~267_combout ;
wire \c|ram~147_combout ;
wire \c|ram~50_q ;
wire \c|ram~146_combout ;
wire \c|ram~2_q ;
wire \c|ram~145_combout ;
wire \c|ram~18_q ;
wire \c|ram~268_combout ;
wire \c|ram~269_combout ;
wire \c|ram~270_combout ;
wire \din_cReal[3]~input_o ;
wire \c|ram~156_combout ;
wire \din_cImag[3]~input_o ;
wire \c|ram~83_q ;
wire \c|ram~157_combout ;
wire \c|ram~99_q ;
wire \c|ram~158_combout ;
wire \c|ram~67_q ;
wire \c|ram~271_combout ;
wire \c|ram~272_combout ;
wire \c|ram~152_combout ;
wire \c|ram~35_q ;
wire \c|ram~153_combout ;
wire \c|ram~19_q ;
wire \c|ram~154_combout ;
wire \c|ram~3_q ;
wire \c|ram~273_combout ;
wire \c|ram~274_combout ;
wire \c|ram~275_combout ;
wire \din_cReal[4]~input_o ;
wire \c|ram~167_combout ;
wire \din_cImag[4]~input_o ;
wire \c|ram~116_q ;
wire \c|ram~166_combout ;
wire \c|ram~68_q ;
wire \c|ram~165_combout ;
wire \c|ram~100_q ;
wire \c|ram~276_combout ;
wire \c|ram~277_combout ;
wire \c|ram~163_combout ;
wire \c|ram~52_q ;
wire \c|ram~160_combout ;
wire \c|ram~36_q ;
wire \c|ram~162_combout ;
wire \c|ram~4_q ;
wire \c|ram~161_combout ;
wire \c|ram~20_q ;
wire \c|ram~278_combout ;
wire \c|ram~279_combout ;
wire \c|ram~280_combout ;
wire \din_cReal[5]~input_o ;
wire \c|ram~172_combout ;
wire \din_cImag[5]~input_o ;
wire \c|ram~85_q ;
wire \c|ram~175_combout ;
wire \c|ram~117_q ;
wire \c|ram~174_combout ;
wire \c|ram~69_q ;
wire \c|ram~173_combout ;
wire \c|ram~101_q ;
wire \c|ram~281_combout ;
wire \c|ram~282_combout ;
wire \c|ram~171_combout ;
wire \c|ram~53_q ;
wire \c|ram~170_combout ;
wire \c|ram~5_q ;
wire \c|ram~169_combout ;
wire \c|ram~21_q ;
wire \c|ram~283_combout ;
wire \c|ram~284_combout ;
wire \c|ram~285_combout ;
wire \din_cReal[6]~input_o ;
wire \c|ram~176_combout ;
wire \din_cImag[6]~input_o ;
wire \c|ram~38_q ;
wire \c|ram~179_combout ;
wire \c|ram~54_q ;
wire \c|ram~289_combout ;
wire \c|ram~183_combout ;
wire \c|ram~118_q ;
wire \c|ram~182_combout ;
wire \c|ram~70_q ;
wire \c|ram~181_combout ;
wire \c|ram~102_q ;
wire \c|ram~286_combout ;
wire \c|ram~287_combout ;
wire \c|ram~290_combout ;
wire \din_cReal[7]~input_o ;
wire \c|ram~191_combout ;
wire \din_cImag[7]~input_o ;
wire \c|ram~119_q ;
wire \c|ram~188_combout ;
wire \c|ram~87_q ;
wire \c|ram~189_combout ;
wire \c|ram~103_q ;
wire \c|ram~190_combout ;
wire \c|ram~71_q ;
wire \c|ram~291_combout ;
wire \c|ram~292_combout ;
wire \c|ram~184_combout ;
wire \c|ram~39_q ;
wire \c|ram~185_combout ;
wire \c|ram~23_q ;
wire \c|ram~186_combout ;
wire \c|ram~7_q ;
wire \c|ram~293_combout ;
wire \c|ram~294_combout ;
wire \c|ram~295_combout ;
wire \din_cReal[8]~input_o ;
wire \c|ram~196_combout ;
wire \din_cImag[8]~input_o ;
wire \c|ram~88_q ;
wire \c|ram~197_combout ;
wire \c|ram~104_q ;
wire \c|ram~198_combout ;
wire \c|ram~72_q ;
wire \c|ram~296_combout ;
wire \c|ram~297_combout ;
wire \c|ram~192_combout ;
wire \c|ram~40_q ;
wire \c|ram~194_combout ;
wire \c|ram~8_q ;
wire \c|ram~193_combout ;
wire \c|ram~24_q ;
wire \c|ram~298_combout ;
wire \c|ram~299_combout ;
wire \c|ram~300_combout ;
wire \din_cReal[9]~input_o ;
wire \c|ram~207_combout ;
wire \din_cImag[9]~input_o ;
wire \c|ram~121_q ;
wire \c|ram~204_combout ;
wire \c|ram~89_q ;
wire \c|ram~205_combout ;
wire \c|ram~105_q ;
wire \c|ram~206_combout ;
wire \c|ram~73_q ;
wire \c|ram~301_combout ;
wire \c|ram~302_combout ;
wire \c|ram~203_combout ;
wire \c|ram~57_q ;
wire \c|ram~200_combout ;
wire \c|ram~41_q ;
wire \c|ram~201_combout ;
wire \c|ram~25_q ;
wire \c|ram~202_combout ;
wire \c|ram~9_q ;
wire \c|ram~303_combout ;
wire \c|ram~304_combout ;
wire \c|ram~305_combout ;
wire \din_cReal[10]~input_o ;
wire \c|ram~208_combout ;
wire \din_cImag[10]~input_o ;
wire \c|ram~42_q ;
wire \c|ram~210_combout ;
wire \c|ram~10_q ;
wire \c|ram~209_combout ;
wire \c|ram~26_q ;
wire \c|ram~308_combout ;
wire \c|ram~309_combout ;
wire \c|ram~215_combout ;
wire \c|ram~122_q ;
wire \c|ram~212_combout ;
wire \c|ram~90_q ;
wire \c|ram~214_combout ;
wire \c|ram~74_q ;
wire \c|ram~213_combout ;
wire \c|ram~106_q ;
wire \c|ram~306_combout ;
wire \c|ram~307_combout ;
wire \c|ram~310_combout ;
wire \din_cReal[11]~input_o ;
wire \c|ram~221_combout ;
wire \din_cImag[11]~input_o ;
wire \c|ram~107_q ;
wire \c|ram~222_combout ;
wire \c|ram~75_q ;
wire \c|ram~311_combout ;
wire \c|ram~220_combout ;
wire \c|ram~91_q ;
wire \c|ram~223_combout ;
wire \c|ram~123_q ;
wire \c|ram~312_combout ;
wire \c|ram~216_combout ;
wire \c|ram~43_q ;
wire \c|ram~217_combout ;
wire \c|ram~27_q ;
wire \c|ram~218_combout ;
wire \c|ram~11_q ;
wire \c|ram~313_combout ;
wire \c|ram~314_combout ;
wire \c|ram~315_combout ;
wire \c|ram~231_combout ;
wire \din_cImag[12]~input_o ;
wire \c|ram~124_q ;
wire \din_cReal[12]~input_o ;
wire \c|ram~229_combout ;
wire \c|ram~108_q ;
wire \c|ram~316_combout ;
wire \c|ram~317_combout ;
wire \c|ram~227_combout ;
wire \c|ram~60_q ;
wire \c|ram~225_combout ;
wire \c|ram~28_q ;
wire \c|ram~318_combout ;
wire \c|ram~319_combout ;
wire \c|ram~320_combout ;
wire \din_cReal[13]~input_o ;
wire \c|ram~235_combout ;
wire \din_cImag[13]~input_o ;
wire \c|ram~61_q ;
wire \c|ram~234_combout ;
wire \c|ram~13_q ;
wire \c|ram~233_combout ;
wire \c|ram~29_q ;
wire \c|ram~323_combout ;
wire \c|ram~324_combout ;
wire \c|ram~236_combout ;
wire \c|ram~93_q ;
wire \c|ram~238_combout ;
wire \c|ram~77_q ;
wire \c|ram~237_combout ;
wire \c|ram~109_q ;
wire \c|ram~321_combout ;
wire \c|ram~322_combout ;
wire \c|ram~325_combout ;
wire \din_cReal[14]~input_o ;
wire \c|ram~244_combout ;
wire \din_cImag[14]~input_o ;
wire \c|ram~94_q ;
wire \c|ram~247_combout ;
wire \c|ram~126_q ;
wire \c|ram~246_combout ;
wire \c|ram~78_q ;
wire \c|ram~245_combout ;
wire \c|ram~110_q ;
wire \c|ram~326_combout ;
wire \c|ram~327_combout ;
wire \c|ram~243_combout ;
wire \c|ram~62_q ;
wire \c|ram~242_combout ;
wire \c|ram~14_q ;
wire \c|ram~241_combout ;
wire \c|ram~30_q ;
wire \c|ram~328_combout ;
wire \c|ram~329_combout ;
wire \c|ram~330_combout ;
wire \din_cReal[15]~input_o ;
wire \c|ram~250_combout ;
wire \din_cImag[15]~input_o ;
wire \c|ram~15_q ;
wire \c|ram~249_combout ;
wire \c|ram~31_q ;
wire \c|ram~333_combout ;
wire \c|ram~251_combout ;
wire \c|ram~63_q ;
wire \c|ram~334_combout ;
wire \c|ram~335_combout ;
wire \c|ram~135_combout ;
wire \c|ram~112_q ;
wire \c|ram~336_combout ;
wire \c|ram~337_combout ;
wire \c|ram~131_combout ;
wire \c|ram~48_q ;
wire \c|ram~338_combout ;
wire \c|ram~339_combout ;
wire \c|ram~340_combout ;
wire \c|ram~139_combout ;
wire \c|ram~49_q ;
wire \c|ram~138_combout ;
wire \c|ram~1_q ;
wire \c|ram~343_combout ;
wire \c|ram~344_combout ;
wire \c|ram~341_combout ;
wire \c|ram~342_combout ;
wire \c|ram~345_combout ;
wire \c|ram~346_combout ;
wire \c|ram~347_combout ;
wire \c|ram~348_combout ;
wire \c|ram~349_combout ;
wire \c|ram~350_combout ;
wire \c|ram~155_combout ;
wire \c|ram~51_q ;
wire \c|ram~353_combout ;
wire \c|ram~354_combout ;
wire \c|ram~159_combout ;
wire \c|ram~115_q ;
wire \c|ram~351_combout ;
wire \c|ram~352_combout ;
wire \c|ram~355_combout ;
wire \c|ram~356_combout ;
wire \c|ram~357_combout ;
wire \c|ram~358_combout ;
wire \c|ram~359_combout ;
wire \c|ram~360_combout ;
wire \c|ram~361_combout ;
wire \c|ram~362_combout ;
wire \c|ram~168_combout ;
wire \c|ram~37_q ;
wire \c|ram~363_combout ;
wire \c|ram~364_combout ;
wire \c|ram~365_combout ;
wire \c|ram~369_combout ;
wire \c|ram~180_combout ;
wire \c|ram~86_q ;
wire \c|ram~366_combout ;
wire \c|ram~367_combout ;
wire \c|ram~370_combout ;
wire \c|ram~371_combout ;
wire \c|ram~372_combout ;
wire \c|ram~187_combout ;
wire \c|ram~55_q ;
wire \c|ram~373_combout ;
wire \c|ram~374_combout ;
wire \c|ram~375_combout ;
wire \c|ram~376_combout ;
wire \c|ram~377_combout ;
wire \c|ram~378_combout ;
wire \c|ram~379_combout ;
wire \c|ram~380_combout ;
wire \c|ram~381_combout ;
wire \c|ram~382_combout ;
wire \c|ram~383_combout ;
wire \c|ram~384_combout ;
wire \c|ram~385_combout ;
wire \c|ram~388_combout ;
wire \c|ram~389_combout ;
wire \c|ram~386_combout ;
wire \c|ram~387_combout ;
wire \c|ram~390_combout ;
wire \c|ram~219_combout ;
wire \c|ram~59_q ;
wire \c|ram~393_combout ;
wire \c|ram~394_combout ;
wire \c|ram~391_combout ;
wire \c|ram~392_combout ;
wire \c|ram~395_combout ;
wire \c|ram~396_combout ;
wire \c|ram~397_combout ;
wire \c|ram~398_combout ;
wire \c|ram~399_combout ;
wire \c|ram~400_combout ;
wire \c|ram~239_combout ;
wire \c|ram~125_q ;
wire \c|ram~401_combout ;
wire \c|ram~402_combout ;
wire \c|ram~232_combout ;
wire \c|ram~45_q ;
wire \c|ram~403_combout ;
wire \c|ram~404_combout ;
wire \c|ram~405_combout ;
wire \c|ram~406_combout ;
wire \c|ram~407_combout ;
wire \c|ram~408_combout ;
wire \c|ram~409_combout ;
wire \c|ram~410_combout ;
wire \c|ram~255_combout ;
wire \c|ram~127_q ;
wire \c|ram~252_combout ;
wire \c|ram~95_q ;
wire \c|ram~253_combout ;
wire \c|ram~111_q ;
wire \c|ram~254_combout ;
wire \c|ram~79_q ;
wire \c|ram~411_combout ;
wire \c|ram~412_combout ;
wire \c|ram~248_combout ;
wire \c|ram~47_q ;
wire \c|ram~413_combout ;
wire \c|ram~414_combout ;
wire \c|ram~415_combout ;
wire \d|ram~131_combout ;
wire \din_dImag[0]~input_o ;
wire \d|ram~48_q ;
wire \d|ram~128_combout ;
wire \d|ram~32_q ;
wire \din_dReal[0]~input_o ;
wire \d|ram~129_combout ;
wire \d|ram~16_q ;
wire \d|ram~130_combout ;
wire \d|ram~0_q ;
wire \d|ram~258_combout ;
wire \d|ram~259_combout ;
wire \d|ram~132_combout ;
wire \d|ram~80_q ;
wire \d|ram~133_combout ;
wire \d|ram~96_q ;
wire \d|ram~134_combout ;
wire \d|ram~64_q ;
wire \d|ram~256_combout ;
wire \d|ram~257_combout ;
wire \d|ram~260_combout ;
wire \din_dReal[1]~input_o ;
wire \d|ram~139_combout ;
wire \din_dImag[1]~input_o ;
wire \d|ram~49_q ;
wire \d|ram~136_combout ;
wire \d|ram~33_q ;
wire \d|ram~137_combout ;
wire \d|ram~17_q ;
wire \d|ram~138_combout ;
wire \d|ram~1_q ;
wire \d|ram~263_combout ;
wire \d|ram~264_combout ;
wire \d|ram~143_combout ;
wire \d|ram~113_q ;
wire \d|ram~142_combout ;
wire \d|ram~65_q ;
wire \d|ram~141_combout ;
wire \d|ram~97_q ;
wire \d|ram~261_combout ;
wire \d|ram~262_combout ;
wire \d|ram~265_combout ;
wire \din_dReal[2]~input_o ;
wire \d|ram~145_combout ;
wire \din_dImag[2]~input_o ;
wire \d|ram~18_q ;
wire \d|ram~268_combout ;
wire \d|ram~147_combout ;
wire \d|ram~50_q ;
wire \d|ram~269_combout ;
wire \d|ram~148_combout ;
wire \d|ram~82_q ;
wire \d|ram~149_combout ;
wire \d|ram~98_q ;
wire \d|ram~150_combout ;
wire \d|ram~66_q ;
wire \d|ram~266_combout ;
wire \d|ram~267_combout ;
wire \d|ram~270_combout ;
wire \din_dReal[3]~input_o ;
wire \d|ram~156_combout ;
wire \din_dImag[3]~input_o ;
wire \d|ram~83_q ;
wire \d|ram~157_combout ;
wire \d|ram~99_q ;
wire \d|ram~158_combout ;
wire \d|ram~67_q ;
wire \d|ram~271_combout ;
wire \d|ram~272_combout ;
wire \d|ram~155_combout ;
wire \d|ram~51_q ;
wire \d|ram~153_combout ;
wire \d|ram~19_q ;
wire \d|ram~154_combout ;
wire \d|ram~3_q ;
wire \d|ram~273_combout ;
wire \d|ram~274_combout ;
wire \d|ram~275_combout ;
wire \din_dReal[4]~input_o ;
wire \d|ram~167_combout ;
wire \din_dImag[4]~input_o ;
wire \d|ram~116_q ;
wire \d|ram~164_combout ;
wire \d|ram~84_q ;
wire \d|ram~165_combout ;
wire \d|ram~100_q ;
wire \d|ram~166_combout ;
wire \d|ram~68_q ;
wire \d|ram~276_combout ;
wire \d|ram~277_combout ;
wire \d|ram~163_combout ;
wire \d|ram~52_q ;
wire \d|ram~160_combout ;
wire \d|ram~36_q ;
wire \d|ram~162_combout ;
wire \d|ram~4_q ;
wire \d|ram~161_combout ;
wire \d|ram~20_q ;
wire \d|ram~278_combout ;
wire \d|ram~279_combout ;
wire \d|ram~280_combout ;
wire \din_dReal[5]~input_o ;
wire \d|ram~175_combout ;
wire \din_dImag[5]~input_o ;
wire \d|ram~117_q ;
wire \d|ram~172_combout ;
wire \d|ram~85_q ;
wire \d|ram~173_combout ;
wire \d|ram~101_q ;
wire \d|ram~174_combout ;
wire \d|ram~69_q ;
wire \d|ram~281_combout ;
wire \d|ram~282_combout ;
wire \d|ram~171_combout ;
wire \d|ram~53_q ;
wire \d|ram~170_combout ;
wire \d|ram~5_q ;
wire \d|ram~169_combout ;
wire \d|ram~21_q ;
wire \d|ram~283_combout ;
wire \d|ram~284_combout ;
wire \d|ram~285_combout ;
wire \din_dReal[6]~input_o ;
wire \d|ram~180_combout ;
wire \din_dImag[6]~input_o ;
wire \d|ram~86_q ;
wire \d|ram~183_combout ;
wire \d|ram~118_q ;
wire \d|ram~182_combout ;
wire \d|ram~70_q ;
wire \d|ram~181_combout ;
wire \d|ram~102_q ;
wire \d|ram~286_combout ;
wire \d|ram~287_combout ;
wire \d|ram~176_combout ;
wire \d|ram~38_q ;
wire \d|ram~178_combout ;
wire \d|ram~6_q ;
wire \d|ram~177_combout ;
wire \d|ram~22_q ;
wire \d|ram~288_combout ;
wire \d|ram~289_combout ;
wire \d|ram~290_combout ;
wire \din_dReal[7]~input_o ;
wire \d|ram~191_combout ;
wire \din_dImag[7]~input_o ;
wire \d|ram~119_q ;
wire \d|ram~190_combout ;
wire \d|ram~71_q ;
wire \d|ram~189_combout ;
wire \d|ram~103_q ;
wire \d|ram~291_combout ;
wire \d|ram~292_combout ;
wire \d|ram~184_combout ;
wire \d|ram~39_q ;
wire \d|ram~187_combout ;
wire \d|ram~55_q ;
wire \d|ram~185_combout ;
wire \d|ram~23_q ;
wire \d|ram~186_combout ;
wire \d|ram~7_q ;
wire \d|ram~293_combout ;
wire \d|ram~294_combout ;
wire \d|ram~295_combout ;
wire \din_dReal[8]~input_o ;
wire \d|ram~192_combout ;
wire \din_dImag[8]~input_o ;
wire \d|ram~40_q ;
wire \d|ram~195_combout ;
wire \d|ram~56_q ;
wire \d|ram~194_combout ;
wire \d|ram~8_q ;
wire \d|ram~193_combout ;
wire \d|ram~24_q ;
wire \d|ram~298_combout ;
wire \d|ram~299_combout ;
wire \d|ram~199_combout ;
wire \d|ram~120_q ;
wire \d|ram~196_combout ;
wire \d|ram~88_q ;
wire \d|ram~197_combout ;
wire \d|ram~104_q ;
wire \d|ram~198_combout ;
wire \d|ram~72_q ;
wire \d|ram~296_combout ;
wire \d|ram~297_combout ;
wire \d|ram~300_combout ;
wire \din_dReal[9]~input_o ;
wire \d|ram~203_combout ;
wire \din_dImag[9]~input_o ;
wire \d|ram~57_q ;
wire \d|ram~201_combout ;
wire \d|ram~25_q ;
wire \d|ram~202_combout ;
wire \d|ram~9_q ;
wire \d|ram~303_combout ;
wire \d|ram~304_combout ;
wire \d|ram~207_combout ;
wire \d|ram~121_q ;
wire \d|ram~204_combout ;
wire \d|ram~89_q ;
wire \d|ram~205_combout ;
wire \d|ram~105_q ;
wire \d|ram~206_combout ;
wire \d|ram~73_q ;
wire \d|ram~301_combout ;
wire \d|ram~302_combout ;
wire \d|ram~305_combout ;
wire \din_dReal[10]~input_o ;
wire \d|ram~215_combout ;
wire \din_dImag[10]~input_o ;
wire \d|ram~122_q ;
wire \d|ram~212_combout ;
wire \d|ram~90_q ;
wire \d|ram~214_combout ;
wire \d|ram~74_q ;
wire \d|ram~213_combout ;
wire \d|ram~106_q ;
wire \d|ram~306_combout ;
wire \d|ram~307_combout ;
wire \d|ram~208_combout ;
wire \d|ram~42_q ;
wire \d|ram~210_combout ;
wire \d|ram~10_q ;
wire \d|ram~209_combout ;
wire \d|ram~26_q ;
wire \d|ram~308_combout ;
wire \d|ram~309_combout ;
wire \d|ram~310_combout ;
wire \din_dReal[11]~input_o ;
wire \d|ram~218_combout ;
wire \din_dImag[11]~input_o ;
wire \d|ram~11_q ;
wire \d|ram~217_combout ;
wire \d|ram~27_q ;
wire \d|ram~313_combout ;
wire \d|ram~219_combout ;
wire \d|ram~59_q ;
wire \d|ram~314_combout ;
wire \d|ram~220_combout ;
wire \d|ram~91_q ;
wire \d|ram~222_combout ;
wire \d|ram~75_q ;
wire \d|ram~221_combout ;
wire \d|ram~107_q ;
wire \d|ram~311_combout ;
wire \d|ram~312_combout ;
wire \d|ram~315_combout ;
wire \din_dReal[12]~input_o ;
wire \d|ram~228_combout ;
wire \din_dImag[12]~input_o ;
wire \d|ram~92_q ;
wire \d|ram~230_combout ;
wire \d|ram~76_q ;
wire \d|ram~229_combout ;
wire \d|ram~108_q ;
wire \d|ram~316_combout ;
wire \d|ram~317_combout ;
wire \d|ram~227_combout ;
wire \d|ram~60_q ;
wire \d|ram~224_combout ;
wire \d|ram~44_q ;
wire \d|ram~226_combout ;
wire \d|ram~12_q ;
wire \d|ram~225_combout ;
wire \d|ram~28_q ;
wire \d|ram~318_combout ;
wire \d|ram~319_combout ;
wire \d|ram~320_combout ;
wire \din_dReal[13]~input_o ;
wire \d|ram~239_combout ;
wire \din_dImag[13]~input_o ;
wire \d|ram~125_q ;
wire \d|ram~238_combout ;
wire \d|ram~77_q ;
wire \d|ram~237_combout ;
wire \d|ram~109_q ;
wire \d|ram~321_combout ;
wire \d|ram~322_combout ;
wire \d|ram~235_combout ;
wire \d|ram~61_q ;
wire \d|ram~232_combout ;
wire \d|ram~45_q ;
wire \d|ram~234_combout ;
wire \d|ram~13_q ;
wire \d|ram~233_combout ;
wire \d|ram~29_q ;
wire \d|ram~323_combout ;
wire \d|ram~324_combout ;
wire \d|ram~325_combout ;
wire \din_dReal[14]~input_o ;
wire \d|ram~243_combout ;
wire \din_dImag[14]~input_o ;
wire \d|ram~62_q ;
wire \d|ram~242_combout ;
wire \d|ram~14_q ;
wire \d|ram~241_combout ;
wire \d|ram~30_q ;
wire \d|ram~328_combout ;
wire \d|ram~240_combout ;
wire \d|ram~46_q ;
wire \d|ram~329_combout ;
wire \d|ram~247_combout ;
wire \d|ram~126_q ;
wire \d|ram~244_combout ;
wire \d|ram~94_q ;
wire \d|ram~245_combout ;
wire \d|ram~110_q ;
wire \d|ram~246_combout ;
wire \d|ram~78_q ;
wire \d|ram~326_combout ;
wire \d|ram~327_combout ;
wire \d|ram~330_combout ;
wire \din_dReal[15]~input_o ;
wire \d|ram~252_combout ;
wire \din_dImag[15]~input_o ;
wire \d|ram~95_q ;
wire \d|ram~254_combout ;
wire \d|ram~79_q ;
wire \d|ram~253_combout ;
wire \d|ram~111_q ;
wire \d|ram~331_combout ;
wire \d|ram~332_combout ;
wire \d|ram~248_combout ;
wire \d|ram~47_q ;
wire \d|ram~249_combout ;
wire \d|ram~31_q ;
wire \d|ram~250_combout ;
wire \d|ram~15_q ;
wire \d|ram~333_combout ;
wire \d|ram~334_combout ;
wire \d|ram~335_combout ;
wire \d|ram~338_combout ;
wire \d|ram~339_combout ;
wire \d|ram~135_combout ;
wire \d|ram~112_q ;
wire \d|ram~336_combout ;
wire \d|ram~337_combout ;
wire \d|ram~340_combout ;
wire \d|ram~140_combout ;
wire \d|ram~81_q ;
wire \d|ram~341_combout ;
wire \d|ram~342_combout ;
wire \d|ram~343_combout ;
wire \d|ram~344_combout ;
wire \d|ram~345_combout ;
wire \d|ram~146_combout ;
wire \d|ram~2_q ;
wire \d|ram~348_combout ;
wire \d|ram~144_combout ;
wire \d|ram~34_q ;
wire \d|ram~349_combout ;
wire \d|ram~346_combout ;
wire \d|ram~347_combout ;
wire \d|ram~350_combout ;
wire \d|ram~159_combout ;
wire \d|ram~115_q ;
wire \d|ram~351_combout ;
wire \d|ram~352_combout ;
wire \d|ram~353_combout ;
wire \d|ram~152_combout ;
wire \d|ram~35_q ;
wire \d|ram~354_combout ;
wire \d|ram~355_combout ;
wire \d|ram~356_combout ;
wire \d|ram~357_combout ;
wire \d|ram~358_combout ;
wire \d|ram~359_combout ;
wire \d|ram~360_combout ;
wire \d|ram~361_combout ;
wire \d|ram~362_combout ;
wire \d|ram~168_combout ;
wire \d|ram~37_q ;
wire \d|ram~363_combout ;
wire \d|ram~364_combout ;
wire \d|ram~365_combout ;
wire \d|ram~366_combout ;
wire \d|ram~367_combout ;
wire \d|ram~179_combout ;
wire \d|ram~54_q ;
wire \d|ram~368_combout ;
wire \d|ram~369_combout ;
wire \d|ram~370_combout ;
wire \d|ram~373_combout ;
wire \d|ram~374_combout ;
wire \d|ram~188_combout ;
wire \d|ram~87_q ;
wire \d|ram~371_combout ;
wire \d|ram~372_combout ;
wire \d|ram~375_combout ;
wire \d|ram~378_combout ;
wire \d|ram~379_combout ;
wire \d|ram~376_combout ;
wire \d|ram~377_combout ;
wire \d|ram~380_combout ;
wire \d|ram~383_combout ;
wire \d|ram~200_combout ;
wire \d|ram~41_q ;
wire \d|ram~384_combout ;
wire \d|ram~381_combout ;
wire \d|ram~382_combout ;
wire \d|ram~385_combout ;
wire \d|ram~386_combout ;
wire \d|ram~387_combout ;
wire \d|ram~388_combout ;
wire \d|ram~389_combout ;
wire \d|ram~390_combout ;
wire \d|ram~216_combout ;
wire \d|ram~43_q ;
wire \d|ram~393_combout ;
wire \d|ram~394_combout ;
wire \d|ram~391_combout ;
wire \d|ram~223_combout ;
wire \d|ram~123_q ;
wire \d|ram~392_combout ;
wire \d|ram~395_combout ;
wire \d|ram~396_combout ;
wire \d|ram~397_combout ;
wire \d|ram~398_combout ;
wire \d|ram~399_combout ;
wire \d|ram~400_combout ;
wire \d|ram~403_combout ;
wire \d|ram~404_combout ;
wire \d|ram~401_combout ;
wire \d|ram~402_combout ;
wire \d|ram~405_combout ;
wire \d|ram~408_combout ;
wire \d|ram~409_combout ;
wire \d|ram~406_combout ;
wire \d|ram~407_combout ;
wire \d|ram~410_combout ;
wire \d|ram~413_combout ;
wire \d|ram~251_combout ;
wire \d|ram~63_q ;
wire \d|ram~414_combout ;
wire \d|ram~255_combout ;
wire \d|ram~127_q ;
wire \d|ram~411_combout ;
wire \d|ram~412_combout ;
wire \d|ram~415_combout ;
wire [15:0] \b|dout_a ;
wire [15:0] \b|dout_b ;
wire [15:0] \c|dout_a ;
wire [15:0] \c|dout_b ;
wire [15:0] \d|dout_a ;
wire [15:0] \d|dout_b ;
wire [15:0] \a|dout_b ;
wire [15:0] \a|dout_a ;


// Location: FF_X111_Y55_N5
dffeas \a|ram~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~244_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~94 .is_wysiwyg = "true";
defparam \a|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y55_N1
dffeas \a|ram~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~246_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~78 .is_wysiwyg = "true";
defparam \a|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y54_N1
dffeas \a|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~243_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~62 .is_wysiwyg = "true";
defparam \a|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y53_N29
dffeas \b|ram~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~135_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~112 .is_wysiwyg = "true";
defparam \b|ram~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y50_N25
dffeas \b|ram~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~148_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~82 .is_wysiwyg = "true";
defparam \b|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y53_N17
dffeas \b|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~144_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~34 .is_wysiwyg = "true";
defparam \b|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y53_N15
dffeas \b|ram~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~167_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~116 .is_wysiwyg = "true";
defparam \b|ram~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y53_N7
dffeas \b|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~192_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~40 .is_wysiwyg = "true";
defparam \b|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y50_N15
dffeas \b|ram~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~215_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~122 .is_wysiwyg = "true";
defparam \b|ram~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y54_N13
dffeas \b|ram~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~231_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~124 .is_wysiwyg = "true";
defparam \b|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y51_N21
dffeas \b|ram~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~236_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~93 .is_wysiwyg = "true";
defparam \b|ram~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y51_N29
dffeas \b|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~240_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~46 .is_wysiwyg = "true";
defparam \b|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y51_N3
dffeas \b|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~248_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~47 .is_wysiwyg = "true";
defparam \b|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y53_N1
dffeas \c|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~144_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~34 .is_wysiwyg = "true";
defparam \c|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y54_N27
dffeas \c|ram~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~164_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~84 .is_wysiwyg = "true";
defparam \c|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y51_N17
dffeas \c|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~177_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~22 .is_wysiwyg = "true";
defparam \c|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y51_N13
dffeas \c|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~178_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~6 .is_wysiwyg = "true";
defparam \c|ram~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y54_N3
dffeas \c|ram~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~199_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~120 .is_wysiwyg = "true";
defparam \c|ram~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y50_N15
dffeas \c|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~195_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~56 .is_wysiwyg = "true";
defparam \c|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y51_N15
dffeas \c|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~211_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~58 .is_wysiwyg = "true";
defparam \c|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y54_N1
dffeas \c|ram~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~228_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~92 .is_wysiwyg = "true";
defparam \c|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y53_N15
dffeas \c|ram~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~230_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~76 .is_wysiwyg = "true";
defparam \c|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y53_N7
dffeas \c|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~224_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~44 .is_wysiwyg = "true";
defparam \c|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y53_N13
dffeas \c|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~226_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~12 .is_wysiwyg = "true";
defparam \c|ram~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y52_N3
dffeas \c|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~240_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~46 .is_wysiwyg = "true";
defparam \c|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y55_N15
dffeas \d|ram~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~151_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~114 .is_wysiwyg = "true";
defparam \d|ram~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y54_N5
dffeas \d|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~211_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~58 .is_wysiwyg = "true";
defparam \d|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y55_N17
dffeas \d|ram~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~231_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~124 .is_wysiwyg = "true";
defparam \d|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y52_N1
dffeas \d|ram~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~236_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~93 .is_wysiwyg = "true";
defparam \d|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N4
cycloneiv_lcell_comb \a|ram~244 (
// Equation(s):
// \a|ram~244_combout  = (\rtl~8_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~8_combout  & (\a|ram~94_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\a|ram~94_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~244_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~244 .lut_mask = 16'hFA50;
defparam \a|ram~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y55_N0
cycloneiv_lcell_comb \a|ram~246 (
// Equation(s):
// \a|ram~246_combout  = (\rtl~12_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~12_combout  & (\a|ram~78_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~78_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~246_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~246 .lut_mask = 16'hFA50;
defparam \a|ram~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N0
cycloneiv_lcell_comb \a|ram~243 (
// Equation(s):
// \a|ram~243_combout  = (\rtl~6_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~6_combout  & (\a|ram~62_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~62_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~243_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~243 .lut_mask = 16'hFA50;
defparam \a|ram~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N28
cycloneiv_lcell_comb \b|ram~135 (
// Equation(s):
// \b|ram~135_combout  = (\rtl~14_combout  & (\din_bReal[0]~input_o )) # (!\rtl~14_combout  & ((\b|ram~112_q )))

	.dataa(gnd),
	.datab(\din_bReal[0]~input_o ),
	.datac(\b|ram~112_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~135 .lut_mask = 16'hCCF0;
defparam \b|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N24
cycloneiv_lcell_comb \b|ram~148 (
// Equation(s):
// \b|ram~148_combout  = (\rtl~8_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~8_combout  & (\b|ram~82_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\b|ram~82_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\b|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~148 .lut_mask = 16'hFA50;
defparam \b|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N16
cycloneiv_lcell_comb \b|ram~144 (
// Equation(s):
// \b|ram~144_combout  = (\rtl~0_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~0_combout  & (\b|ram~34_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~34_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\b|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~144 .lut_mask = 16'hFA50;
defparam \b|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N14
cycloneiv_lcell_comb \b|ram~167 (
// Equation(s):
// \b|ram~167_combout  = (\rtl~14_combout  & (\din_bReal[4]~input_o )) # (!\rtl~14_combout  & ((\b|ram~116_q )))

	.dataa(gnd),
	.datab(\din_bReal[4]~input_o ),
	.datac(\b|ram~116_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~167 .lut_mask = 16'hCCF0;
defparam \b|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N6
cycloneiv_lcell_comb \b|ram~192 (
// Equation(s):
// \b|ram~192_combout  = (\rtl~0_combout  & (\din_bReal[8]~input_o )) # (!\rtl~0_combout  & ((\b|ram~40_q )))

	.dataa(gnd),
	.datab(\din_bReal[8]~input_o ),
	.datac(\b|ram~40_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\b|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~192 .lut_mask = 16'hCCF0;
defparam \b|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N14
cycloneiv_lcell_comb \b|ram~215 (
// Equation(s):
// \b|ram~215_combout  = (\rtl~14_combout  & (\din_bReal[10]~input_o )) # (!\rtl~14_combout  & ((\b|ram~122_q )))

	.dataa(gnd),
	.datab(\din_bReal[10]~input_o ),
	.datac(\b|ram~122_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~215_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~215 .lut_mask = 16'hCCF0;
defparam \b|ram~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N12
cycloneiv_lcell_comb \b|ram~231 (
// Equation(s):
// \b|ram~231_combout  = (\rtl~14_combout  & (\din_bReal[12]~input_o )) # (!\rtl~14_combout  & ((\b|ram~124_q )))

	.dataa(\din_bReal[12]~input_o ),
	.datab(gnd),
	.datac(\b|ram~124_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~231_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~231 .lut_mask = 16'hAAF0;
defparam \b|ram~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N20
cycloneiv_lcell_comb \b|ram~236 (
// Equation(s):
// \b|ram~236_combout  = (\rtl~8_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~8_combout  & (\b|ram~93_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~93_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~236_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~236 .lut_mask = 16'hFC30;
defparam \b|ram~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y51_N28
cycloneiv_lcell_comb \b|ram~240 (
// Equation(s):
// \b|ram~240_combout  = (\rtl~0_combout  & ((\din_bReal[14]~input_o ))) # (!\rtl~0_combout  & (\b|ram~46_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~46_q ),
	.datad(\din_bReal[14]~input_o ),
	.cin(gnd),
	.combout(\b|ram~240_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~240 .lut_mask = 16'hFA50;
defparam \b|ram~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y51_N2
cycloneiv_lcell_comb \b|ram~248 (
// Equation(s):
// \b|ram~248_combout  = (\rtl~0_combout  & ((\din_bReal[15]~input_o ))) # (!\rtl~0_combout  & (\b|ram~47_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~47_q ),
	.datad(\din_bReal[15]~input_o ),
	.cin(gnd),
	.combout(\b|ram~248_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~248 .lut_mask = 16'hFA50;
defparam \b|ram~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N0
cycloneiv_lcell_comb \c|ram~144 (
// Equation(s):
// \c|ram~144_combout  = (\rtl~0_combout  & (\din_cReal[2]~input_o )) # (!\rtl~0_combout  & ((\c|ram~34_q )))

	.dataa(\din_cReal[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~34_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\c|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~144 .lut_mask = 16'hAAF0;
defparam \c|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N26
cycloneiv_lcell_comb \c|ram~164 (
// Equation(s):
// \c|ram~164_combout  = (\rtl~8_combout  & (\din_cReal[4]~input_o )) # (!\rtl~8_combout  & ((\c|ram~84_q )))

	.dataa(\rtl~8_combout ),
	.datab(\din_cReal[4]~input_o ),
	.datac(\c|ram~84_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~164 .lut_mask = 16'hD8D8;
defparam \c|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N16
cycloneiv_lcell_comb \c|ram~177 (
// Equation(s):
// \c|ram~177_combout  = (\rtl~2_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~2_combout  & (\c|ram~22_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~22_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\c|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~177 .lut_mask = 16'hFC30;
defparam \c|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N12
cycloneiv_lcell_comb \c|ram~178 (
// Equation(s):
// \c|ram~178_combout  = (\rtl~4_combout  & ((\din_cReal[6]~input_o ))) # (!\rtl~4_combout  & (\c|ram~6_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\c|ram~6_q ),
	.datad(\din_cReal[6]~input_o ),
	.cin(gnd),
	.combout(\c|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~178 .lut_mask = 16'hFC30;
defparam \c|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N2
cycloneiv_lcell_comb \c|ram~199 (
// Equation(s):
// \c|ram~199_combout  = (\rtl~14_combout  & (\din_cReal[8]~input_o )) # (!\rtl~14_combout  & ((\c|ram~120_q )))

	.dataa(gnd),
	.datab(\din_cReal[8]~input_o ),
	.datac(\c|ram~120_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\c|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~199 .lut_mask = 16'hCCF0;
defparam \c|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N14
cycloneiv_lcell_comb \c|ram~195 (
// Equation(s):
// \c|ram~195_combout  = (\rtl~6_combout  & (\din_cReal[8]~input_o )) # (!\rtl~6_combout  & ((\c|ram~56_q )))

	.dataa(\din_cReal[8]~input_o ),
	.datab(gnd),
	.datac(\c|ram~56_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\c|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~195 .lut_mask = 16'hAAF0;
defparam \c|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y51_N14
cycloneiv_lcell_comb \c|ram~211 (
// Equation(s):
// \c|ram~211_combout  = (\rtl~6_combout  & ((\din_cReal[10]~input_o ))) # (!\rtl~6_combout  & (\c|ram~58_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~58_q ),
	.datad(\din_cReal[10]~input_o ),
	.cin(gnd),
	.combout(\c|ram~211_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~211 .lut_mask = 16'hFA50;
defparam \c|ram~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N0
cycloneiv_lcell_comb \c|ram~228 (
// Equation(s):
// \c|ram~228_combout  = (\rtl~8_combout  & ((\din_cReal[12]~input_o ))) # (!\rtl~8_combout  & (\c|ram~92_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~92_q ),
	.datad(\din_cReal[12]~input_o ),
	.cin(gnd),
	.combout(\c|ram~228_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~228 .lut_mask = 16'hFA50;
defparam \c|ram~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y53_N14
cycloneiv_lcell_comb \c|ram~230 (
// Equation(s):
// \c|ram~230_combout  = (\rtl~12_combout  & ((\din_cReal[12]~input_o ))) # (!\rtl~12_combout  & (\c|ram~76_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\c|ram~76_q ),
	.datad(\din_cReal[12]~input_o ),
	.cin(gnd),
	.combout(\c|ram~230_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~230 .lut_mask = 16'hFC30;
defparam \c|ram~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N6
cycloneiv_lcell_comb \c|ram~224 (
// Equation(s):
// \c|ram~224_combout  = (\rtl~0_combout  & (\din_cReal[12]~input_o )) # (!\rtl~0_combout  & ((\c|ram~44_q )))

	.dataa(gnd),
	.datab(\din_cReal[12]~input_o ),
	.datac(\c|ram~44_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\c|ram~224_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~224 .lut_mask = 16'hCCF0;
defparam \c|ram~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N12
cycloneiv_lcell_comb \c|ram~226 (
// Equation(s):
// \c|ram~226_combout  = (\rtl~4_combout  & ((\din_cReal[12]~input_o ))) # (!\rtl~4_combout  & (\c|ram~12_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\c|ram~12_q ),
	.datad(\din_cReal[12]~input_o ),
	.cin(gnd),
	.combout(\c|ram~226_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~226 .lut_mask = 16'hFC30;
defparam \c|ram~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y52_N2
cycloneiv_lcell_comb \c|ram~240 (
// Equation(s):
// \c|ram~240_combout  = (\rtl~0_combout  & ((\din_cReal[14]~input_o ))) # (!\rtl~0_combout  & (\c|ram~46_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~46_q ),
	.datad(\din_cReal[14]~input_o ),
	.cin(gnd),
	.combout(\c|ram~240_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~240 .lut_mask = 16'hFC30;
defparam \c|ram~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N14
cycloneiv_lcell_comb \d|ram~151 (
// Equation(s):
// \d|ram~151_combout  = (\rtl~14_combout  & ((\din_dReal[2]~input_o ))) # (!\rtl~14_combout  & (\d|ram~114_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~114_q ),
	.datad(\din_dReal[2]~input_o ),
	.cin(gnd),
	.combout(\d|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~151 .lut_mask = 16'hFA50;
defparam \d|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y54_N4
cycloneiv_lcell_comb \d|ram~211 (
// Equation(s):
// \d|ram~211_combout  = (\rtl~6_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~6_combout  & (\d|ram~58_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\d|ram~58_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~211_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~211 .lut_mask = 16'hFA50;
defparam \d|ram~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N16
cycloneiv_lcell_comb \d|ram~231 (
// Equation(s):
// \d|ram~231_combout  = (\rtl~14_combout  & (\din_dReal[12]~input_o )) # (!\rtl~14_combout  & ((\d|ram~124_q )))

	.dataa(\rtl~14_combout ),
	.datab(\din_dReal[12]~input_o ),
	.datac(\d|ram~124_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~231_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~231 .lut_mask = 16'hD8D8;
defparam \d|ram~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N0
cycloneiv_lcell_comb \d|ram~236 (
// Equation(s):
// \d|ram~236_combout  = (\rtl~8_combout  & (\din_dReal[13]~input_o )) # (!\rtl~8_combout  & ((\d|ram~93_q )))

	.dataa(\rtl~8_combout ),
	.datab(\din_dReal[13]~input_o ),
	.datac(\d|ram~93_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~236_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~236 .lut_mask = 16'hD8D8;
defparam \d|ram~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N12
cycloneiv_lcell_comb \b|ram~288 (
// Equation(s):
// \b|ram~288_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~22_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~6_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~6_q ),
	.datad(\b|ram~22_q ),
	.cin(gnd),
	.combout(\b|ram~288_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~288 .lut_mask = 16'hBA98;
defparam \b|ram~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N6
cycloneiv_lcell_comb \c|ram~288 (
// Equation(s):
// \c|ram~288_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~22_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\c|ram~6_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~22_q ),
	.datad(\c|ram~6_q ),
	.cin(gnd),
	.combout(\c|ram~288_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~288 .lut_mask = 16'hB9A8;
defparam \c|ram~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N16
cycloneiv_lcell_comb \c|ram~331 (
// Equation(s):
// \c|ram~331_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~111_q ) # ((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & (((!\readAddrReal[0]~input_o  & \c|ram~79_q ))))

	.dataa(\c|ram~111_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\c|ram~79_q ),
	.cin(gnd),
	.combout(\c|ram~331_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~331 .lut_mask = 16'hCBC8;
defparam \c|ram~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N22
cycloneiv_lcell_comb \c|ram~332 (
// Equation(s):
// \c|ram~332_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~331_combout  & (\c|ram~127_q )) # (!\c|ram~331_combout  & ((\c|ram~95_q ))))) # (!\readAddrReal[0]~input_o  & (\c|ram~331_combout ))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~331_combout ),
	.datac(\c|ram~127_q ),
	.datad(\c|ram~95_q ),
	.cin(gnd),
	.combout(\c|ram~332_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~332 .lut_mask = 16'hE6C4;
defparam \c|ram~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N26
cycloneiv_lcell_comb \c|ram~368 (
// Equation(s):
// \c|ram~368_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~22_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & ((\c|ram~6_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~22_q ),
	.datad(\c|ram~6_q ),
	.cin(gnd),
	.combout(\c|ram~368_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~368 .lut_mask = 16'hB9A8;
defparam \c|ram~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N1
cycloneiv_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N9
cycloneiv_io_obuf \dout_aReal[0]~output (
	.i(\a|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[0]~output .bus_hold = "false";
defparam \dout_aReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N2
cycloneiv_io_obuf \dout_aReal[1]~output (
	.i(\a|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[1]~output .bus_hold = "false";
defparam \dout_aReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N9
cycloneiv_io_obuf \dout_aReal[2]~output (
	.i(\a|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[2]~output .bus_hold = "false";
defparam \dout_aReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \dout_aReal[3]~output (
	.i(\a|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[3]~output .bus_hold = "false";
defparam \dout_aReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N2
cycloneiv_io_obuf \dout_aReal[4]~output (
	.i(\a|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[4]~output .bus_hold = "false";
defparam \dout_aReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N2
cycloneiv_io_obuf \dout_aReal[5]~output (
	.i(\a|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[5]~output .bus_hold = "false";
defparam \dout_aReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N9
cycloneiv_io_obuf \dout_aReal[6]~output (
	.i(\a|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[6]~output .bus_hold = "false";
defparam \dout_aReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N16
cycloneiv_io_obuf \dout_aReal[7]~output (
	.i(\a|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[7]~output .bus_hold = "false";
defparam \dout_aReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \dout_aReal[8]~output (
	.i(\a|dout_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[8]~output .bus_hold = "false";
defparam \dout_aReal[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \dout_aReal[9]~output (
	.i(\a|dout_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[9]~output .bus_hold = "false";
defparam \dout_aReal[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \dout_aReal[10]~output (
	.i(\a|dout_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[10]~output .bus_hold = "false";
defparam \dout_aReal[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N9
cycloneiv_io_obuf \dout_aReal[11]~output (
	.i(\a|dout_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[11]~output .bus_hold = "false";
defparam \dout_aReal[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneiv_io_obuf \dout_aReal[12]~output (
	.i(\a|dout_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[12]~output .bus_hold = "false";
defparam \dout_aReal[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y19_N2
cycloneiv_io_obuf \dout_aReal[13]~output (
	.i(\a|dout_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[13]~output .bus_hold = "false";
defparam \dout_aReal[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N2
cycloneiv_io_obuf \dout_aReal[14]~output (
	.i(\a|dout_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[14]~output .bus_hold = "false";
defparam \dout_aReal[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N23
cycloneiv_io_obuf \dout_aReal[15]~output (
	.i(\a|dout_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aReal[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aReal[15]~output .bus_hold = "false";
defparam \dout_aReal[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N9
cycloneiv_io_obuf \dout_aImag[0]~output (
	.i(\a|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[0]~output .bus_hold = "false";
defparam \dout_aImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \dout_aImag[1]~output (
	.i(\a|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[1]~output .bus_hold = "false";
defparam \dout_aImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y78_N2
cycloneiv_io_obuf \dout_aImag[2]~output (
	.i(\a|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[2]~output .bus_hold = "false";
defparam \dout_aImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y26_N9
cycloneiv_io_obuf \dout_aImag[3]~output (
	.i(\a|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[3]~output .bus_hold = "false";
defparam \dout_aImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N9
cycloneiv_io_obuf \dout_aImag[4]~output (
	.i(\a|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[4]~output .bus_hold = "false";
defparam \dout_aImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N2
cycloneiv_io_obuf \dout_aImag[5]~output (
	.i(\a|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[5]~output .bus_hold = "false";
defparam \dout_aImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y8_N2
cycloneiv_io_obuf \dout_aImag[6]~output (
	.i(\a|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[6]~output .bus_hold = "false";
defparam \dout_aImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y26_N2
cycloneiv_io_obuf \dout_aImag[7]~output (
	.i(\a|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[7]~output .bus_hold = "false";
defparam \dout_aImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y5_N9
cycloneiv_io_obuf \dout_aImag[8]~output (
	.i(\a|dout_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[8]~output .bus_hold = "false";
defparam \dout_aImag[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N9
cycloneiv_io_obuf \dout_aImag[9]~output (
	.i(\a|dout_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[9]~output .bus_hold = "false";
defparam \dout_aImag[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y11_N2
cycloneiv_io_obuf \dout_aImag[10]~output (
	.i(\a|dout_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[10]~output .bus_hold = "false";
defparam \dout_aImag[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N2
cycloneiv_io_obuf \dout_aImag[11]~output (
	.i(\a|dout_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[11]~output .bus_hold = "false";
defparam \dout_aImag[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N9
cycloneiv_io_obuf \dout_aImag[12]~output (
	.i(\a|dout_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[12]~output .bus_hold = "false";
defparam \dout_aImag[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \dout_aImag[13]~output (
	.i(\a|dout_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[13]~output .bus_hold = "false";
defparam \dout_aImag[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N9
cycloneiv_io_obuf \dout_aImag[14]~output (
	.i(\a|dout_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[14]~output .bus_hold = "false";
defparam \dout_aImag[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N9
cycloneiv_io_obuf \dout_aImag[15]~output (
	.i(\a|dout_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_aImag[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_aImag[15]~output .bus_hold = "false";
defparam \dout_aImag[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N9
cycloneiv_io_obuf \dout_bReal[0]~output (
	.i(\b|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[0]~output .bus_hold = "false";
defparam \dout_bReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \dout_bReal[1]~output (
	.i(\b|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[1]~output .bus_hold = "false";
defparam \dout_bReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N2
cycloneiv_io_obuf \dout_bReal[2]~output (
	.i(\b|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[2]~output .bus_hold = "false";
defparam \dout_bReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \dout_bReal[3]~output (
	.i(\b|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[3]~output .bus_hold = "false";
defparam \dout_bReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiv_io_obuf \dout_bReal[4]~output (
	.i(\b|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[4]~output .bus_hold = "false";
defparam \dout_bReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \dout_bReal[5]~output (
	.i(\b|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[5]~output .bus_hold = "false";
defparam \dout_bReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneiv_io_obuf \dout_bReal[6]~output (
	.i(\b|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[6]~output .bus_hold = "false";
defparam \dout_bReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N16
cycloneiv_io_obuf \dout_bReal[7]~output (
	.i(\b|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[7]~output .bus_hold = "false";
defparam \dout_bReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N23
cycloneiv_io_obuf \dout_bReal[8]~output (
	.i(\b|dout_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[8]~output .bus_hold = "false";
defparam \dout_bReal[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \dout_bReal[9]~output (
	.i(\b|dout_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[9]~output .bus_hold = "false";
defparam \dout_bReal[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiv_io_obuf \dout_bReal[10]~output (
	.i(\b|dout_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[10]~output .bus_hold = "false";
defparam \dout_bReal[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N23
cycloneiv_io_obuf \dout_bReal[11]~output (
	.i(\b|dout_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[11]~output .bus_hold = "false";
defparam \dout_bReal[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N16
cycloneiv_io_obuf \dout_bReal[12]~output (
	.i(\b|dout_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[12]~output .bus_hold = "false";
defparam \dout_bReal[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N9
cycloneiv_io_obuf \dout_bReal[13]~output (
	.i(\b|dout_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[13]~output .bus_hold = "false";
defparam \dout_bReal[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y5_N2
cycloneiv_io_obuf \dout_bReal[14]~output (
	.i(\b|dout_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[14]~output .bus_hold = "false";
defparam \dout_bReal[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N16
cycloneiv_io_obuf \dout_bReal[15]~output (
	.i(\b|dout_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bReal[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bReal[15]~output .bus_hold = "false";
defparam \dout_bReal[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N16
cycloneiv_io_obuf \dout_bImag[0]~output (
	.i(\b|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[0]~output .bus_hold = "false";
defparam \dout_bImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N23
cycloneiv_io_obuf \dout_bImag[1]~output (
	.i(\b|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[1]~output .bus_hold = "false";
defparam \dout_bImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N9
cycloneiv_io_obuf \dout_bImag[2]~output (
	.i(\b|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[2]~output .bus_hold = "false";
defparam \dout_bImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N2
cycloneiv_io_obuf \dout_bImag[3]~output (
	.i(\b|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[3]~output .bus_hold = "false";
defparam \dout_bImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \dout_bImag[4]~output (
	.i(\b|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[4]~output .bus_hold = "false";
defparam \dout_bImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneiv_io_obuf \dout_bImag[5]~output (
	.i(\b|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[5]~output .bus_hold = "false";
defparam \dout_bImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N23
cycloneiv_io_obuf \dout_bImag[6]~output (
	.i(\b|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[6]~output .bus_hold = "false";
defparam \dout_bImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N16
cycloneiv_io_obuf \dout_bImag[7]~output (
	.i(\b|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[7]~output .bus_hold = "false";
defparam \dout_bImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N23
cycloneiv_io_obuf \dout_bImag[8]~output (
	.i(\b|dout_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[8]~output .bus_hold = "false";
defparam \dout_bImag[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N2
cycloneiv_io_obuf \dout_bImag[9]~output (
	.i(\b|dout_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[9]~output .bus_hold = "false";
defparam \dout_bImag[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N16
cycloneiv_io_obuf \dout_bImag[10]~output (
	.i(\b|dout_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[10]~output .bus_hold = "false";
defparam \dout_bImag[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \dout_bImag[11]~output (
	.i(\b|dout_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[11]~output .bus_hold = "false";
defparam \dout_bImag[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \dout_bImag[12]~output (
	.i(\b|dout_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[12]~output .bus_hold = "false";
defparam \dout_bImag[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \dout_bImag[13]~output (
	.i(\b|dout_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[13]~output .bus_hold = "false";
defparam \dout_bImag[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N16
cycloneiv_io_obuf \dout_bImag[14]~output (
	.i(\b|dout_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[14]~output .bus_hold = "false";
defparam \dout_bImag[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N23
cycloneiv_io_obuf \dout_bImag[15]~output (
	.i(\b|dout_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_bImag[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_bImag[15]~output .bus_hold = "false";
defparam \dout_bImag[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N23
cycloneiv_io_obuf \dout_cReal[0]~output (
	.i(\c|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[0]~output .bus_hold = "false";
defparam \dout_cReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N2
cycloneiv_io_obuf \dout_cReal[1]~output (
	.i(\c|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[1]~output .bus_hold = "false";
defparam \dout_cReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \dout_cReal[2]~output (
	.i(\c|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[2]~output .bus_hold = "false";
defparam \dout_cReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \dout_cReal[3]~output (
	.i(\c|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[3]~output .bus_hold = "false";
defparam \dout_cReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N23
cycloneiv_io_obuf \dout_cReal[4]~output (
	.i(\c|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[4]~output .bus_hold = "false";
defparam \dout_cReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N2
cycloneiv_io_obuf \dout_cReal[5]~output (
	.i(\c|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[5]~output .bus_hold = "false";
defparam \dout_cReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N9
cycloneiv_io_obuf \dout_cReal[6]~output (
	.i(\c|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[6]~output .bus_hold = "false";
defparam \dout_cReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \dout_cReal[7]~output (
	.i(\c|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[7]~output .bus_hold = "false";
defparam \dout_cReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N9
cycloneiv_io_obuf \dout_cReal[8]~output (
	.i(\c|dout_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[8]~output .bus_hold = "false";
defparam \dout_cReal[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N9
cycloneiv_io_obuf \dout_cReal[9]~output (
	.i(\c|dout_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[9]~output .bus_hold = "false";
defparam \dout_cReal[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y14_N2
cycloneiv_io_obuf \dout_cReal[10]~output (
	.i(\c|dout_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[10]~output .bus_hold = "false";
defparam \dout_cReal[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N9
cycloneiv_io_obuf \dout_cReal[11]~output (
	.i(\c|dout_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[11]~output .bus_hold = "false";
defparam \dout_cReal[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \dout_cReal[12]~output (
	.i(\c|dout_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[12]~output .bus_hold = "false";
defparam \dout_cReal[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N2
cycloneiv_io_obuf \dout_cReal[13]~output (
	.i(\c|dout_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[13]~output .bus_hold = "false";
defparam \dout_cReal[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N16
cycloneiv_io_obuf \dout_cReal[14]~output (
	.i(\c|dout_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[14]~output .bus_hold = "false";
defparam \dout_cReal[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N9
cycloneiv_io_obuf \dout_cReal[15]~output (
	.i(\c|dout_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cReal[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cReal[15]~output .bus_hold = "false";
defparam \dout_cReal[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cycloneiv_io_obuf \dout_cImag[0]~output (
	.i(\c|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[0]~output .bus_hold = "false";
defparam \dout_cImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneiv_io_obuf \dout_cImag[1]~output (
	.i(\c|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[1]~output .bus_hold = "false";
defparam \dout_cImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \dout_cImag[2]~output (
	.i(\c|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[2]~output .bus_hold = "false";
defparam \dout_cImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N23
cycloneiv_io_obuf \dout_cImag[3]~output (
	.i(\c|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[3]~output .bus_hold = "false";
defparam \dout_cImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \dout_cImag[4]~output (
	.i(\c|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[4]~output .bus_hold = "false";
defparam \dout_cImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N2
cycloneiv_io_obuf \dout_cImag[5]~output (
	.i(\c|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[5]~output .bus_hold = "false";
defparam \dout_cImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneiv_io_obuf \dout_cImag[6]~output (
	.i(\c|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[6]~output .bus_hold = "false";
defparam \dout_cImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \dout_cImag[7]~output (
	.i(\c|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[7]~output .bus_hold = "false";
defparam \dout_cImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \dout_cImag[8]~output (
	.i(\c|dout_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[8]~output .bus_hold = "false";
defparam \dout_cImag[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N16
cycloneiv_io_obuf \dout_cImag[9]~output (
	.i(\c|dout_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[9]~output .bus_hold = "false";
defparam \dout_cImag[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N23
cycloneiv_io_obuf \dout_cImag[10]~output (
	.i(\c|dout_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[10]~output .bus_hold = "false";
defparam \dout_cImag[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N2
cycloneiv_io_obuf \dout_cImag[11]~output (
	.i(\c|dout_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[11]~output .bus_hold = "false";
defparam \dout_cImag[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneiv_io_obuf \dout_cImag[12]~output (
	.i(\c|dout_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[12]~output .bus_hold = "false";
defparam \dout_cImag[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneiv_io_obuf \dout_cImag[13]~output (
	.i(\c|dout_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[13]~output .bus_hold = "false";
defparam \dout_cImag[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N9
cycloneiv_io_obuf \dout_cImag[14]~output (
	.i(\c|dout_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[14]~output .bus_hold = "false";
defparam \dout_cImag[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N23
cycloneiv_io_obuf \dout_cImag[15]~output (
	.i(\c|dout_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_cImag[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_cImag[15]~output .bus_hold = "false";
defparam \dout_cImag[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y19_N9
cycloneiv_io_obuf \dout_dReal[0]~output (
	.i(\d|dout_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[0]~output .bus_hold = "false";
defparam \dout_dReal[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N23
cycloneiv_io_obuf \dout_dReal[1]~output (
	.i(\d|dout_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[1]~output .bus_hold = "false";
defparam \dout_dReal[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \dout_dReal[2]~output (
	.i(\d|dout_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[2]~output .bus_hold = "false";
defparam \dout_dReal[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N9
cycloneiv_io_obuf \dout_dReal[3]~output (
	.i(\d|dout_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[3]~output .bus_hold = "false";
defparam \dout_dReal[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y91_N2
cycloneiv_io_obuf \dout_dReal[4]~output (
	.i(\d|dout_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[4]~output .bus_hold = "false";
defparam \dout_dReal[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N2
cycloneiv_io_obuf \dout_dReal[5]~output (
	.i(\d|dout_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[5]~output .bus_hold = "false";
defparam \dout_dReal[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N2
cycloneiv_io_obuf \dout_dReal[6]~output (
	.i(\d|dout_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[6]~output .bus_hold = "false";
defparam \dout_dReal[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N9
cycloneiv_io_obuf \dout_dReal[7]~output (
	.i(\d|dout_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[7]~output .bus_hold = "false";
defparam \dout_dReal[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \dout_dReal[8]~output (
	.i(\d|dout_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[8]~output .bus_hold = "false";
defparam \dout_dReal[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N23
cycloneiv_io_obuf \dout_dReal[9]~output (
	.i(\d|dout_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[9]~output .bus_hold = "false";
defparam \dout_dReal[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y91_N9
cycloneiv_io_obuf \dout_dReal[10]~output (
	.i(\d|dout_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[10]~output .bus_hold = "false";
defparam \dout_dReal[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y17_N2
cycloneiv_io_obuf \dout_dReal[11]~output (
	.i(\d|dout_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[11]~output .bus_hold = "false";
defparam \dout_dReal[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N2
cycloneiv_io_obuf \dout_dReal[12]~output (
	.i(\d|dout_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[12]~output .bus_hold = "false";
defparam \dout_dReal[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N2
cycloneiv_io_obuf \dout_dReal[13]~output (
	.i(\d|dout_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[13]~output .bus_hold = "false";
defparam \dout_dReal[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N9
cycloneiv_io_obuf \dout_dReal[14]~output (
	.i(\d|dout_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[14]~output .bus_hold = "false";
defparam \dout_dReal[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N23
cycloneiv_io_obuf \dout_dReal[15]~output (
	.i(\d|dout_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dReal[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dReal[15]~output .bus_hold = "false";
defparam \dout_dReal[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cycloneiv_io_obuf \dout_dImag[0]~output (
	.i(\d|dout_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[0]~output .bus_hold = "false";
defparam \dout_dImag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N9
cycloneiv_io_obuf \dout_dImag[1]~output (
	.i(\d|dout_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[1]~output .bus_hold = "false";
defparam \dout_dImag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N16
cycloneiv_io_obuf \dout_dImag[2]~output (
	.i(\d|dout_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[2]~output .bus_hold = "false";
defparam \dout_dImag[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N9
cycloneiv_io_obuf \dout_dImag[3]~output (
	.i(\d|dout_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[3]~output .bus_hold = "false";
defparam \dout_dImag[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N16
cycloneiv_io_obuf \dout_dImag[4]~output (
	.i(\d|dout_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[4]~output .bus_hold = "false";
defparam \dout_dImag[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N2
cycloneiv_io_obuf \dout_dImag[5]~output (
	.i(\d|dout_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[5]~output .bus_hold = "false";
defparam \dout_dImag[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N9
cycloneiv_io_obuf \dout_dImag[6]~output (
	.i(\d|dout_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[6]~output .bus_hold = "false";
defparam \dout_dImag[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N16
cycloneiv_io_obuf \dout_dImag[7]~output (
	.i(\d|dout_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[7]~output .bus_hold = "false";
defparam \dout_dImag[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N16
cycloneiv_io_obuf \dout_dImag[8]~output (
	.i(\d|dout_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[8]~output .bus_hold = "false";
defparam \dout_dImag[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N9
cycloneiv_io_obuf \dout_dImag[9]~output (
	.i(\d|dout_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[9]~output .bus_hold = "false";
defparam \dout_dImag[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N2
cycloneiv_io_obuf \dout_dImag[10]~output (
	.i(\d|dout_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[10]~output .bus_hold = "false";
defparam \dout_dImag[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N23
cycloneiv_io_obuf \dout_dImag[11]~output (
	.i(\d|dout_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[11]~output .bus_hold = "false";
defparam \dout_dImag[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \dout_dImag[12]~output (
	.i(\d|dout_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[12]~output .bus_hold = "false";
defparam \dout_dImag[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N9
cycloneiv_io_obuf \dout_dImag[13]~output (
	.i(\d|dout_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[13]~output .bus_hold = "false";
defparam \dout_dImag[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N2
cycloneiv_io_obuf \dout_dImag[14]~output (
	.i(\d|dout_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[14]~output .bus_hold = "false";
defparam \dout_dImag[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N16
cycloneiv_io_obuf \dout_dImag[15]~output (
	.i(\d|dout_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout_dImag[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout_dImag[15]~output .bus_hold = "false";
defparam \dout_dImag[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N8
cycloneiv_io_ibuf \readAddrReal[1]~input (
	.i(readAddrReal[1]),
	.ibar(gnd),
	.o(\readAddrReal[1]~input_o ));
// synopsys translate_off
defparam \readAddrReal[1]~input .bus_hold = "false";
defparam \readAddrReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N8
cycloneiv_io_ibuf \din_aReal[0]~input (
	.i(din_aReal[0]),
	.ibar(gnd),
	.o(\din_aReal[0]~input_o ));
// synopsys translate_off
defparam \din_aReal[0]~input .bus_hold = "false";
defparam \din_aReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y50_N28
cycloneiv_lcell_comb \a|ram~128 (
// Equation(s):
// \a|ram~128_combout  = (\rtl~0_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~0_combout  & (\a|ram~32_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~32_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\a|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~128 .lut_mask = 16'hFA50;
defparam \a|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N1
cycloneiv_io_ibuf \din_aImag[0]~input (
	.i(din_aImag[0]),
	.ibar(gnd),
	.o(\din_aImag[0]~input_o ));
// synopsys translate_off
defparam \din_aImag[0]~input .bus_hold = "false";
defparam \din_aImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N1
cycloneiv_io_ibuf \writeAddrImag[1]~input (
	.i(writeAddrImag[1]),
	.ibar(gnd),
	.o(\writeAddrImag[1]~input_o ));
// synopsys translate_off
defparam \writeAddrImag[1]~input .bus_hold = "false";
defparam \writeAddrImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \writeAddrImag[0]~input (
	.i(writeAddrImag[0]),
	.ibar(gnd),
	.o(\writeAddrImag[0]~input_o ));
// synopsys translate_off
defparam \writeAddrImag[0]~input .bus_hold = "false";
defparam \writeAddrImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N8
cycloneiv_io_ibuf \writeAddrImag[2]~input (
	.i(writeAddrImag[2]),
	.ibar(gnd),
	.o(\writeAddrImag[2]~input_o ));
// synopsys translate_off
defparam \writeAddrImag[2]~input .bus_hold = "false";
defparam \writeAddrImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N16
cycloneiv_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = (\we~input_o  & (\writeAddrImag[1]~input_o  & (!\writeAddrImag[0]~input_o  & !\writeAddrImag[2]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[0]~input_o ),
	.datad(\writeAddrImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1 .lut_mask = 16'h0008;
defparam \rtl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y50_N29
dffeas \a|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~128_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~32 .is_wysiwyg = "true";
defparam \a|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N16
cycloneiv_lcell_comb \a|ram~130 (
// Equation(s):
// \a|ram~130_combout  = (\rtl~4_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~4_combout  & (\a|ram~0_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~0_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\a|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~130 .lut_mask = 16'hFA50;
defparam \a|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N22
cycloneiv_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = (\we~input_o  & (!\writeAddrImag[1]~input_o  & (!\writeAddrImag[2]~input_o  & !\writeAddrImag[0]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[2]~input_o ),
	.datad(\writeAddrImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~5 .lut_mask = 16'h0002;
defparam \rtl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y53_N17
dffeas \a|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~130_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~0 .is_wysiwyg = "true";
defparam \a|ram~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N8
cycloneiv_io_ibuf \readAddrReal[0]~input (
	.i(readAddrReal[0]),
	.ibar(gnd),
	.o(\readAddrReal[0]~input_o ));
// synopsys translate_off
defparam \readAddrReal[0]~input .bus_hold = "false";
defparam \readAddrReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N28
cycloneiv_lcell_comb \a|ram~129 (
// Equation(s):
// \a|ram~129_combout  = (\rtl~2_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~2_combout  & (\a|ram~16_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\a|ram~16_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\a|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~129 .lut_mask = 16'hFA50;
defparam \a|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N28
cycloneiv_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = (\we~input_o  & (!\writeAddrImag[1]~input_o  & (!\writeAddrImag[2]~input_o  & \writeAddrImag[0]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[2]~input_o ),
	.datad(\writeAddrImag[0]~input_o ),
	.cin(gnd),
	.combout(\rtl~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~3 .lut_mask = 16'h0200;
defparam \rtl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N29
dffeas \a|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~129_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~16 .is_wysiwyg = "true";
defparam \a|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N24
cycloneiv_lcell_comb \a|ram~258 (
// Equation(s):
// \a|ram~258_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\a|ram~16_q ))) # (!\readAddrReal[0]~input_o  & (\a|ram~0_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~0_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~16_q ),
	.cin(gnd),
	.combout(\a|ram~258_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~258 .lut_mask = 16'hF4A4;
defparam \a|ram~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N26
cycloneiv_lcell_comb \a|ram~259 (
// Equation(s):
// \a|ram~259_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~258_combout  & (\a|ram~48_q )) # (!\a|ram~258_combout  & ((\a|ram~32_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~258_combout ))))

	.dataa(\a|ram~48_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~32_q ),
	.datad(\a|ram~258_combout ),
	.cin(gnd),
	.combout(\a|ram~259_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~259 .lut_mask = 16'hBBC0;
defparam \a|ram~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \writeAddrReal[0]~input (
	.i(writeAddrReal[0]),
	.ibar(gnd),
	.o(\writeAddrReal[0]~input_o ));
// synopsys translate_off
defparam \writeAddrReal[0]~input .bus_hold = "false";
defparam \writeAddrReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N8
cycloneiv_io_ibuf \writeAddrReal[2]~input (
	.i(writeAddrReal[2]),
	.ibar(gnd),
	.o(\writeAddrReal[2]~input_o ));
// synopsys translate_off
defparam \writeAddrReal[2]~input .bus_hold = "false";
defparam \writeAddrReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N8
cycloneiv_io_ibuf \writeAddrReal[1]~input (
	.i(writeAddrReal[1]),
	.ibar(gnd),
	.o(\writeAddrReal[1]~input_o ));
// synopsys translate_off
defparam \writeAddrReal[1]~input .bus_hold = "false";
defparam \writeAddrReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N30
cycloneiv_lcell_comb \rtl~8 (
// Equation(s):
// \rtl~8_combout  = (\we~input_o  & (\writeAddrReal[0]~input_o  & (\writeAddrReal[2]~input_o  & !\writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~8 .lut_mask = 16'h0080;
defparam \rtl~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N24
cycloneiv_lcell_comb \a|ram~132 (
// Equation(s):
// \a|ram~132_combout  = (\rtl~8_combout  & (\din_aReal[0]~input_o )) # (!\rtl~8_combout  & ((\a|ram~80_q )))

	.dataa(\din_aReal[0]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~80_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~132 .lut_mask = 16'hB8B8;
defparam \a|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N12
cycloneiv_lcell_comb \rtl~9 (
// Equation(s):
// \rtl~9_combout  = (\we~input_o  & (!\writeAddrImag[1]~input_o  & (\writeAddrImag[0]~input_o  & \writeAddrImag[2]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[0]~input_o ),
	.datad(\writeAddrImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~9 .lut_mask = 16'h2000;
defparam \rtl~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N25
dffeas \a|ram~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~132_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~80 .is_wysiwyg = "true";
defparam \a|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N22
cycloneiv_lcell_comb \rtl~14 (
// Equation(s):
// \rtl~14_combout  = (\we~input_o  & (\writeAddrReal[0]~input_o  & (\writeAddrReal[2]~input_o  & \writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~14 .lut_mask = 16'h8000;
defparam \rtl~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y55_N28
cycloneiv_lcell_comb \a|ram~135 (
// Equation(s):
// \a|ram~135_combout  = (\rtl~14_combout  & (\din_aReal[0]~input_o )) # (!\rtl~14_combout  & ((\a|ram~112_q )))

	.dataa(gnd),
	.datab(\din_aReal[0]~input_o ),
	.datac(\a|ram~112_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\a|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~135 .lut_mask = 16'hCCF0;
defparam \a|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N8
cycloneiv_lcell_comb \rtl~15 (
// Equation(s):
// \rtl~15_combout  = (\we~input_o  & (\writeAddrImag[1]~input_o  & (\writeAddrImag[0]~input_o  & \writeAddrImag[2]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[0]~input_o ),
	.datad(\writeAddrImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~15_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~15 .lut_mask = 16'h8000;
defparam \rtl~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y55_N29
dffeas \a|ram~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~135_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~112 .is_wysiwyg = "true";
defparam \a|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y53_N12
cycloneiv_lcell_comb \a|ram~133 (
// Equation(s):
// \a|ram~133_combout  = (\rtl~10_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~10_combout  & (\a|ram~96_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~96_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\a|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~133 .lut_mask = 16'hFA50;
defparam \a|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N0
cycloneiv_lcell_comb \rtl~11 (
// Equation(s):
// \rtl~11_combout  = (\we~input_o  & (\writeAddrImag[1]~input_o  & (!\writeAddrImag[0]~input_o  & \writeAddrImag[2]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[0]~input_o ),
	.datad(\writeAddrImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~11_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~11 .lut_mask = 16'h0800;
defparam \rtl~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y53_N13
dffeas \a|ram~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~133_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~96 .is_wysiwyg = "true";
defparam \a|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N20
cycloneiv_lcell_comb \a|ram~134 (
// Equation(s):
// \a|ram~134_combout  = (\rtl~12_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~12_combout  & (\a|ram~64_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~64_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\a|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~134 .lut_mask = 16'hFA50;
defparam \a|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N4
cycloneiv_lcell_comb \rtl~13 (
// Equation(s):
// \rtl~13_combout  = (\we~input_o  & (!\writeAddrImag[1]~input_o  & (!\writeAddrImag[0]~input_o  & \writeAddrImag[2]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[0]~input_o ),
	.datad(\writeAddrImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~13_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~13 .lut_mask = 16'h0200;
defparam \rtl~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y54_N21
dffeas \a|ram~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~134_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~64 .is_wysiwyg = "true";
defparam \a|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N0
cycloneiv_lcell_comb \a|ram~256 (
// Equation(s):
// \a|ram~256_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\a|ram~96_q )) # (!\readAddrReal[1]~input_o  & ((\a|ram~64_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~96_q ),
	.datad(\a|ram~64_q ),
	.cin(gnd),
	.combout(\a|ram~256_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~256 .lut_mask = 16'hD9C8;
defparam \a|ram~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N18
cycloneiv_lcell_comb \a|ram~257 (
// Equation(s):
// \a|ram~257_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~256_combout  & ((\a|ram~112_q ))) # (!\a|ram~256_combout  & (\a|ram~80_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~256_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~80_q ),
	.datac(\a|ram~112_q ),
	.datad(\a|ram~256_combout ),
	.cin(gnd),
	.combout(\a|ram~257_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~257 .lut_mask = 16'hF588;
defparam \a|ram~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N30
cycloneiv_lcell_comb \a|ram~260 (
// Equation(s):
// \a|ram~260_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~257_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~259_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~259_combout ),
	.datad(\a|ram~257_combout ),
	.cin(gnd),
	.combout(\a|ram~260_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~260 .lut_mask = 16'hFA50;
defparam \a|ram~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y53_N31
dffeas \a|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[0] .is_wysiwyg = "true";
defparam \a|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N1
cycloneiv_io_ibuf \din_aReal[1]~input (
	.i(din_aReal[1]),
	.ibar(gnd),
	.o(\din_aReal[1]~input_o ));
// synopsys translate_off
defparam \din_aReal[1]~input .bus_hold = "false";
defparam \din_aReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y50_N22
cycloneiv_lcell_comb \a|ram~136 (
// Equation(s):
// \a|ram~136_combout  = (\rtl~0_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~0_combout  & (\a|ram~33_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~33_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~136 .lut_mask = 16'hFA50;
defparam \a|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \din_aImag[1]~input (
	.i(din_aImag[1]),
	.ibar(gnd),
	.o(\din_aImag[1]~input_o ));
// synopsys translate_off
defparam \din_aImag[1]~input .bus_hold = "false";
defparam \din_aImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y50_N23
dffeas \a|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~136_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~33 .is_wysiwyg = "true";
defparam \a|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N28
cycloneiv_lcell_comb \a|ram~139 (
// Equation(s):
// \a|ram~139_combout  = (\rtl~6_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~6_combout  & (\a|ram~49_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~49_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~139 .lut_mask = 16'hFA50;
defparam \a|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N28
cycloneiv_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = (\we~input_o  & (\writeAddrImag[1]~input_o  & (\writeAddrImag[0]~input_o  & !\writeAddrImag[2]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrImag[1]~input_o ),
	.datac(\writeAddrImag[0]~input_o ),
	.datad(\writeAddrImag[2]~input_o ),
	.cin(gnd),
	.combout(\rtl~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~7 .lut_mask = 16'h0080;
defparam \rtl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N29
dffeas \a|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~139_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~49 .is_wysiwyg = "true";
defparam \a|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N28
cycloneiv_lcell_comb \a|ram~138 (
// Equation(s):
// \a|ram~138_combout  = (\rtl~4_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~4_combout  & (\a|ram~1_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~1_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~138 .lut_mask = 16'hFA50;
defparam \a|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y53_N29
dffeas \a|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~138_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~1 .is_wysiwyg = "true";
defparam \a|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N30
cycloneiv_lcell_comb \a|ram~137 (
// Equation(s):
// \a|ram~137_combout  = (\rtl~2_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~2_combout  & (\a|ram~17_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\a|ram~17_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~137 .lut_mask = 16'hFA50;
defparam \a|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N31
dffeas \a|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~137_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~17 .is_wysiwyg = "true";
defparam \a|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N14
cycloneiv_lcell_comb \a|ram~263 (
// Equation(s):
// \a|ram~263_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o ) # (\a|ram~17_q )))) # (!\readAddrReal[0]~input_o  & (\a|ram~1_q  & (!\readAddrReal[1]~input_o )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~1_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\a|ram~17_q ),
	.cin(gnd),
	.combout(\a|ram~263_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~263 .lut_mask = 16'hAEA4;
defparam \a|ram~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N4
cycloneiv_lcell_comb \a|ram~264 (
// Equation(s):
// \a|ram~264_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~263_combout  & ((\a|ram~49_q ))) # (!\a|ram~263_combout  & (\a|ram~33_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~263_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~33_q ),
	.datac(\a|ram~49_q ),
	.datad(\a|ram~263_combout ),
	.cin(gnd),
	.combout(\a|ram~264_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~264 .lut_mask = 16'hF588;
defparam \a|ram~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N16
cycloneiv_lcell_comb \a|ram~140 (
// Equation(s):
// \a|ram~140_combout  = (\rtl~8_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~8_combout  & (\a|ram~81_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\a|ram~81_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~140 .lut_mask = 16'hFA50;
defparam \a|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N17
dffeas \a|ram~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~140_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~81 .is_wysiwyg = "true";
defparam \a|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y50_N12
cycloneiv_lcell_comb \a|ram~143 (
// Equation(s):
// \a|ram~143_combout  = (\rtl~14_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~14_combout  & (\a|ram~113_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~113_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~143 .lut_mask = 16'hFC30;
defparam \a|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y50_N13
dffeas \a|ram~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~143_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~113 .is_wysiwyg = "true";
defparam \a|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N20
cycloneiv_lcell_comb \a|ram~142 (
// Equation(s):
// \a|ram~142_combout  = (\rtl~12_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~12_combout  & (\a|ram~65_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~65_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~142 .lut_mask = 16'hFA50;
defparam \a|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N21
dffeas \a|ram~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~142_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~65 .is_wysiwyg = "true";
defparam \a|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N16
cycloneiv_lcell_comb \a|ram~141 (
// Equation(s):
// \a|ram~141_combout  = (\rtl~10_combout  & ((\din_aReal[1]~input_o ))) # (!\rtl~10_combout  & (\a|ram~97_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~97_q ),
	.datad(\din_aReal[1]~input_o ),
	.cin(gnd),
	.combout(\a|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~141 .lut_mask = 16'hFA50;
defparam \a|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N17
dffeas \a|ram~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~141_combout ),
	.asdata(\din_aImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~97 .is_wysiwyg = "true";
defparam \a|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N12
cycloneiv_lcell_comb \a|ram~261 (
// Equation(s):
// \a|ram~261_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\a|ram~97_q ))) # (!\readAddrReal[1]~input_o  & (\a|ram~65_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~65_q ),
	.datad(\a|ram~97_q ),
	.cin(gnd),
	.combout(\a|ram~261_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~261 .lut_mask = 16'hDC98;
defparam \a|ram~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N10
cycloneiv_lcell_comb \a|ram~262 (
// Equation(s):
// \a|ram~262_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~261_combout  & ((\a|ram~113_q ))) # (!\a|ram~261_combout  & (\a|ram~81_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~261_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~81_q ),
	.datac(\a|ram~113_q ),
	.datad(\a|ram~261_combout ),
	.cin(gnd),
	.combout(\a|ram~262_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~262 .lut_mask = 16'hF588;
defparam \a|ram~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N28
cycloneiv_lcell_comb \a|ram~265 (
// Equation(s):
// \a|ram~265_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~262_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~264_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~264_combout ),
	.datad(\a|ram~262_combout ),
	.cin(gnd),
	.combout(\a|ram~265_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~265 .lut_mask = 16'hFA50;
defparam \a|ram~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y53_N29
dffeas \a|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[1] .is_wysiwyg = "true";
defparam \a|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N8
cycloneiv_io_ibuf \readAddrReal[2]~input (
	.i(readAddrReal[2]),
	.ibar(gnd),
	.o(\readAddrReal[2]~input_o ));
// synopsys translate_off
defparam \readAddrReal[2]~input .bus_hold = "false";
defparam \readAddrReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N1
cycloneiv_io_ibuf \din_aReal[2]~input (
	.i(din_aReal[2]),
	.ibar(gnd),
	.o(\din_aReal[2]~input_o ));
// synopsys translate_off
defparam \din_aReal[2]~input .bus_hold = "false";
defparam \din_aReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N18
cycloneiv_lcell_comb \a|ram~147 (
// Equation(s):
// \a|ram~147_combout  = (\rtl~6_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~6_combout  & (\a|ram~50_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~50_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~147 .lut_mask = 16'hFA50;
defparam \a|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N15
cycloneiv_io_ibuf \din_aImag[2]~input (
	.i(din_aImag[2]),
	.ibar(gnd),
	.o(\din_aImag[2]~input_o ));
// synopsys translate_off
defparam \din_aImag[2]~input .bus_hold = "false";
defparam \din_aImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y54_N19
dffeas \a|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~147_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~50 .is_wysiwyg = "true";
defparam \a|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N24
cycloneiv_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = (\we~input_o  & (!\writeAddrReal[0]~input_o  & (!\writeAddrReal[2]~input_o  & !\writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~4 .lut_mask = 16'h0002;
defparam \rtl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N4
cycloneiv_lcell_comb \a|ram~146 (
// Equation(s):
// \a|ram~146_combout  = (\rtl~4_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~4_combout  & (\a|ram~2_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\a|ram~2_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~146 .lut_mask = 16'hFC30;
defparam \a|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y54_N5
dffeas \a|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~146_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~2 .is_wysiwyg = "true";
defparam \a|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N14
cycloneiv_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = (\we~input_o  & (\writeAddrReal[0]~input_o  & (!\writeAddrReal[2]~input_o  & !\writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~2 .lut_mask = 16'h0008;
defparam \rtl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y54_N24
cycloneiv_lcell_comb \a|ram~145 (
// Equation(s):
// \a|ram~145_combout  = (\rtl~2_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~2_combout  & (\a|ram~18_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\a|ram~18_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~145 .lut_mask = 16'hFC30;
defparam \a|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y54_N25
dffeas \a|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~145_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~18 .is_wysiwyg = "true";
defparam \a|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N12
cycloneiv_lcell_comb \a|ram~268 (
// Equation(s):
// \a|ram~268_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\a|ram~18_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\a|ram~2_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~2_q ),
	.datad(\a|ram~18_q ),
	.cin(gnd),
	.combout(\a|ram~268_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~268 .lut_mask = 16'hBA98;
defparam \a|ram~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N22
cycloneiv_lcell_comb \a|ram~269 (
// Equation(s):
// \a|ram~269_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~268_combout  & ((\a|ram~50_q ))) # (!\a|ram~268_combout  & (\a|ram~34_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~268_combout ))))

	.dataa(\a|ram~34_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~50_q ),
	.datad(\a|ram~268_combout ),
	.cin(gnd),
	.combout(\a|ram~269_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~269 .lut_mask = 16'hF388;
defparam \a|ram~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y50_N14
cycloneiv_lcell_comb \a|ram~151 (
// Equation(s):
// \a|ram~151_combout  = (\rtl~14_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~14_combout  & (\a|ram~114_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~114_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~151 .lut_mask = 16'hFC30;
defparam \a|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y50_N15
dffeas \a|ram~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~151_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~114 .is_wysiwyg = "true";
defparam \a|ram~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y55_N12
cycloneiv_lcell_comb \a|ram~148 (
// Equation(s):
// \a|ram~148_combout  = (\rtl~8_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~8_combout  & (\a|ram~82_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\a|ram~82_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~148 .lut_mask = 16'hFA50;
defparam \a|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y55_N13
dffeas \a|ram~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~148_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~82 .is_wysiwyg = "true";
defparam \a|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N22
cycloneiv_lcell_comb \a|ram~150 (
// Equation(s):
// \a|ram~150_combout  = (\rtl~12_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~12_combout  & (\a|ram~66_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~66_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~150 .lut_mask = 16'hFA50;
defparam \a|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y54_N23
dffeas \a|ram~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~150_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~66 .is_wysiwyg = "true";
defparam \a|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N14
cycloneiv_lcell_comb \a|ram~149 (
// Equation(s):
// \a|ram~149_combout  = (\rtl~10_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~10_combout  & (\a|ram~98_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~98_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~149 .lut_mask = 16'hFA50;
defparam \a|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N15
dffeas \a|ram~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~149_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~98 .is_wysiwyg = "true";
defparam \a|ram~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N14
cycloneiv_lcell_comb \a|ram~266 (
// Equation(s):
// \a|ram~266_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\a|ram~98_q ))) # (!\readAddrReal[1]~input_o  & (\a|ram~66_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~66_q ),
	.datad(\a|ram~98_q ),
	.cin(gnd),
	.combout(\a|ram~266_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~266 .lut_mask = 16'hDC98;
defparam \a|ram~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N10
cycloneiv_lcell_comb \a|ram~267 (
// Equation(s):
// \a|ram~267_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~266_combout  & (\a|ram~114_q )) # (!\a|ram~266_combout  & ((\a|ram~82_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~266_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~114_q ),
	.datac(\a|ram~82_q ),
	.datad(\a|ram~266_combout ),
	.cin(gnd),
	.combout(\a|ram~267_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~267 .lut_mask = 16'hDDA0;
defparam \a|ram~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N2
cycloneiv_lcell_comb \a|ram~270 (
// Equation(s):
// \a|ram~270_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~267_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~269_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\a|ram~269_combout ),
	.datad(\a|ram~267_combout ),
	.cin(gnd),
	.combout(\a|ram~270_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~270 .lut_mask = 16'hFC30;
defparam \a|ram~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y54_N3
dffeas \a|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[2] .is_wysiwyg = "true";
defparam \a|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N1
cycloneiv_io_ibuf \din_aReal[3]~input (
	.i(din_aReal[3]),
	.ibar(gnd),
	.o(\din_aReal[3]~input_o ));
// synopsys translate_off
defparam \din_aReal[3]~input .bus_hold = "false";
defparam \din_aReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y50_N28
cycloneiv_lcell_comb \a|ram~159 (
// Equation(s):
// \a|ram~159_combout  = (\rtl~14_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~14_combout  & (\a|ram~115_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~115_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\a|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~159 .lut_mask = 16'hFC30;
defparam \a|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N1
cycloneiv_io_ibuf \din_aImag[3]~input (
	.i(din_aImag[3]),
	.ibar(gnd),
	.o(\din_aImag[3]~input_o ));
// synopsys translate_off
defparam \din_aImag[3]~input .bus_hold = "false";
defparam \din_aImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y50_N29
dffeas \a|ram~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~159_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~115 .is_wysiwyg = "true";
defparam \a|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N18
cycloneiv_lcell_comb \a|ram~156 (
// Equation(s):
// \a|ram~156_combout  = (\rtl~8_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~8_combout  & (\a|ram~83_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~83_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\a|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~156 .lut_mask = 16'hFC30;
defparam \a|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N19
dffeas \a|ram~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~156_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~83 .is_wysiwyg = "true";
defparam \a|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N2
cycloneiv_lcell_comb \a|ram~158 (
// Equation(s):
// \a|ram~158_combout  = (\rtl~12_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~12_combout  & (\a|ram~67_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~67_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\a|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~158 .lut_mask = 16'hFA50;
defparam \a|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N3
dffeas \a|ram~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~158_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~67 .is_wysiwyg = "true";
defparam \a|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N12
cycloneiv_lcell_comb \a|ram~271 (
// Equation(s):
// \a|ram~271_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~99_q ) # ((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & (((!\readAddrReal[0]~input_o  & \a|ram~67_q ))))

	.dataa(\a|ram~99_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~67_q ),
	.cin(gnd),
	.combout(\a|ram~271_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~271 .lut_mask = 16'hCBC8;
defparam \a|ram~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N26
cycloneiv_lcell_comb \a|ram~272 (
// Equation(s):
// \a|ram~272_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~271_combout  & (\a|ram~115_q )) # (!\a|ram~271_combout  & ((\a|ram~83_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~271_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~115_q ),
	.datac(\a|ram~83_q ),
	.datad(\a|ram~271_combout ),
	.cin(gnd),
	.combout(\a|ram~272_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~272 .lut_mask = 16'hDDA0;
defparam \a|ram~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N24
cycloneiv_lcell_comb \a|ram~152 (
// Equation(s):
// \a|ram~152_combout  = (\rtl~0_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~0_combout  & (\a|ram~35_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~35_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\a|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~152 .lut_mask = 16'hFA50;
defparam \a|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N25
dffeas \a|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~152_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~35 .is_wysiwyg = "true";
defparam \a|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N4
cycloneiv_lcell_comb \a|ram~154 (
// Equation(s):
// \a|ram~154_combout  = (\rtl~4_combout  & (\din_aReal[3]~input_o )) # (!\rtl~4_combout  & ((\a|ram~3_q )))

	.dataa(gnd),
	.datab(\din_aReal[3]~input_o ),
	.datac(\a|ram~3_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\a|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~154 .lut_mask = 16'hCCF0;
defparam \a|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y50_N5
dffeas \a|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~154_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~3 .is_wysiwyg = "true";
defparam \a|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N24
cycloneiv_lcell_comb \a|ram~273 (
// Equation(s):
// \a|ram~273_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & (\a|ram~19_q )) # (!\readAddrReal[0]~input_o  & ((\a|ram~3_q )))))

	.dataa(\a|ram~19_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~3_q ),
	.cin(gnd),
	.combout(\a|ram~273_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~273 .lut_mask = 16'hE3E0;
defparam \a|ram~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N18
cycloneiv_lcell_comb \a|ram~274 (
// Equation(s):
// \a|ram~274_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~273_combout  & (\a|ram~51_q )) # (!\a|ram~273_combout  & ((\a|ram~35_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~273_combout ))))

	.dataa(\a|ram~51_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~35_q ),
	.datad(\a|ram~273_combout ),
	.cin(gnd),
	.combout(\a|ram~274_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~274 .lut_mask = 16'hBBC0;
defparam \a|ram~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N0
cycloneiv_lcell_comb \a|ram~275 (
// Equation(s):
// \a|ram~275_combout  = (\readAddrReal[2]~input_o  & (\a|ram~272_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~274_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~272_combout ),
	.datad(\a|ram~274_combout ),
	.cin(gnd),
	.combout(\a|ram~275_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~275 .lut_mask = 16'hF5A0;
defparam \a|ram~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y54_N1
dffeas \a|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[3] .is_wysiwyg = "true";
defparam \a|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N1
cycloneiv_io_ibuf \din_aReal[4]~input (
	.i(din_aReal[4]),
	.ibar(gnd),
	.o(\din_aReal[4]~input_o ));
// synopsys translate_off
defparam \din_aReal[4]~input .bus_hold = "false";
defparam \din_aReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y50_N12
cycloneiv_lcell_comb \a|ram~160 (
// Equation(s):
// \a|ram~160_combout  = (\rtl~0_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~0_combout  & (\a|ram~36_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~36_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\a|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~160 .lut_mask = 16'hFA50;
defparam \a|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N8
cycloneiv_io_ibuf \din_aImag[4]~input (
	.i(din_aImag[4]),
	.ibar(gnd),
	.o(\din_aImag[4]~input_o ));
// synopsys translate_off
defparam \din_aImag[4]~input .bus_hold = "false";
defparam \din_aImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y50_N13
dffeas \a|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~160_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~36 .is_wysiwyg = "true";
defparam \a|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N6
cycloneiv_lcell_comb \a|ram~161 (
// Equation(s):
// \a|ram~161_combout  = (\rtl~2_combout  & (\din_aReal[4]~input_o )) # (!\rtl~2_combout  & ((\a|ram~20_q )))

	.dataa(gnd),
	.datab(\din_aReal[4]~input_o ),
	.datac(\a|ram~20_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\a|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~161 .lut_mask = 16'hCCF0;
defparam \a|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N7
dffeas \a|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~161_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~20 .is_wysiwyg = "true";
defparam \a|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N6
cycloneiv_lcell_comb \a|ram~162 (
// Equation(s):
// \a|ram~162_combout  = (\rtl~4_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~4_combout  & (\a|ram~4_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~4_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\a|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~162 .lut_mask = 16'hFA50;
defparam \a|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y53_N7
dffeas \a|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~162_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~4 .is_wysiwyg = "true";
defparam \a|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N8
cycloneiv_lcell_comb \a|ram~278 (
// Equation(s):
// \a|ram~278_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\a|ram~20_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\a|ram~4_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~20_q ),
	.datad(\a|ram~4_q ),
	.cin(gnd),
	.combout(\a|ram~278_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~278 .lut_mask = 16'hB9A8;
defparam \a|ram~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N26
cycloneiv_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = (\we~input_o  & (\writeAddrReal[0]~input_o  & (!\writeAddrReal[2]~input_o  & \writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~6 .lut_mask = 16'h0800;
defparam \rtl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y49_N28
cycloneiv_lcell_comb \a|ram~163 (
// Equation(s):
// \a|ram~163_combout  = (\rtl~6_combout  & (\din_aReal[4]~input_o )) # (!\rtl~6_combout  & ((\a|ram~52_q )))

	.dataa(\din_aReal[4]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\a|ram~52_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~163 .lut_mask = 16'hB8B8;
defparam \a|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y49_N29
dffeas \a|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~163_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~52 .is_wysiwyg = "true";
defparam \a|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N22
cycloneiv_lcell_comb \a|ram~279 (
// Equation(s):
// \a|ram~279_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~278_combout  & ((\a|ram~52_q ))) # (!\a|ram~278_combout  & (\a|ram~36_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~278_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~36_q ),
	.datac(\a|ram~278_combout ),
	.datad(\a|ram~52_q ),
	.cin(gnd),
	.combout(\a|ram~279_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~279 .lut_mask = 16'hF858;
defparam \a|ram~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N28
cycloneiv_lcell_comb \a|ram~164 (
// Equation(s):
// \a|ram~164_combout  = (\rtl~8_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~8_combout  & (\a|ram~84_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~84_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\a|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~164 .lut_mask = 16'hFC30;
defparam \a|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N29
dffeas \a|ram~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~164_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~84 .is_wysiwyg = "true";
defparam \a|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y50_N18
cycloneiv_lcell_comb \a|ram~167 (
// Equation(s):
// \a|ram~167_combout  = (\rtl~14_combout  & (\din_aReal[4]~input_o )) # (!\rtl~14_combout  & ((\a|ram~116_q )))

	.dataa(\din_aReal[4]~input_o ),
	.datab(gnd),
	.datac(\a|ram~116_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\a|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~167 .lut_mask = 16'hAAF0;
defparam \a|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y50_N19
dffeas \a|ram~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~167_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~116 .is_wysiwyg = "true";
defparam \a|ram~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y53_N14
cycloneiv_lcell_comb \a|ram~165 (
// Equation(s):
// \a|ram~165_combout  = (\rtl~10_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~10_combout  & (\a|ram~100_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~100_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\a|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~165 .lut_mask = 16'hFA50;
defparam \a|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y53_N15
dffeas \a|ram~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~165_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~100 .is_wysiwyg = "true";
defparam \a|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y53_N8
cycloneiv_lcell_comb \a|ram~166 (
// Equation(s):
// \a|ram~166_combout  = (\rtl~12_combout  & ((\din_aReal[4]~input_o ))) # (!\rtl~12_combout  & (\a|ram~68_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~68_q ),
	.datad(\din_aReal[4]~input_o ),
	.cin(gnd),
	.combout(\a|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~166 .lut_mask = 16'hFA50;
defparam \a|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y53_N9
dffeas \a|ram~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~166_combout ),
	.asdata(\din_aImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~68 .is_wysiwyg = "true";
defparam \a|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N20
cycloneiv_lcell_comb \a|ram~276 (
// Equation(s):
// \a|ram~276_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\a|ram~100_q )) # (!\readAddrReal[1]~input_o  & ((\a|ram~68_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~100_q ),
	.datad(\a|ram~68_q ),
	.cin(gnd),
	.combout(\a|ram~276_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~276 .lut_mask = 16'hD9C8;
defparam \a|ram~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N2
cycloneiv_lcell_comb \a|ram~277 (
// Equation(s):
// \a|ram~277_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~276_combout  & ((\a|ram~116_q ))) # (!\a|ram~276_combout  & (\a|ram~84_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~276_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~84_q ),
	.datac(\a|ram~116_q ),
	.datad(\a|ram~276_combout ),
	.cin(gnd),
	.combout(\a|ram~277_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~277 .lut_mask = 16'hF588;
defparam \a|ram~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N4
cycloneiv_lcell_comb \a|ram~280 (
// Equation(s):
// \a|ram~280_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~277_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~279_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~279_combout ),
	.datad(\a|ram~277_combout ),
	.cin(gnd),
	.combout(\a|ram~280_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~280 .lut_mask = 16'hFA50;
defparam \a|ram~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y53_N5
dffeas \a|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[4] .is_wysiwyg = "true";
defparam \a|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \din_aReal[5]~input (
	.i(din_aReal[5]),
	.ibar(gnd),
	.o(\din_aReal[5]~input_o ));
// synopsys translate_off
defparam \din_aReal[5]~input .bus_hold = "false";
defparam \din_aReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y50_N16
cycloneiv_lcell_comb \a|ram~175 (
// Equation(s):
// \a|ram~175_combout  = (\rtl~14_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~14_combout  & (\a|ram~117_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~117_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\a|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~175 .lut_mask = 16'hFC30;
defparam \a|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \din_aImag[5]~input (
	.i(din_aImag[5]),
	.ibar(gnd),
	.o(\din_aImag[5]~input_o ));
// synopsys translate_off
defparam \din_aImag[5]~input .bus_hold = "false";
defparam \din_aImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y50_N17
dffeas \a|ram~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~175_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~117 .is_wysiwyg = "true";
defparam \a|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N10
cycloneiv_lcell_comb \rtl~10 (
// Equation(s):
// \rtl~10_combout  = (\we~input_o  & (!\writeAddrReal[0]~input_o  & (\writeAddrReal[2]~input_o  & \writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~10_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~10 .lut_mask = 16'h2000;
defparam \rtl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N30
cycloneiv_lcell_comb \a|ram~173 (
// Equation(s):
// \a|ram~173_combout  = (\rtl~10_combout  & (\din_aReal[5]~input_o )) # (!\rtl~10_combout  & ((\a|ram~101_q )))

	.dataa(\din_aReal[5]~input_o ),
	.datab(gnd),
	.datac(\a|ram~101_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\a|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~173 .lut_mask = 16'hAAF0;
defparam \a|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N31
dffeas \a|ram~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~173_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~101 .is_wysiwyg = "true";
defparam \a|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N28
cycloneiv_lcell_comb \a|ram~174 (
// Equation(s):
// \a|ram~174_combout  = (\rtl~12_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~12_combout  & (\a|ram~69_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~69_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\a|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~174 .lut_mask = 16'hFA50;
defparam \a|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N29
dffeas \a|ram~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~174_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~69 .is_wysiwyg = "true";
defparam \a|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N24
cycloneiv_lcell_comb \a|ram~281 (
// Equation(s):
// \a|ram~281_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\a|ram~101_q )) # (!\readAddrReal[1]~input_o  & ((\a|ram~69_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~101_q ),
	.datad(\a|ram~69_q ),
	.cin(gnd),
	.combout(\a|ram~281_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~281 .lut_mask = 16'hD9C8;
defparam \a|ram~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N26
cycloneiv_lcell_comb \a|ram~282 (
// Equation(s):
// \a|ram~282_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~281_combout  & ((\a|ram~117_q ))) # (!\a|ram~281_combout  & (\a|ram~85_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~281_combout ))))

	.dataa(\a|ram~85_q ),
	.datab(\a|ram~117_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~281_combout ),
	.cin(gnd),
	.combout(\a|ram~282_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~282 .lut_mask = 16'hCFA0;
defparam \a|ram~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N6
cycloneiv_lcell_comb \a|ram~171 (
// Equation(s):
// \a|ram~171_combout  = (\rtl~6_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~6_combout  & (\a|ram~53_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~53_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\a|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~171 .lut_mask = 16'hFA50;
defparam \a|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N7
dffeas \a|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~171_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~53 .is_wysiwyg = "true";
defparam \a|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N4
cycloneiv_lcell_comb \a|ram~169 (
// Equation(s):
// \a|ram~169_combout  = (\rtl~2_combout  & (\din_aReal[5]~input_o )) # (!\rtl~2_combout  & ((\a|ram~21_q )))

	.dataa(\rtl~2_combout ),
	.datab(\din_aReal[5]~input_o ),
	.datac(\a|ram~21_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~169 .lut_mask = 16'hD8D8;
defparam \a|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N5
dffeas \a|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~169_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~21 .is_wysiwyg = "true";
defparam \a|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N8
cycloneiv_lcell_comb \a|ram~170 (
// Equation(s):
// \a|ram~170_combout  = (\rtl~4_combout  & (\din_aReal[5]~input_o )) # (!\rtl~4_combout  & ((\a|ram~5_q )))

	.dataa(gnd),
	.datab(\din_aReal[5]~input_o ),
	.datac(\a|ram~5_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\a|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~170 .lut_mask = 16'hCCF0;
defparam \a|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y53_N9
dffeas \a|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~170_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~5 .is_wysiwyg = "true";
defparam \a|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N8
cycloneiv_lcell_comb \a|ram~283 (
// Equation(s):
// \a|ram~283_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~21_q ) # ((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & (((!\readAddrReal[1]~input_o  & \a|ram~5_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~21_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\a|ram~5_q ),
	.cin(gnd),
	.combout(\a|ram~283_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~283 .lut_mask = 16'hADA8;
defparam \a|ram~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N14
cycloneiv_lcell_comb \a|ram~168 (
// Equation(s):
// \a|ram~168_combout  = (\rtl~0_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~0_combout  & (\a|ram~37_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~37_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\a|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~168 .lut_mask = 16'hFA50;
defparam \a|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N15
dffeas \a|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~168_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~37 .is_wysiwyg = "true";
defparam \a|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N14
cycloneiv_lcell_comb \a|ram~284 (
// Equation(s):
// \a|ram~284_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~283_combout  & (\a|ram~53_q )) # (!\a|ram~283_combout  & ((\a|ram~37_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~283_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~53_q ),
	.datac(\a|ram~283_combout ),
	.datad(\a|ram~37_q ),
	.cin(gnd),
	.combout(\a|ram~284_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~284 .lut_mask = 16'hDAD0;
defparam \a|ram~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N18
cycloneiv_lcell_comb \a|ram~285 (
// Equation(s):
// \a|ram~285_combout  = (\readAddrReal[2]~input_o  & (\a|ram~282_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~284_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~282_combout ),
	.datad(\a|ram~284_combout ),
	.cin(gnd),
	.combout(\a|ram~285_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~285 .lut_mask = 16'hF5A0;
defparam \a|ram~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y53_N19
dffeas \a|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[5] .is_wysiwyg = "true";
defparam \a|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N8
cycloneiv_io_ibuf \din_aReal[6]~input (
	.i(din_aReal[6]),
	.ibar(gnd),
	.o(\din_aReal[6]~input_o ));
// synopsys translate_off
defparam \din_aReal[6]~input .bus_hold = "false";
defparam \din_aReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y52_N0
cycloneiv_lcell_comb \a|ram~183 (
// Equation(s):
// \a|ram~183_combout  = (\rtl~14_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~14_combout  & (\a|ram~118_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\a|ram~118_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\a|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~183 .lut_mask = 16'hFA50;
defparam \a|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y68_N1
cycloneiv_io_ibuf \din_aImag[6]~input (
	.i(din_aImag[6]),
	.ibar(gnd),
	.o(\din_aImag[6]~input_o ));
// synopsys translate_off
defparam \din_aImag[6]~input .bus_hold = "false";
defparam \din_aImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y52_N1
dffeas \a|ram~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~183_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~118 .is_wysiwyg = "true";
defparam \a|ram~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N12
cycloneiv_lcell_comb \a|ram~180 (
// Equation(s):
// \a|ram~180_combout  = (\rtl~8_combout  & (\din_aReal[6]~input_o )) # (!\rtl~8_combout  & ((\a|ram~86_q )))

	.dataa(\din_aReal[6]~input_o ),
	.datab(gnd),
	.datac(\a|ram~86_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\a|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~180 .lut_mask = 16'hAAF0;
defparam \a|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N13
dffeas \a|ram~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~180_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~86 .is_wysiwyg = "true";
defparam \a|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N24
cycloneiv_lcell_comb \a|ram~181 (
// Equation(s):
// \a|ram~181_combout  = (\rtl~10_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~10_combout  & (\a|ram~102_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~102_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\a|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~181 .lut_mask = 16'hFA50;
defparam \a|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y52_N25
dffeas \a|ram~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~181_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~102 .is_wysiwyg = "true";
defparam \a|ram~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N6
cycloneiv_lcell_comb \rtl~12 (
// Equation(s):
// \rtl~12_combout  = (\we~input_o  & (!\writeAddrReal[0]~input_o  & (\writeAddrReal[2]~input_o  & !\writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~12_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~12 .lut_mask = 16'h0020;
defparam \rtl~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N30
cycloneiv_lcell_comb \a|ram~182 (
// Equation(s):
// \a|ram~182_combout  = (\rtl~12_combout  & (\din_aReal[6]~input_o )) # (!\rtl~12_combout  & ((\a|ram~70_q )))

	.dataa(gnd),
	.datab(\din_aReal[6]~input_o ),
	.datac(\a|ram~70_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\a|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~182 .lut_mask = 16'hCCF0;
defparam \a|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N31
dffeas \a|ram~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~182_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~70 .is_wysiwyg = "true";
defparam \a|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N10
cycloneiv_lcell_comb \a|ram~286 (
// Equation(s):
// \a|ram~286_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\a|ram~102_q )) # (!\readAddrReal[1]~input_o  & ((\a|ram~70_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~102_q ),
	.datad(\a|ram~70_q ),
	.cin(gnd),
	.combout(\a|ram~286_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~286 .lut_mask = 16'hD9C8;
defparam \a|ram~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N4
cycloneiv_lcell_comb \a|ram~287 (
// Equation(s):
// \a|ram~287_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~286_combout  & (\a|ram~118_q )) # (!\a|ram~286_combout  & ((\a|ram~86_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~286_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~118_q ),
	.datac(\a|ram~86_q ),
	.datad(\a|ram~286_combout ),
	.cin(gnd),
	.combout(\a|ram~287_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~287 .lut_mask = 16'hDDA0;
defparam \a|ram~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N20
cycloneiv_lcell_comb \a|ram~179 (
// Equation(s):
// \a|ram~179_combout  = (\rtl~6_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~6_combout  & (\a|ram~54_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~54_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\a|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~179 .lut_mask = 16'hFA50;
defparam \a|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N21
dffeas \a|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~179_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~54 .is_wysiwyg = "true";
defparam \a|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N28
cycloneiv_lcell_comb \a|ram~178 (
// Equation(s):
// \a|ram~178_combout  = (\rtl~4_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~4_combout  & (\a|ram~6_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~6_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\a|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~178 .lut_mask = 16'hFA50;
defparam \a|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y52_N29
dffeas \a|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~178_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~6 .is_wysiwyg = "true";
defparam \a|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y52_N8
cycloneiv_lcell_comb \a|ram~177 (
// Equation(s):
// \a|ram~177_combout  = (\rtl~2_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~2_combout  & (\a|ram~22_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\a|ram~22_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\a|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~177 .lut_mask = 16'hFC30;
defparam \a|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y52_N9
dffeas \a|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~177_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~22 .is_wysiwyg = "true";
defparam \a|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N2
cycloneiv_lcell_comb \a|ram~288 (
// Equation(s):
// \a|ram~288_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o ) # (\a|ram~22_q )))) # (!\readAddrReal[0]~input_o  & (\a|ram~6_q  & (!\readAddrReal[1]~input_o )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~6_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\a|ram~22_q ),
	.cin(gnd),
	.combout(\a|ram~288_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~288 .lut_mask = 16'hAEA4;
defparam \a|ram~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N16
cycloneiv_lcell_comb \a|ram~289 (
// Equation(s):
// \a|ram~289_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~288_combout  & ((\a|ram~54_q ))) # (!\a|ram~288_combout  & (\a|ram~38_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~288_combout ))))

	.dataa(\a|ram~38_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~54_q ),
	.datad(\a|ram~288_combout ),
	.cin(gnd),
	.combout(\a|ram~289_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~289 .lut_mask = 16'hF388;
defparam \a|ram~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N12
cycloneiv_lcell_comb \a|ram~290 (
// Equation(s):
// \a|ram~290_combout  = (\readAddrReal[2]~input_o  & (\a|ram~287_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~289_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~287_combout ),
	.datad(\a|ram~289_combout ),
	.cin(gnd),
	.combout(\a|ram~290_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~290 .lut_mask = 16'hF5A0;
defparam \a|ram~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y52_N13
dffeas \a|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[6] .is_wysiwyg = "true";
defparam \a|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \din_aReal[7]~input (
	.i(din_aReal[7]),
	.ibar(gnd),
	.o(\din_aReal[7]~input_o ));
// synopsys translate_off
defparam \din_aReal[7]~input .bus_hold = "false";
defparam \din_aReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y52_N4
cycloneiv_lcell_comb \a|ram~188 (
// Equation(s):
// \a|ram~188_combout  = (\rtl~8_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~8_combout  & (\a|ram~87_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\a|ram~87_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\a|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~188 .lut_mask = 16'hFA50;
defparam \a|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \din_aImag[7]~input (
	.i(din_aImag[7]),
	.ibar(gnd),
	.o(\din_aImag[7]~input_o ));
// synopsys translate_off
defparam \din_aImag[7]~input .bus_hold = "false";
defparam \din_aImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X116_Y52_N5
dffeas \a|ram~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~188_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~87 .is_wysiwyg = "true";
defparam \a|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y53_N30
cycloneiv_lcell_comb \a|ram~190 (
// Equation(s):
// \a|ram~190_combout  = (\rtl~12_combout  & (\din_aReal[7]~input_o )) # (!\rtl~12_combout  & ((\a|ram~71_q )))

	.dataa(\rtl~12_combout ),
	.datab(\din_aReal[7]~input_o ),
	.datac(\a|ram~71_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~190 .lut_mask = 16'hD8D8;
defparam \a|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y53_N31
dffeas \a|ram~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~190_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~71 .is_wysiwyg = "true";
defparam \a|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y50_N24
cycloneiv_lcell_comb \a|ram~189 (
// Equation(s):
// \a|ram~189_combout  = (\rtl~10_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~10_combout  & (\a|ram~103_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~103_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\a|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~189 .lut_mask = 16'hFA50;
defparam \a|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y50_N25
dffeas \a|ram~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~189_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~103 .is_wysiwyg = "true";
defparam \a|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N14
cycloneiv_lcell_comb \a|ram~291 (
// Equation(s):
// \a|ram~291_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\a|ram~103_q ))) # (!\readAddrReal[1]~input_o  & (\a|ram~71_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~71_q ),
	.datad(\a|ram~103_q ),
	.cin(gnd),
	.combout(\a|ram~291_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~291 .lut_mask = 16'hDC98;
defparam \a|ram~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N12
cycloneiv_lcell_comb \a|ram~191 (
// Equation(s):
// \a|ram~191_combout  = (\rtl~14_combout  & (\din_aReal[7]~input_o )) # (!\rtl~14_combout  & ((\a|ram~119_q )))

	.dataa(\din_aReal[7]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~119_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~191 .lut_mask = 16'hB8B8;
defparam \a|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N13
dffeas \a|ram~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~191_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~119 .is_wysiwyg = "true";
defparam \a|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N8
cycloneiv_lcell_comb \a|ram~292 (
// Equation(s):
// \a|ram~292_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~291_combout  & ((\a|ram~119_q ))) # (!\a|ram~291_combout  & (\a|ram~87_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~291_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~87_q ),
	.datac(\a|ram~291_combout ),
	.datad(\a|ram~119_q ),
	.cin(gnd),
	.combout(\a|ram~292_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~292 .lut_mask = 16'hF858;
defparam \a|ram~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N8
cycloneiv_lcell_comb \a|ram~184 (
// Equation(s):
// \a|ram~184_combout  = (\rtl~0_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~0_combout  & (\a|ram~39_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~39_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\a|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~184 .lut_mask = 16'hFA50;
defparam \a|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N9
dffeas \a|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~184_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~39 .is_wysiwyg = "true";
defparam \a|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N26
cycloneiv_lcell_comb \a|ram~186 (
// Equation(s):
// \a|ram~186_combout  = (\rtl~4_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~4_combout  & (\a|ram~7_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~7_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\a|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~186 .lut_mask = 16'hFA50;
defparam \a|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y53_N27
dffeas \a|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~186_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~7 .is_wysiwyg = "true";
defparam \a|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N26
cycloneiv_lcell_comb \a|ram~185 (
// Equation(s):
// \a|ram~185_combout  = (\rtl~2_combout  & (\din_aReal[7]~input_o )) # (!\rtl~2_combout  & ((\a|ram~23_q )))

	.dataa(\rtl~2_combout ),
	.datab(\din_aReal[7]~input_o ),
	.datac(\a|ram~23_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~185 .lut_mask = 16'hD8D8;
defparam \a|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N27
dffeas \a|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~185_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~23 .is_wysiwyg = "true";
defparam \a|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N30
cycloneiv_lcell_comb \a|ram~293 (
// Equation(s):
// \a|ram~293_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\a|ram~23_q ))) # (!\readAddrReal[0]~input_o  & (\a|ram~7_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~7_q ),
	.datad(\a|ram~23_q ),
	.cin(gnd),
	.combout(\a|ram~293_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~293 .lut_mask = 16'hDC98;
defparam \a|ram~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N18
cycloneiv_lcell_comb \a|ram~294 (
// Equation(s):
// \a|ram~294_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~293_combout  & (\a|ram~55_q )) # (!\a|ram~293_combout  & ((\a|ram~39_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~293_combout ))))

	.dataa(\a|ram~55_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~39_q ),
	.datad(\a|ram~293_combout ),
	.cin(gnd),
	.combout(\a|ram~294_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~294 .lut_mask = 16'hBBC0;
defparam \a|ram~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N22
cycloneiv_lcell_comb \a|ram~295 (
// Equation(s):
// \a|ram~295_combout  = (\readAddrReal[2]~input_o  & (\a|ram~292_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~294_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~292_combout ),
	.datad(\a|ram~294_combout ),
	.cin(gnd),
	.combout(\a|ram~295_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~295 .lut_mask = 16'hF5A0;
defparam \a|ram~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y52_N23
dffeas \a|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[7] .is_wysiwyg = "true";
defparam \a|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N1
cycloneiv_io_ibuf \din_aReal[8]~input (
	.i(din_aReal[8]),
	.ibar(gnd),
	.o(\din_aReal[8]~input_o ));
// synopsys translate_off
defparam \din_aReal[8]~input .bus_hold = "false";
defparam \din_aReal[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N26
cycloneiv_lcell_comb \a|ram~196 (
// Equation(s):
// \a|ram~196_combout  = (\rtl~8_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~8_combout  & (\a|ram~88_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~88_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~196 .lut_mask = 16'hFC30;
defparam \a|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N8
cycloneiv_io_ibuf \din_aImag[8]~input (
	.i(din_aImag[8]),
	.ibar(gnd),
	.o(\din_aImag[8]~input_o ));
// synopsys translate_off
defparam \din_aImag[8]~input .bus_hold = "false";
defparam \din_aImag[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y52_N27
dffeas \a|ram~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~196_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~88 .is_wysiwyg = "true";
defparam \a|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N12
cycloneiv_lcell_comb \a|ram~198 (
// Equation(s):
// \a|ram~198_combout  = (\rtl~12_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~12_combout  & (\a|ram~72_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~72_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~198 .lut_mask = 16'hFA50;
defparam \a|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N13
dffeas \a|ram~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~198_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~72 .is_wysiwyg = "true";
defparam \a|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N6
cycloneiv_lcell_comb \a|ram~197 (
// Equation(s):
// \a|ram~197_combout  = (\rtl~10_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~10_combout  & (\a|ram~104_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~104_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~197 .lut_mask = 16'hFA50;
defparam \a|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y52_N7
dffeas \a|ram~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~197_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~104 .is_wysiwyg = "true";
defparam \a|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N16
cycloneiv_lcell_comb \a|ram~296 (
// Equation(s):
// \a|ram~296_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\a|ram~104_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\a|ram~72_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~72_q ),
	.datad(\a|ram~104_q ),
	.cin(gnd),
	.combout(\a|ram~296_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~296 .lut_mask = 16'hBA98;
defparam \a|ram~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N26
cycloneiv_lcell_comb \a|ram~297 (
// Equation(s):
// \a|ram~297_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~296_combout  & (\a|ram~120_q )) # (!\a|ram~296_combout  & ((\a|ram~88_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~296_combout ))))

	.dataa(\a|ram~120_q ),
	.datab(\a|ram~88_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~296_combout ),
	.cin(gnd),
	.combout(\a|ram~297_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~297 .lut_mask = 16'hAFC0;
defparam \a|ram~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N6
cycloneiv_lcell_comb \a|ram~192 (
// Equation(s):
// \a|ram~192_combout  = (\rtl~0_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~0_combout  & (\a|ram~40_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~40_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~192 .lut_mask = 16'hFA50;
defparam \a|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N7
dffeas \a|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~192_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~40 .is_wysiwyg = "true";
defparam \a|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N12
cycloneiv_lcell_comb \a|ram~195 (
// Equation(s):
// \a|ram~195_combout  = (\rtl~6_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~6_combout  & (\a|ram~56_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~56_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~195 .lut_mask = 16'hFA50;
defparam \a|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N13
dffeas \a|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~195_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~56 .is_wysiwyg = "true";
defparam \a|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N4
cycloneiv_lcell_comb \a|ram~194 (
// Equation(s):
// \a|ram~194_combout  = (\rtl~4_combout  & (\din_aReal[8]~input_o )) # (!\rtl~4_combout  & ((\a|ram~8_q )))

	.dataa(\din_aReal[8]~input_o ),
	.datab(gnd),
	.datac(\a|ram~8_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\a|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~194 .lut_mask = 16'hAAF0;
defparam \a|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N5
dffeas \a|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~194_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~8 .is_wysiwyg = "true";
defparam \a|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N20
cycloneiv_lcell_comb \a|ram~193 (
// Equation(s):
// \a|ram~193_combout  = (\rtl~2_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~2_combout  & (\a|ram~24_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\a|ram~24_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~193 .lut_mask = 16'hFA50;
defparam \a|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N21
dffeas \a|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~193_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~24 .is_wysiwyg = "true";
defparam \a|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N20
cycloneiv_lcell_comb \a|ram~298 (
// Equation(s):
// \a|ram~298_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\a|ram~24_q ))) # (!\readAddrReal[0]~input_o  & (\a|ram~8_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~8_q ),
	.datad(\a|ram~24_q ),
	.cin(gnd),
	.combout(\a|ram~298_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~298 .lut_mask = 16'hDC98;
defparam \a|ram~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N18
cycloneiv_lcell_comb \a|ram~299 (
// Equation(s):
// \a|ram~299_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~298_combout  & ((\a|ram~56_q ))) # (!\a|ram~298_combout  & (\a|ram~40_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~298_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~40_q ),
	.datac(\a|ram~56_q ),
	.datad(\a|ram~298_combout ),
	.cin(gnd),
	.combout(\a|ram~299_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~299 .lut_mask = 16'hF588;
defparam \a|ram~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N30
cycloneiv_lcell_comb \a|ram~300 (
// Equation(s):
// \a|ram~300_combout  = (\readAddrReal[2]~input_o  & (\a|ram~297_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~299_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\a|ram~297_combout ),
	.datad(\a|ram~299_combout ),
	.cin(gnd),
	.combout(\a|ram~300_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~300 .lut_mask = 16'hF3C0;
defparam \a|ram~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N31
dffeas \a|dout_a[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[8] .is_wysiwyg = "true";
defparam \a|dout_a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N0
cycloneiv_lcell_comb \a|ram~204 (
// Equation(s):
// \a|ram~204_combout  = (\rtl~8_combout  & (\din_aReal[9]~input_o )) # (!\rtl~8_combout  & ((\a|ram~89_q )))

	.dataa(\din_aReal[9]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~89_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~204 .lut_mask = 16'hB8B8;
defparam \a|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N8
cycloneiv_io_ibuf \din_aImag[9]~input (
	.i(din_aImag[9]),
	.ibar(gnd),
	.o(\din_aImag[9]~input_o ));
// synopsys translate_off
defparam \din_aImag[9]~input .bus_hold = "false";
defparam \din_aImag[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y52_N1
dffeas \a|ram~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~204_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~89 .is_wysiwyg = "true";
defparam \a|ram~89 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \din_aReal[9]~input (
	.i(din_aReal[9]),
	.ibar(gnd),
	.o(\din_aReal[9]~input_o ));
// synopsys translate_off
defparam \din_aReal[9]~input .bus_hold = "false";
defparam \din_aReal[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N28
cycloneiv_lcell_comb \a|ram~205 (
// Equation(s):
// \a|ram~205_combout  = (\rtl~10_combout  & ((\din_aReal[9]~input_o ))) # (!\rtl~10_combout  & (\a|ram~105_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~105_q ),
	.datad(\din_aReal[9]~input_o ),
	.cin(gnd),
	.combout(\a|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~205 .lut_mask = 16'hFA50;
defparam \a|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N29
dffeas \a|ram~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~205_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~105 .is_wysiwyg = "true";
defparam \a|ram~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y53_N28
cycloneiv_lcell_comb \a|ram~206 (
// Equation(s):
// \a|ram~206_combout  = (\rtl~12_combout  & ((\din_aReal[9]~input_o ))) # (!\rtl~12_combout  & (\a|ram~73_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~73_q ),
	.datad(\din_aReal[9]~input_o ),
	.cin(gnd),
	.combout(\a|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~206 .lut_mask = 16'hFA50;
defparam \a|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y53_N29
dffeas \a|ram~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~206_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~73 .is_wysiwyg = "true";
defparam \a|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N24
cycloneiv_lcell_comb \a|ram~301 (
// Equation(s):
// \a|ram~301_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\a|ram~105_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & ((\a|ram~73_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~105_q ),
	.datad(\a|ram~73_q ),
	.cin(gnd),
	.combout(\a|ram~301_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~301 .lut_mask = 16'hB9A8;
defparam \a|ram~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N22
cycloneiv_lcell_comb \a|ram~302 (
// Equation(s):
// \a|ram~302_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~301_combout  & (\a|ram~121_q )) # (!\a|ram~301_combout  & ((\a|ram~89_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~301_combout ))))

	.dataa(\a|ram~121_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~89_q ),
	.datad(\a|ram~301_combout ),
	.cin(gnd),
	.combout(\a|ram~302_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~302 .lut_mask = 16'hBBC0;
defparam \a|ram~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N16
cycloneiv_lcell_comb \a|ram~200 (
// Equation(s):
// \a|ram~200_combout  = (\rtl~0_combout  & ((\din_aReal[9]~input_o ))) # (!\rtl~0_combout  & (\a|ram~41_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~41_q ),
	.datad(\din_aReal[9]~input_o ),
	.cin(gnd),
	.combout(\a|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~200 .lut_mask = 16'hFA50;
defparam \a|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N17
dffeas \a|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~200_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~41 .is_wysiwyg = "true";
defparam \a|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N30
cycloneiv_lcell_comb \a|ram~203 (
// Equation(s):
// \a|ram~203_combout  = (\rtl~6_combout  & ((\din_aReal[9]~input_o ))) # (!\rtl~6_combout  & (\a|ram~57_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~57_q ),
	.datad(\din_aReal[9]~input_o ),
	.cin(gnd),
	.combout(\a|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~203 .lut_mask = 16'hFA50;
defparam \a|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N31
dffeas \a|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~203_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~57 .is_wysiwyg = "true";
defparam \a|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N16
cycloneiv_lcell_comb \a|ram~202 (
// Equation(s):
// \a|ram~202_combout  = (\rtl~4_combout  & (\din_aReal[9]~input_o )) # (!\rtl~4_combout  & ((\a|ram~9_q )))

	.dataa(gnd),
	.datab(\din_aReal[9]~input_o ),
	.datac(\a|ram~9_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\a|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~202 .lut_mask = 16'hCCF0;
defparam \a|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y53_N17
dffeas \a|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~202_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~9 .is_wysiwyg = "true";
defparam \a|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N22
cycloneiv_lcell_comb \a|ram~201 (
// Equation(s):
// \a|ram~201_combout  = (\rtl~2_combout  & ((\din_aReal[9]~input_o ))) # (!\rtl~2_combout  & (\a|ram~25_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\a|ram~25_q ),
	.datad(\din_aReal[9]~input_o ),
	.cin(gnd),
	.combout(\a|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~201 .lut_mask = 16'hFA50;
defparam \a|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N23
dffeas \a|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~201_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~25 .is_wysiwyg = "true";
defparam \a|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N28
cycloneiv_lcell_comb \a|ram~303 (
// Equation(s):
// \a|ram~303_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\a|ram~25_q ))) # (!\readAddrReal[0]~input_o  & (\a|ram~9_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~9_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~25_q ),
	.cin(gnd),
	.combout(\a|ram~303_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~303 .lut_mask = 16'hF4A4;
defparam \a|ram~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N12
cycloneiv_lcell_comb \a|ram~304 (
// Equation(s):
// \a|ram~304_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~303_combout  & ((\a|ram~57_q ))) # (!\a|ram~303_combout  & (\a|ram~41_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~303_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~41_q ),
	.datac(\a|ram~57_q ),
	.datad(\a|ram~303_combout ),
	.cin(gnd),
	.combout(\a|ram~304_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~304 .lut_mask = 16'hF588;
defparam \a|ram~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N0
cycloneiv_lcell_comb \a|ram~305 (
// Equation(s):
// \a|ram~305_combout  = (\readAddrReal[2]~input_o  & (\a|ram~302_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~304_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\a|ram~302_combout ),
	.datad(\a|ram~304_combout ),
	.cin(gnd),
	.combout(\a|ram~305_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~305 .lut_mask = 16'hF3C0;
defparam \a|ram~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N1
dffeas \a|dout_a[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[9] .is_wysiwyg = "true";
defparam \a|dout_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N1
cycloneiv_io_ibuf \din_aReal[10]~input (
	.i(din_aReal[10]),
	.ibar(gnd),
	.o(\din_aReal[10]~input_o ));
// synopsys translate_off
defparam \din_aReal[10]~input .bus_hold = "false";
defparam \din_aReal[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N22
cycloneiv_lcell_comb \a|ram~215 (
// Equation(s):
// \a|ram~215_combout  = (\rtl~14_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~14_combout  & (\a|ram~122_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~122_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~215_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~215 .lut_mask = 16'hFC30;
defparam \a|ram~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N1
cycloneiv_io_ibuf \din_aImag[10]~input (
	.i(din_aImag[10]),
	.ibar(gnd),
	.o(\din_aImag[10]~input_o ));
// synopsys translate_off
defparam \din_aImag[10]~input .bus_hold = "false";
defparam \din_aImag[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y50_N23
dffeas \a|ram~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~215_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~122 .is_wysiwyg = "true";
defparam \a|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N22
cycloneiv_lcell_comb \a|ram~214 (
// Equation(s):
// \a|ram~214_combout  = (\rtl~12_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~12_combout  & (\a|ram~74_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~74_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~214_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~214 .lut_mask = 16'hFA50;
defparam \a|ram~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N23
dffeas \a|ram~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~214_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~74 .is_wysiwyg = "true";
defparam \a|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N4
cycloneiv_lcell_comb \a|ram~213 (
// Equation(s):
// \a|ram~213_combout  = (\rtl~10_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~10_combout  & (\a|ram~106_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~106_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~213_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~213 .lut_mask = 16'hFA50;
defparam \a|ram~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y52_N5
dffeas \a|ram~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~213_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~106 .is_wysiwyg = "true";
defparam \a|ram~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N28
cycloneiv_lcell_comb \a|ram~306 (
// Equation(s):
// \a|ram~306_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\a|ram~106_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\a|ram~74_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~74_q ),
	.datad(\a|ram~106_q ),
	.cin(gnd),
	.combout(\a|ram~306_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~306 .lut_mask = 16'hBA98;
defparam \a|ram~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N14
cycloneiv_lcell_comb \a|ram~307 (
// Equation(s):
// \a|ram~307_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~306_combout  & ((\a|ram~122_q ))) # (!\a|ram~306_combout  & (\a|ram~90_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~306_combout ))))

	.dataa(\a|ram~90_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~122_q ),
	.datad(\a|ram~306_combout ),
	.cin(gnd),
	.combout(\a|ram~307_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~307 .lut_mask = 16'hF388;
defparam \a|ram~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N24
cycloneiv_lcell_comb \a|ram~211 (
// Equation(s):
// \a|ram~211_combout  = (\rtl~6_combout  & (\din_aReal[10]~input_o )) # (!\rtl~6_combout  & ((\a|ram~58_q )))

	.dataa(\rtl~6_combout ),
	.datab(\din_aReal[10]~input_o ),
	.datac(\a|ram~58_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~211_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~211 .lut_mask = 16'hD8D8;
defparam \a|ram~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N25
dffeas \a|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~211_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~58 .is_wysiwyg = "true";
defparam \a|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N18
cycloneiv_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = (\we~input_o  & (!\writeAddrReal[0]~input_o  & (!\writeAddrReal[2]~input_o  & \writeAddrReal[1]~input_o )))

	.dataa(\we~input_o ),
	.datab(\writeAddrReal[0]~input_o ),
	.datac(\writeAddrReal[2]~input_o ),
	.datad(\writeAddrReal[1]~input_o ),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h0200;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N20
cycloneiv_lcell_comb \a|ram~208 (
// Equation(s):
// \a|ram~208_combout  = (\rtl~0_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~0_combout  & (\a|ram~42_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\a|ram~42_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~208_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~208 .lut_mask = 16'hFC30;
defparam \a|ram~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y54_N21
dffeas \a|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~208_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~42 .is_wysiwyg = "true";
defparam \a|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N4
cycloneiv_lcell_comb \a|ram~210 (
// Equation(s):
// \a|ram~210_combout  = (\rtl~4_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~4_combout  & (\a|ram~10_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~10_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~210_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~210 .lut_mask = 16'hFA50;
defparam \a|ram~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y52_N5
dffeas \a|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~210_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~10 .is_wysiwyg = "true";
defparam \a|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N24
cycloneiv_lcell_comb \a|ram~209 (
// Equation(s):
// \a|ram~209_combout  = (\rtl~2_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~2_combout  & (\a|ram~26_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\a|ram~26_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~209_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~209 .lut_mask = 16'hFA50;
defparam \a|ram~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N25
dffeas \a|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~209_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~26 .is_wysiwyg = "true";
defparam \a|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N12
cycloneiv_lcell_comb \a|ram~308 (
// Equation(s):
// \a|ram~308_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\a|ram~26_q ))) # (!\readAddrReal[0]~input_o  & (\a|ram~10_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~10_q ),
	.datad(\a|ram~26_q ),
	.cin(gnd),
	.combout(\a|ram~308_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~308 .lut_mask = 16'hDC98;
defparam \a|ram~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N2
cycloneiv_lcell_comb \a|ram~309 (
// Equation(s):
// \a|ram~309_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~308_combout  & (\a|ram~58_q )) # (!\a|ram~308_combout  & ((\a|ram~42_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~308_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~58_q ),
	.datac(\a|ram~42_q ),
	.datad(\a|ram~308_combout ),
	.cin(gnd),
	.combout(\a|ram~309_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~309 .lut_mask = 16'hDDA0;
defparam \a|ram~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N6
cycloneiv_lcell_comb \a|ram~310 (
// Equation(s):
// \a|ram~310_combout  = (\readAddrReal[2]~input_o  & (\a|ram~307_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~309_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~307_combout ),
	.datad(\a|ram~309_combout ),
	.cin(gnd),
	.combout(\a|ram~310_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~310 .lut_mask = 16'hF5A0;
defparam \a|ram~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y52_N7
dffeas \a|dout_a[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[10] .is_wysiwyg = "true";
defparam \a|dout_a[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N8
cycloneiv_io_ibuf \din_aReal[11]~input (
	.i(din_aReal[11]),
	.ibar(gnd),
	.o(\din_aReal[11]~input_o ));
// synopsys translate_off
defparam \din_aReal[11]~input .bus_hold = "false";
defparam \din_aReal[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N8
cycloneiv_lcell_comb \a|ram~220 (
// Equation(s):
// \a|ram~220_combout  = (\rtl~8_combout  & ((\din_aReal[11]~input_o ))) # (!\rtl~8_combout  & (\a|ram~91_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~91_q ),
	.datad(\din_aReal[11]~input_o ),
	.cin(gnd),
	.combout(\a|ram~220_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~220 .lut_mask = 16'hFC30;
defparam \a|ram~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N8
cycloneiv_io_ibuf \din_aImag[11]~input (
	.i(din_aImag[11]),
	.ibar(gnd),
	.o(\din_aImag[11]~input_o ));
// synopsys translate_off
defparam \din_aImag[11]~input .bus_hold = "false";
defparam \din_aImag[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y52_N9
dffeas \a|ram~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~220_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~91 .is_wysiwyg = "true";
defparam \a|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y51_N0
cycloneiv_lcell_comb \a|ram~222 (
// Equation(s):
// \a|ram~222_combout  = (\rtl~12_combout  & ((\din_aReal[11]~input_o ))) # (!\rtl~12_combout  & (\a|ram~75_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\a|ram~75_q ),
	.datad(\din_aReal[11]~input_o ),
	.cin(gnd),
	.combout(\a|ram~222_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~222 .lut_mask = 16'hFC30;
defparam \a|ram~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y51_N1
dffeas \a|ram~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~222_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~75 .is_wysiwyg = "true";
defparam \a|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N18
cycloneiv_lcell_comb \a|ram~221 (
// Equation(s):
// \a|ram~221_combout  = (\rtl~10_combout  & (\din_aReal[11]~input_o )) # (!\rtl~10_combout  & ((\a|ram~107_q )))

	.dataa(gnd),
	.datab(\din_aReal[11]~input_o ),
	.datac(\a|ram~107_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\a|ram~221_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~221 .lut_mask = 16'hCCF0;
defparam \a|ram~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N19
dffeas \a|ram~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~221_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~107 .is_wysiwyg = "true";
defparam \a|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N0
cycloneiv_lcell_comb \a|ram~311 (
// Equation(s):
// \a|ram~311_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\a|ram~107_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\a|ram~75_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~75_q ),
	.datad(\a|ram~107_q ),
	.cin(gnd),
	.combout(\a|ram~311_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~311 .lut_mask = 16'hBA98;
defparam \a|ram~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N26
cycloneiv_lcell_comb \a|ram~312 (
// Equation(s):
// \a|ram~312_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~311_combout  & (\a|ram~123_q )) # (!\a|ram~311_combout  & ((\a|ram~91_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~311_combout ))))

	.dataa(\a|ram~123_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~91_q ),
	.datad(\a|ram~311_combout ),
	.cin(gnd),
	.combout(\a|ram~312_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~312 .lut_mask = 16'hBBC0;
defparam \a|ram~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N26
cycloneiv_lcell_comb \a|ram~216 (
// Equation(s):
// \a|ram~216_combout  = (\rtl~0_combout  & ((\din_aReal[11]~input_o ))) # (!\rtl~0_combout  & (\a|ram~43_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~43_q ),
	.datad(\din_aReal[11]~input_o ),
	.cin(gnd),
	.combout(\a|ram~216_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~216 .lut_mask = 16'hFA50;
defparam \a|ram~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N27
dffeas \a|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~216_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~43 .is_wysiwyg = "true";
defparam \a|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N26
cycloneiv_lcell_comb \a|ram~219 (
// Equation(s):
// \a|ram~219_combout  = (\rtl~6_combout  & ((\din_aReal[11]~input_o ))) # (!\rtl~6_combout  & (\a|ram~59_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~59_q ),
	.datad(\din_aReal[11]~input_o ),
	.cin(gnd),
	.combout(\a|ram~219_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~219 .lut_mask = 16'hFA50;
defparam \a|ram~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N27
dffeas \a|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~219_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~59 .is_wysiwyg = "true";
defparam \a|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N30
cycloneiv_lcell_comb \a|ram~218 (
// Equation(s):
// \a|ram~218_combout  = (\rtl~4_combout  & (\din_aReal[11]~input_o )) # (!\rtl~4_combout  & ((\a|ram~11_q )))

	.dataa(\din_aReal[11]~input_o ),
	.datab(gnd),
	.datac(\a|ram~11_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\a|ram~218_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~218 .lut_mask = 16'hAAF0;
defparam \a|ram~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y52_N31
dffeas \a|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~218_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~11 .is_wysiwyg = "true";
defparam \a|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N18
cycloneiv_lcell_comb \a|ram~217 (
// Equation(s):
// \a|ram~217_combout  = (\rtl~2_combout  & ((\din_aReal[11]~input_o ))) # (!\rtl~2_combout  & (\a|ram~27_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\a|ram~27_q ),
	.datad(\din_aReal[11]~input_o ),
	.cin(gnd),
	.combout(\a|ram~217_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~217 .lut_mask = 16'hFA50;
defparam \a|ram~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N19
dffeas \a|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~217_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~27 .is_wysiwyg = "true";
defparam \a|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N20
cycloneiv_lcell_comb \a|ram~313 (
// Equation(s):
// \a|ram~313_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\a|ram~27_q ))) # (!\readAddrReal[0]~input_o  & (\a|ram~11_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~11_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~27_q ),
	.cin(gnd),
	.combout(\a|ram~313_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~313 .lut_mask = 16'hF4A4;
defparam \a|ram~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N10
cycloneiv_lcell_comb \a|ram~314 (
// Equation(s):
// \a|ram~314_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~313_combout  & ((\a|ram~59_q ))) # (!\a|ram~313_combout  & (\a|ram~43_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~313_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~43_q ),
	.datac(\a|ram~59_q ),
	.datad(\a|ram~313_combout ),
	.cin(gnd),
	.combout(\a|ram~314_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~314 .lut_mask = 16'hF588;
defparam \a|ram~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N8
cycloneiv_lcell_comb \a|ram~315 (
// Equation(s):
// \a|ram~315_combout  = (\readAddrReal[2]~input_o  & (\a|ram~312_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~314_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~312_combout ),
	.datad(\a|ram~314_combout ),
	.cin(gnd),
	.combout(\a|ram~315_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~315 .lut_mask = 16'hF5A0;
defparam \a|ram~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y52_N9
dffeas \a|dout_a[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[11] .is_wysiwyg = "true";
defparam \a|dout_a[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N22
cycloneiv_io_ibuf \din_aReal[12]~input (
	.i(din_aReal[12]),
	.ibar(gnd),
	.o(\din_aReal[12]~input_o ));
// synopsys translate_off
defparam \din_aReal[12]~input .bus_hold = "false";
defparam \din_aReal[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y50_N6
cycloneiv_lcell_comb \a|ram~224 (
// Equation(s):
// \a|ram~224_combout  = (\rtl~0_combout  & ((\din_aReal[12]~input_o ))) # (!\rtl~0_combout  & (\a|ram~44_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~44_q ),
	.datad(\din_aReal[12]~input_o ),
	.cin(gnd),
	.combout(\a|ram~224_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~224 .lut_mask = 16'hFA50;
defparam \a|ram~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N15
cycloneiv_io_ibuf \din_aImag[12]~input (
	.i(din_aImag[12]),
	.ibar(gnd),
	.o(\din_aImag[12]~input_o ));
// synopsys translate_off
defparam \din_aImag[12]~input .bus_hold = "false";
defparam \din_aImag[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y50_N7
dffeas \a|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~224_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~44 .is_wysiwyg = "true";
defparam \a|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N8
cycloneiv_lcell_comb \a|ram~226 (
// Equation(s):
// \a|ram~226_combout  = (\rtl~4_combout  & ((\din_aReal[12]~input_o ))) # (!\rtl~4_combout  & (\a|ram~12_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\a|ram~12_q ),
	.datad(\din_aReal[12]~input_o ),
	.cin(gnd),
	.combout(\a|ram~226_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~226 .lut_mask = 16'hFC30;
defparam \a|ram~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y51_N9
dffeas \a|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~226_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~12 .is_wysiwyg = "true";
defparam \a|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y51_N24
cycloneiv_lcell_comb \a|ram~225 (
// Equation(s):
// \a|ram~225_combout  = (\rtl~2_combout  & ((\din_aReal[12]~input_o ))) # (!\rtl~2_combout  & (\a|ram~28_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\a|ram~28_q ),
	.datad(\din_aReal[12]~input_o ),
	.cin(gnd),
	.combout(\a|ram~225_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~225 .lut_mask = 16'hFC30;
defparam \a|ram~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y51_N25
dffeas \a|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~225_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~28 .is_wysiwyg = "true";
defparam \a|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N0
cycloneiv_lcell_comb \a|ram~318 (
// Equation(s):
// \a|ram~318_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\a|ram~28_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\a|ram~12_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~12_q ),
	.datad(\a|ram~28_q ),
	.cin(gnd),
	.combout(\a|ram~318_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~318 .lut_mask = 16'hBA98;
defparam \a|ram~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N26
cycloneiv_lcell_comb \a|ram~319 (
// Equation(s):
// \a|ram~319_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~318_combout  & (\a|ram~60_q )) # (!\a|ram~318_combout  & ((\a|ram~44_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~318_combout ))))

	.dataa(\a|ram~60_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~44_q ),
	.datad(\a|ram~318_combout ),
	.cin(gnd),
	.combout(\a|ram~319_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~319 .lut_mask = 16'hBBC0;
defparam \a|ram~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y50_N2
cycloneiv_lcell_comb \a|ram~231 (
// Equation(s):
// \a|ram~231_combout  = (\rtl~14_combout  & (\din_aReal[12]~input_o )) # (!\rtl~14_combout  & ((\a|ram~124_q )))

	.dataa(\din_aReal[12]~input_o ),
	.datab(gnd),
	.datac(\a|ram~124_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\a|ram~231_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~231 .lut_mask = 16'hAAF0;
defparam \a|ram~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y50_N3
dffeas \a|ram~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~231_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~124 .is_wysiwyg = "true";
defparam \a|ram~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N30
cycloneiv_lcell_comb \a|ram~228 (
// Equation(s):
// \a|ram~228_combout  = (\rtl~8_combout  & (\din_aReal[12]~input_o )) # (!\rtl~8_combout  & ((\a|ram~92_q )))

	.dataa(\din_aReal[12]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~92_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~228_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~228 .lut_mask = 16'hB8B8;
defparam \a|ram~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N31
dffeas \a|ram~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~228_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~92 .is_wysiwyg = "true";
defparam \a|ram~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y51_N26
cycloneiv_lcell_comb \a|ram~230 (
// Equation(s):
// \a|ram~230_combout  = (\rtl~12_combout  & ((\din_aReal[12]~input_o ))) # (!\rtl~12_combout  & (\a|ram~76_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\a|ram~76_q ),
	.datad(\din_aReal[12]~input_o ),
	.cin(gnd),
	.combout(\a|ram~230_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~230 .lut_mask = 16'hFC30;
defparam \a|ram~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y51_N27
dffeas \a|ram~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~230_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~76 .is_wysiwyg = "true";
defparam \a|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N24
cycloneiv_lcell_comb \a|ram~229 (
// Equation(s):
// \a|ram~229_combout  = (\rtl~10_combout  & ((\din_aReal[12]~input_o ))) # (!\rtl~10_combout  & (\a|ram~108_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\a|ram~108_q ),
	.datad(\din_aReal[12]~input_o ),
	.cin(gnd),
	.combout(\a|ram~229_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~229 .lut_mask = 16'hFC30;
defparam \a|ram~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y49_N25
dffeas \a|ram~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~229_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~108 .is_wysiwyg = "true";
defparam \a|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N20
cycloneiv_lcell_comb \a|ram~316 (
// Equation(s):
// \a|ram~316_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\a|ram~108_q ))) # (!\readAddrReal[1]~input_o  & (\a|ram~76_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~76_q ),
	.datad(\a|ram~108_q ),
	.cin(gnd),
	.combout(\a|ram~316_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~316 .lut_mask = 16'hDC98;
defparam \a|ram~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N18
cycloneiv_lcell_comb \a|ram~317 (
// Equation(s):
// \a|ram~317_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~316_combout  & (\a|ram~124_q )) # (!\a|ram~316_combout  & ((\a|ram~92_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~316_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~124_q ),
	.datac(\a|ram~92_q ),
	.datad(\a|ram~316_combout ),
	.cin(gnd),
	.combout(\a|ram~317_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~317 .lut_mask = 16'hDDA0;
defparam \a|ram~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N22
cycloneiv_lcell_comb \a|ram~320 (
// Equation(s):
// \a|ram~320_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~317_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~319_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~319_combout ),
	.datad(\a|ram~317_combout ),
	.cin(gnd),
	.combout(\a|ram~320_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~320 .lut_mask = 16'hFA50;
defparam \a|ram~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y51_N23
dffeas \a|dout_a[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[12] .is_wysiwyg = "true";
defparam \a|dout_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N8
cycloneiv_io_ibuf \din_aReal[13]~input (
	.i(din_aReal[13]),
	.ibar(gnd),
	.o(\din_aReal[13]~input_o ));
// synopsys translate_off
defparam \din_aReal[13]~input .bus_hold = "false";
defparam \din_aReal[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y51_N30
cycloneiv_lcell_comb \a|ram~233 (
// Equation(s):
// \a|ram~233_combout  = (\rtl~2_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~2_combout  & (\a|ram~29_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\a|ram~29_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~233_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~233 .lut_mask = 16'hFC30;
defparam \a|ram~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N15
cycloneiv_io_ibuf \din_aImag[13]~input (
	.i(din_aImag[13]),
	.ibar(gnd),
	.o(\din_aImag[13]~input_o ));
// synopsys translate_off
defparam \din_aImag[13]~input .bus_hold = "false";
defparam \din_aImag[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y51_N31
dffeas \a|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~233_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~29 .is_wysiwyg = "true";
defparam \a|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N24
cycloneiv_lcell_comb \a|ram~234 (
// Equation(s):
// \a|ram~234_combout  = (\rtl~4_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~4_combout  & (\a|ram~13_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~13_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~234_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~234 .lut_mask = 16'hFA50;
defparam \a|ram~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y51_N25
dffeas \a|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~234_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~13 .is_wysiwyg = "true";
defparam \a|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N4
cycloneiv_lcell_comb \a|ram~323 (
// Equation(s):
// \a|ram~323_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\a|ram~29_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\a|ram~13_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~29_q ),
	.datad(\a|ram~13_q ),
	.cin(gnd),
	.combout(\a|ram~323_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~323 .lut_mask = 16'hB9A8;
defparam \a|ram~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y51_N20
cycloneiv_lcell_comb \a|ram~235 (
// Equation(s):
// \a|ram~235_combout  = (\rtl~6_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~6_combout  & (\a|ram~61_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~61_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~235_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~235 .lut_mask = 16'hFA50;
defparam \a|ram~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y51_N21
dffeas \a|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~235_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~61 .is_wysiwyg = "true";
defparam \a|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N30
cycloneiv_lcell_comb \a|ram~324 (
// Equation(s):
// \a|ram~324_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~323_combout  & ((\a|ram~61_q ))) # (!\a|ram~323_combout  & (\a|ram~45_q )))) # (!\readAddrReal[1]~input_o  & (((\a|ram~323_combout ))))

	.dataa(\a|ram~45_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~323_combout ),
	.datad(\a|ram~61_q ),
	.cin(gnd),
	.combout(\a|ram~324_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~324 .lut_mask = 16'hF838;
defparam \a|ram~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y51_N8
cycloneiv_lcell_comb \a|ram~236 (
// Equation(s):
// \a|ram~236_combout  = (\rtl~8_combout  & (\din_aReal[13]~input_o )) # (!\rtl~8_combout  & ((\a|ram~93_q )))

	.dataa(\din_aReal[13]~input_o ),
	.datab(gnd),
	.datac(\a|ram~93_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\a|ram~236_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~236 .lut_mask = 16'hAAF0;
defparam \a|ram~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y51_N9
dffeas \a|ram~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~236_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~93 .is_wysiwyg = "true";
defparam \a|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y48_N16
cycloneiv_lcell_comb \a|ram~239 (
// Equation(s):
// \a|ram~239_combout  = (\rtl~14_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~14_combout  & (\a|ram~125_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~125_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~239_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~239 .lut_mask = 16'hFC30;
defparam \a|ram~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y48_N17
dffeas \a|ram~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~239_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~125 .is_wysiwyg = "true";
defparam \a|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y51_N20
cycloneiv_lcell_comb \a|ram~238 (
// Equation(s):
// \a|ram~238_combout  = (\rtl~12_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~12_combout  & (\a|ram~77_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\a|ram~77_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~238_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~238 .lut_mask = 16'hFC30;
defparam \a|ram~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y51_N21
dffeas \a|ram~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~238_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~77 .is_wysiwyg = "true";
defparam \a|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N4
cycloneiv_lcell_comb \a|ram~237 (
// Equation(s):
// \a|ram~237_combout  = (\rtl~10_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~10_combout  & (\a|ram~109_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~109_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~237_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~237 .lut_mask = 16'hFA50;
defparam \a|ram~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N5
dffeas \a|ram~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~237_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~109 .is_wysiwyg = "true";
defparam \a|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N24
cycloneiv_lcell_comb \a|ram~321 (
// Equation(s):
// \a|ram~321_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\a|ram~109_q ))) # (!\readAddrReal[1]~input_o  & (\a|ram~77_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~77_q ),
	.datad(\a|ram~109_q ),
	.cin(gnd),
	.combout(\a|ram~321_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~321 .lut_mask = 16'hDC98;
defparam \a|ram~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N10
cycloneiv_lcell_comb \a|ram~322 (
// Equation(s):
// \a|ram~322_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~321_combout  & ((\a|ram~125_q ))) # (!\a|ram~321_combout  & (\a|ram~93_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~321_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~93_q ),
	.datac(\a|ram~125_q ),
	.datad(\a|ram~321_combout ),
	.cin(gnd),
	.combout(\a|ram~322_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~322 .lut_mask = 16'hF588;
defparam \a|ram~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N12
cycloneiv_lcell_comb \a|ram~325 (
// Equation(s):
// \a|ram~325_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~322_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~324_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~324_combout ),
	.datad(\a|ram~322_combout ),
	.cin(gnd),
	.combout(\a|ram~325_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~325 .lut_mask = 16'hFA50;
defparam \a|ram~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y51_N13
dffeas \a|dout_a[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[13] .is_wysiwyg = "true";
defparam \a|dout_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N1
cycloneiv_io_ibuf \din_aReal[14]~input (
	.i(din_aReal[14]),
	.ibar(gnd),
	.o(\din_aReal[14]~input_o ));
// synopsys translate_off
defparam \din_aReal[14]~input .bus_hold = "false";
defparam \din_aReal[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N28
cycloneiv_lcell_comb \a|ram~242 (
// Equation(s):
// \a|ram~242_combout  = (\rtl~4_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~4_combout  & (\a|ram~14_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\a|ram~14_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~242_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~242 .lut_mask = 16'hFC30;
defparam \a|ram~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \din_aImag[14]~input (
	.i(din_aImag[14]),
	.ibar(gnd),
	.o(\din_aImag[14]~input_o ));
// synopsys translate_off
defparam \din_aImag[14]~input .bus_hold = "false";
defparam \din_aImag[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y55_N29
dffeas \a|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~242_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~14 .is_wysiwyg = "true";
defparam \a|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y55_N24
cycloneiv_lcell_comb \a|ram~241 (
// Equation(s):
// \a|ram~241_combout  = (\rtl~2_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~2_combout  & (\a|ram~30_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\a|ram~30_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~241_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~241 .lut_mask = 16'hFC30;
defparam \a|ram~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y55_N25
dffeas \a|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~241_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~30 .is_wysiwyg = "true";
defparam \a|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N4
cycloneiv_lcell_comb \a|ram~328 (
// Equation(s):
// \a|ram~328_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o ) # (\a|ram~30_q )))) # (!\readAddrReal[0]~input_o  & (\a|ram~14_q  & (!\readAddrReal[1]~input_o )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~14_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\a|ram~30_q ),
	.cin(gnd),
	.combout(\a|ram~328_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~328 .lut_mask = 16'hAEA4;
defparam \a|ram~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N22
cycloneiv_lcell_comb \a|ram~240 (
// Equation(s):
// \a|ram~240_combout  = (\rtl~0_combout  & (\din_aReal[14]~input_o )) # (!\rtl~0_combout  & ((\a|ram~46_q )))

	.dataa(\rtl~0_combout ),
	.datab(\din_aReal[14]~input_o ),
	.datac(\a|ram~46_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~240_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~240 .lut_mask = 16'hD8D8;
defparam \a|ram~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N23
dffeas \a|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~240_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~46 .is_wysiwyg = "true";
defparam \a|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N26
cycloneiv_lcell_comb \a|ram~329 (
// Equation(s):
// \a|ram~329_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~328_combout  & (\a|ram~62_q )) # (!\a|ram~328_combout  & ((\a|ram~46_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~328_combout ))))

	.dataa(\a|ram~62_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~328_combout ),
	.datad(\a|ram~46_q ),
	.cin(gnd),
	.combout(\a|ram~329_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~329 .lut_mask = 16'hBCB0;
defparam \a|ram~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y55_N26
cycloneiv_lcell_comb \a|ram~247 (
// Equation(s):
// \a|ram~247_combout  = (\rtl~14_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~14_combout  & (\a|ram~126_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\a|ram~126_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~247_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~247 .lut_mask = 16'hFA50;
defparam \a|ram~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y55_N27
dffeas \a|ram~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~247_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~126 .is_wysiwyg = "true";
defparam \a|ram~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N10
cycloneiv_lcell_comb \a|ram~245 (
// Equation(s):
// \a|ram~245_combout  = (\rtl~10_combout  & ((\din_aReal[14]~input_o ))) # (!\rtl~10_combout  & (\a|ram~110_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~110_q ),
	.datad(\din_aReal[14]~input_o ),
	.cin(gnd),
	.combout(\a|ram~245_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~245 .lut_mask = 16'hFA50;
defparam \a|ram~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N11
dffeas \a|ram~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~245_combout ),
	.asdata(\din_aImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~110 .is_wysiwyg = "true";
defparam \a|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N20
cycloneiv_lcell_comb \a|ram~326 (
// Equation(s):
// \a|ram~326_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o ) # (\a|ram~110_q )))) # (!\readAddrReal[1]~input_o  & (\a|ram~78_q  & (!\readAddrReal[0]~input_o )))

	.dataa(\a|ram~78_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~110_q ),
	.cin(gnd),
	.combout(\a|ram~326_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~326 .lut_mask = 16'hCEC2;
defparam \a|ram~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N18
cycloneiv_lcell_comb \a|ram~327 (
// Equation(s):
// \a|ram~327_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~326_combout  & ((\a|ram~126_q ))) # (!\a|ram~326_combout  & (\a|ram~94_q )))) # (!\readAddrReal[0]~input_o  & (((\a|ram~326_combout ))))

	.dataa(\a|ram~94_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\a|ram~126_q ),
	.datad(\a|ram~326_combout ),
	.cin(gnd),
	.combout(\a|ram~327_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~327 .lut_mask = 16'hF388;
defparam \a|ram~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N14
cycloneiv_lcell_comb \a|ram~330 (
// Equation(s):
// \a|ram~330_combout  = (\readAddrReal[2]~input_o  & ((\a|ram~327_combout ))) # (!\readAddrReal[2]~input_o  & (\a|ram~329_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\a|ram~329_combout ),
	.datad(\a|ram~327_combout ),
	.cin(gnd),
	.combout(\a|ram~330_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~330 .lut_mask = 16'hFC30;
defparam \a|ram~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y55_N15
dffeas \a|dout_a[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[14] .is_wysiwyg = "true";
defparam \a|dout_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N1
cycloneiv_io_ibuf \din_aReal[15]~input (
	.i(din_aReal[15]),
	.ibar(gnd),
	.o(\din_aReal[15]~input_o ));
// synopsys translate_off
defparam \din_aReal[15]~input .bus_hold = "false";
defparam \din_aReal[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y55_N4
cycloneiv_lcell_comb \a|ram~255 (
// Equation(s):
// \a|ram~255_combout  = (\rtl~14_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~14_combout  & (\a|ram~127_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\a|ram~127_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~255_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~255 .lut_mask = 16'hFA50;
defparam \a|ram~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \din_aImag[15]~input (
	.i(din_aImag[15]),
	.ibar(gnd),
	.o(\din_aImag[15]~input_o ));
// synopsys translate_off
defparam \din_aImag[15]~input .bus_hold = "false";
defparam \din_aImag[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y55_N5
dffeas \a|ram~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~255_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~127 .is_wysiwyg = "true";
defparam \a|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N20
cycloneiv_lcell_comb \a|ram~252 (
// Equation(s):
// \a|ram~252_combout  = (\rtl~8_combout  & (\din_aReal[15]~input_o )) # (!\rtl~8_combout  & ((\a|ram~95_q )))

	.dataa(gnd),
	.datab(\din_aReal[15]~input_o ),
	.datac(\a|ram~95_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\a|ram~252_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~252 .lut_mask = 16'hCCF0;
defparam \a|ram~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N21
dffeas \a|ram~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~252_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~95 .is_wysiwyg = "true";
defparam \a|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N24
cycloneiv_lcell_comb \a|ram~253 (
// Equation(s):
// \a|ram~253_combout  = (\rtl~10_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~10_combout  & (\a|ram~111_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~111_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~253_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~253 .lut_mask = 16'hFA50;
defparam \a|ram~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N25
dffeas \a|ram~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~253_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~111 .is_wysiwyg = "true";
defparam \a|ram~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y52_N16
cycloneiv_lcell_comb \a|ram~254 (
// Equation(s):
// \a|ram~254_combout  = (\rtl~12_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~12_combout  & (\a|ram~79_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\a|ram~79_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~254_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~254 .lut_mask = 16'hFA50;
defparam \a|ram~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y52_N17
dffeas \a|ram~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~254_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~79 .is_wysiwyg = "true";
defparam \a|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N24
cycloneiv_lcell_comb \a|ram~331 (
// Equation(s):
// \a|ram~331_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\a|ram~111_q )) # (!\readAddrReal[1]~input_o  & ((\a|ram~79_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~111_q ),
	.datad(\a|ram~79_q ),
	.cin(gnd),
	.combout(\a|ram~331_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~331 .lut_mask = 16'hD9C8;
defparam \a|ram~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N22
cycloneiv_lcell_comb \a|ram~332 (
// Equation(s):
// \a|ram~332_combout  = (\readAddrReal[0]~input_o  & ((\a|ram~331_combout  & (\a|ram~127_q )) # (!\a|ram~331_combout  & ((\a|ram~95_q ))))) # (!\readAddrReal[0]~input_o  & (((\a|ram~331_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\a|ram~127_q ),
	.datac(\a|ram~95_q ),
	.datad(\a|ram~331_combout ),
	.cin(gnd),
	.combout(\a|ram~332_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~332 .lut_mask = 16'hDDA0;
defparam \a|ram~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N20
cycloneiv_lcell_comb \a|ram~248 (
// Equation(s):
// \a|ram~248_combout  = (\rtl~0_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~0_combout  & (\a|ram~47_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~47_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~248_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~248 .lut_mask = 16'hFA50;
defparam \a|ram~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N21
dffeas \a|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~248_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~47 .is_wysiwyg = "true";
defparam \a|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y55_N18
cycloneiv_lcell_comb \a|ram~249 (
// Equation(s):
// \a|ram~249_combout  = (\rtl~2_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~2_combout  & (\a|ram~31_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\a|ram~31_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~249_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~249 .lut_mask = 16'hFC30;
defparam \a|ram~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y55_N19
dffeas \a|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~249_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~31 .is_wysiwyg = "true";
defparam \a|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N6
cycloneiv_lcell_comb \a|ram~250 (
// Equation(s):
// \a|ram~250_combout  = (\rtl~4_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~4_combout  & (\a|ram~15_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\a|ram~15_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~250_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~250 .lut_mask = 16'hFA50;
defparam \a|ram~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y51_N7
dffeas \a|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~250_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~15 .is_wysiwyg = "true";
defparam \a|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N0
cycloneiv_lcell_comb \a|ram~333 (
// Equation(s):
// \a|ram~333_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & (\a|ram~31_q )) # (!\readAddrReal[0]~input_o  & ((\a|ram~15_q )))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\a|ram~31_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\a|ram~15_q ),
	.cin(gnd),
	.combout(\a|ram~333_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~333 .lut_mask = 16'hE5E0;
defparam \a|ram~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N10
cycloneiv_lcell_comb \a|ram~334 (
// Equation(s):
// \a|ram~334_combout  = (\readAddrReal[1]~input_o  & ((\a|ram~333_combout  & (\a|ram~63_q )) # (!\a|ram~333_combout  & ((\a|ram~47_q ))))) # (!\readAddrReal[1]~input_o  & (((\a|ram~333_combout ))))

	.dataa(\a|ram~63_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\a|ram~47_q ),
	.datad(\a|ram~333_combout ),
	.cin(gnd),
	.combout(\a|ram~334_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~334 .lut_mask = 16'hBBC0;
defparam \a|ram~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N16
cycloneiv_lcell_comb \a|ram~335 (
// Equation(s):
// \a|ram~335_combout  = (\readAddrReal[2]~input_o  & (\a|ram~332_combout )) # (!\readAddrReal[2]~input_o  & ((\a|ram~334_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\a|ram~332_combout ),
	.datad(\a|ram~334_combout ),
	.cin(gnd),
	.combout(\a|ram~335_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~335 .lut_mask = 16'hF3C0;
defparam \a|ram~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y55_N17
dffeas \a|dout_a[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_a[15] .is_wysiwyg = "true";
defparam \a|dout_a[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N1
cycloneiv_io_ibuf \readAddrImag[1]~input (
	.i(readAddrImag[1]),
	.ibar(gnd),
	.o(\readAddrImag[1]~input_o ));
// synopsys translate_off
defparam \readAddrImag[1]~input .bus_hold = "false";
defparam \readAddrImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y56_N16
cycloneiv_lcell_comb \a|ram~131 (
// Equation(s):
// \a|ram~131_combout  = (\rtl~6_combout  & ((\din_aReal[0]~input_o ))) # (!\rtl~6_combout  & (\a|ram~48_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~48_q ),
	.datad(\din_aReal[0]~input_o ),
	.cin(gnd),
	.combout(\a|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~131 .lut_mask = 16'hFA50;
defparam \a|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y56_N17
dffeas \a|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~131_combout ),
	.asdata(\din_aImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~48 .is_wysiwyg = "true";
defparam \a|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N2
cycloneiv_lcell_comb \a|ram~338 (
// Equation(s):
// \a|ram~338_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\a|ram~16_q )))) # (!\readAddrImag[0]~input_o  & (\a|ram~0_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~0_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~16_q ),
	.cin(gnd),
	.combout(\a|ram~338_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~338 .lut_mask = 16'hAEA4;
defparam \a|ram~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N8
cycloneiv_lcell_comb \a|ram~339 (
// Equation(s):
// \a|ram~339_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~338_combout  & ((\a|ram~48_q ))) # (!\a|ram~338_combout  & (\a|ram~32_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~338_combout ))))

	.dataa(\a|ram~32_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~48_q ),
	.datad(\a|ram~338_combout ),
	.cin(gnd),
	.combout(\a|ram~339_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~339 .lut_mask = 16'hF388;
defparam \a|ram~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N6
cycloneiv_lcell_comb \a|ram~336 (
// Equation(s):
// \a|ram~336_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\a|ram~96_q )) # (!\readAddrImag[1]~input_o  & ((\a|ram~64_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~96_q ),
	.datad(\a|ram~64_q ),
	.cin(gnd),
	.combout(\a|ram~336_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~336 .lut_mask = 16'hD9C8;
defparam \a|ram~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N20
cycloneiv_lcell_comb \a|ram~337 (
// Equation(s):
// \a|ram~337_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~336_combout  & ((\a|ram~112_q ))) # (!\a|ram~336_combout  & (\a|ram~80_q )))) # (!\readAddrImag[0]~input_o  & (((\a|ram~336_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~80_q ),
	.datac(\a|ram~112_q ),
	.datad(\a|ram~336_combout ),
	.cin(gnd),
	.combout(\a|ram~337_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~337 .lut_mask = 16'hF588;
defparam \a|ram~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y53_N22
cycloneiv_lcell_comb \a|ram~340 (
// Equation(s):
// \a|ram~340_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~337_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~339_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~339_combout ),
	.datad(\a|ram~337_combout ),
	.cin(gnd),
	.combout(\a|ram~340_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~340 .lut_mask = 16'hFA50;
defparam \a|ram~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y53_N23
dffeas \a|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[0] .is_wysiwyg = "true";
defparam \a|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N1
cycloneiv_io_ibuf \readAddrImag[0]~input (
	.i(readAddrImag[0]),
	.ibar(gnd),
	.o(\readAddrImag[0]~input_o ));
// synopsys translate_off
defparam \readAddrImag[0]~input .bus_hold = "false";
defparam \readAddrImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N28
cycloneiv_lcell_comb \a|ram~341 (
// Equation(s):
// \a|ram~341_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~97_q ) # ((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & (((!\readAddrImag[0]~input_o  & \a|ram~65_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~97_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\a|ram~65_q ),
	.cin(gnd),
	.combout(\a|ram~341_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~341 .lut_mask = 16'hADA8;
defparam \a|ram~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N30
cycloneiv_lcell_comb \a|ram~342 (
// Equation(s):
// \a|ram~342_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~341_combout  & ((\a|ram~113_q ))) # (!\a|ram~341_combout  & (\a|ram~81_q )))) # (!\readAddrImag[0]~input_o  & (((\a|ram~341_combout ))))

	.dataa(\a|ram~81_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~113_q ),
	.datad(\a|ram~341_combout ),
	.cin(gnd),
	.combout(\a|ram~342_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~342 .lut_mask = 16'hF388;
defparam \a|ram~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N20
cycloneiv_lcell_comb \a|ram~343 (
// Equation(s):
// \a|ram~343_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & (\a|ram~17_q )) # (!\readAddrImag[0]~input_o  & ((\a|ram~1_q )))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~17_q ),
	.datad(\a|ram~1_q ),
	.cin(gnd),
	.combout(\a|ram~343_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~343 .lut_mask = 16'hD9C8;
defparam \a|ram~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N10
cycloneiv_lcell_comb \a|ram~344 (
// Equation(s):
// \a|ram~344_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~343_combout  & ((\a|ram~49_q ))) # (!\a|ram~343_combout  & (\a|ram~33_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~343_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~33_q ),
	.datac(\a|ram~49_q ),
	.datad(\a|ram~343_combout ),
	.cin(gnd),
	.combout(\a|ram~344_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~344 .lut_mask = 16'hF588;
defparam \a|ram~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N18
cycloneiv_lcell_comb \a|ram~345 (
// Equation(s):
// \a|ram~345_combout  = (\readAddrImag[2]~input_o  & (\a|ram~342_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~344_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~342_combout ),
	.datad(\a|ram~344_combout ),
	.cin(gnd),
	.combout(\a|ram~345_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~345 .lut_mask = 16'hF5A0;
defparam \a|ram~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y50_N19
dffeas \a|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[1] .is_wysiwyg = "true";
defparam \a|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N28
cycloneiv_lcell_comb \a|ram~144 (
// Equation(s):
// \a|ram~144_combout  = (\rtl~0_combout  & ((\din_aReal[2]~input_o ))) # (!\rtl~0_combout  & (\a|ram~34_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\a|ram~34_q ),
	.datad(\din_aReal[2]~input_o ),
	.cin(gnd),
	.combout(\a|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~144 .lut_mask = 16'hFC30;
defparam \a|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y54_N29
dffeas \a|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~144_combout ),
	.asdata(\din_aImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~34 .is_wysiwyg = "true";
defparam \a|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N18
cycloneiv_lcell_comb \a|ram~348 (
// Equation(s):
// \a|ram~348_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\a|ram~18_q ))) # (!\readAddrImag[0]~input_o  & (\a|ram~2_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~2_q ),
	.datad(\a|ram~18_q ),
	.cin(gnd),
	.combout(\a|ram~348_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~348 .lut_mask = 16'hDC98;
defparam \a|ram~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N8
cycloneiv_lcell_comb \a|ram~349 (
// Equation(s):
// \a|ram~349_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~348_combout  & ((\a|ram~50_q ))) # (!\a|ram~348_combout  & (\a|ram~34_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~348_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~34_q ),
	.datac(\a|ram~50_q ),
	.datad(\a|ram~348_combout ),
	.cin(gnd),
	.combout(\a|ram~349_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~349 .lut_mask = 16'hF588;
defparam \a|ram~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N28
cycloneiv_lcell_comb \a|ram~346 (
// Equation(s):
// \a|ram~346_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~98_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~66_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~66_q ),
	.datad(\a|ram~98_q ),
	.cin(gnd),
	.combout(\a|ram~346_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~346 .lut_mask = 16'hDC98;
defparam \a|ram~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N20
cycloneiv_lcell_comb \a|ram~347 (
// Equation(s):
// \a|ram~347_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~346_combout  & ((\a|ram~114_q ))) # (!\a|ram~346_combout  & (\a|ram~82_q )))) # (!\readAddrImag[0]~input_o  & (((\a|ram~346_combout ))))

	.dataa(\a|ram~82_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~114_q ),
	.datad(\a|ram~346_combout ),
	.cin(gnd),
	.combout(\a|ram~347_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~347 .lut_mask = 16'hF388;
defparam \a|ram~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y54_N16
cycloneiv_lcell_comb \a|ram~350 (
// Equation(s):
// \a|ram~350_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~347_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~349_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~349_combout ),
	.datad(\a|ram~347_combout ),
	.cin(gnd),
	.combout(\a|ram~350_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~350 .lut_mask = 16'hFA50;
defparam \a|ram~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y54_N17
dffeas \a|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[2] .is_wysiwyg = "true";
defparam \a|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N4
cycloneiv_lcell_comb \a|ram~155 (
// Equation(s):
// \a|ram~155_combout  = (\rtl~6_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~6_combout  & (\a|ram~51_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~51_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\a|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~155 .lut_mask = 16'hFA50;
defparam \a|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N5
dffeas \a|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~155_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~51 .is_wysiwyg = "true";
defparam \a|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y53_N12
cycloneiv_lcell_comb \a|ram~153 (
// Equation(s):
// \a|ram~153_combout  = (\rtl~2_combout  & (\din_aReal[3]~input_o )) # (!\rtl~2_combout  & ((\a|ram~19_q )))

	.dataa(\rtl~2_combout ),
	.datab(\din_aReal[3]~input_o ),
	.datac(\a|ram~19_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\a|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~153 .lut_mask = 16'hD8D8;
defparam \a|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y53_N13
dffeas \a|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~153_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~19 .is_wysiwyg = "true";
defparam \a|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N24
cycloneiv_lcell_comb \a|ram~353 (
// Equation(s):
// \a|ram~353_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\a|ram~19_q ))) # (!\readAddrImag[0]~input_o  & (\a|ram~3_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~3_q ),
	.datad(\a|ram~19_q ),
	.cin(gnd),
	.combout(\a|ram~353_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~353 .lut_mask = 16'hDC98;
defparam \a|ram~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N22
cycloneiv_lcell_comb \a|ram~354 (
// Equation(s):
// \a|ram~354_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~353_combout  & (\a|ram~51_q )) # (!\a|ram~353_combout  & ((\a|ram~35_q ))))) # (!\readAddrImag[1]~input_o  & (((\a|ram~353_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~51_q ),
	.datac(\a|ram~35_q ),
	.datad(\a|ram~353_combout ),
	.cin(gnd),
	.combout(\a|ram~354_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~354 .lut_mask = 16'hDDA0;
defparam \a|ram~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y54_N8
cycloneiv_lcell_comb \a|ram~157 (
// Equation(s):
// \a|ram~157_combout  = (\rtl~10_combout  & ((\din_aReal[3]~input_o ))) # (!\rtl~10_combout  & (\a|ram~99_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\a|ram~99_q ),
	.datad(\din_aReal[3]~input_o ),
	.cin(gnd),
	.combout(\a|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~157 .lut_mask = 16'hFA50;
defparam \a|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y54_N9
dffeas \a|ram~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~157_combout ),
	.asdata(\din_aImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~99 .is_wysiwyg = "true";
defparam \a|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N12
cycloneiv_lcell_comb \a|ram~351 (
// Equation(s):
// \a|ram~351_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\a|ram~99_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\a|ram~67_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~67_q ),
	.datad(\a|ram~99_q ),
	.cin(gnd),
	.combout(\a|ram~351_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~351 .lut_mask = 16'hBA98;
defparam \a|ram~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N2
cycloneiv_lcell_comb \a|ram~352 (
// Equation(s):
// \a|ram~352_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~351_combout  & (\a|ram~115_q )) # (!\a|ram~351_combout  & ((\a|ram~83_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~351_combout ))))

	.dataa(\a|ram~115_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~83_q ),
	.datad(\a|ram~351_combout ),
	.cin(gnd),
	.combout(\a|ram~352_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~352 .lut_mask = 16'hBBC0;
defparam \a|ram~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N8
cycloneiv_lcell_comb \a|ram~355 (
// Equation(s):
// \a|ram~355_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~352_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~354_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~354_combout ),
	.datad(\a|ram~352_combout ),
	.cin(gnd),
	.combout(\a|ram~355_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~355 .lut_mask = 16'hFA50;
defparam \a|ram~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y50_N9
dffeas \a|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[3] .is_wysiwyg = "true";
defparam \a|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N16
cycloneiv_lcell_comb \a|ram~358 (
// Equation(s):
// \a|ram~358_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & (\a|ram~20_q )) # (!\readAddrImag[0]~input_o  & ((\a|ram~4_q )))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~20_q ),
	.datad(\a|ram~4_q ),
	.cin(gnd),
	.combout(\a|ram~358_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~358 .lut_mask = 16'hD9C8;
defparam \a|ram~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N30
cycloneiv_lcell_comb \a|ram~359 (
// Equation(s):
// \a|ram~359_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~358_combout  & (\a|ram~52_q )) # (!\a|ram~358_combout  & ((\a|ram~36_q ))))) # (!\readAddrImag[1]~input_o  & (((\a|ram~358_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~52_q ),
	.datac(\a|ram~36_q ),
	.datad(\a|ram~358_combout ),
	.cin(gnd),
	.combout(\a|ram~359_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~359 .lut_mask = 16'hDDA0;
defparam \a|ram~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N0
cycloneiv_lcell_comb \a|ram~356 (
// Equation(s):
// \a|ram~356_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\a|ram~100_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\a|ram~68_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~100_q ),
	.datad(\a|ram~68_q ),
	.cin(gnd),
	.combout(\a|ram~356_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~356 .lut_mask = 16'hB9A8;
defparam \a|ram~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N10
cycloneiv_lcell_comb \a|ram~357 (
// Equation(s):
// \a|ram~357_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~356_combout  & (\a|ram~116_q )) # (!\a|ram~356_combout  & ((\a|ram~84_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~356_combout ))))

	.dataa(\a|ram~116_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~84_q ),
	.datad(\a|ram~356_combout ),
	.cin(gnd),
	.combout(\a|ram~357_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~357 .lut_mask = 16'hBBC0;
defparam \a|ram~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N12
cycloneiv_lcell_comb \a|ram~360 (
// Equation(s):
// \a|ram~360_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~357_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~359_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~359_combout ),
	.datad(\a|ram~357_combout ),
	.cin(gnd),
	.combout(\a|ram~360_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~360 .lut_mask = 16'hFA50;
defparam \a|ram~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y53_N13
dffeas \a|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[4] .is_wysiwyg = "true";
defparam \a|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N14
cycloneiv_lcell_comb \a|ram~172 (
// Equation(s):
// \a|ram~172_combout  = (\rtl~8_combout  & ((\din_aReal[5]~input_o ))) # (!\rtl~8_combout  & (\a|ram~85_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~85_q ),
	.datad(\din_aReal[5]~input_o ),
	.cin(gnd),
	.combout(\a|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~172 .lut_mask = 16'hFC30;
defparam \a|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N15
dffeas \a|ram~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~172_combout ),
	.asdata(\din_aImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~85 .is_wysiwyg = "true";
defparam \a|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N0
cycloneiv_lcell_comb \a|ram~361 (
// Equation(s):
// \a|ram~361_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\a|ram~101_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\a|ram~69_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~101_q ),
	.datad(\a|ram~69_q ),
	.cin(gnd),
	.combout(\a|ram~361_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~361 .lut_mask = 16'hB9A8;
defparam \a|ram~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N26
cycloneiv_lcell_comb \a|ram~362 (
// Equation(s):
// \a|ram~362_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~361_combout  & (\a|ram~117_q )) # (!\a|ram~361_combout  & ((\a|ram~85_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~361_combout ))))

	.dataa(\a|ram~117_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~85_q ),
	.datad(\a|ram~361_combout ),
	.cin(gnd),
	.combout(\a|ram~362_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~362 .lut_mask = 16'hBBC0;
defparam \a|ram~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N10
cycloneiv_lcell_comb \a|ram~363 (
// Equation(s):
// \a|ram~363_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\a|ram~21_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\a|ram~5_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~5_q ),
	.datad(\a|ram~21_q ),
	.cin(gnd),
	.combout(\a|ram~363_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~363 .lut_mask = 16'hBA98;
defparam \a|ram~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N16
cycloneiv_lcell_comb \a|ram~364 (
// Equation(s):
// \a|ram~364_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~363_combout  & (\a|ram~53_q )) # (!\a|ram~363_combout  & ((\a|ram~37_q ))))) # (!\readAddrImag[1]~input_o  & (((\a|ram~363_combout ))))

	.dataa(\a|ram~53_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~37_q ),
	.datad(\a|ram~363_combout ),
	.cin(gnd),
	.combout(\a|ram~364_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~364 .lut_mask = 16'hBBC0;
defparam \a|ram~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y50_N14
cycloneiv_lcell_comb \a|ram~365 (
// Equation(s):
// \a|ram~365_combout  = (\readAddrImag[2]~input_o  & (\a|ram~362_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~364_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~362_combout ),
	.datad(\a|ram~364_combout ),
	.cin(gnd),
	.combout(\a|ram~365_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~365 .lut_mask = 16'hF5A0;
defparam \a|ram~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y50_N15
dffeas \a|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[5] .is_wysiwyg = "true";
defparam \a|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N20
cycloneiv_lcell_comb \a|ram~366 (
// Equation(s):
// \a|ram~366_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\a|ram~102_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\a|ram~70_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~102_q ),
	.datad(\a|ram~70_q ),
	.cin(gnd),
	.combout(\a|ram~366_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~366 .lut_mask = 16'hB9A8;
defparam \a|ram~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N26
cycloneiv_lcell_comb \a|ram~367 (
// Equation(s):
// \a|ram~367_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~366_combout  & ((\a|ram~118_q ))) # (!\a|ram~366_combout  & (\a|ram~86_q )))) # (!\readAddrImag[0]~input_o  & (((\a|ram~366_combout ))))

	.dataa(\a|ram~86_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~118_q ),
	.datad(\a|ram~366_combout ),
	.cin(gnd),
	.combout(\a|ram~367_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~367 .lut_mask = 16'hF388;
defparam \a|ram~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y54_N30
cycloneiv_lcell_comb \a|ram~176 (
// Equation(s):
// \a|ram~176_combout  = (\rtl~0_combout  & ((\din_aReal[6]~input_o ))) # (!\rtl~0_combout  & (\a|ram~38_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\a|ram~38_q ),
	.datad(\din_aReal[6]~input_o ),
	.cin(gnd),
	.combout(\a|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~176 .lut_mask = 16'hFC30;
defparam \a|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y54_N31
dffeas \a|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~176_combout ),
	.asdata(\din_aImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~38 .is_wysiwyg = "true";
defparam \a|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N24
cycloneiv_lcell_comb \a|ram~368 (
// Equation(s):
// \a|ram~368_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\a|ram~22_q ))) # (!\readAddrImag[0]~input_o  & (\a|ram~6_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~6_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\a|ram~22_q ),
	.cin(gnd),
	.combout(\a|ram~368_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~368 .lut_mask = 16'hF4A4;
defparam \a|ram~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N6
cycloneiv_lcell_comb \a|ram~369 (
// Equation(s):
// \a|ram~369_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~368_combout  & ((\a|ram~54_q ))) # (!\a|ram~368_combout  & (\a|ram~38_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~368_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~38_q ),
	.datac(\a|ram~54_q ),
	.datad(\a|ram~368_combout ),
	.cin(gnd),
	.combout(\a|ram~369_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~369 .lut_mask = 16'hF588;
defparam \a|ram~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y52_N0
cycloneiv_lcell_comb \a|ram~370 (
// Equation(s):
// \a|ram~370_combout  = (\readAddrImag[2]~input_o  & (\a|ram~367_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~369_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~367_combout ),
	.datad(\a|ram~369_combout ),
	.cin(gnd),
	.combout(\a|ram~370_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~370 .lut_mask = 16'hF5A0;
defparam \a|ram~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y52_N1
dffeas \a|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[6] .is_wysiwyg = "true";
defparam \a|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N4
cycloneiv_lcell_comb \a|ram~371 (
// Equation(s):
// \a|ram~371_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~103_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~71_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~71_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~103_q ),
	.cin(gnd),
	.combout(\a|ram~371_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~371 .lut_mask = 16'hF4A4;
defparam \a|ram~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N14
cycloneiv_lcell_comb \a|ram~372 (
// Equation(s):
// \a|ram~372_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~371_combout  & (\a|ram~119_q )) # (!\a|ram~371_combout  & ((\a|ram~87_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~371_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~119_q ),
	.datac(\a|ram~371_combout ),
	.datad(\a|ram~87_q ),
	.cin(gnd),
	.combout(\a|ram~372_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~372 .lut_mask = 16'hDAD0;
defparam \a|ram~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N20
cycloneiv_lcell_comb \a|ram~373 (
// Equation(s):
// \a|ram~373_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\a|ram~23_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\a|ram~7_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~7_q ),
	.datad(\a|ram~23_q ),
	.cin(gnd),
	.combout(\a|ram~373_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~373 .lut_mask = 16'hBA98;
defparam \a|ram~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N14
cycloneiv_lcell_comb \a|ram~187 (
// Equation(s):
// \a|ram~187_combout  = (\rtl~6_combout  & ((\din_aReal[7]~input_o ))) # (!\rtl~6_combout  & (\a|ram~55_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~55_q ),
	.datad(\din_aReal[7]~input_o ),
	.cin(gnd),
	.combout(\a|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~187 .lut_mask = 16'hFA50;
defparam \a|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N15
dffeas \a|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~187_combout ),
	.asdata(\din_aImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~55 .is_wysiwyg = "true";
defparam \a|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N18
cycloneiv_lcell_comb \a|ram~374 (
// Equation(s):
// \a|ram~374_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~373_combout  & (\a|ram~55_q )) # (!\a|ram~373_combout  & ((\a|ram~39_q ))))) # (!\readAddrImag[1]~input_o  & (\a|ram~373_combout ))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~373_combout ),
	.datac(\a|ram~55_q ),
	.datad(\a|ram~39_q ),
	.cin(gnd),
	.combout(\a|ram~374_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~374 .lut_mask = 16'hE6C4;
defparam \a|ram~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N2
cycloneiv_lcell_comb \a|ram~375 (
// Equation(s):
// \a|ram~375_combout  = (\readAddrImag[2]~input_o  & (\a|ram~372_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~374_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~372_combout ),
	.datad(\a|ram~374_combout ),
	.cin(gnd),
	.combout(\a|ram~375_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~375 .lut_mask = 16'hF5A0;
defparam \a|ram~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y53_N3
dffeas \a|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[7] .is_wysiwyg = "true";
defparam \a|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N2
cycloneiv_lcell_comb \a|ram~199 (
// Equation(s):
// \a|ram~199_combout  = (\rtl~14_combout  & ((\din_aReal[8]~input_o ))) # (!\rtl~14_combout  & (\a|ram~120_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~120_q ),
	.datad(\din_aReal[8]~input_o ),
	.cin(gnd),
	.combout(\a|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~199 .lut_mask = 16'hFC30;
defparam \a|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N3
dffeas \a|ram~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~199_combout ),
	.asdata(\din_aImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~120 .is_wysiwyg = "true";
defparam \a|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N10
cycloneiv_lcell_comb \a|ram~376 (
// Equation(s):
// \a|ram~376_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\a|ram~104_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\a|ram~72_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~72_q ),
	.datad(\a|ram~104_q ),
	.cin(gnd),
	.combout(\a|ram~376_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~376 .lut_mask = 16'hBA98;
defparam \a|ram~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N8
cycloneiv_lcell_comb \a|ram~377 (
// Equation(s):
// \a|ram~377_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~376_combout  & ((\a|ram~120_q ))) # (!\a|ram~376_combout  & (\a|ram~88_q )))) # (!\readAddrImag[0]~input_o  & (((\a|ram~376_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~88_q ),
	.datac(\a|ram~120_q ),
	.datad(\a|ram~376_combout ),
	.cin(gnd),
	.combout(\a|ram~377_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~377 .lut_mask = 16'hF588;
defparam \a|ram~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N2
cycloneiv_lcell_comb \a|ram~378 (
// Equation(s):
// \a|ram~378_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\a|ram~24_q ))) # (!\readAddrImag[0]~input_o  & (\a|ram~8_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~8_q ),
	.datad(\a|ram~24_q ),
	.cin(gnd),
	.combout(\a|ram~378_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~378 .lut_mask = 16'hDC98;
defparam \a|ram~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N28
cycloneiv_lcell_comb \a|ram~379 (
// Equation(s):
// \a|ram~379_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~378_combout  & ((\a|ram~56_q ))) # (!\a|ram~378_combout  & (\a|ram~40_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~378_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~40_q ),
	.datac(\a|ram~56_q ),
	.datad(\a|ram~378_combout ),
	.cin(gnd),
	.combout(\a|ram~379_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~379 .lut_mask = 16'hF588;
defparam \a|ram~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N14
cycloneiv_lcell_comb \a|ram~380 (
// Equation(s):
// \a|ram~380_combout  = (\readAddrImag[2]~input_o  & (\a|ram~377_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~379_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~377_combout ),
	.datad(\a|ram~379_combout ),
	.cin(gnd),
	.combout(\a|ram~380_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~380 .lut_mask = 16'hF5A0;
defparam \a|ram~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N15
dffeas \a|dout_b[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[8] .is_wysiwyg = "true";
defparam \a|dout_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N24
cycloneiv_lcell_comb \a|ram~383 (
// Equation(s):
// \a|ram~383_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\a|ram~25_q )))) # (!\readAddrImag[0]~input_o  & (\a|ram~9_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~9_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~25_q ),
	.cin(gnd),
	.combout(\a|ram~383_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~383 .lut_mask = 16'hAEA4;
defparam \a|ram~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N22
cycloneiv_lcell_comb \a|ram~384 (
// Equation(s):
// \a|ram~384_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~383_combout  & ((\a|ram~57_q ))) # (!\a|ram~383_combout  & (\a|ram~41_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~383_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~41_q ),
	.datac(\a|ram~57_q ),
	.datad(\a|ram~383_combout ),
	.cin(gnd),
	.combout(\a|ram~384_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~384 .lut_mask = 16'hF588;
defparam \a|ram~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N16
cycloneiv_lcell_comb \a|ram~207 (
// Equation(s):
// \a|ram~207_combout  = (\rtl~14_combout  & ((\din_aReal[9]~input_o ))) # (!\rtl~14_combout  & (\a|ram~121_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~121_q ),
	.datad(\din_aReal[9]~input_o ),
	.cin(gnd),
	.combout(\a|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~207 .lut_mask = 16'hFC30;
defparam \a|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N17
dffeas \a|ram~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~207_combout ),
	.asdata(\din_aImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~121 .is_wysiwyg = "true";
defparam \a|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N12
cycloneiv_lcell_comb \a|ram~381 (
// Equation(s):
// \a|ram~381_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~105_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~73_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~73_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~105_q ),
	.cin(gnd),
	.combout(\a|ram~381_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~381 .lut_mask = 16'hF4A4;
defparam \a|ram~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N6
cycloneiv_lcell_comb \a|ram~382 (
// Equation(s):
// \a|ram~382_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~381_combout  & (\a|ram~121_q )) # (!\a|ram~381_combout  & ((\a|ram~89_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~381_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~121_q ),
	.datac(\a|ram~89_q ),
	.datad(\a|ram~381_combout ),
	.cin(gnd),
	.combout(\a|ram~382_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~382 .lut_mask = 16'hDDA0;
defparam \a|ram~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y53_N0
cycloneiv_lcell_comb \a|ram~385 (
// Equation(s):
// \a|ram~385_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~382_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~384_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~384_combout ),
	.datad(\a|ram~382_combout ),
	.cin(gnd),
	.combout(\a|ram~385_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~385 .lut_mask = 16'hFA50;
defparam \a|ram~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y53_N1
dffeas \a|dout_b[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[9] .is_wysiwyg = "true";
defparam \a|dout_b[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N1
cycloneiv_io_ibuf \readAddrImag[2]~input (
	.i(readAddrImag[2]),
	.ibar(gnd),
	.o(\readAddrImag[2]~input_o ));
// synopsys translate_off
defparam \readAddrImag[2]~input .bus_hold = "false";
defparam \readAddrImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y52_N22
cycloneiv_lcell_comb \a|ram~212 (
// Equation(s):
// \a|ram~212_combout  = (\rtl~8_combout  & ((\din_aReal[10]~input_o ))) # (!\rtl~8_combout  & (\a|ram~90_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\a|ram~90_q ),
	.datad(\din_aReal[10]~input_o ),
	.cin(gnd),
	.combout(\a|ram~212_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~212 .lut_mask = 16'hFC30;
defparam \a|ram~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y52_N23
dffeas \a|ram~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~212_combout ),
	.asdata(\din_aImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~90 .is_wysiwyg = "true";
defparam \a|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N16
cycloneiv_lcell_comb \a|ram~386 (
// Equation(s):
// \a|ram~386_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~106_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~74_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~74_q ),
	.datad(\a|ram~106_q ),
	.cin(gnd),
	.combout(\a|ram~386_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~386 .lut_mask = 16'hDC98;
defparam \a|ram~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N22
cycloneiv_lcell_comb \a|ram~387 (
// Equation(s):
// \a|ram~387_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~386_combout  & (\a|ram~122_q )) # (!\a|ram~386_combout  & ((\a|ram~90_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~386_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~122_q ),
	.datac(\a|ram~90_q ),
	.datad(\a|ram~386_combout ),
	.cin(gnd),
	.combout(\a|ram~387_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~387 .lut_mask = 16'hDDA0;
defparam \a|ram~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N24
cycloneiv_lcell_comb \a|ram~388 (
// Equation(s):
// \a|ram~388_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\a|ram~26_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\a|ram~10_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~10_q ),
	.datad(\a|ram~26_q ),
	.cin(gnd),
	.combout(\a|ram~388_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~388 .lut_mask = 16'hBA98;
defparam \a|ram~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N18
cycloneiv_lcell_comb \a|ram~389 (
// Equation(s):
// \a|ram~389_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~388_combout  & ((\a|ram~58_q ))) # (!\a|ram~388_combout  & (\a|ram~42_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~388_combout ))))

	.dataa(\a|ram~42_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~58_q ),
	.datad(\a|ram~388_combout ),
	.cin(gnd),
	.combout(\a|ram~389_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~389 .lut_mask = 16'hF388;
defparam \a|ram~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y52_N30
cycloneiv_lcell_comb \a|ram~390 (
// Equation(s):
// \a|ram~390_combout  = (\readAddrImag[2]~input_o  & (\a|ram~387_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~389_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\a|ram~387_combout ),
	.datad(\a|ram~389_combout ),
	.cin(gnd),
	.combout(\a|ram~390_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~390 .lut_mask = 16'hF3C0;
defparam \a|ram~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y52_N31
dffeas \a|dout_b[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[10] .is_wysiwyg = "true";
defparam \a|dout_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y50_N24
cycloneiv_lcell_comb \a|ram~223 (
// Equation(s):
// \a|ram~223_combout  = (\rtl~14_combout  & ((\din_aReal[11]~input_o ))) # (!\rtl~14_combout  & (\a|ram~123_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\a|ram~123_q ),
	.datad(\din_aReal[11]~input_o ),
	.cin(gnd),
	.combout(\a|ram~223_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~223 .lut_mask = 16'hFC30;
defparam \a|ram~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y50_N25
dffeas \a|ram~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~223_combout ),
	.asdata(\din_aImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~123 .is_wysiwyg = "true";
defparam \a|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N0
cycloneiv_lcell_comb \a|ram~391 (
// Equation(s):
// \a|ram~391_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\a|ram~107_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\a|ram~75_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~75_q ),
	.datad(\a|ram~107_q ),
	.cin(gnd),
	.combout(\a|ram~391_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~391 .lut_mask = 16'hBA98;
defparam \a|ram~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N30
cycloneiv_lcell_comb \a|ram~392 (
// Equation(s):
// \a|ram~392_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~391_combout  & (\a|ram~123_q )) # (!\a|ram~391_combout  & ((\a|ram~91_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~391_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~123_q ),
	.datac(\a|ram~91_q ),
	.datad(\a|ram~391_combout ),
	.cin(gnd),
	.combout(\a|ram~392_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~392 .lut_mask = 16'hDDA0;
defparam \a|ram~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N12
cycloneiv_lcell_comb \a|ram~393 (
// Equation(s):
// \a|ram~393_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & (\a|ram~27_q )) # (!\readAddrImag[0]~input_o  & ((\a|ram~11_q )))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~27_q ),
	.datad(\a|ram~11_q ),
	.cin(gnd),
	.combout(\a|ram~393_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~393 .lut_mask = 16'hD9C8;
defparam \a|ram~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N10
cycloneiv_lcell_comb \a|ram~394 (
// Equation(s):
// \a|ram~394_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~393_combout  & (\a|ram~59_q )) # (!\a|ram~393_combout  & ((\a|ram~43_q ))))) # (!\readAddrImag[1]~input_o  & (((\a|ram~393_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~59_q ),
	.datac(\a|ram~43_q ),
	.datad(\a|ram~393_combout ),
	.cin(gnd),
	.combout(\a|ram~394_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~394 .lut_mask = 16'hDDA0;
defparam \a|ram~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N2
cycloneiv_lcell_comb \a|ram~395 (
// Equation(s):
// \a|ram~395_combout  = (\readAddrImag[2]~input_o  & (\a|ram~392_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~394_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\a|ram~392_combout ),
	.datad(\a|ram~394_combout ),
	.cin(gnd),
	.combout(\a|ram~395_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~395 .lut_mask = 16'hF3C0;
defparam \a|ram~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N3
dffeas \a|dout_b[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[11] .is_wysiwyg = "true";
defparam \a|dout_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N16
cycloneiv_lcell_comb \a|ram~398 (
// Equation(s):
// \a|ram~398_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\a|ram~28_q )))) # (!\readAddrImag[0]~input_o  & (\a|ram~12_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~12_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~28_q ),
	.cin(gnd),
	.combout(\a|ram~398_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~398 .lut_mask = 16'hAEA4;
defparam \a|ram~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y49_N10
cycloneiv_lcell_comb \a|ram~227 (
// Equation(s):
// \a|ram~227_combout  = (\rtl~6_combout  & (\din_aReal[12]~input_o )) # (!\rtl~6_combout  & ((\a|ram~60_q )))

	.dataa(gnd),
	.datab(\din_aReal[12]~input_o ),
	.datac(\a|ram~60_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\a|ram~227_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~227 .lut_mask = 16'hCCF0;
defparam \a|ram~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y49_N11
dffeas \a|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~227_combout ),
	.asdata(\din_aImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~60 .is_wysiwyg = "true";
defparam \a|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N14
cycloneiv_lcell_comb \a|ram~399 (
// Equation(s):
// \a|ram~399_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~398_combout  & ((\a|ram~60_q ))) # (!\a|ram~398_combout  & (\a|ram~44_q )))) # (!\readAddrImag[1]~input_o  & (\a|ram~398_combout ))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~398_combout ),
	.datac(\a|ram~44_q ),
	.datad(\a|ram~60_q ),
	.cin(gnd),
	.combout(\a|ram~399_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~399 .lut_mask = 16'hEC64;
defparam \a|ram~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N28
cycloneiv_lcell_comb \a|ram~396 (
// Equation(s):
// \a|ram~396_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~108_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~76_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~76_q ),
	.datad(\a|ram~108_q ),
	.cin(gnd),
	.combout(\a|ram~396_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~396 .lut_mask = 16'hDC98;
defparam \a|ram~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N2
cycloneiv_lcell_comb \a|ram~397 (
// Equation(s):
// \a|ram~397_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~396_combout  & (\a|ram~124_q )) # (!\a|ram~396_combout  & ((\a|ram~92_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~396_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~124_q ),
	.datac(\a|ram~92_q ),
	.datad(\a|ram~396_combout ),
	.cin(gnd),
	.combout(\a|ram~397_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~397 .lut_mask = 16'hDDA0;
defparam \a|ram~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y51_N6
cycloneiv_lcell_comb \a|ram~400 (
// Equation(s):
// \a|ram~400_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~397_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~399_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~399_combout ),
	.datad(\a|ram~397_combout ),
	.cin(gnd),
	.combout(\a|ram~400_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~400 .lut_mask = 16'hFA50;
defparam \a|ram~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y51_N7
dffeas \a|dout_b[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[12] .is_wysiwyg = "true";
defparam \a|dout_b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N0
cycloneiv_lcell_comb \a|ram~401 (
// Equation(s):
// \a|ram~401_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~109_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~77_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~77_q ),
	.datad(\a|ram~109_q ),
	.cin(gnd),
	.combout(\a|ram~401_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~401 .lut_mask = 16'hDC98;
defparam \a|ram~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N30
cycloneiv_lcell_comb \a|ram~402 (
// Equation(s):
// \a|ram~402_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~401_combout  & (\a|ram~125_q )) # (!\a|ram~401_combout  & ((\a|ram~93_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~401_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~125_q ),
	.datac(\a|ram~93_q ),
	.datad(\a|ram~401_combout ),
	.cin(gnd),
	.combout(\a|ram~402_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~402 .lut_mask = 16'hDDA0;
defparam \a|ram~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y51_N28
cycloneiv_lcell_comb \a|ram~232 (
// Equation(s):
// \a|ram~232_combout  = (\rtl~0_combout  & ((\din_aReal[13]~input_o ))) # (!\rtl~0_combout  & (\a|ram~45_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\a|ram~45_q ),
	.datad(\din_aReal[13]~input_o ),
	.cin(gnd),
	.combout(\a|ram~232_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~232 .lut_mask = 16'hFA50;
defparam \a|ram~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y51_N29
dffeas \a|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~232_combout ),
	.asdata(\din_aImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~45 .is_wysiwyg = "true";
defparam \a|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N28
cycloneiv_lcell_comb \a|ram~403 (
// Equation(s):
// \a|ram~403_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\a|ram~29_q ))) # (!\readAddrImag[0]~input_o  & (\a|ram~13_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~13_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\a|ram~29_q ),
	.cin(gnd),
	.combout(\a|ram~403_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~403 .lut_mask = 16'hF4A4;
defparam \a|ram~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N2
cycloneiv_lcell_comb \a|ram~404 (
// Equation(s):
// \a|ram~404_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~403_combout  & ((\a|ram~61_q ))) # (!\a|ram~403_combout  & (\a|ram~45_q )))) # (!\readAddrImag[1]~input_o  & (((\a|ram~403_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~45_q ),
	.datac(\a|ram~61_q ),
	.datad(\a|ram~403_combout ),
	.cin(gnd),
	.combout(\a|ram~404_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~404 .lut_mask = 16'hF588;
defparam \a|ram~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N12
cycloneiv_lcell_comb \a|ram~405 (
// Equation(s):
// \a|ram~405_combout  = (\readAddrImag[2]~input_o  & (\a|ram~402_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~404_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~402_combout ),
	.datad(\a|ram~404_combout ),
	.cin(gnd),
	.combout(\a|ram~405_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~405 .lut_mask = 16'hF5A0;
defparam \a|ram~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y51_N13
dffeas \a|dout_b[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[13] .is_wysiwyg = "true";
defparam \a|dout_b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N8
cycloneiv_lcell_comb \a|ram~408 (
// Equation(s):
// \a|ram~408_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\a|ram~30_q ))) # (!\readAddrImag[0]~input_o  & (\a|ram~14_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~14_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\a|ram~30_q ),
	.cin(gnd),
	.combout(\a|ram~408_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~408 .lut_mask = 16'hF4A4;
defparam \a|ram~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N30
cycloneiv_lcell_comb \a|ram~409 (
// Equation(s):
// \a|ram~409_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~408_combout  & (\a|ram~62_q )) # (!\a|ram~408_combout  & ((\a|ram~46_q ))))) # (!\readAddrImag[1]~input_o  & (((\a|ram~408_combout ))))

	.dataa(\a|ram~62_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\a|ram~408_combout ),
	.datad(\a|ram~46_q ),
	.cin(gnd),
	.combout(\a|ram~409_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~409 .lut_mask = 16'hBCB0;
defparam \a|ram~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N12
cycloneiv_lcell_comb \a|ram~406 (
// Equation(s):
// \a|ram~406_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\a|ram~110_q ))) # (!\readAddrImag[1]~input_o  & (\a|ram~78_q ))))

	.dataa(\a|ram~78_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~110_q ),
	.cin(gnd),
	.combout(\a|ram~406_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~406 .lut_mask = 16'hF2C2;
defparam \a|ram~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N2
cycloneiv_lcell_comb \a|ram~407 (
// Equation(s):
// \a|ram~407_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~406_combout  & ((\a|ram~126_q ))) # (!\a|ram~406_combout  & (\a|ram~94_q )))) # (!\readAddrImag[0]~input_o  & (((\a|ram~406_combout ))))

	.dataa(\a|ram~94_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\a|ram~126_q ),
	.datad(\a|ram~406_combout ),
	.cin(gnd),
	.combout(\a|ram~407_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~407 .lut_mask = 16'hF388;
defparam \a|ram~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y55_N6
cycloneiv_lcell_comb \a|ram~410 (
// Equation(s):
// \a|ram~410_combout  = (\readAddrImag[2]~input_o  & ((\a|ram~407_combout ))) # (!\readAddrImag[2]~input_o  & (\a|ram~409_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~409_combout ),
	.datad(\a|ram~407_combout ),
	.cin(gnd),
	.combout(\a|ram~410_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~410 .lut_mask = 16'hFA50;
defparam \a|ram~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y55_N7
dffeas \a|dout_b[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[14] .is_wysiwyg = "true";
defparam \a|dout_b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N20
cycloneiv_lcell_comb \a|ram~411 (
// Equation(s):
// \a|ram~411_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\a|ram~111_q )) # (!\readAddrImag[1]~input_o  & ((\a|ram~79_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~111_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~79_q ),
	.cin(gnd),
	.combout(\a|ram~411_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~411 .lut_mask = 16'hE5E0;
defparam \a|ram~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N22
cycloneiv_lcell_comb \a|ram~412 (
// Equation(s):
// \a|ram~412_combout  = (\readAddrImag[0]~input_o  & ((\a|ram~411_combout  & (\a|ram~127_q )) # (!\a|ram~411_combout  & ((\a|ram~95_q ))))) # (!\readAddrImag[0]~input_o  & (((\a|ram~411_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~127_q ),
	.datac(\a|ram~95_q ),
	.datad(\a|ram~411_combout ),
	.cin(gnd),
	.combout(\a|ram~412_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~412 .lut_mask = 16'hDDA0;
defparam \a|ram~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y54_N22
cycloneiv_lcell_comb \a|ram~251 (
// Equation(s):
// \a|ram~251_combout  = (\rtl~6_combout  & ((\din_aReal[15]~input_o ))) # (!\rtl~6_combout  & (\a|ram~63_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\a|ram~63_q ),
	.datad(\din_aReal[15]~input_o ),
	.cin(gnd),
	.combout(\a|ram~251_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~251 .lut_mask = 16'hFA50;
defparam \a|ram~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y54_N23
dffeas \a|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~251_combout ),
	.asdata(\din_aImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a|ram~63 .is_wysiwyg = "true";
defparam \a|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N16
cycloneiv_lcell_comb \a|ram~413 (
// Equation(s):
// \a|ram~413_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\a|ram~31_q )))) # (!\readAddrImag[0]~input_o  & (\a|ram~15_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\a|ram~15_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\a|ram~31_q ),
	.cin(gnd),
	.combout(\a|ram~413_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~413 .lut_mask = 16'hAEA4;
defparam \a|ram~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N18
cycloneiv_lcell_comb \a|ram~414 (
// Equation(s):
// \a|ram~414_combout  = (\readAddrImag[1]~input_o  & ((\a|ram~413_combout  & (\a|ram~63_q )) # (!\a|ram~413_combout  & ((\a|ram~47_q ))))) # (!\readAddrImag[1]~input_o  & (((\a|ram~413_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\a|ram~63_q ),
	.datac(\a|ram~47_q ),
	.datad(\a|ram~413_combout ),
	.cin(gnd),
	.combout(\a|ram~414_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~414 .lut_mask = 16'hDDA0;
defparam \a|ram~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y51_N26
cycloneiv_lcell_comb \a|ram~415 (
// Equation(s):
// \a|ram~415_combout  = (\readAddrImag[2]~input_o  & (\a|ram~412_combout )) # (!\readAddrImag[2]~input_o  & ((\a|ram~414_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\a|ram~412_combout ),
	.datad(\a|ram~414_combout ),
	.cin(gnd),
	.combout(\a|ram~415_combout ),
	.cout());
// synopsys translate_off
defparam \a|ram~415 .lut_mask = 16'hF5A0;
defparam \a|ram~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y51_N27
dffeas \a|dout_b[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\a|ram~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a|dout_b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \a|dout_b[15] .is_wysiwyg = "true";
defparam \a|dout_b[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N15
cycloneiv_io_ibuf \din_bReal[0]~input (
	.i(din_bReal[0]),
	.ibar(gnd),
	.o(\din_bReal[0]~input_o ));
// synopsys translate_off
defparam \din_bReal[0]~input .bus_hold = "false";
defparam \din_bReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N12
cycloneiv_lcell_comb \b|ram~128 (
// Equation(s):
// \b|ram~128_combout  = (\rtl~0_combout  & (\din_bReal[0]~input_o )) # (!\rtl~0_combout  & ((\b|ram~32_q )))

	.dataa(gnd),
	.datab(\din_bReal[0]~input_o ),
	.datac(\b|ram~32_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\b|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~128 .lut_mask = 16'hCCF0;
defparam \b|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N22
cycloneiv_io_ibuf \din_bImag[0]~input (
	.i(din_bImag[0]),
	.ibar(gnd),
	.o(\din_bImag[0]~input_o ));
// synopsys translate_off
defparam \din_bImag[0]~input .bus_hold = "false";
defparam \din_bImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y53_N13
dffeas \b|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~128_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~32 .is_wysiwyg = "true";
defparam \b|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N16
cycloneiv_lcell_comb \b|ram~131 (
// Equation(s):
// \b|ram~131_combout  = (\rtl~6_combout  & (\din_bReal[0]~input_o )) # (!\rtl~6_combout  & ((\b|ram~48_q )))

	.dataa(gnd),
	.datab(\din_bReal[0]~input_o ),
	.datac(\b|ram~48_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~131 .lut_mask = 16'hCCF0;
defparam \b|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N17
dffeas \b|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~131_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~48 .is_wysiwyg = "true";
defparam \b|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N4
cycloneiv_lcell_comb \b|ram~130 (
// Equation(s):
// \b|ram~130_combout  = (\rtl~4_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~4_combout  & (\b|ram~0_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\b|ram~0_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\b|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~130 .lut_mask = 16'hFA50;
defparam \b|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N5
dffeas \b|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~130_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~0 .is_wysiwyg = "true";
defparam \b|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N4
cycloneiv_lcell_comb \b|ram~129 (
// Equation(s):
// \b|ram~129_combout  = (\rtl~2_combout  & ((\din_bReal[0]~input_o ))) # (!\rtl~2_combout  & (\b|ram~16_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~16_q ),
	.datad(\din_bReal[0]~input_o ),
	.cin(gnd),
	.combout(\b|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~129 .lut_mask = 16'hFA50;
defparam \b|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N5
dffeas \b|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~129_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~16 .is_wysiwyg = "true";
defparam \b|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N24
cycloneiv_lcell_comb \b|ram~258 (
// Equation(s):
// \b|ram~258_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~16_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~0_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~0_q ),
	.datad(\b|ram~16_q ),
	.cin(gnd),
	.combout(\b|ram~258_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~258 .lut_mask = 16'hBA98;
defparam \b|ram~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N22
cycloneiv_lcell_comb \b|ram~259 (
// Equation(s):
// \b|ram~259_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~258_combout  & ((\b|ram~48_q ))) # (!\b|ram~258_combout  & (\b|ram~32_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~258_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\b|ram~32_q ),
	.datac(\b|ram~48_q ),
	.datad(\b|ram~258_combout ),
	.cin(gnd),
	.combout(\b|ram~259_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~259 .lut_mask = 16'hF588;
defparam \b|ram~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N16
cycloneiv_lcell_comb \b|ram~132 (
// Equation(s):
// \b|ram~132_combout  = (\rtl~8_combout  & (\din_bReal[0]~input_o )) # (!\rtl~8_combout  & ((\b|ram~80_q )))

	.dataa(\din_bReal[0]~input_o ),
	.datab(gnd),
	.datac(\b|ram~80_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~132 .lut_mask = 16'hAAF0;
defparam \b|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N17
dffeas \b|ram~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~132_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~80 .is_wysiwyg = "true";
defparam \b|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N4
cycloneiv_lcell_comb \b|ram~133 (
// Equation(s):
// \b|ram~133_combout  = (\rtl~10_combout  & (\din_bReal[0]~input_o )) # (!\rtl~10_combout  & ((\b|ram~96_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_bReal[0]~input_o ),
	.datac(\b|ram~96_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~133 .lut_mask = 16'hD8D8;
defparam \b|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N5
dffeas \b|ram~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~133_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~96 .is_wysiwyg = "true";
defparam \b|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y52_N24
cycloneiv_lcell_comb \b|ram~134 (
// Equation(s):
// \b|ram~134_combout  = (\rtl~12_combout  & (\din_bReal[0]~input_o )) # (!\rtl~12_combout  & ((\b|ram~64_q )))

	.dataa(\din_bReal[0]~input_o ),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~64_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~134 .lut_mask = 16'hB8B8;
defparam \b|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y52_N25
dffeas \b|ram~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~134_combout ),
	.asdata(\din_bImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~64 .is_wysiwyg = "true";
defparam \b|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N0
cycloneiv_lcell_comb \b|ram~256 (
// Equation(s):
// \b|ram~256_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~96_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~64_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~96_q ),
	.datad(\b|ram~64_q ),
	.cin(gnd),
	.combout(\b|ram~256_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~256 .lut_mask = 16'hD9C8;
defparam \b|ram~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N6
cycloneiv_lcell_comb \b|ram~257 (
// Equation(s):
// \b|ram~257_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~256_combout  & (\b|ram~112_q )) # (!\b|ram~256_combout  & ((\b|ram~80_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~256_combout ))))

	.dataa(\b|ram~112_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~80_q ),
	.datad(\b|ram~256_combout ),
	.cin(gnd),
	.combout(\b|ram~257_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~257 .lut_mask = 16'hBBC0;
defparam \b|ram~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N30
cycloneiv_lcell_comb \b|ram~260 (
// Equation(s):
// \b|ram~260_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~257_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~259_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~259_combout ),
	.datad(\b|ram~257_combout ),
	.cin(gnd),
	.combout(\b|ram~260_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~260 .lut_mask = 16'hFC30;
defparam \b|ram~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N31
dffeas \b|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[0] .is_wysiwyg = "true";
defparam \b|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cycloneiv_io_ibuf \din_bReal[1]~input (
	.i(din_bReal[1]),
	.ibar(gnd),
	.o(\din_bReal[1]~input_o ));
// synopsys translate_off
defparam \din_bReal[1]~input .bus_hold = "false";
defparam \din_bReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N30
cycloneiv_lcell_comb \b|ram~136 (
// Equation(s):
// \b|ram~136_combout  = (\rtl~0_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~0_combout  & (\b|ram~33_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~33_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\b|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~136 .lut_mask = 16'hFA50;
defparam \b|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N8
cycloneiv_io_ibuf \din_bImag[1]~input (
	.i(din_bImag[1]),
	.ibar(gnd),
	.o(\din_bImag[1]~input_o ));
// synopsys translate_off
defparam \din_bImag[1]~input .bus_hold = "false";
defparam \din_bImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y53_N31
dffeas \b|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~136_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~33 .is_wysiwyg = "true";
defparam \b|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N14
cycloneiv_lcell_comb \b|ram~137 (
// Equation(s):
// \b|ram~137_combout  = (\rtl~2_combout  & (\din_bReal[1]~input_o )) # (!\rtl~2_combout  & ((\b|ram~17_q )))

	.dataa(\rtl~2_combout ),
	.datab(\din_bReal[1]~input_o ),
	.datac(\b|ram~17_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~137 .lut_mask = 16'hD8D8;
defparam \b|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N15
dffeas \b|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~137_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~17 .is_wysiwyg = "true";
defparam \b|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N24
cycloneiv_lcell_comb \b|ram~138 (
// Equation(s):
// \b|ram~138_combout  = (\rtl~4_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~4_combout  & (\b|ram~1_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\b|ram~1_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\b|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~138 .lut_mask = 16'hFC30;
defparam \b|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N25
dffeas \b|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~138_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~1 .is_wysiwyg = "true";
defparam \b|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N12
cycloneiv_lcell_comb \b|ram~263 (
// Equation(s):
// \b|ram~263_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~17_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\b|ram~1_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~17_q ),
	.datad(\b|ram~1_q ),
	.cin(gnd),
	.combout(\b|ram~263_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~263 .lut_mask = 16'hB9A8;
defparam \b|ram~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N26
cycloneiv_lcell_comb \b|ram~264 (
// Equation(s):
// \b|ram~264_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~263_combout  & (\b|ram~49_q )) # (!\b|ram~263_combout  & ((\b|ram~33_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~263_combout ))))

	.dataa(\b|ram~49_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~33_q ),
	.datad(\b|ram~263_combout ),
	.cin(gnd),
	.combout(\b|ram~264_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~264 .lut_mask = 16'hBBC0;
defparam \b|ram~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N28
cycloneiv_lcell_comb \b|ram~143 (
// Equation(s):
// \b|ram~143_combout  = (\rtl~14_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~14_combout  & (\b|ram~113_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\b|ram~113_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\b|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~143 .lut_mask = 16'hFA50;
defparam \b|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y49_N29
dffeas \b|ram~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~143_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~113 .is_wysiwyg = "true";
defparam \b|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N22
cycloneiv_lcell_comb \b|ram~141 (
// Equation(s):
// \b|ram~141_combout  = (\rtl~10_combout  & (\din_bReal[1]~input_o )) # (!\rtl~10_combout  & ((\b|ram~97_q )))

	.dataa(gnd),
	.datab(\din_bReal[1]~input_o ),
	.datac(\b|ram~97_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\b|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~141 .lut_mask = 16'hCCF0;
defparam \b|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N23
dffeas \b|ram~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~141_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~97 .is_wysiwyg = "true";
defparam \b|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N24
cycloneiv_lcell_comb \b|ram~142 (
// Equation(s):
// \b|ram~142_combout  = (\rtl~12_combout  & (\din_bReal[1]~input_o )) # (!\rtl~12_combout  & ((\b|ram~65_q )))

	.dataa(gnd),
	.datab(\din_bReal[1]~input_o ),
	.datac(\b|ram~65_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~142 .lut_mask = 16'hCCF0;
defparam \b|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N25
dffeas \b|ram~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~142_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~65 .is_wysiwyg = "true";
defparam \b|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N16
cycloneiv_lcell_comb \b|ram~261 (
// Equation(s):
// \b|ram~261_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~97_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~65_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~97_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\b|ram~65_q ),
	.cin(gnd),
	.combout(\b|ram~261_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~261 .lut_mask = 16'hE5E0;
defparam \b|ram~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N10
cycloneiv_lcell_comb \b|ram~262 (
// Equation(s):
// \b|ram~262_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~261_combout  & ((\b|ram~113_q ))) # (!\b|ram~261_combout  & (\b|ram~81_q )))) # (!\readAddrReal[0]~input_o  & (((\b|ram~261_combout ))))

	.dataa(\b|ram~81_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~113_q ),
	.datad(\b|ram~261_combout ),
	.cin(gnd),
	.combout(\b|ram~262_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~262 .lut_mask = 16'hF388;
defparam \b|ram~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N8
cycloneiv_lcell_comb \b|ram~265 (
// Equation(s):
// \b|ram~265_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~262_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~264_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~264_combout ),
	.datad(\b|ram~262_combout ),
	.cin(gnd),
	.combout(\b|ram~265_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~265 .lut_mask = 16'hFC30;
defparam \b|ram~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N9
dffeas \b|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[1] .is_wysiwyg = "true";
defparam \b|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N15
cycloneiv_io_ibuf \din_bReal[2]~input (
	.i(din_bReal[2]),
	.ibar(gnd),
	.o(\din_bReal[2]~input_o ));
// synopsys translate_off
defparam \din_bReal[2]~input .bus_hold = "false";
defparam \din_bReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N4
cycloneiv_lcell_comb \b|ram~151 (
// Equation(s):
// \b|ram~151_combout  = (\rtl~14_combout  & (\din_bReal[2]~input_o )) # (!\rtl~14_combout  & ((\b|ram~114_q )))

	.dataa(\rtl~14_combout ),
	.datab(\din_bReal[2]~input_o ),
	.datac(\b|ram~114_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~151 .lut_mask = 16'hD8D8;
defparam \b|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N1
cycloneiv_io_ibuf \din_bImag[2]~input (
	.i(din_bImag[2]),
	.ibar(gnd),
	.o(\din_bImag[2]~input_o ));
// synopsys translate_off
defparam \din_bImag[2]~input .bus_hold = "false";
defparam \din_bImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y54_N5
dffeas \b|ram~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~151_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~114 .is_wysiwyg = "true";
defparam \b|ram~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N12
cycloneiv_lcell_comb \b|ram~150 (
// Equation(s):
// \b|ram~150_combout  = (\rtl~12_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~12_combout  & (\b|ram~66_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~66_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\b|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~150 .lut_mask = 16'hFC30;
defparam \b|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y50_N13
dffeas \b|ram~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~150_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~66 .is_wysiwyg = "true";
defparam \b|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N20
cycloneiv_lcell_comb \b|ram~149 (
// Equation(s):
// \b|ram~149_combout  = (\rtl~10_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~10_combout  & (\b|ram~98_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~98_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\b|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~149 .lut_mask = 16'hFA50;
defparam \b|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N21
dffeas \b|ram~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~149_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~98 .is_wysiwyg = "true";
defparam \b|ram~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N28
cycloneiv_lcell_comb \b|ram~266 (
// Equation(s):
// \b|ram~266_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\b|ram~98_q ))) # (!\readAddrReal[1]~input_o  & (\b|ram~66_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~66_q ),
	.datad(\b|ram~98_q ),
	.cin(gnd),
	.combout(\b|ram~266_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~266 .lut_mask = 16'hDC98;
defparam \b|ram~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N26
cycloneiv_lcell_comb \b|ram~267 (
// Equation(s):
// \b|ram~267_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~266_combout  & ((\b|ram~114_q ))) # (!\b|ram~266_combout  & (\b|ram~82_q )))) # (!\readAddrReal[0]~input_o  & (((\b|ram~266_combout ))))

	.dataa(\b|ram~82_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~114_q ),
	.datad(\b|ram~266_combout ),
	.cin(gnd),
	.combout(\b|ram~267_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~267 .lut_mask = 16'hF388;
defparam \b|ram~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N6
cycloneiv_lcell_comb \b|ram~147 (
// Equation(s):
// \b|ram~147_combout  = (\rtl~6_combout  & (\din_bReal[2]~input_o )) # (!\rtl~6_combout  & ((\b|ram~50_q )))

	.dataa(gnd),
	.datab(\din_bReal[2]~input_o ),
	.datac(\b|ram~50_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~147 .lut_mask = 16'hCCF0;
defparam \b|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N7
dffeas \b|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~147_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~50 .is_wysiwyg = "true";
defparam \b|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N4
cycloneiv_lcell_comb \b|ram~146 (
// Equation(s):
// \b|ram~146_combout  = (\rtl~4_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~4_combout  & (\b|ram~2_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\b|ram~2_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\b|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~146 .lut_mask = 16'hFA50;
defparam \b|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N5
dffeas \b|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~146_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~2 .is_wysiwyg = "true";
defparam \b|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N28
cycloneiv_lcell_comb \b|ram~145 (
// Equation(s):
// \b|ram~145_combout  = (\rtl~2_combout  & ((\din_bReal[2]~input_o ))) # (!\rtl~2_combout  & (\b|ram~18_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~18_q ),
	.datad(\din_bReal[2]~input_o ),
	.cin(gnd),
	.combout(\b|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~145 .lut_mask = 16'hFA50;
defparam \b|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N29
dffeas \b|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~145_combout ),
	.asdata(\din_bImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~18 .is_wysiwyg = "true";
defparam \b|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N0
cycloneiv_lcell_comb \b|ram~268 (
// Equation(s):
// \b|ram~268_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~18_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~2_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~2_q ),
	.datad(\b|ram~18_q ),
	.cin(gnd),
	.combout(\b|ram~268_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~268 .lut_mask = 16'hBA98;
defparam \b|ram~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N6
cycloneiv_lcell_comb \b|ram~269 (
// Equation(s):
// \b|ram~269_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~268_combout  & ((\b|ram~50_q ))) # (!\b|ram~268_combout  & (\b|ram~34_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~268_combout ))))

	.dataa(\b|ram~34_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~50_q ),
	.datad(\b|ram~268_combout ),
	.cin(gnd),
	.combout(\b|ram~269_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~269 .lut_mask = 16'hF388;
defparam \b|ram~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N22
cycloneiv_lcell_comb \b|ram~270 (
// Equation(s):
// \b|ram~270_combout  = (\readAddrReal[2]~input_o  & (\b|ram~267_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~269_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~267_combout ),
	.datad(\b|ram~269_combout ),
	.cin(gnd),
	.combout(\b|ram~270_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~270 .lut_mask = 16'hF3C0;
defparam \b|ram~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N23
dffeas \b|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[2] .is_wysiwyg = "true";
defparam \b|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N20
cycloneiv_lcell_comb \b|ram~152 (
// Equation(s):
// \b|ram~152_combout  = (\rtl~0_combout  & (\din_bReal[3]~input_o )) # (!\rtl~0_combout  & ((\b|ram~35_q )))

	.dataa(\din_bReal[3]~input_o ),
	.datab(\rtl~0_combout ),
	.datac(\b|ram~35_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~152 .lut_mask = 16'hB8B8;
defparam \b|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneiv_io_ibuf \din_bImag[3]~input (
	.i(din_bImag[3]),
	.ibar(gnd),
	.o(\din_bImag[3]~input_o ));
// synopsys translate_off
defparam \din_bImag[3]~input .bus_hold = "false";
defparam \din_bImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y53_N21
dffeas \b|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~152_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~35 .is_wysiwyg = "true";
defparam \b|ram~35 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N22
cycloneiv_io_ibuf \din_bReal[3]~input (
	.i(din_bReal[3]),
	.ibar(gnd),
	.o(\din_bReal[3]~input_o ));
// synopsys translate_off
defparam \din_bReal[3]~input .bus_hold = "false";
defparam \din_bReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N26
cycloneiv_lcell_comb \b|ram~153 (
// Equation(s):
// \b|ram~153_combout  = (\rtl~2_combout  & ((\din_bReal[3]~input_o ))) # (!\rtl~2_combout  & (\b|ram~19_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~19_q ),
	.datad(\din_bReal[3]~input_o ),
	.cin(gnd),
	.combout(\b|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~153 .lut_mask = 16'hFA50;
defparam \b|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N27
dffeas \b|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~153_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~19 .is_wysiwyg = "true";
defparam \b|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N10
cycloneiv_lcell_comb \b|ram~154 (
// Equation(s):
// \b|ram~154_combout  = (\rtl~4_combout  & ((\din_bReal[3]~input_o ))) # (!\rtl~4_combout  & (\b|ram~3_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\b|ram~3_q ),
	.datad(\din_bReal[3]~input_o ),
	.cin(gnd),
	.combout(\b|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~154 .lut_mask = 16'hFC30;
defparam \b|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N11
dffeas \b|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~154_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~3 .is_wysiwyg = "true";
defparam \b|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N12
cycloneiv_lcell_comb \b|ram~273 (
// Equation(s):
// \b|ram~273_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~19_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\b|ram~3_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~19_q ),
	.datad(\b|ram~3_q ),
	.cin(gnd),
	.combout(\b|ram~273_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~273 .lut_mask = 16'hB9A8;
defparam \b|ram~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N14
cycloneiv_lcell_comb \b|ram~274 (
// Equation(s):
// \b|ram~274_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~273_combout  & (\b|ram~51_q )) # (!\b|ram~273_combout  & ((\b|ram~35_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~273_combout ))))

	.dataa(\b|ram~51_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~35_q ),
	.datad(\b|ram~273_combout ),
	.cin(gnd),
	.combout(\b|ram~274_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~274 .lut_mask = 16'hBBC0;
defparam \b|ram~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N4
cycloneiv_lcell_comb \b|ram~156 (
// Equation(s):
// \b|ram~156_combout  = (\rtl~8_combout  & (\din_bReal[3]~input_o )) # (!\rtl~8_combout  & ((\b|ram~83_q )))

	.dataa(gnd),
	.datab(\din_bReal[3]~input_o ),
	.datac(\b|ram~83_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~156 .lut_mask = 16'hCCF0;
defparam \b|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N5
dffeas \b|ram~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~156_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~83 .is_wysiwyg = "true";
defparam \b|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N16
cycloneiv_lcell_comb \b|ram~157 (
// Equation(s):
// \b|ram~157_combout  = (\rtl~10_combout  & (\din_bReal[3]~input_o )) # (!\rtl~10_combout  & ((\b|ram~99_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_bReal[3]~input_o ),
	.datac(\b|ram~99_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~157 .lut_mask = 16'hD8D8;
defparam \b|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N17
dffeas \b|ram~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~157_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~99 .is_wysiwyg = "true";
defparam \b|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N24
cycloneiv_lcell_comb \b|ram~271 (
// Equation(s):
// \b|ram~271_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o ) # (\b|ram~99_q )))) # (!\readAddrReal[1]~input_o  & (\b|ram~67_q  & (!\readAddrReal[0]~input_o )))

	.dataa(\b|ram~67_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\b|ram~99_q ),
	.cin(gnd),
	.combout(\b|ram~271_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~271 .lut_mask = 16'hCEC2;
defparam \b|ram~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N2
cycloneiv_lcell_comb \b|ram~272 (
// Equation(s):
// \b|ram~272_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~271_combout  & (\b|ram~115_q )) # (!\b|ram~271_combout  & ((\b|ram~83_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~271_combout ))))

	.dataa(\b|ram~115_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~83_q ),
	.datad(\b|ram~271_combout ),
	.cin(gnd),
	.combout(\b|ram~272_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~272 .lut_mask = 16'hBBC0;
defparam \b|ram~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N8
cycloneiv_lcell_comb \b|ram~275 (
// Equation(s):
// \b|ram~275_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~272_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~274_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~274_combout ),
	.datad(\b|ram~272_combout ),
	.cin(gnd),
	.combout(\b|ram~275_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~275 .lut_mask = 16'hFC30;
defparam \b|ram~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N9
dffeas \b|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[3] .is_wysiwyg = "true";
defparam \b|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N15
cycloneiv_io_ibuf \din_bReal[4]~input (
	.i(din_bReal[4]),
	.ibar(gnd),
	.o(\din_bReal[4]~input_o ));
// synopsys translate_off
defparam \din_bReal[4]~input .bus_hold = "false";
defparam \din_bReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N30
cycloneiv_lcell_comb \b|ram~164 (
// Equation(s):
// \b|ram~164_combout  = (\rtl~8_combout  & (\din_bReal[4]~input_o )) # (!\rtl~8_combout  & ((\b|ram~84_q )))

	.dataa(gnd),
	.datab(\din_bReal[4]~input_o ),
	.datac(\b|ram~84_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~164 .lut_mask = 16'hCCF0;
defparam \b|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N1
cycloneiv_io_ibuf \din_bImag[4]~input (
	.i(din_bImag[4]),
	.ibar(gnd),
	.o(\din_bImag[4]~input_o ));
// synopsys translate_off
defparam \din_bImag[4]~input .bus_hold = "false";
defparam \din_bImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y51_N31
dffeas \b|ram~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~164_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~84 .is_wysiwyg = "true";
defparam \b|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N14
cycloneiv_lcell_comb \b|ram~165 (
// Equation(s):
// \b|ram~165_combout  = (\rtl~10_combout  & (\din_bReal[4]~input_o )) # (!\rtl~10_combout  & ((\b|ram~100_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_bReal[4]~input_o ),
	.datac(\b|ram~100_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~165 .lut_mask = 16'hD8D8;
defparam \b|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N15
dffeas \b|ram~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~165_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~100 .is_wysiwyg = "true";
defparam \b|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N20
cycloneiv_lcell_comb \b|ram~166 (
// Equation(s):
// \b|ram~166_combout  = (\rtl~12_combout  & (\din_bReal[4]~input_o )) # (!\rtl~12_combout  & ((\b|ram~68_q )))

	.dataa(gnd),
	.datab(\din_bReal[4]~input_o ),
	.datac(\b|ram~68_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~166 .lut_mask = 16'hCCF0;
defparam \b|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y53_N21
dffeas \b|ram~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~166_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~68 .is_wysiwyg = "true";
defparam \b|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N24
cycloneiv_lcell_comb \b|ram~276 (
// Equation(s):
// \b|ram~276_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~100_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~68_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~100_q ),
	.datad(\b|ram~68_q ),
	.cin(gnd),
	.combout(\b|ram~276_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~276 .lut_mask = 16'hD9C8;
defparam \b|ram~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N26
cycloneiv_lcell_comb \b|ram~277 (
// Equation(s):
// \b|ram~277_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~276_combout  & (\b|ram~116_q )) # (!\b|ram~276_combout  & ((\b|ram~84_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~276_combout ))))

	.dataa(\b|ram~116_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~84_q ),
	.datad(\b|ram~276_combout ),
	.cin(gnd),
	.combout(\b|ram~277_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~277 .lut_mask = 16'hBBC0;
defparam \b|ram~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N22
cycloneiv_lcell_comb \b|ram~160 (
// Equation(s):
// \b|ram~160_combout  = (\rtl~0_combout  & (\din_bReal[4]~input_o )) # (!\rtl~0_combout  & ((\b|ram~36_q )))

	.dataa(gnd),
	.datab(\din_bReal[4]~input_o ),
	.datac(\b|ram~36_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\b|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~160 .lut_mask = 16'hCCF0;
defparam \b|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N23
dffeas \b|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~160_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~36 .is_wysiwyg = "true";
defparam \b|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N18
cycloneiv_lcell_comb \b|ram~163 (
// Equation(s):
// \b|ram~163_combout  = (\rtl~6_combout  & (\din_bReal[4]~input_o )) # (!\rtl~6_combout  & ((\b|ram~52_q )))

	.dataa(gnd),
	.datab(\din_bReal[4]~input_o ),
	.datac(\b|ram~52_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~163 .lut_mask = 16'hCCF0;
defparam \b|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N19
dffeas \b|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~163_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~52 .is_wysiwyg = "true";
defparam \b|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N8
cycloneiv_lcell_comb \b|ram~162 (
// Equation(s):
// \b|ram~162_combout  = (\rtl~4_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~4_combout  & (\b|ram~4_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\b|ram~4_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\b|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~162 .lut_mask = 16'hFA50;
defparam \b|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N9
dffeas \b|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~162_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~4 .is_wysiwyg = "true";
defparam \b|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N0
cycloneiv_lcell_comb \b|ram~161 (
// Equation(s):
// \b|ram~161_combout  = (\rtl~2_combout  & ((\din_bReal[4]~input_o ))) # (!\rtl~2_combout  & (\b|ram~20_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~20_q ),
	.datad(\din_bReal[4]~input_o ),
	.cin(gnd),
	.combout(\b|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~161 .lut_mask = 16'hFA50;
defparam \b|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N1
dffeas \b|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~161_combout ),
	.asdata(\din_bImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~20 .is_wysiwyg = "true";
defparam \b|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N12
cycloneiv_lcell_comb \b|ram~278 (
// Equation(s):
// \b|ram~278_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~20_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~4_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~4_q ),
	.datad(\b|ram~20_q ),
	.cin(gnd),
	.combout(\b|ram~278_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~278 .lut_mask = 16'hBA98;
defparam \b|ram~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N18
cycloneiv_lcell_comb \b|ram~279 (
// Equation(s):
// \b|ram~279_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~278_combout  & ((\b|ram~52_q ))) # (!\b|ram~278_combout  & (\b|ram~36_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~278_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\b|ram~36_q ),
	.datac(\b|ram~52_q ),
	.datad(\b|ram~278_combout ),
	.cin(gnd),
	.combout(\b|ram~279_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~279 .lut_mask = 16'hF588;
defparam \b|ram~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N10
cycloneiv_lcell_comb \b|ram~280 (
// Equation(s):
// \b|ram~280_combout  = (\readAddrReal[2]~input_o  & (\b|ram~277_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~279_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~277_combout ),
	.datad(\b|ram~279_combout ),
	.cin(gnd),
	.combout(\b|ram~280_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~280 .lut_mask = 16'hF5A0;
defparam \b|ram~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N11
dffeas \b|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[4] .is_wysiwyg = "true";
defparam \b|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N8
cycloneiv_io_ibuf \din_bReal[5]~input (
	.i(din_bReal[5]),
	.ibar(gnd),
	.o(\din_bReal[5]~input_o ));
// synopsys translate_off
defparam \din_bReal[5]~input .bus_hold = "false";
defparam \din_bReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N8
cycloneiv_lcell_comb \b|ram~168 (
// Equation(s):
// \b|ram~168_combout  = (\rtl~0_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~0_combout  & (\b|ram~37_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~37_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\b|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~168 .lut_mask = 16'hFA50;
defparam \b|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N8
cycloneiv_io_ibuf \din_bImag[5]~input (
	.i(din_bImag[5]),
	.ibar(gnd),
	.o(\din_bImag[5]~input_o ));
// synopsys translate_off
defparam \din_bImag[5]~input .bus_hold = "false";
defparam \din_bImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y53_N9
dffeas \b|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~168_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~37 .is_wysiwyg = "true";
defparam \b|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N0
cycloneiv_lcell_comb \b|ram~170 (
// Equation(s):
// \b|ram~170_combout  = (\rtl~4_combout  & (\din_bReal[5]~input_o )) # (!\rtl~4_combout  & ((\b|ram~5_q )))

	.dataa(gnd),
	.datab(\din_bReal[5]~input_o ),
	.datac(\b|ram~5_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\b|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~170 .lut_mask = 16'hCCF0;
defparam \b|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N1
dffeas \b|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~170_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~5 .is_wysiwyg = "true";
defparam \b|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N2
cycloneiv_lcell_comb \b|ram~169 (
// Equation(s):
// \b|ram~169_combout  = (\rtl~2_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~2_combout  & (\b|ram~21_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~21_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\b|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~169 .lut_mask = 16'hFA50;
defparam \b|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N3
dffeas \b|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~169_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~21 .is_wysiwyg = "true";
defparam \b|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N0
cycloneiv_lcell_comb \b|ram~283 (
// Equation(s):
// \b|ram~283_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~21_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~5_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~5_q ),
	.datad(\b|ram~21_q ),
	.cin(gnd),
	.combout(\b|ram~283_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~283 .lut_mask = 16'hBA98;
defparam \b|ram~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N14
cycloneiv_lcell_comb \b|ram~284 (
// Equation(s):
// \b|ram~284_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~283_combout  & (\b|ram~53_q )) # (!\b|ram~283_combout  & ((\b|ram~37_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~283_combout ))))

	.dataa(\b|ram~53_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~37_q ),
	.datad(\b|ram~283_combout ),
	.cin(gnd),
	.combout(\b|ram~284_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~284 .lut_mask = 16'hBBC0;
defparam \b|ram~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N24
cycloneiv_lcell_comb \b|ram~172 (
// Equation(s):
// \b|ram~172_combout  = (\rtl~8_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~8_combout  & (\b|ram~85_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~85_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\b|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~172 .lut_mask = 16'hFC30;
defparam \b|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N25
dffeas \b|ram~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~172_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~85 .is_wysiwyg = "true";
defparam \b|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N24
cycloneiv_lcell_comb \b|ram~175 (
// Equation(s):
// \b|ram~175_combout  = (\rtl~14_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~14_combout  & (\b|ram~117_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\b|ram~117_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\b|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~175 .lut_mask = 16'hFA50;
defparam \b|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N25
dffeas \b|ram~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~175_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~117 .is_wysiwyg = "true";
defparam \b|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y53_N8
cycloneiv_lcell_comb \b|ram~174 (
// Equation(s):
// \b|ram~174_combout  = (\rtl~12_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~12_combout  & (\b|ram~69_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~69_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\b|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~174 .lut_mask = 16'hFC30;
defparam \b|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y53_N9
dffeas \b|ram~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~174_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~69 .is_wysiwyg = "true";
defparam \b|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N12
cycloneiv_lcell_comb \b|ram~173 (
// Equation(s):
// \b|ram~173_combout  = (\rtl~10_combout  & ((\din_bReal[5]~input_o ))) # (!\rtl~10_combout  & (\b|ram~101_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~101_q ),
	.datad(\din_bReal[5]~input_o ),
	.cin(gnd),
	.combout(\b|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~173 .lut_mask = 16'hFA50;
defparam \b|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N13
dffeas \b|ram~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~173_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~101 .is_wysiwyg = "true";
defparam \b|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N28
cycloneiv_lcell_comb \b|ram~281 (
// Equation(s):
// \b|ram~281_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\b|ram~101_q ))) # (!\readAddrReal[1]~input_o  & (\b|ram~69_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~69_q ),
	.datad(\b|ram~101_q ),
	.cin(gnd),
	.combout(\b|ram~281_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~281 .lut_mask = 16'hDC98;
defparam \b|ram~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N6
cycloneiv_lcell_comb \b|ram~282 (
// Equation(s):
// \b|ram~282_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~281_combout  & ((\b|ram~117_q ))) # (!\b|ram~281_combout  & (\b|ram~85_q )))) # (!\readAddrReal[0]~input_o  & (((\b|ram~281_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~85_q ),
	.datac(\b|ram~117_q ),
	.datad(\b|ram~281_combout ),
	.cin(gnd),
	.combout(\b|ram~282_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~282 .lut_mask = 16'hF588;
defparam \b|ram~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N4
cycloneiv_lcell_comb \b|ram~285 (
// Equation(s):
// \b|ram~285_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~282_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~284_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~284_combout ),
	.datad(\b|ram~282_combout ),
	.cin(gnd),
	.combout(\b|ram~285_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~285 .lut_mask = 16'hFA50;
defparam \b|ram~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N5
dffeas \b|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[5] .is_wysiwyg = "true";
defparam \b|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N14
cycloneiv_lcell_comb \b|ram~176 (
// Equation(s):
// \b|ram~176_combout  = (\rtl~0_combout  & (\din_bReal[6]~input_o )) # (!\rtl~0_combout  & ((\b|ram~38_q )))

	.dataa(\din_bReal[6]~input_o ),
	.datab(gnd),
	.datac(\b|ram~38_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\b|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~176 .lut_mask = 16'hAAF0;
defparam \b|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N8
cycloneiv_io_ibuf \din_bImag[6]~input (
	.i(din_bImag[6]),
	.ibar(gnd),
	.o(\din_bImag[6]~input_o ));
// synopsys translate_off
defparam \din_bImag[6]~input .bus_hold = "false";
defparam \din_bImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y53_N15
dffeas \b|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~176_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~38 .is_wysiwyg = "true";
defparam \b|ram~38 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N22
cycloneiv_io_ibuf \din_bReal[6]~input (
	.i(din_bReal[6]),
	.ibar(gnd),
	.o(\din_bReal[6]~input_o ));
// synopsys translate_off
defparam \din_bReal[6]~input .bus_hold = "false";
defparam \din_bReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N24
cycloneiv_lcell_comb \b|ram~179 (
// Equation(s):
// \b|ram~179_combout  = (\rtl~6_combout  & (\din_bReal[6]~input_o )) # (!\rtl~6_combout  & ((\b|ram~54_q )))

	.dataa(gnd),
	.datab(\din_bReal[6]~input_o ),
	.datac(\b|ram~54_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~179 .lut_mask = 16'hCCF0;
defparam \b|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N25
dffeas \b|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~179_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~54 .is_wysiwyg = "true";
defparam \b|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N26
cycloneiv_lcell_comb \b|ram~289 (
// Equation(s):
// \b|ram~289_combout  = (\b|ram~288_combout  & (((\b|ram~54_q )) # (!\readAddrReal[1]~input_o ))) # (!\b|ram~288_combout  & (\readAddrReal[1]~input_o  & (\b|ram~38_q )))

	.dataa(\b|ram~288_combout ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~38_q ),
	.datad(\b|ram~54_q ),
	.cin(gnd),
	.combout(\b|ram~289_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~289 .lut_mask = 16'hEA62;
defparam \b|ram~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N10
cycloneiv_lcell_comb \b|ram~183 (
// Equation(s):
// \b|ram~183_combout  = (\rtl~14_combout  & (\din_bReal[6]~input_o )) # (!\rtl~14_combout  & ((\b|ram~118_q )))

	.dataa(\din_bReal[6]~input_o ),
	.datab(gnd),
	.datac(\b|ram~118_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~183 .lut_mask = 16'hAAF0;
defparam \b|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N11
dffeas \b|ram~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~183_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~118 .is_wysiwyg = "true";
defparam \b|ram~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N10
cycloneiv_lcell_comb \b|ram~180 (
// Equation(s):
// \b|ram~180_combout  = (\rtl~8_combout  & (\din_bReal[6]~input_o )) # (!\rtl~8_combout  & ((\b|ram~86_q )))

	.dataa(gnd),
	.datab(\din_bReal[6]~input_o ),
	.datac(\b|ram~86_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~180 .lut_mask = 16'hCCF0;
defparam \b|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N11
dffeas \b|ram~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~180_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~86 .is_wysiwyg = "true";
defparam \b|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N26
cycloneiv_lcell_comb \b|ram~181 (
// Equation(s):
// \b|ram~181_combout  = (\rtl~10_combout  & (\din_bReal[6]~input_o )) # (!\rtl~10_combout  & ((\b|ram~102_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_bReal[6]~input_o ),
	.datac(\b|ram~102_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~181 .lut_mask = 16'hD8D8;
defparam \b|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N27
dffeas \b|ram~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~181_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~102 .is_wysiwyg = "true";
defparam \b|ram~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N2
cycloneiv_lcell_comb \b|ram~182 (
// Equation(s):
// \b|ram~182_combout  = (\rtl~12_combout  & (\din_bReal[6]~input_o )) # (!\rtl~12_combout  & ((\b|ram~70_q )))

	.dataa(\din_bReal[6]~input_o ),
	.datab(gnd),
	.datac(\b|ram~70_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~182 .lut_mask = 16'hAAF0;
defparam \b|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N3
dffeas \b|ram~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~182_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~70 .is_wysiwyg = "true";
defparam \b|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N20
cycloneiv_lcell_comb \b|ram~286 (
// Equation(s):
// \b|ram~286_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~102_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~70_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~102_q ),
	.datad(\b|ram~70_q ),
	.cin(gnd),
	.combout(\b|ram~286_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~286 .lut_mask = 16'hD9C8;
defparam \b|ram~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N18
cycloneiv_lcell_comb \b|ram~287 (
// Equation(s):
// \b|ram~287_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~286_combout  & (\b|ram~118_q )) # (!\b|ram~286_combout  & ((\b|ram~86_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~286_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~118_q ),
	.datac(\b|ram~86_q ),
	.datad(\b|ram~286_combout ),
	.cin(gnd),
	.combout(\b|ram~287_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~287 .lut_mask = 16'hDDA0;
defparam \b|ram~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N30
cycloneiv_lcell_comb \b|ram~290 (
// Equation(s):
// \b|ram~290_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~287_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~289_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~289_combout ),
	.datad(\b|ram~287_combout ),
	.cin(gnd),
	.combout(\b|ram~290_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~290 .lut_mask = 16'hFC30;
defparam \b|ram~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N31
dffeas \b|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[6] .is_wysiwyg = "true";
defparam \b|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N15
cycloneiv_io_ibuf \din_bReal[7]~input (
	.i(din_bReal[7]),
	.ibar(gnd),
	.o(\din_bReal[7]~input_o ));
// synopsys translate_off
defparam \din_bReal[7]~input .bus_hold = "false";
defparam \din_bReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N12
cycloneiv_lcell_comb \b|ram~188 (
// Equation(s):
// \b|ram~188_combout  = (\rtl~8_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~8_combout  & (\b|ram~87_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~87_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~188 .lut_mask = 16'hFC30;
defparam \b|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N8
cycloneiv_io_ibuf \din_bImag[7]~input (
	.i(din_bImag[7]),
	.ibar(gnd),
	.o(\din_bImag[7]~input_o ));
// synopsys translate_off
defparam \din_bImag[7]~input .bus_hold = "false";
defparam \din_bImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y51_N13
dffeas \b|ram~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~188_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~87 .is_wysiwyg = "true";
defparam \b|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N10
cycloneiv_lcell_comb \b|ram~191 (
// Equation(s):
// \b|ram~191_combout  = (\rtl~14_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~14_combout  & (\b|ram~119_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\b|ram~119_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~191 .lut_mask = 16'hFA50;
defparam \b|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y49_N11
dffeas \b|ram~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~191_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~119 .is_wysiwyg = "true";
defparam \b|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N30
cycloneiv_lcell_comb \b|ram~189 (
// Equation(s):
// \b|ram~189_combout  = (\rtl~10_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~10_combout  & (\b|ram~103_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~103_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~189 .lut_mask = 16'hFA50;
defparam \b|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N31
dffeas \b|ram~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~189_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~103 .is_wysiwyg = "true";
defparam \b|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N16
cycloneiv_lcell_comb \b|ram~190 (
// Equation(s):
// \b|ram~190_combout  = (\rtl~12_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~12_combout  & (\b|ram~71_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\b|ram~71_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~190 .lut_mask = 16'hFA50;
defparam \b|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N17
dffeas \b|ram~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~190_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~71 .is_wysiwyg = "true";
defparam \b|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N16
cycloneiv_lcell_comb \b|ram~291 (
// Equation(s):
// \b|ram~291_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~103_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~71_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~103_q ),
	.datad(\b|ram~71_q ),
	.cin(gnd),
	.combout(\b|ram~291_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~291 .lut_mask = 16'hD9C8;
defparam \b|ram~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N22
cycloneiv_lcell_comb \b|ram~292 (
// Equation(s):
// \b|ram~292_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~291_combout  & ((\b|ram~119_q ))) # (!\b|ram~291_combout  & (\b|ram~87_q )))) # (!\readAddrReal[0]~input_o  & (((\b|ram~291_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~87_q ),
	.datac(\b|ram~119_q ),
	.datad(\b|ram~291_combout ),
	.cin(gnd),
	.combout(\b|ram~292_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~292 .lut_mask = 16'hF588;
defparam \b|ram~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N6
cycloneiv_lcell_comb \b|ram~187 (
// Equation(s):
// \b|ram~187_combout  = (\rtl~6_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~6_combout  & (\b|ram~55_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\b|ram~55_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~187 .lut_mask = 16'hFC30;
defparam \b|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N7
dffeas \b|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~187_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~55 .is_wysiwyg = "true";
defparam \b|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N24
cycloneiv_lcell_comb \b|ram~184 (
// Equation(s):
// \b|ram~184_combout  = (\rtl~0_combout  & (\din_bReal[7]~input_o )) # (!\rtl~0_combout  & ((\b|ram~39_q )))

	.dataa(\din_bReal[7]~input_o ),
	.datab(gnd),
	.datac(\b|ram~39_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\b|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~184 .lut_mask = 16'hAAF0;
defparam \b|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N25
dffeas \b|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~184_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~39 .is_wysiwyg = "true";
defparam \b|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N6
cycloneiv_lcell_comb \b|ram~185 (
// Equation(s):
// \b|ram~185_combout  = (\rtl~2_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~2_combout  & (\b|ram~23_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~23_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~185 .lut_mask = 16'hFA50;
defparam \b|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N7
dffeas \b|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~185_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~23 .is_wysiwyg = "true";
defparam \b|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N4
cycloneiv_lcell_comb \b|ram~186 (
// Equation(s):
// \b|ram~186_combout  = (\rtl~4_combout  & ((\din_bReal[7]~input_o ))) # (!\rtl~4_combout  & (\b|ram~7_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\b|ram~7_q ),
	.datad(\din_bReal[7]~input_o ),
	.cin(gnd),
	.combout(\b|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~186 .lut_mask = 16'hFC30;
defparam \b|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y51_N5
dffeas \b|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~186_combout ),
	.asdata(\din_bImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~7 .is_wysiwyg = "true";
defparam \b|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N24
cycloneiv_lcell_comb \b|ram~293 (
// Equation(s):
// \b|ram~293_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~23_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\b|ram~7_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~23_q ),
	.datad(\b|ram~7_q ),
	.cin(gnd),
	.combout(\b|ram~293_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~293 .lut_mask = 16'hB9A8;
defparam \b|ram~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N10
cycloneiv_lcell_comb \b|ram~294 (
// Equation(s):
// \b|ram~294_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~293_combout  & (\b|ram~55_q )) # (!\b|ram~293_combout  & ((\b|ram~39_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~293_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\b|ram~55_q ),
	.datac(\b|ram~39_q ),
	.datad(\b|ram~293_combout ),
	.cin(gnd),
	.combout(\b|ram~294_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~294 .lut_mask = 16'hDDA0;
defparam \b|ram~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N28
cycloneiv_lcell_comb \b|ram~295 (
// Equation(s):
// \b|ram~295_combout  = (\readAddrReal[2]~input_o  & (\b|ram~292_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~294_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~292_combout ),
	.datad(\b|ram~294_combout ),
	.cin(gnd),
	.combout(\b|ram~295_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~295 .lut_mask = 16'hF3C0;
defparam \b|ram~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N29
dffeas \b|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[7] .is_wysiwyg = "true";
defparam \b|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N16
cycloneiv_lcell_comb \b|ram~195 (
// Equation(s):
// \b|ram~195_combout  = (\rtl~6_combout  & (\din_bReal[8]~input_o )) # (!\rtl~6_combout  & ((\b|ram~56_q )))

	.dataa(\din_bReal[8]~input_o ),
	.datab(gnd),
	.datac(\b|ram~56_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~195 .lut_mask = 16'hAAF0;
defparam \b|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N8
cycloneiv_io_ibuf \din_bImag[8]~input (
	.i(din_bImag[8]),
	.ibar(gnd),
	.o(\din_bImag[8]~input_o ));
// synopsys translate_off
defparam \din_bImag[8]~input .bus_hold = "false";
defparam \din_bImag[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y50_N17
dffeas \b|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~195_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~56 .is_wysiwyg = "true";
defparam \b|ram~56 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N15
cycloneiv_io_ibuf \din_bReal[8]~input (
	.i(din_bReal[8]),
	.ibar(gnd),
	.o(\din_bReal[8]~input_o ));
// synopsys translate_off
defparam \din_bReal[8]~input .bus_hold = "false";
defparam \din_bReal[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N12
cycloneiv_lcell_comb \b|ram~193 (
// Equation(s):
// \b|ram~193_combout  = (\rtl~2_combout  & (\din_bReal[8]~input_o )) # (!\rtl~2_combout  & ((\b|ram~24_q )))

	.dataa(\rtl~2_combout ),
	.datab(\din_bReal[8]~input_o ),
	.datac(\b|ram~24_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~193 .lut_mask = 16'hD8D8;
defparam \b|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N13
dffeas \b|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~193_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~24 .is_wysiwyg = "true";
defparam \b|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N22
cycloneiv_lcell_comb \b|ram~194 (
// Equation(s):
// \b|ram~194_combout  = (\rtl~4_combout  & (\din_bReal[8]~input_o )) # (!\rtl~4_combout  & ((\b|ram~8_q )))

	.dataa(gnd),
	.datab(\din_bReal[8]~input_o ),
	.datac(\b|ram~8_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\b|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~194 .lut_mask = 16'hCCF0;
defparam \b|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N23
dffeas \b|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~194_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~8 .is_wysiwyg = "true";
defparam \b|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N12
cycloneiv_lcell_comb \b|ram~298 (
// Equation(s):
// \b|ram~298_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~24_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\b|ram~8_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~24_q ),
	.datad(\b|ram~8_q ),
	.cin(gnd),
	.combout(\b|ram~298_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~298 .lut_mask = 16'hB9A8;
defparam \b|ram~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N26
cycloneiv_lcell_comb \b|ram~299 (
// Equation(s):
// \b|ram~299_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~298_combout  & ((\b|ram~56_q ))) # (!\b|ram~298_combout  & (\b|ram~40_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~298_combout ))))

	.dataa(\b|ram~40_q ),
	.datab(\b|ram~56_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\b|ram~298_combout ),
	.cin(gnd),
	.combout(\b|ram~299_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~299 .lut_mask = 16'hCFA0;
defparam \b|ram~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N18
cycloneiv_lcell_comb \b|ram~196 (
// Equation(s):
// \b|ram~196_combout  = (\rtl~8_combout  & (\din_bReal[8]~input_o )) # (!\rtl~8_combout  & ((\b|ram~88_q )))

	.dataa(\din_bReal[8]~input_o ),
	.datab(gnd),
	.datac(\b|ram~88_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~196 .lut_mask = 16'hAAF0;
defparam \b|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N19
dffeas \b|ram~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~196_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~88 .is_wysiwyg = "true";
defparam \b|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N20
cycloneiv_lcell_comb \b|ram~199 (
// Equation(s):
// \b|ram~199_combout  = (\rtl~14_combout  & (\din_bReal[8]~input_o )) # (!\rtl~14_combout  & ((\b|ram~120_q )))

	.dataa(gnd),
	.datab(\din_bReal[8]~input_o ),
	.datac(\b|ram~120_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~199 .lut_mask = 16'hCCF0;
defparam \b|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y49_N21
dffeas \b|ram~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~199_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~120 .is_wysiwyg = "true";
defparam \b|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N4
cycloneiv_lcell_comb \b|ram~197 (
// Equation(s):
// \b|ram~197_combout  = (\rtl~10_combout  & ((\din_bReal[8]~input_o ))) # (!\rtl~10_combout  & (\b|ram~104_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~104_q ),
	.datad(\din_bReal[8]~input_o ),
	.cin(gnd),
	.combout(\b|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~197 .lut_mask = 16'hFA50;
defparam \b|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N5
dffeas \b|ram~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~197_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~104 .is_wysiwyg = "true";
defparam \b|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y51_N16
cycloneiv_lcell_comb \b|ram~198 (
// Equation(s):
// \b|ram~198_combout  = (\rtl~12_combout  & ((\din_bReal[8]~input_o ))) # (!\rtl~12_combout  & (\b|ram~72_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~72_q ),
	.datad(\din_bReal[8]~input_o ),
	.cin(gnd),
	.combout(\b|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~198 .lut_mask = 16'hFC30;
defparam \b|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y51_N17
dffeas \b|ram~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~198_combout ),
	.asdata(\din_bImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~72 .is_wysiwyg = "true";
defparam \b|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N16
cycloneiv_lcell_comb \b|ram~296 (
// Equation(s):
// \b|ram~296_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~104_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~72_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~104_q ),
	.datad(\b|ram~72_q ),
	.cin(gnd),
	.combout(\b|ram~296_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~296 .lut_mask = 16'hD9C8;
defparam \b|ram~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N6
cycloneiv_lcell_comb \b|ram~297 (
// Equation(s):
// \b|ram~297_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~296_combout  & ((\b|ram~120_q ))) # (!\b|ram~296_combout  & (\b|ram~88_q )))) # (!\readAddrReal[0]~input_o  & (((\b|ram~296_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~88_q ),
	.datac(\b|ram~120_q ),
	.datad(\b|ram~296_combout ),
	.cin(gnd),
	.combout(\b|ram~297_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~297 .lut_mask = 16'hF588;
defparam \b|ram~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N22
cycloneiv_lcell_comb \b|ram~300 (
// Equation(s):
// \b|ram~300_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~297_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~299_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~299_combout ),
	.datad(\b|ram~297_combout ),
	.cin(gnd),
	.combout(\b|ram~300_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~300 .lut_mask = 16'hFC30;
defparam \b|ram~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y51_N23
dffeas \b|dout_a[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[8] .is_wysiwyg = "true";
defparam \b|dout_a[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N15
cycloneiv_io_ibuf \din_bReal[9]~input (
	.i(din_bReal[9]),
	.ibar(gnd),
	.o(\din_bReal[9]~input_o ));
// synopsys translate_off
defparam \din_bReal[9]~input .bus_hold = "false";
defparam \din_bReal[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N4
cycloneiv_lcell_comb \b|ram~200 (
// Equation(s):
// \b|ram~200_combout  = (\rtl~0_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~0_combout  & (\b|ram~41_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~41_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~200 .lut_mask = 16'hFA50;
defparam \b|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N8
cycloneiv_io_ibuf \din_bImag[9]~input (
	.i(din_bImag[9]),
	.ibar(gnd),
	.o(\din_bImag[9]~input_o ));
// synopsys translate_off
defparam \din_bImag[9]~input .bus_hold = "false";
defparam \din_bImag[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y53_N5
dffeas \b|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~200_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~41 .is_wysiwyg = "true";
defparam \b|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N30
cycloneiv_lcell_comb \b|ram~201 (
// Equation(s):
// \b|ram~201_combout  = (\rtl~2_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~2_combout  & (\b|ram~25_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~25_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~201 .lut_mask = 16'hFA50;
defparam \b|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N31
dffeas \b|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~201_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~25 .is_wysiwyg = "true";
defparam \b|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N16
cycloneiv_lcell_comb \b|ram~202 (
// Equation(s):
// \b|ram~202_combout  = (\rtl~4_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~4_combout  & (\b|ram~9_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\b|ram~9_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~202 .lut_mask = 16'hFC30;
defparam \b|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N17
dffeas \b|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~202_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~9 .is_wysiwyg = "true";
defparam \b|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N28
cycloneiv_lcell_comb \b|ram~303 (
// Equation(s):
// \b|ram~303_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~25_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\b|ram~9_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~25_q ),
	.datad(\b|ram~9_q ),
	.cin(gnd),
	.combout(\b|ram~303_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~303 .lut_mask = 16'hB9A8;
defparam \b|ram~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N14
cycloneiv_lcell_comb \b|ram~304 (
// Equation(s):
// \b|ram~304_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~303_combout  & (\b|ram~57_q )) # (!\b|ram~303_combout  & ((\b|ram~41_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~303_combout ))))

	.dataa(\b|ram~57_q ),
	.datab(\b|ram~41_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\b|ram~303_combout ),
	.cin(gnd),
	.combout(\b|ram~304_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~304 .lut_mask = 16'hAFC0;
defparam \b|ram~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N26
cycloneiv_lcell_comb \b|ram~207 (
// Equation(s):
// \b|ram~207_combout  = (\rtl~14_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~14_combout  & (\b|ram~121_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\b|ram~121_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~207 .lut_mask = 16'hFA50;
defparam \b|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y49_N27
dffeas \b|ram~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~207_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~121 .is_wysiwyg = "true";
defparam \b|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N28
cycloneiv_lcell_comb \b|ram~204 (
// Equation(s):
// \b|ram~204_combout  = (\rtl~8_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~8_combout  & (\b|ram~89_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~89_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~204 .lut_mask = 16'hFC30;
defparam \b|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N29
dffeas \b|ram~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~204_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~89 .is_wysiwyg = "true";
defparam \b|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N4
cycloneiv_lcell_comb \b|ram~205 (
// Equation(s):
// \b|ram~205_combout  = (\rtl~10_combout  & (\din_bReal[9]~input_o )) # (!\rtl~10_combout  & ((\b|ram~105_q )))

	.dataa(gnd),
	.datab(\din_bReal[9]~input_o ),
	.datac(\b|ram~105_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\b|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~205 .lut_mask = 16'hCCF0;
defparam \b|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y51_N5
dffeas \b|ram~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~205_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~105 .is_wysiwyg = "true";
defparam \b|ram~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y51_N30
cycloneiv_lcell_comb \b|ram~206 (
// Equation(s):
// \b|ram~206_combout  = (\rtl~12_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~12_combout  & (\b|ram~73_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~73_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~206 .lut_mask = 16'hFC30;
defparam \b|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y51_N31
dffeas \b|ram~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~206_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~73 .is_wysiwyg = "true";
defparam \b|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N0
cycloneiv_lcell_comb \b|ram~301 (
// Equation(s):
// \b|ram~301_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\b|ram~105_q )) # (!\readAddrReal[1]~input_o  & ((\b|ram~73_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~105_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\b|ram~73_q ),
	.cin(gnd),
	.combout(\b|ram~301_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~301 .lut_mask = 16'hE5E0;
defparam \b|ram~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N2
cycloneiv_lcell_comb \b|ram~302 (
// Equation(s):
// \b|ram~302_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~301_combout  & (\b|ram~121_q )) # (!\b|ram~301_combout  & ((\b|ram~89_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~301_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~121_q ),
	.datac(\b|ram~89_q ),
	.datad(\b|ram~301_combout ),
	.cin(gnd),
	.combout(\b|ram~302_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~302 .lut_mask = 16'hDDA0;
defparam \b|ram~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N8
cycloneiv_lcell_comb \b|ram~305 (
// Equation(s):
// \b|ram~305_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~302_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~304_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~304_combout ),
	.datad(\b|ram~302_combout ),
	.cin(gnd),
	.combout(\b|ram~305_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~305 .lut_mask = 16'hFC30;
defparam \b|ram~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y51_N9
dffeas \b|dout_a[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[9] .is_wysiwyg = "true";
defparam \b|dout_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N15
cycloneiv_io_ibuf \din_bReal[10]~input (
	.i(din_bReal[10]),
	.ibar(gnd),
	.o(\din_bReal[10]~input_o ));
// synopsys translate_off
defparam \din_bReal[10]~input .bus_hold = "false";
defparam \din_bReal[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N2
cycloneiv_lcell_comb \b|ram~212 (
// Equation(s):
// \b|ram~212_combout  = (\rtl~8_combout  & (\din_bReal[10]~input_o )) # (!\rtl~8_combout  & ((\b|ram~90_q )))

	.dataa(gnd),
	.datab(\din_bReal[10]~input_o ),
	.datac(\b|ram~90_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~212_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~212 .lut_mask = 16'hCCF0;
defparam \b|ram~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N8
cycloneiv_io_ibuf \din_bImag[10]~input (
	.i(din_bImag[10]),
	.ibar(gnd),
	.o(\din_bImag[10]~input_o ));
// synopsys translate_off
defparam \din_bImag[10]~input .bus_hold = "false";
defparam \din_bImag[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y51_N3
dffeas \b|ram~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~212_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~90 .is_wysiwyg = "true";
defparam \b|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N0
cycloneiv_lcell_comb \b|ram~214 (
// Equation(s):
// \b|ram~214_combout  = (\rtl~12_combout  & ((\din_bReal[10]~input_o ))) # (!\rtl~12_combout  & (\b|ram~74_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~74_q ),
	.datad(\din_bReal[10]~input_o ),
	.cin(gnd),
	.combout(\b|ram~214_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~214 .lut_mask = 16'hFC30;
defparam \b|ram~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y50_N1
dffeas \b|ram~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~214_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~74 .is_wysiwyg = "true";
defparam \b|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N20
cycloneiv_lcell_comb \b|ram~213 (
// Equation(s):
// \b|ram~213_combout  = (\rtl~10_combout  & ((\din_bReal[10]~input_o ))) # (!\rtl~10_combout  & (\b|ram~106_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~106_q ),
	.datad(\din_bReal[10]~input_o ),
	.cin(gnd),
	.combout(\b|ram~213_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~213 .lut_mask = 16'hFA50;
defparam \b|ram~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N21
dffeas \b|ram~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~213_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~106 .is_wysiwyg = "true";
defparam \b|ram~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N12
cycloneiv_lcell_comb \b|ram~306 (
// Equation(s):
// \b|ram~306_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\b|ram~106_q ))) # (!\readAddrReal[1]~input_o  & (\b|ram~74_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~74_q ),
	.datad(\b|ram~106_q ),
	.cin(gnd),
	.combout(\b|ram~306_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~306 .lut_mask = 16'hDC98;
defparam \b|ram~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N22
cycloneiv_lcell_comb \b|ram~307 (
// Equation(s):
// \b|ram~307_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~306_combout  & (\b|ram~122_q )) # (!\b|ram~306_combout  & ((\b|ram~90_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~306_combout ))))

	.dataa(\b|ram~122_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~90_q ),
	.datad(\b|ram~306_combout ),
	.cin(gnd),
	.combout(\b|ram~307_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~307 .lut_mask = 16'hBBC0;
defparam \b|ram~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N18
cycloneiv_lcell_comb \b|ram~208 (
// Equation(s):
// \b|ram~208_combout  = (\rtl~0_combout  & (\din_bReal[10]~input_o )) # (!\rtl~0_combout  & ((\b|ram~42_q )))

	.dataa(\din_bReal[10]~input_o ),
	.datab(gnd),
	.datac(\b|ram~42_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\b|ram~208_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~208 .lut_mask = 16'hAAF0;
defparam \b|ram~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N19
dffeas \b|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~208_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~42 .is_wysiwyg = "true";
defparam \b|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N12
cycloneiv_lcell_comb \b|ram~211 (
// Equation(s):
// \b|ram~211_combout  = (\rtl~6_combout  & (\din_bReal[10]~input_o )) # (!\rtl~6_combout  & ((\b|ram~58_q )))

	.dataa(\din_bReal[10]~input_o ),
	.datab(gnd),
	.datac(\b|ram~58_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~211_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~211 .lut_mask = 16'hAAF0;
defparam \b|ram~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N13
dffeas \b|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~211_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~58 .is_wysiwyg = "true";
defparam \b|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N4
cycloneiv_lcell_comb \b|ram~210 (
// Equation(s):
// \b|ram~210_combout  = (\rtl~4_combout  & ((\din_bReal[10]~input_o ))) # (!\rtl~4_combout  & (\b|ram~10_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\b|ram~10_q ),
	.datad(\din_bReal[10]~input_o ),
	.cin(gnd),
	.combout(\b|ram~210_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~210 .lut_mask = 16'hFA50;
defparam \b|ram~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N5
dffeas \b|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~210_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~10 .is_wysiwyg = "true";
defparam \b|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N8
cycloneiv_lcell_comb \b|ram~209 (
// Equation(s):
// \b|ram~209_combout  = (\rtl~2_combout  & ((\din_bReal[10]~input_o ))) # (!\rtl~2_combout  & (\b|ram~26_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~26_q ),
	.datad(\din_bReal[10]~input_o ),
	.cin(gnd),
	.combout(\b|ram~209_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~209 .lut_mask = 16'hFA50;
defparam \b|ram~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N9
dffeas \b|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~209_combout ),
	.asdata(\din_bImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~26 .is_wysiwyg = "true";
defparam \b|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N0
cycloneiv_lcell_comb \b|ram~308 (
// Equation(s):
// \b|ram~308_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~26_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~10_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~10_q ),
	.datad(\b|ram~26_q ),
	.cin(gnd),
	.combout(\b|ram~308_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~308 .lut_mask = 16'hBA98;
defparam \b|ram~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N2
cycloneiv_lcell_comb \b|ram~309 (
// Equation(s):
// \b|ram~309_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~308_combout  & ((\b|ram~58_q ))) # (!\b|ram~308_combout  & (\b|ram~42_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~308_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\b|ram~42_q ),
	.datac(\b|ram~58_q ),
	.datad(\b|ram~308_combout ),
	.cin(gnd),
	.combout(\b|ram~309_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~309 .lut_mask = 16'hF588;
defparam \b|ram~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N30
cycloneiv_lcell_comb \b|ram~310 (
// Equation(s):
// \b|ram~310_combout  = (\readAddrReal[2]~input_o  & (\b|ram~307_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~309_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~307_combout ),
	.datad(\b|ram~309_combout ),
	.cin(gnd),
	.combout(\b|ram~310_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~310 .lut_mask = 16'hF3C0;
defparam \b|ram~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N31
dffeas \b|dout_a[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[10] .is_wysiwyg = "true";
defparam \b|dout_a[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N15
cycloneiv_io_ibuf \din_bReal[11]~input (
	.i(din_bReal[11]),
	.ibar(gnd),
	.o(\din_bReal[11]~input_o ));
// synopsys translate_off
defparam \din_bReal[11]~input .bus_hold = "false";
defparam \din_bReal[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N24
cycloneiv_lcell_comb \b|ram~223 (
// Equation(s):
// \b|ram~223_combout  = (\rtl~14_combout  & ((\din_bReal[11]~input_o ))) # (!\rtl~14_combout  & (\b|ram~123_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\b|ram~123_q ),
	.datad(\din_bReal[11]~input_o ),
	.cin(gnd),
	.combout(\b|ram~223_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~223 .lut_mask = 16'hFA50;
defparam \b|ram~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N22
cycloneiv_io_ibuf \din_bImag[11]~input (
	.i(din_bImag[11]),
	.ibar(gnd),
	.o(\din_bImag[11]~input_o ));
// synopsys translate_off
defparam \din_bImag[11]~input .bus_hold = "false";
defparam \din_bImag[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y49_N25
dffeas \b|ram~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~223_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~123 .is_wysiwyg = "true";
defparam \b|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N8
cycloneiv_lcell_comb \b|ram~220 (
// Equation(s):
// \b|ram~220_combout  = (\rtl~8_combout  & ((\din_bReal[11]~input_o ))) # (!\rtl~8_combout  & (\b|ram~91_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~91_q ),
	.datad(\din_bReal[11]~input_o ),
	.cin(gnd),
	.combout(\b|ram~220_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~220 .lut_mask = 16'hFC30;
defparam \b|ram~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N9
dffeas \b|ram~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~220_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~91 .is_wysiwyg = "true";
defparam \b|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N12
cycloneiv_lcell_comb \b|ram~222 (
// Equation(s):
// \b|ram~222_combout  = (\rtl~12_combout  & (\din_bReal[11]~input_o )) # (!\rtl~12_combout  & ((\b|ram~75_q )))

	.dataa(\din_bReal[11]~input_o ),
	.datab(gnd),
	.datac(\b|ram~75_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~222_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~222 .lut_mask = 16'hAAF0;
defparam \b|ram~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y49_N13
dffeas \b|ram~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~222_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~75 .is_wysiwyg = "true";
defparam \b|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N30
cycloneiv_lcell_comb \b|ram~221 (
// Equation(s):
// \b|ram~221_combout  = (\rtl~10_combout  & ((\din_bReal[11]~input_o ))) # (!\rtl~10_combout  & (\b|ram~107_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~107_q ),
	.datad(\din_bReal[11]~input_o ),
	.cin(gnd),
	.combout(\b|ram~221_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~221 .lut_mask = 16'hFA50;
defparam \b|ram~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N31
dffeas \b|ram~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~221_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~107 .is_wysiwyg = "true";
defparam \b|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N28
cycloneiv_lcell_comb \b|ram~311 (
// Equation(s):
// \b|ram~311_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\b|ram~107_q ))) # (!\readAddrReal[1]~input_o  & (\b|ram~75_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~75_q ),
	.datad(\b|ram~107_q ),
	.cin(gnd),
	.combout(\b|ram~311_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~311 .lut_mask = 16'hDC98;
defparam \b|ram~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N14
cycloneiv_lcell_comb \b|ram~312 (
// Equation(s):
// \b|ram~312_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~311_combout  & (\b|ram~123_q )) # (!\b|ram~311_combout  & ((\b|ram~91_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~311_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~123_q ),
	.datac(\b|ram~91_q ),
	.datad(\b|ram~311_combout ),
	.cin(gnd),
	.combout(\b|ram~312_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~312 .lut_mask = 16'hDDA0;
defparam \b|ram~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N20
cycloneiv_lcell_comb \b|ram~216 (
// Equation(s):
// \b|ram~216_combout  = (\rtl~0_combout  & ((\din_bReal[11]~input_o ))) # (!\rtl~0_combout  & (\b|ram~43_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~43_q ),
	.datad(\din_bReal[11]~input_o ),
	.cin(gnd),
	.combout(\b|ram~216_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~216 .lut_mask = 16'hFA50;
defparam \b|ram~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N21
dffeas \b|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~216_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~43 .is_wysiwyg = "true";
defparam \b|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N30
cycloneiv_lcell_comb \b|ram~218 (
// Equation(s):
// \b|ram~218_combout  = (\rtl~4_combout  & ((\din_bReal[11]~input_o ))) # (!\rtl~4_combout  & (\b|ram~11_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\b|ram~11_q ),
	.datad(\din_bReal[11]~input_o ),
	.cin(gnd),
	.combout(\b|ram~218_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~218 .lut_mask = 16'hFC30;
defparam \b|ram~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N31
dffeas \b|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~218_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~11 .is_wysiwyg = "true";
defparam \b|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N18
cycloneiv_lcell_comb \b|ram~217 (
// Equation(s):
// \b|ram~217_combout  = (\rtl~2_combout  & (\din_bReal[11]~input_o )) # (!\rtl~2_combout  & ((\b|ram~27_q )))

	.dataa(\rtl~2_combout ),
	.datab(\din_bReal[11]~input_o ),
	.datac(\b|ram~27_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~217_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~217 .lut_mask = 16'hD8D8;
defparam \b|ram~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N19
dffeas \b|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~217_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~27 .is_wysiwyg = "true";
defparam \b|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N20
cycloneiv_lcell_comb \b|ram~313 (
// Equation(s):
// \b|ram~313_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~27_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~11_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~11_q ),
	.datad(\b|ram~27_q ),
	.cin(gnd),
	.combout(\b|ram~313_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~313 .lut_mask = 16'hBA98;
defparam \b|ram~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N10
cycloneiv_lcell_comb \b|ram~314 (
// Equation(s):
// \b|ram~314_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~313_combout  & (\b|ram~59_q )) # (!\b|ram~313_combout  & ((\b|ram~43_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~313_combout ))))

	.dataa(\b|ram~59_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~43_q ),
	.datad(\b|ram~313_combout ),
	.cin(gnd),
	.combout(\b|ram~314_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~314 .lut_mask = 16'hBBC0;
defparam \b|ram~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N8
cycloneiv_lcell_comb \b|ram~315 (
// Equation(s):
// \b|ram~315_combout  = (\readAddrReal[2]~input_o  & (\b|ram~312_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~314_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\b|ram~312_combout ),
	.datad(\b|ram~314_combout ),
	.cin(gnd),
	.combout(\b|ram~315_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~315 .lut_mask = 16'hF3C0;
defparam \b|ram~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N9
dffeas \b|dout_a[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[11] .is_wysiwyg = "true";
defparam \b|dout_a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N6
cycloneiv_lcell_comb \b|ram~228 (
// Equation(s):
// \b|ram~228_combout  = (\rtl~8_combout  & (\din_bReal[12]~input_o )) # (!\rtl~8_combout  & ((\b|ram~92_q )))

	.dataa(\din_bReal[12]~input_o ),
	.datab(gnd),
	.datac(\b|ram~92_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~228_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~228 .lut_mask = 16'hAAF0;
defparam \b|ram~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N8
cycloneiv_io_ibuf \din_bImag[12]~input (
	.i(din_bImag[12]),
	.ibar(gnd),
	.o(\din_bImag[12]~input_o ));
// synopsys translate_off
defparam \din_bImag[12]~input .bus_hold = "false";
defparam \din_bImag[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y51_N7
dffeas \b|ram~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~228_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~92 .is_wysiwyg = "true";
defparam \b|ram~92 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
cycloneiv_io_ibuf \din_bReal[12]~input (
	.i(din_bReal[12]),
	.ibar(gnd),
	.o(\din_bReal[12]~input_o ));
// synopsys translate_off
defparam \din_bReal[12]~input .bus_hold = "false";
defparam \din_bReal[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y51_N0
cycloneiv_lcell_comb \b|ram~230 (
// Equation(s):
// \b|ram~230_combout  = (\rtl~12_combout  & (\din_bReal[12]~input_o )) # (!\rtl~12_combout  & ((\b|ram~76_q )))

	.dataa(gnd),
	.datab(\din_bReal[12]~input_o ),
	.datac(\b|ram~76_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~230_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~230 .lut_mask = 16'hCCF0;
defparam \b|ram~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y51_N1
dffeas \b|ram~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~230_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~76 .is_wysiwyg = "true";
defparam \b|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N26
cycloneiv_lcell_comb \b|ram~229 (
// Equation(s):
// \b|ram~229_combout  = (\rtl~10_combout  & ((\din_bReal[12]~input_o ))) # (!\rtl~10_combout  & (\b|ram~108_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~108_q ),
	.datad(\din_bReal[12]~input_o ),
	.cin(gnd),
	.combout(\b|ram~229_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~229 .lut_mask = 16'hFA50;
defparam \b|ram~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N27
dffeas \b|ram~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~229_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~108 .is_wysiwyg = "true";
defparam \b|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N0
cycloneiv_lcell_comb \b|ram~316 (
// Equation(s):
// \b|ram~316_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\b|ram~108_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\b|ram~76_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~76_q ),
	.datad(\b|ram~108_q ),
	.cin(gnd),
	.combout(\b|ram~316_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~316 .lut_mask = 16'hBA98;
defparam \b|ram~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N22
cycloneiv_lcell_comb \b|ram~317 (
// Equation(s):
// \b|ram~317_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~316_combout  & (\b|ram~124_q )) # (!\b|ram~316_combout  & ((\b|ram~92_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~316_combout ))))

	.dataa(\b|ram~124_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~92_q ),
	.datad(\b|ram~316_combout ),
	.cin(gnd),
	.combout(\b|ram~317_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~317 .lut_mask = 16'hBBC0;
defparam \b|ram~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N14
cycloneiv_lcell_comb \b|ram~224 (
// Equation(s):
// \b|ram~224_combout  = (\rtl~0_combout  & ((\din_bReal[12]~input_o ))) # (!\rtl~0_combout  & (\b|ram~44_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\b|ram~44_q ),
	.datad(\din_bReal[12]~input_o ),
	.cin(gnd),
	.combout(\b|ram~224_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~224 .lut_mask = 16'hFC30;
defparam \b|ram~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y53_N15
dffeas \b|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~224_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~44 .is_wysiwyg = "true";
defparam \b|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N20
cycloneiv_lcell_comb \b|ram~227 (
// Equation(s):
// \b|ram~227_combout  = (\rtl~6_combout  & (\din_bReal[12]~input_o )) # (!\rtl~6_combout  & ((\b|ram~60_q )))

	.dataa(\din_bReal[12]~input_o ),
	.datab(gnd),
	.datac(\b|ram~60_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~227_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~227 .lut_mask = 16'hAAF0;
defparam \b|ram~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y54_N21
dffeas \b|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~227_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~60 .is_wysiwyg = "true";
defparam \b|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N8
cycloneiv_lcell_comb \b|ram~226 (
// Equation(s):
// \b|ram~226_combout  = (\rtl~4_combout  & (\din_bReal[12]~input_o )) # (!\rtl~4_combout  & ((\b|ram~12_q )))

	.dataa(\din_bReal[12]~input_o ),
	.datab(gnd),
	.datac(\b|ram~12_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\b|ram~226_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~226 .lut_mask = 16'hAAF0;
defparam \b|ram~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N9
dffeas \b|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~226_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~12 .is_wysiwyg = "true";
defparam \b|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N24
cycloneiv_lcell_comb \b|ram~225 (
// Equation(s):
// \b|ram~225_combout  = (\rtl~2_combout  & ((\din_bReal[12]~input_o ))) # (!\rtl~2_combout  & (\b|ram~28_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\b|ram~28_q ),
	.datad(\din_bReal[12]~input_o ),
	.cin(gnd),
	.combout(\b|ram~225_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~225 .lut_mask = 16'hFC30;
defparam \b|ram~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N25
dffeas \b|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~225_combout ),
	.asdata(\din_bImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~28 .is_wysiwyg = "true";
defparam \b|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N28
cycloneiv_lcell_comb \b|ram~318 (
// Equation(s):
// \b|ram~318_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\b|ram~28_q ))) # (!\readAddrReal[0]~input_o  & (\b|ram~12_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~12_q ),
	.datad(\b|ram~28_q ),
	.cin(gnd),
	.combout(\b|ram~318_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~318 .lut_mask = 16'hDC98;
defparam \b|ram~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N6
cycloneiv_lcell_comb \b|ram~319 (
// Equation(s):
// \b|ram~319_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~318_combout  & ((\b|ram~60_q ))) # (!\b|ram~318_combout  & (\b|ram~44_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~318_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\b|ram~44_q ),
	.datac(\b|ram~60_q ),
	.datad(\b|ram~318_combout ),
	.cin(gnd),
	.combout(\b|ram~319_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~319 .lut_mask = 16'hF588;
defparam \b|ram~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N2
cycloneiv_lcell_comb \b|ram~320 (
// Equation(s):
// \b|ram~320_combout  = (\readAddrReal[2]~input_o  & (\b|ram~317_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~319_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~317_combout ),
	.datad(\b|ram~319_combout ),
	.cin(gnd),
	.combout(\b|ram~320_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~320 .lut_mask = 16'hF5A0;
defparam \b|ram~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N3
dffeas \b|dout_a[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[12] .is_wysiwyg = "true";
defparam \b|dout_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N1
cycloneiv_io_ibuf \din_bReal[13]~input (
	.i(din_bReal[13]),
	.ibar(gnd),
	.o(\din_bReal[13]~input_o ));
// synopsys translate_off
defparam \din_bReal[13]~input .bus_hold = "false";
defparam \din_bReal[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N22
cycloneiv_lcell_comb \b|ram~239 (
// Equation(s):
// \b|ram~239_combout  = (\rtl~14_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~14_combout  & (\b|ram~125_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\b|ram~125_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~239_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~239 .lut_mask = 16'hFA50;
defparam \b|ram~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N8
cycloneiv_io_ibuf \din_bImag[13]~input (
	.i(din_bImag[13]),
	.ibar(gnd),
	.o(\din_bImag[13]~input_o ));
// synopsys translate_off
defparam \din_bImag[13]~input .bus_hold = "false";
defparam \din_bImag[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y54_N23
dffeas \b|ram~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~239_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~125 .is_wysiwyg = "true";
defparam \b|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y51_N22
cycloneiv_lcell_comb \b|ram~238 (
// Equation(s):
// \b|ram~238_combout  = (\rtl~12_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~12_combout  & (\b|ram~77_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~77_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~238_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~238 .lut_mask = 16'hFC30;
defparam \b|ram~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y51_N23
dffeas \b|ram~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~238_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~77 .is_wysiwyg = "true";
defparam \b|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N8
cycloneiv_lcell_comb \b|ram~237 (
// Equation(s):
// \b|ram~237_combout  = (\rtl~10_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~10_combout  & (\b|ram~109_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~109_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~237_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~237 .lut_mask = 16'hFA50;
defparam \b|ram~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y52_N9
dffeas \b|ram~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~237_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~109 .is_wysiwyg = "true";
defparam \b|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N16
cycloneiv_lcell_comb \b|ram~321 (
// Equation(s):
// \b|ram~321_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\b|ram~109_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\b|ram~77_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~77_q ),
	.datad(\b|ram~109_q ),
	.cin(gnd),
	.combout(\b|ram~321_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~321 .lut_mask = 16'hBA98;
defparam \b|ram~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N30
cycloneiv_lcell_comb \b|ram~322 (
// Equation(s):
// \b|ram~322_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~321_combout  & ((\b|ram~125_q ))) # (!\b|ram~321_combout  & (\b|ram~93_q )))) # (!\readAddrReal[0]~input_o  & (((\b|ram~321_combout ))))

	.dataa(\b|ram~93_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~125_q ),
	.datad(\b|ram~321_combout ),
	.cin(gnd),
	.combout(\b|ram~322_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~322 .lut_mask = 16'hF388;
defparam \b|ram~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y51_N24
cycloneiv_lcell_comb \b|ram~235 (
// Equation(s):
// \b|ram~235_combout  = (\rtl~6_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~6_combout  & (\b|ram~61_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\b|ram~61_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~235_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~235 .lut_mask = 16'hFA50;
defparam \b|ram~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y51_N25
dffeas \b|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~235_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~61 .is_wysiwyg = "true";
defparam \b|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N26
cycloneiv_lcell_comb \b|ram~232 (
// Equation(s):
// \b|ram~232_combout  = (\rtl~0_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~0_combout  & (\b|ram~45_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\b|ram~45_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~232_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~232 .lut_mask = 16'hFA50;
defparam \b|ram~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y53_N27
dffeas \b|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~232_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~45 .is_wysiwyg = "true";
defparam \b|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N28
cycloneiv_lcell_comb \b|ram~234 (
// Equation(s):
// \b|ram~234_combout  = (\rtl~4_combout  & (\din_bReal[13]~input_o )) # (!\rtl~4_combout  & ((\b|ram~13_q )))

	.dataa(gnd),
	.datab(\din_bReal[13]~input_o ),
	.datac(\b|ram~13_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\b|ram~234_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~234 .lut_mask = 16'hCCF0;
defparam \b|ram~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N29
dffeas \b|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~234_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~13 .is_wysiwyg = "true";
defparam \b|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N16
cycloneiv_lcell_comb \b|ram~233 (
// Equation(s):
// \b|ram~233_combout  = (\rtl~2_combout  & ((\din_bReal[13]~input_o ))) # (!\rtl~2_combout  & (\b|ram~29_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~29_q ),
	.datad(\din_bReal[13]~input_o ),
	.cin(gnd),
	.combout(\b|ram~233_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~233 .lut_mask = 16'hFA50;
defparam \b|ram~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N17
dffeas \b|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~233_combout ),
	.asdata(\din_bImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~29 .is_wysiwyg = "true";
defparam \b|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N12
cycloneiv_lcell_comb \b|ram~323 (
// Equation(s):
// \b|ram~323_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\b|ram~29_q ))) # (!\readAddrReal[0]~input_o  & (\b|ram~13_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\b|ram~13_q ),
	.datad(\b|ram~29_q ),
	.cin(gnd),
	.combout(\b|ram~323_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~323 .lut_mask = 16'hDC98;
defparam \b|ram~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N10
cycloneiv_lcell_comb \b|ram~324 (
// Equation(s):
// \b|ram~324_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~323_combout  & (\b|ram~61_q )) # (!\b|ram~323_combout  & ((\b|ram~45_q ))))) # (!\readAddrReal[1]~input_o  & (((\b|ram~323_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\b|ram~61_q ),
	.datac(\b|ram~45_q ),
	.datad(\b|ram~323_combout ),
	.cin(gnd),
	.combout(\b|ram~324_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~324 .lut_mask = 16'hDDA0;
defparam \b|ram~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N4
cycloneiv_lcell_comb \b|ram~325 (
// Equation(s):
// \b|ram~325_combout  = (\readAddrReal[2]~input_o  & (\b|ram~322_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~324_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~322_combout ),
	.datad(\b|ram~324_combout ),
	.cin(gnd),
	.combout(\b|ram~325_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~325 .lut_mask = 16'hF5A0;
defparam \b|ram~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N5
dffeas \b|dout_a[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[13] .is_wysiwyg = "true";
defparam \b|dout_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N8
cycloneiv_io_ibuf \din_bReal[14]~input (
	.i(din_bReal[14]),
	.ibar(gnd),
	.o(\din_bReal[14]~input_o ));
// synopsys translate_off
defparam \din_bReal[14]~input .bus_hold = "false";
defparam \din_bReal[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N0
cycloneiv_lcell_comb \b|ram~247 (
// Equation(s):
// \b|ram~247_combout  = (\rtl~14_combout  & ((\din_bReal[14]~input_o ))) # (!\rtl~14_combout  & (\b|ram~126_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\b|ram~126_q ),
	.datad(\din_bReal[14]~input_o ),
	.cin(gnd),
	.combout(\b|ram~247_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~247 .lut_mask = 16'hFC30;
defparam \b|ram~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N8
cycloneiv_io_ibuf \din_bImag[14]~input (
	.i(din_bImag[14]),
	.ibar(gnd),
	.o(\din_bImag[14]~input_o ));
// synopsys translate_off
defparam \din_bImag[14]~input .bus_hold = "false";
defparam \din_bImag[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y50_N1
dffeas \b|ram~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~247_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~126 .is_wysiwyg = "true";
defparam \b|ram~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y51_N20
cycloneiv_lcell_comb \b|ram~244 (
// Equation(s):
// \b|ram~244_combout  = (\rtl~8_combout  & ((\din_bReal[14]~input_o ))) # (!\rtl~8_combout  & (\b|ram~94_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~94_q ),
	.datad(\din_bReal[14]~input_o ),
	.cin(gnd),
	.combout(\b|ram~244_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~244 .lut_mask = 16'hFC30;
defparam \b|ram~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y51_N21
dffeas \b|ram~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~244_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~94 .is_wysiwyg = "true";
defparam \b|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N20
cycloneiv_lcell_comb \b|ram~246 (
// Equation(s):
// \b|ram~246_combout  = (\rtl~12_combout  & (\din_bReal[14]~input_o )) # (!\rtl~12_combout  & ((\b|ram~78_q )))

	.dataa(gnd),
	.datab(\din_bReal[14]~input_o ),
	.datac(\b|ram~78_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~246_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~246 .lut_mask = 16'hCCF0;
defparam \b|ram~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N21
dffeas \b|ram~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~246_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~78 .is_wysiwyg = "true";
defparam \b|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y51_N16
cycloneiv_lcell_comb \b|ram~245 (
// Equation(s):
// \b|ram~245_combout  = (\rtl~10_combout  & ((\din_bReal[14]~input_o ))) # (!\rtl~10_combout  & (\b|ram~110_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~110_q ),
	.datad(\din_bReal[14]~input_o ),
	.cin(gnd),
	.combout(\b|ram~245_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~245 .lut_mask = 16'hFA50;
defparam \b|ram~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y51_N17
dffeas \b|ram~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~245_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~110 .is_wysiwyg = "true";
defparam \b|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N6
cycloneiv_lcell_comb \b|ram~326 (
// Equation(s):
// \b|ram~326_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\b|ram~110_q ))) # (!\readAddrReal[1]~input_o  & (\b|ram~78_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~78_q ),
	.datad(\b|ram~110_q ),
	.cin(gnd),
	.combout(\b|ram~326_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~326 .lut_mask = 16'hDC98;
defparam \b|ram~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N4
cycloneiv_lcell_comb \b|ram~327 (
// Equation(s):
// \b|ram~327_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~326_combout  & (\b|ram~126_q )) # (!\b|ram~326_combout  & ((\b|ram~94_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~326_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~126_q ),
	.datac(\b|ram~94_q ),
	.datad(\b|ram~326_combout ),
	.cin(gnd),
	.combout(\b|ram~327_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~327 .lut_mask = 16'hDDA0;
defparam \b|ram~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y50_N16
cycloneiv_lcell_comb \b|ram~243 (
// Equation(s):
// \b|ram~243_combout  = (\rtl~6_combout  & ((\din_bReal[14]~input_o ))) # (!\rtl~6_combout  & (\b|ram~62_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\b|ram~62_q ),
	.datad(\din_bReal[14]~input_o ),
	.cin(gnd),
	.combout(\b|ram~243_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~243 .lut_mask = 16'hFA50;
defparam \b|ram~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y50_N17
dffeas \b|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~243_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~62 .is_wysiwyg = "true";
defparam \b|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N16
cycloneiv_lcell_comb \b|ram~242 (
// Equation(s):
// \b|ram~242_combout  = (\rtl~4_combout  & ((\din_bReal[14]~input_o ))) # (!\rtl~4_combout  & (\b|ram~14_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\b|ram~14_q ),
	.datad(\din_bReal[14]~input_o ),
	.cin(gnd),
	.combout(\b|ram~242_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~242 .lut_mask = 16'hFA50;
defparam \b|ram~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y51_N17
dffeas \b|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~242_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~14 .is_wysiwyg = "true";
defparam \b|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N24
cycloneiv_lcell_comb \b|ram~241 (
// Equation(s):
// \b|ram~241_combout  = (\rtl~2_combout  & (\din_bReal[14]~input_o )) # (!\rtl~2_combout  & ((\b|ram~30_q )))

	.dataa(gnd),
	.datab(\din_bReal[14]~input_o ),
	.datac(\b|ram~30_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\b|ram~241_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~241 .lut_mask = 16'hCCF0;
defparam \b|ram~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y51_N25
dffeas \b|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~241_combout ),
	.asdata(\din_bImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~30 .is_wysiwyg = "true";
defparam \b|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N18
cycloneiv_lcell_comb \b|ram~328 (
// Equation(s):
// \b|ram~328_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~30_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~14_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~14_q ),
	.datad(\b|ram~30_q ),
	.cin(gnd),
	.combout(\b|ram~328_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~328 .lut_mask = 16'hBA98;
defparam \b|ram~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N20
cycloneiv_lcell_comb \b|ram~329 (
// Equation(s):
// \b|ram~329_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~328_combout  & ((\b|ram~62_q ))) # (!\b|ram~328_combout  & (\b|ram~46_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~328_combout ))))

	.dataa(\b|ram~46_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~62_q ),
	.datad(\b|ram~328_combout ),
	.cin(gnd),
	.combout(\b|ram~329_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~329 .lut_mask = 16'hF388;
defparam \b|ram~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N12
cycloneiv_lcell_comb \b|ram~330 (
// Equation(s):
// \b|ram~330_combout  = (\readAddrReal[2]~input_o  & (\b|ram~327_combout )) # (!\readAddrReal[2]~input_o  & ((\b|ram~329_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~327_combout ),
	.datad(\b|ram~329_combout ),
	.cin(gnd),
	.combout(\b|ram~330_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~330 .lut_mask = 16'hF5A0;
defparam \b|ram~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y51_N13
dffeas \b|dout_a[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[14] .is_wysiwyg = "true";
defparam \b|dout_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N8
cycloneiv_io_ibuf \din_bReal[15]~input (
	.i(din_bReal[15]),
	.ibar(gnd),
	.o(\din_bReal[15]~input_o ));
// synopsys translate_off
defparam \din_bReal[15]~input .bus_hold = "false";
defparam \din_bReal[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N26
cycloneiv_lcell_comb \b|ram~250 (
// Equation(s):
// \b|ram~250_combout  = (\rtl~4_combout  & (\din_bReal[15]~input_o )) # (!\rtl~4_combout  & ((\b|ram~15_q )))

	.dataa(\rtl~4_combout ),
	.datab(\din_bReal[15]~input_o ),
	.datac(\b|ram~15_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~250_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~250 .lut_mask = 16'hD8D8;
defparam \b|ram~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N1
cycloneiv_io_ibuf \din_bImag[15]~input (
	.i(din_bImag[15]),
	.ibar(gnd),
	.o(\din_bImag[15]~input_o ));
// synopsys translate_off
defparam \din_bImag[15]~input .bus_hold = "false";
defparam \din_bImag[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y51_N27
dffeas \b|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~250_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~15 .is_wysiwyg = "true";
defparam \b|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N14
cycloneiv_lcell_comb \b|ram~249 (
// Equation(s):
// \b|ram~249_combout  = (\rtl~2_combout  & (\din_bReal[15]~input_o )) # (!\rtl~2_combout  & ((\b|ram~31_q )))

	.dataa(gnd),
	.datab(\din_bReal[15]~input_o ),
	.datac(\b|ram~31_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\b|ram~249_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~249 .lut_mask = 16'hCCF0;
defparam \b|ram~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y51_N15
dffeas \b|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~249_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~31 .is_wysiwyg = "true";
defparam \b|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N8
cycloneiv_lcell_comb \b|ram~333 (
// Equation(s):
// \b|ram~333_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\b|ram~31_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\b|ram~15_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~15_q ),
	.datad(\b|ram~31_q ),
	.cin(gnd),
	.combout(\b|ram~333_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~333 .lut_mask = 16'hBA98;
defparam \b|ram~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y54_N16
cycloneiv_lcell_comb \b|ram~251 (
// Equation(s):
// \b|ram~251_combout  = (\rtl~6_combout  & (\din_bReal[15]~input_o )) # (!\rtl~6_combout  & ((\b|ram~63_q )))

	.dataa(\din_bReal[15]~input_o ),
	.datab(gnd),
	.datac(\b|ram~63_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~251_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~251 .lut_mask = 16'hAAF0;
defparam \b|ram~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y54_N17
dffeas \b|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~251_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~63 .is_wysiwyg = "true";
defparam \b|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N14
cycloneiv_lcell_comb \b|ram~334 (
// Equation(s):
// \b|ram~334_combout  = (\readAddrReal[1]~input_o  & ((\b|ram~333_combout  & ((\b|ram~63_q ))) # (!\b|ram~333_combout  & (\b|ram~47_q )))) # (!\readAddrReal[1]~input_o  & (((\b|ram~333_combout ))))

	.dataa(\b|ram~47_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~333_combout ),
	.datad(\b|ram~63_q ),
	.cin(gnd),
	.combout(\b|ram~334_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~334 .lut_mask = 16'hF838;
defparam \b|ram~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y53_N8
cycloneiv_lcell_comb \b|ram~255 (
// Equation(s):
// \b|ram~255_combout  = (\rtl~14_combout  & (\din_bReal[15]~input_o )) # (!\rtl~14_combout  & ((\b|ram~127_q )))

	.dataa(\rtl~14_combout ),
	.datab(\din_bReal[15]~input_o ),
	.datac(\b|ram~127_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~255_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~255 .lut_mask = 16'hD8D8;
defparam \b|ram~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y53_N9
dffeas \b|ram~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~255_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~127 .is_wysiwyg = "true";
defparam \b|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N18
cycloneiv_lcell_comb \b|ram~254 (
// Equation(s):
// \b|ram~254_combout  = (\rtl~12_combout  & (\din_bReal[15]~input_o )) # (!\rtl~12_combout  & ((\b|ram~79_q )))

	.dataa(\din_bReal[15]~input_o ),
	.datab(gnd),
	.datac(\b|ram~79_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\b|ram~254_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~254 .lut_mask = 16'hAAF0;
defparam \b|ram~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N19
dffeas \b|ram~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~254_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~79 .is_wysiwyg = "true";
defparam \b|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y52_N20
cycloneiv_lcell_comb \b|ram~253 (
// Equation(s):
// \b|ram~253_combout  = (\rtl~10_combout  & ((\din_bReal[15]~input_o ))) # (!\rtl~10_combout  & (\b|ram~111_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\b|ram~111_q ),
	.datad(\din_bReal[15]~input_o ),
	.cin(gnd),
	.combout(\b|ram~253_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~253 .lut_mask = 16'hFA50;
defparam \b|ram~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y52_N21
dffeas \b|ram~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~253_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~111 .is_wysiwyg = "true";
defparam \b|ram~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N30
cycloneiv_lcell_comb \b|ram~331 (
// Equation(s):
// \b|ram~331_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\b|ram~111_q ))) # (!\readAddrReal[1]~input_o  & (\b|ram~79_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\b|ram~79_q ),
	.datad(\b|ram~111_q ),
	.cin(gnd),
	.combout(\b|ram~331_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~331 .lut_mask = 16'hDC98;
defparam \b|ram~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y51_N16
cycloneiv_lcell_comb \b|ram~252 (
// Equation(s):
// \b|ram~252_combout  = (\rtl~8_combout  & (\din_bReal[15]~input_o )) # (!\rtl~8_combout  & ((\b|ram~95_q )))

	.dataa(\din_bReal[15]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\b|ram~95_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~252_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~252 .lut_mask = 16'hB8B8;
defparam \b|ram~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y51_N17
dffeas \b|ram~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~252_combout ),
	.asdata(\din_bImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~95 .is_wysiwyg = "true";
defparam \b|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N2
cycloneiv_lcell_comb \b|ram~332 (
// Equation(s):
// \b|ram~332_combout  = (\readAddrReal[0]~input_o  & ((\b|ram~331_combout  & (\b|ram~127_q )) # (!\b|ram~331_combout  & ((\b|ram~95_q ))))) # (!\readAddrReal[0]~input_o  & (((\b|ram~331_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\b|ram~127_q ),
	.datac(\b|ram~331_combout ),
	.datad(\b|ram~95_q ),
	.cin(gnd),
	.combout(\b|ram~332_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~332 .lut_mask = 16'hDAD0;
defparam \b|ram~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N30
cycloneiv_lcell_comb \b|ram~335 (
// Equation(s):
// \b|ram~335_combout  = (\readAddrReal[2]~input_o  & ((\b|ram~332_combout ))) # (!\readAddrReal[2]~input_o  & (\b|ram~334_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~334_combout ),
	.datad(\b|ram~332_combout ),
	.cin(gnd),
	.combout(\b|ram~335_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~335 .lut_mask = 16'hFA50;
defparam \b|ram~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y51_N31
dffeas \b|dout_a[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_a[15] .is_wysiwyg = "true";
defparam \b|dout_a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N28
cycloneiv_lcell_comb \b|ram~338 (
// Equation(s):
// \b|ram~338_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~16_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~0_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~0_q ),
	.datad(\b|ram~16_q ),
	.cin(gnd),
	.combout(\b|ram~338_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~338 .lut_mask = 16'hDC98;
defparam \b|ram~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N14
cycloneiv_lcell_comb \b|ram~339 (
// Equation(s):
// \b|ram~339_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~338_combout  & ((\b|ram~48_q ))) # (!\b|ram~338_combout  & (\b|ram~32_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~338_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\b|ram~32_q ),
	.datac(\b|ram~48_q ),
	.datad(\b|ram~338_combout ),
	.cin(gnd),
	.combout(\b|ram~339_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~339 .lut_mask = 16'hF588;
defparam \b|ram~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N20
cycloneiv_lcell_comb \b|ram~336 (
// Equation(s):
// \b|ram~336_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\b|ram~96_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\b|ram~64_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~96_q ),
	.datad(\b|ram~64_q ),
	.cin(gnd),
	.combout(\b|ram~336_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~336 .lut_mask = 16'hB9A8;
defparam \b|ram~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N2
cycloneiv_lcell_comb \b|ram~337 (
// Equation(s):
// \b|ram~337_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~336_combout  & (\b|ram~112_q )) # (!\b|ram~336_combout  & ((\b|ram~80_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~336_combout ))))

	.dataa(\b|ram~112_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~80_q ),
	.datad(\b|ram~336_combout ),
	.cin(gnd),
	.combout(\b|ram~337_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~337 .lut_mask = 16'hBBC0;
defparam \b|ram~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N18
cycloneiv_lcell_comb \b|ram~340 (
// Equation(s):
// \b|ram~340_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~337_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~339_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~339_combout ),
	.datad(\b|ram~337_combout ),
	.cin(gnd),
	.combout(\b|ram~340_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~340 .lut_mask = 16'hFA50;
defparam \b|ram~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N19
dffeas \b|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[0] .is_wysiwyg = "true";
defparam \b|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N12
cycloneiv_lcell_comb \b|ram~139 (
// Equation(s):
// \b|ram~139_combout  = (\rtl~6_combout  & ((\din_bReal[1]~input_o ))) # (!\rtl~6_combout  & (\b|ram~49_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\b|ram~49_q ),
	.datad(\din_bReal[1]~input_o ),
	.cin(gnd),
	.combout(\b|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~139 .lut_mask = 16'hFA50;
defparam \b|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y49_N13
dffeas \b|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~139_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~49 .is_wysiwyg = "true";
defparam \b|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N6
cycloneiv_lcell_comb \b|ram~343 (
// Equation(s):
// \b|ram~343_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\b|ram~17_q )))) # (!\readAddrImag[0]~input_o  & (\b|ram~1_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~1_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\b|ram~17_q ),
	.cin(gnd),
	.combout(\b|ram~343_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~343 .lut_mask = 16'hAEA4;
defparam \b|ram~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N4
cycloneiv_lcell_comb \b|ram~344 (
// Equation(s):
// \b|ram~344_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~343_combout  & ((\b|ram~49_q ))) # (!\b|ram~343_combout  & (\b|ram~33_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~343_combout ))))

	.dataa(\b|ram~33_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~49_q ),
	.datad(\b|ram~343_combout ),
	.cin(gnd),
	.combout(\b|ram~344_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~344 .lut_mask = 16'hF388;
defparam \b|ram~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N26
cycloneiv_lcell_comb \b|ram~140 (
// Equation(s):
// \b|ram~140_combout  = (\rtl~8_combout  & (\din_bReal[1]~input_o )) # (!\rtl~8_combout  & ((\b|ram~81_q )))

	.dataa(\din_bReal[1]~input_o ),
	.datab(gnd),
	.datac(\b|ram~81_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\b|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~140 .lut_mask = 16'hAAF0;
defparam \b|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N27
dffeas \b|ram~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~140_combout ),
	.asdata(\din_bImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~81 .is_wysiwyg = "true";
defparam \b|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N26
cycloneiv_lcell_comb \b|ram~341 (
// Equation(s):
// \b|ram~341_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~97_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~65_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~97_q ),
	.datad(\b|ram~65_q ),
	.cin(gnd),
	.combout(\b|ram~341_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~341 .lut_mask = 16'hD9C8;
defparam \b|ram~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N28
cycloneiv_lcell_comb \b|ram~342 (
// Equation(s):
// \b|ram~342_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~341_combout  & ((\b|ram~113_q ))) # (!\b|ram~341_combout  & (\b|ram~81_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~341_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~81_q ),
	.datac(\b|ram~341_combout ),
	.datad(\b|ram~113_q ),
	.cin(gnd),
	.combout(\b|ram~342_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~342 .lut_mask = 16'hF858;
defparam \b|ram~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N12
cycloneiv_lcell_comb \b|ram~345 (
// Equation(s):
// \b|ram~345_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~342_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~344_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~344_combout ),
	.datad(\b|ram~342_combout ),
	.cin(gnd),
	.combout(\b|ram~345_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~345 .lut_mask = 16'hFC30;
defparam \b|ram~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N13
dffeas \b|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[1] .is_wysiwyg = "true";
defparam \b|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N16
cycloneiv_lcell_comb \b|ram~346 (
// Equation(s):
// \b|ram~346_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\b|ram~98_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\b|ram~66_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~66_q ),
	.datad(\b|ram~98_q ),
	.cin(gnd),
	.combout(\b|ram~346_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~346 .lut_mask = 16'hBA98;
defparam \b|ram~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N30
cycloneiv_lcell_comb \b|ram~347 (
// Equation(s):
// \b|ram~347_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~346_combout  & ((\b|ram~114_q ))) # (!\b|ram~346_combout  & (\b|ram~82_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~346_combout ))))

	.dataa(\b|ram~82_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~114_q ),
	.datad(\b|ram~346_combout ),
	.cin(gnd),
	.combout(\b|ram~347_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~347 .lut_mask = 16'hF388;
defparam \b|ram~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N20
cycloneiv_lcell_comb \b|ram~348 (
// Equation(s):
// \b|ram~348_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~18_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~2_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~2_q ),
	.datad(\b|ram~18_q ),
	.cin(gnd),
	.combout(\b|ram~348_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~348 .lut_mask = 16'hDC98;
defparam \b|ram~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N10
cycloneiv_lcell_comb \b|ram~349 (
// Equation(s):
// \b|ram~349_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~348_combout  & ((\b|ram~50_q ))) # (!\b|ram~348_combout  & (\b|ram~34_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~348_combout ))))

	.dataa(\b|ram~34_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~50_q ),
	.datad(\b|ram~348_combout ),
	.cin(gnd),
	.combout(\b|ram~349_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~349 .lut_mask = 16'hF388;
defparam \b|ram~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N18
cycloneiv_lcell_comb \b|ram~350 (
// Equation(s):
// \b|ram~350_combout  = (\readAddrImag[2]~input_o  & (\b|ram~347_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~349_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~347_combout ),
	.datad(\b|ram~349_combout ),
	.cin(gnd),
	.combout(\b|ram~350_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~350 .lut_mask = 16'hF3C0;
defparam \b|ram~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N19
dffeas \b|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[2] .is_wysiwyg = "true";
defparam \b|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N20
cycloneiv_lcell_comb \b|ram~159 (
// Equation(s):
// \b|ram~159_combout  = (\rtl~14_combout  & (\din_bReal[3]~input_o )) # (!\rtl~14_combout  & ((\b|ram~115_q )))

	.dataa(gnd),
	.datab(\din_bReal[3]~input_o ),
	.datac(\b|ram~115_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\b|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~159 .lut_mask = 16'hCCF0;
defparam \b|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y50_N21
dffeas \b|ram~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~159_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~115 .is_wysiwyg = "true";
defparam \b|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N6
cycloneiv_lcell_comb \b|ram~158 (
// Equation(s):
// \b|ram~158_combout  = (\rtl~12_combout  & (\din_bReal[3]~input_o )) # (!\rtl~12_combout  & ((\b|ram~67_q )))

	.dataa(\din_bReal[3]~input_o ),
	.datab(\rtl~12_combout ),
	.datac(\b|ram~67_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~158 .lut_mask = 16'hB8B8;
defparam \b|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y50_N7
dffeas \b|ram~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~158_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~67 .is_wysiwyg = "true";
defparam \b|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N18
cycloneiv_lcell_comb \b|ram~351 (
// Equation(s):
// \b|ram~351_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~99_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~67_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~99_q ),
	.datad(\b|ram~67_q ),
	.cin(gnd),
	.combout(\b|ram~351_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~351 .lut_mask = 16'hD9C8;
defparam \b|ram~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N8
cycloneiv_lcell_comb \b|ram~352 (
// Equation(s):
// \b|ram~352_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~351_combout  & ((\b|ram~115_q ))) # (!\b|ram~351_combout  & (\b|ram~83_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~351_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~83_q ),
	.datac(\b|ram~115_q ),
	.datad(\b|ram~351_combout ),
	.cin(gnd),
	.combout(\b|ram~352_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~352 .lut_mask = 16'hF588;
defparam \b|ram~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N14
cycloneiv_lcell_comb \b|ram~353 (
// Equation(s):
// \b|ram~353_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~19_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~3_q ))))

	.dataa(\b|ram~3_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\b|ram~19_q ),
	.cin(gnd),
	.combout(\b|ram~353_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~353 .lut_mask = 16'hF2C2;
defparam \b|ram~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N0
cycloneiv_lcell_comb \b|ram~155 (
// Equation(s):
// \b|ram~155_combout  = (\rtl~6_combout  & (\din_bReal[3]~input_o )) # (!\rtl~6_combout  & ((\b|ram~51_q )))

	.dataa(\din_bReal[3]~input_o ),
	.datab(gnd),
	.datac(\b|ram~51_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\b|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~155 .lut_mask = 16'hAAF0;
defparam \b|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N1
dffeas \b|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~155_combout ),
	.asdata(\din_bImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~51 .is_wysiwyg = "true";
defparam \b|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N16
cycloneiv_lcell_comb \b|ram~354 (
// Equation(s):
// \b|ram~354_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~353_combout  & ((\b|ram~51_q ))) # (!\b|ram~353_combout  & (\b|ram~35_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~353_combout ))))

	.dataa(\b|ram~35_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~353_combout ),
	.datad(\b|ram~51_q ),
	.cin(gnd),
	.combout(\b|ram~354_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~354 .lut_mask = 16'hF838;
defparam \b|ram~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N30
cycloneiv_lcell_comb \b|ram~355 (
// Equation(s):
// \b|ram~355_combout  = (\readAddrImag[2]~input_o  & (\b|ram~352_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~354_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~352_combout ),
	.datad(\b|ram~354_combout ),
	.cin(gnd),
	.combout(\b|ram~355_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~355 .lut_mask = 16'hF3C0;
defparam \b|ram~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N31
dffeas \b|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[3] .is_wysiwyg = "true";
defparam \b|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N16
cycloneiv_lcell_comb \b|ram~356 (
// Equation(s):
// \b|ram~356_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~100_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~68_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~100_q ),
	.datad(\b|ram~68_q ),
	.cin(gnd),
	.combout(\b|ram~356_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~356 .lut_mask = 16'hD9C8;
defparam \b|ram~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N22
cycloneiv_lcell_comb \b|ram~357 (
// Equation(s):
// \b|ram~357_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~356_combout  & (\b|ram~116_q )) # (!\b|ram~356_combout  & ((\b|ram~84_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~356_combout ))))

	.dataa(\b|ram~116_q ),
	.datab(\b|ram~84_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\b|ram~356_combout ),
	.cin(gnd),
	.combout(\b|ram~357_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~357 .lut_mask = 16'hAFC0;
defparam \b|ram~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N20
cycloneiv_lcell_comb \b|ram~358 (
// Equation(s):
// \b|ram~358_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\b|ram~20_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\b|ram~4_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~4_q ),
	.datad(\b|ram~20_q ),
	.cin(gnd),
	.combout(\b|ram~358_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~358 .lut_mask = 16'hBA98;
defparam \b|ram~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N2
cycloneiv_lcell_comb \b|ram~359 (
// Equation(s):
// \b|ram~359_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~358_combout  & ((\b|ram~52_q ))) # (!\b|ram~358_combout  & (\b|ram~36_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~358_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\b|ram~36_q ),
	.datac(\b|ram~52_q ),
	.datad(\b|ram~358_combout ),
	.cin(gnd),
	.combout(\b|ram~359_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~359 .lut_mask = 16'hF588;
defparam \b|ram~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N30
cycloneiv_lcell_comb \b|ram~360 (
// Equation(s):
// \b|ram~360_combout  = (\readAddrImag[2]~input_o  & (\b|ram~357_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~359_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~357_combout ),
	.datad(\b|ram~359_combout ),
	.cin(gnd),
	.combout(\b|ram~360_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~360 .lut_mask = 16'hF5A0;
defparam \b|ram~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N31
dffeas \b|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[4] .is_wysiwyg = "true";
defparam \b|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N20
cycloneiv_lcell_comb \b|ram~171 (
// Equation(s):
// \b|ram~171_combout  = (\rtl~6_combout  & (\din_bReal[5]~input_o )) # (!\rtl~6_combout  & ((\b|ram~53_q )))

	.dataa(\din_bReal[5]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\b|ram~53_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~171 .lut_mask = 16'hB8B8;
defparam \b|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N21
dffeas \b|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~171_combout ),
	.asdata(\din_bImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~53 .is_wysiwyg = "true";
defparam \b|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N0
cycloneiv_lcell_comb \b|ram~363 (
// Equation(s):
// \b|ram~363_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\b|ram~21_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & ((\b|ram~5_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~21_q ),
	.datad(\b|ram~5_q ),
	.cin(gnd),
	.combout(\b|ram~363_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~363 .lut_mask = 16'hB9A8;
defparam \b|ram~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N22
cycloneiv_lcell_comb \b|ram~364 (
// Equation(s):
// \b|ram~364_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~363_combout  & ((\b|ram~53_q ))) # (!\b|ram~363_combout  & (\b|ram~37_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~363_combout ))))

	.dataa(\b|ram~37_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~53_q ),
	.datad(\b|ram~363_combout ),
	.cin(gnd),
	.combout(\b|ram~364_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~364 .lut_mask = 16'hF388;
defparam \b|ram~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N10
cycloneiv_lcell_comb \b|ram~361 (
// Equation(s):
// \b|ram~361_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~101_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~69_q )))))

	.dataa(\b|ram~101_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\b|ram~69_q ),
	.cin(gnd),
	.combout(\b|ram~361_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~361 .lut_mask = 16'hE3E0;
defparam \b|ram~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N2
cycloneiv_lcell_comb \b|ram~362 (
// Equation(s):
// \b|ram~362_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~361_combout  & ((\b|ram~117_q ))) # (!\b|ram~361_combout  & (\b|ram~85_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~361_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~85_q ),
	.datac(\b|ram~117_q ),
	.datad(\b|ram~361_combout ),
	.cin(gnd),
	.combout(\b|ram~362_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~362 .lut_mask = 16'hF588;
defparam \b|ram~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N20
cycloneiv_lcell_comb \b|ram~365 (
// Equation(s):
// \b|ram~365_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~362_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~364_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~364_combout ),
	.datad(\b|ram~362_combout ),
	.cin(gnd),
	.combout(\b|ram~365_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~365 .lut_mask = 16'hFC30;
defparam \b|ram~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N21
dffeas \b|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[5] .is_wysiwyg = "true";
defparam \b|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N4
cycloneiv_lcell_comb \b|ram~178 (
// Equation(s):
// \b|ram~178_combout  = (\rtl~4_combout  & (\din_bReal[6]~input_o )) # (!\rtl~4_combout  & ((\b|ram~6_q )))

	.dataa(\din_bReal[6]~input_o ),
	.datab(gnd),
	.datac(\b|ram~6_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\b|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~178 .lut_mask = 16'hAAF0;
defparam \b|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N5
dffeas \b|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~178_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~6 .is_wysiwyg = "true";
defparam \b|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N24
cycloneiv_lcell_comb \b|ram~177 (
// Equation(s):
// \b|ram~177_combout  = (\rtl~2_combout  & ((\din_bReal[6]~input_o ))) # (!\rtl~2_combout  & (\b|ram~22_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\b|ram~22_q ),
	.datad(\din_bReal[6]~input_o ),
	.cin(gnd),
	.combout(\b|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~177 .lut_mask = 16'hFA50;
defparam \b|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y52_N25
dffeas \b|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~177_combout ),
	.asdata(\din_bImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~22 .is_wysiwyg = "true";
defparam \b|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N8
cycloneiv_lcell_comb \b|ram~368 (
// Equation(s):
// \b|ram~368_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\b|ram~22_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\b|ram~6_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~6_q ),
	.datad(\b|ram~22_q ),
	.cin(gnd),
	.combout(\b|ram~368_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~368 .lut_mask = 16'hBA98;
defparam \b|ram~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N14
cycloneiv_lcell_comb \b|ram~369 (
// Equation(s):
// \b|ram~369_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~368_combout  & ((\b|ram~54_q ))) # (!\b|ram~368_combout  & (\b|ram~38_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~368_combout ))))

	.dataa(\b|ram~38_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~368_combout ),
	.datad(\b|ram~54_q ),
	.cin(gnd),
	.combout(\b|ram~369_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~369 .lut_mask = 16'hF838;
defparam \b|ram~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N0
cycloneiv_lcell_comb \b|ram~366 (
// Equation(s):
// \b|ram~366_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~102_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~70_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~102_q ),
	.datad(\b|ram~70_q ),
	.cin(gnd),
	.combout(\b|ram~366_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~366 .lut_mask = 16'hD9C8;
defparam \b|ram~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N2
cycloneiv_lcell_comb \b|ram~367 (
// Equation(s):
// \b|ram~367_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~366_combout  & (\b|ram~118_q )) # (!\b|ram~366_combout  & ((\b|ram~86_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~366_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~118_q ),
	.datac(\b|ram~86_q ),
	.datad(\b|ram~366_combout ),
	.cin(gnd),
	.combout(\b|ram~367_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~367 .lut_mask = 16'hDDA0;
defparam \b|ram~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N6
cycloneiv_lcell_comb \b|ram~370 (
// Equation(s):
// \b|ram~370_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~367_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~369_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~369_combout ),
	.datad(\b|ram~367_combout ),
	.cin(gnd),
	.combout(\b|ram~370_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~370 .lut_mask = 16'hFC30;
defparam \b|ram~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N7
dffeas \b|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[6] .is_wysiwyg = "true";
defparam \b|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N8
cycloneiv_lcell_comb \b|ram~373 (
// Equation(s):
// \b|ram~373_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\b|ram~23_q )))) # (!\readAddrImag[0]~input_o  & (\b|ram~7_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~7_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\b|ram~23_q ),
	.cin(gnd),
	.combout(\b|ram~373_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~373 .lut_mask = 16'hAEA4;
defparam \b|ram~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N26
cycloneiv_lcell_comb \b|ram~374 (
// Equation(s):
// \b|ram~374_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~373_combout  & ((\b|ram~55_q ))) # (!\b|ram~373_combout  & (\b|ram~39_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~373_combout ))))

	.dataa(\b|ram~39_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~373_combout ),
	.datad(\b|ram~55_q ),
	.cin(gnd),
	.combout(\b|ram~374_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~374 .lut_mask = 16'hF838;
defparam \b|ram~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N24
cycloneiv_lcell_comb \b|ram~371 (
// Equation(s):
// \b|ram~371_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~103_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~71_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~103_q ),
	.datad(\b|ram~71_q ),
	.cin(gnd),
	.combout(\b|ram~371_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~371 .lut_mask = 16'hD9C8;
defparam \b|ram~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N2
cycloneiv_lcell_comb \b|ram~372 (
// Equation(s):
// \b|ram~372_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~371_combout  & ((\b|ram~119_q ))) # (!\b|ram~371_combout  & (\b|ram~87_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~371_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~87_q ),
	.datac(\b|ram~119_q ),
	.datad(\b|ram~371_combout ),
	.cin(gnd),
	.combout(\b|ram~372_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~372 .lut_mask = 16'hF588;
defparam \b|ram~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N14
cycloneiv_lcell_comb \b|ram~375 (
// Equation(s):
// \b|ram~375_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~372_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~374_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~374_combout ),
	.datad(\b|ram~372_combout ),
	.cin(gnd),
	.combout(\b|ram~375_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~375 .lut_mask = 16'hFA50;
defparam \b|ram~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y51_N15
dffeas \b|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[7] .is_wysiwyg = "true";
defparam \b|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N24
cycloneiv_lcell_comb \b|ram~378 (
// Equation(s):
// \b|ram~378_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\b|ram~24_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & ((\b|ram~8_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~24_q ),
	.datad(\b|ram~8_q ),
	.cin(gnd),
	.combout(\b|ram~378_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~378 .lut_mask = 16'hB9A8;
defparam \b|ram~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N30
cycloneiv_lcell_comb \b|ram~379 (
// Equation(s):
// \b|ram~379_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~378_combout  & ((\b|ram~56_q ))) # (!\b|ram~378_combout  & (\b|ram~40_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~378_combout ))))

	.dataa(\b|ram~40_q ),
	.datab(\b|ram~56_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\b|ram~378_combout ),
	.cin(gnd),
	.combout(\b|ram~379_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~379 .lut_mask = 16'hCFA0;
defparam \b|ram~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N20
cycloneiv_lcell_comb \b|ram~376 (
// Equation(s):
// \b|ram~376_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~104_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~72_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~104_q ),
	.datad(\b|ram~72_q ),
	.cin(gnd),
	.combout(\b|ram~376_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~376 .lut_mask = 16'hD9C8;
defparam \b|ram~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N18
cycloneiv_lcell_comb \b|ram~377 (
// Equation(s):
// \b|ram~377_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~376_combout  & ((\b|ram~120_q ))) # (!\b|ram~376_combout  & (\b|ram~88_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~376_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~88_q ),
	.datac(\b|ram~120_q ),
	.datad(\b|ram~376_combout ),
	.cin(gnd),
	.combout(\b|ram~377_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~377 .lut_mask = 16'hF588;
defparam \b|ram~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N10
cycloneiv_lcell_comb \b|ram~380 (
// Equation(s):
// \b|ram~380_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~377_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~379_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~379_combout ),
	.datad(\b|ram~377_combout ),
	.cin(gnd),
	.combout(\b|ram~380_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~380 .lut_mask = 16'hFA50;
defparam \b|ram~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y51_N11
dffeas \b|dout_b[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[8] .is_wysiwyg = "true";
defparam \b|dout_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N30
cycloneiv_lcell_comb \b|ram~203 (
// Equation(s):
// \b|ram~203_combout  = (\rtl~6_combout  & ((\din_bReal[9]~input_o ))) # (!\rtl~6_combout  & (\b|ram~57_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\b|ram~57_q ),
	.datad(\din_bReal[9]~input_o ),
	.cin(gnd),
	.combout(\b|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~203 .lut_mask = 16'hFC30;
defparam \b|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N31
dffeas \b|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~203_combout ),
	.asdata(\din_bImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~57 .is_wysiwyg = "true";
defparam \b|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N28
cycloneiv_lcell_comb \b|ram~383 (
// Equation(s):
// \b|ram~383_combout  = (\readAddrImag[0]~input_o  & (((\b|ram~25_q ) # (\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & (\b|ram~9_q  & ((!\readAddrImag[1]~input_o ))))

	.dataa(\b|ram~9_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~25_q ),
	.datad(\readAddrImag[1]~input_o ),
	.cin(gnd),
	.combout(\b|ram~383_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~383 .lut_mask = 16'hCCE2;
defparam \b|ram~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N30
cycloneiv_lcell_comb \b|ram~384 (
// Equation(s):
// \b|ram~384_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~383_combout  & (\b|ram~57_q )) # (!\b|ram~383_combout  & ((\b|ram~41_q ))))) # (!\readAddrImag[1]~input_o  & (((\b|ram~383_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\b|ram~57_q ),
	.datac(\b|ram~41_q ),
	.datad(\b|ram~383_combout ),
	.cin(gnd),
	.combout(\b|ram~384_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~384 .lut_mask = 16'hDDA0;
defparam \b|ram~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N0
cycloneiv_lcell_comb \b|ram~381 (
// Equation(s):
// \b|ram~381_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~105_q ) # ((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & (((!\readAddrImag[0]~input_o  & \b|ram~73_q ))))

	.dataa(\b|ram~105_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\b|ram~73_q ),
	.cin(gnd),
	.combout(\b|ram~381_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~381 .lut_mask = 16'hCBC8;
defparam \b|ram~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N6
cycloneiv_lcell_comb \b|ram~382 (
// Equation(s):
// \b|ram~382_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~381_combout  & (\b|ram~121_q )) # (!\b|ram~381_combout  & ((\b|ram~89_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~381_combout ))))

	.dataa(\b|ram~121_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~89_q ),
	.datad(\b|ram~381_combout ),
	.cin(gnd),
	.combout(\b|ram~382_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~382 .lut_mask = 16'hBBC0;
defparam \b|ram~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N12
cycloneiv_lcell_comb \b|ram~385 (
// Equation(s):
// \b|ram~385_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~382_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~384_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~384_combout ),
	.datad(\b|ram~382_combout ),
	.cin(gnd),
	.combout(\b|ram~385_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~385 .lut_mask = 16'hFA50;
defparam \b|ram~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y51_N13
dffeas \b|dout_b[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[9] .is_wysiwyg = "true";
defparam \b|dout_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
cycloneiv_lcell_comb \b|ram~386 (
// Equation(s):
// \b|ram~386_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\b|ram~106_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\b|ram~74_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~74_q ),
	.datad(\b|ram~106_q ),
	.cin(gnd),
	.combout(\b|ram~386_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~386 .lut_mask = 16'hBA98;
defparam \b|ram~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N26
cycloneiv_lcell_comb \b|ram~387 (
// Equation(s):
// \b|ram~387_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~386_combout  & (\b|ram~122_q )) # (!\b|ram~386_combout  & ((\b|ram~90_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~386_combout ))))

	.dataa(\b|ram~122_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~90_q ),
	.datad(\b|ram~386_combout ),
	.cin(gnd),
	.combout(\b|ram~387_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~387 .lut_mask = 16'hBBC0;
defparam \b|ram~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N24
cycloneiv_lcell_comb \b|ram~388 (
// Equation(s):
// \b|ram~388_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~26_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~10_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~10_q ),
	.datad(\b|ram~26_q ),
	.cin(gnd),
	.combout(\b|ram~388_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~388 .lut_mask = 16'hDC98;
defparam \b|ram~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N6
cycloneiv_lcell_comb \b|ram~389 (
// Equation(s):
// \b|ram~389_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~388_combout  & ((\b|ram~58_q ))) # (!\b|ram~388_combout  & (\b|ram~42_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~388_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\b|ram~42_q ),
	.datac(\b|ram~58_q ),
	.datad(\b|ram~388_combout ),
	.cin(gnd),
	.combout(\b|ram~389_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~389 .lut_mask = 16'hF588;
defparam \b|ram~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N18
cycloneiv_lcell_comb \b|ram~390 (
// Equation(s):
// \b|ram~390_combout  = (\readAddrImag[2]~input_o  & (\b|ram~387_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~389_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~387_combout ),
	.datad(\b|ram~389_combout ),
	.cin(gnd),
	.combout(\b|ram~390_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~390 .lut_mask = 16'hF3C0;
defparam \b|ram~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y50_N19
dffeas \b|dout_b[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[10] .is_wysiwyg = "true";
defparam \b|dout_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N22
cycloneiv_lcell_comb \b|ram~219 (
// Equation(s):
// \b|ram~219_combout  = (\rtl~6_combout  & (\din_bReal[11]~input_o )) # (!\rtl~6_combout  & ((\b|ram~59_q )))

	.dataa(\din_bReal[11]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\b|ram~59_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b|ram~219_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~219 .lut_mask = 16'hB8B8;
defparam \b|ram~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y50_N23
dffeas \b|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~219_combout ),
	.asdata(\din_bImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|ram~59 .is_wysiwyg = "true";
defparam \b|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N20
cycloneiv_lcell_comb \b|ram~393 (
// Equation(s):
// \b|ram~393_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~27_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~11_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\b|ram~11_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\b|ram~27_q ),
	.cin(gnd),
	.combout(\b|ram~393_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~393 .lut_mask = 16'hF4A4;
defparam \b|ram~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N22
cycloneiv_lcell_comb \b|ram~394 (
// Equation(s):
// \b|ram~394_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~393_combout  & ((\b|ram~59_q ))) # (!\b|ram~393_combout  & (\b|ram~43_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~393_combout ))))

	.dataa(\b|ram~43_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~59_q ),
	.datad(\b|ram~393_combout ),
	.cin(gnd),
	.combout(\b|ram~394_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~394 .lut_mask = 16'hF388;
defparam \b|ram~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N16
cycloneiv_lcell_comb \b|ram~391 (
// Equation(s):
// \b|ram~391_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\b|ram~107_q )) # (!\readAddrImag[1]~input_o  & ((\b|ram~75_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~107_q ),
	.datad(\b|ram~75_q ),
	.cin(gnd),
	.combout(\b|ram~391_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~391 .lut_mask = 16'hD9C8;
defparam \b|ram~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N18
cycloneiv_lcell_comb \b|ram~392 (
// Equation(s):
// \b|ram~392_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~391_combout  & ((\b|ram~123_q ))) # (!\b|ram~391_combout  & (\b|ram~91_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~391_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~91_q ),
	.datac(\b|ram~123_q ),
	.datad(\b|ram~391_combout ),
	.cin(gnd),
	.combout(\b|ram~392_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~392 .lut_mask = 16'hF588;
defparam \b|ram~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y51_N10
cycloneiv_lcell_comb \b|ram~395 (
// Equation(s):
// \b|ram~395_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~392_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~394_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~394_combout ),
	.datad(\b|ram~392_combout ),
	.cin(gnd),
	.combout(\b|ram~395_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~395 .lut_mask = 16'hFA50;
defparam \b|ram~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y51_N11
dffeas \b|dout_b[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[11] .is_wysiwyg = "true";
defparam \b|dout_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N20
cycloneiv_lcell_comb \b|ram~396 (
// Equation(s):
// \b|ram~396_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\b|ram~108_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\b|ram~76_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~76_q ),
	.datad(\b|ram~108_q ),
	.cin(gnd),
	.combout(\b|ram~396_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~396 .lut_mask = 16'hBA98;
defparam \b|ram~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N14
cycloneiv_lcell_comb \b|ram~397 (
// Equation(s):
// \b|ram~397_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~396_combout  & (\b|ram~124_q )) # (!\b|ram~396_combout  & ((\b|ram~92_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~396_combout ))))

	.dataa(\b|ram~124_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~92_q ),
	.datad(\b|ram~396_combout ),
	.cin(gnd),
	.combout(\b|ram~397_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~397 .lut_mask = 16'hBBC0;
defparam \b|ram~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N24
cycloneiv_lcell_comb \b|ram~398 (
// Equation(s):
// \b|ram~398_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~28_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~12_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~12_q ),
	.datad(\b|ram~28_q ),
	.cin(gnd),
	.combout(\b|ram~398_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~398 .lut_mask = 16'hDC98;
defparam \b|ram~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N18
cycloneiv_lcell_comb \b|ram~399 (
// Equation(s):
// \b|ram~399_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~398_combout  & ((\b|ram~60_q ))) # (!\b|ram~398_combout  & (\b|ram~44_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~398_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\b|ram~44_q ),
	.datac(\b|ram~60_q ),
	.datad(\b|ram~398_combout ),
	.cin(gnd),
	.combout(\b|ram~399_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~399 .lut_mask = 16'hF588;
defparam \b|ram~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N26
cycloneiv_lcell_comb \b|ram~400 (
// Equation(s):
// \b|ram~400_combout  = (\readAddrImag[2]~input_o  & (\b|ram~397_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~399_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~397_combout ),
	.datad(\b|ram~399_combout ),
	.cin(gnd),
	.combout(\b|ram~400_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~400 .lut_mask = 16'hF3C0;
defparam \b|ram~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N27
dffeas \b|dout_b[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[12] .is_wysiwyg = "true";
defparam \b|dout_b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N8
cycloneiv_lcell_comb \b|ram~401 (
// Equation(s):
// \b|ram~401_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\b|ram~109_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\b|ram~77_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~109_q ),
	.datad(\b|ram~77_q ),
	.cin(gnd),
	.combout(\b|ram~401_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~401 .lut_mask = 16'hB9A8;
defparam \b|ram~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N14
cycloneiv_lcell_comb \b|ram~402 (
// Equation(s):
// \b|ram~402_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~401_combout  & ((\b|ram~125_q ))) # (!\b|ram~401_combout  & (\b|ram~93_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~401_combout ))))

	.dataa(\b|ram~93_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~401_combout ),
	.datad(\b|ram~125_q ),
	.cin(gnd),
	.combout(\b|ram~402_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~402 .lut_mask = 16'hF838;
defparam \b|ram~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N20
cycloneiv_lcell_comb \b|ram~403 (
// Equation(s):
// \b|ram~403_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\b|ram~29_q )))) # (!\readAddrImag[0]~input_o  & (\b|ram~13_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\b|ram~13_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\b|ram~29_q ),
	.cin(gnd),
	.combout(\b|ram~403_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~403 .lut_mask = 16'hAEA4;
defparam \b|ram~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N10
cycloneiv_lcell_comb \b|ram~404 (
// Equation(s):
// \b|ram~404_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~403_combout  & ((\b|ram~61_q ))) # (!\b|ram~403_combout  & (\b|ram~45_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~403_combout ))))

	.dataa(\b|ram~45_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~61_q ),
	.datad(\b|ram~403_combout ),
	.cin(gnd),
	.combout(\b|ram~404_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~404 .lut_mask = 16'hF388;
defparam \b|ram~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N26
cycloneiv_lcell_comb \b|ram~405 (
// Equation(s):
// \b|ram~405_combout  = (\readAddrImag[2]~input_o  & (\b|ram~402_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~404_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~402_combout ),
	.datad(\b|ram~404_combout ),
	.cin(gnd),
	.combout(\b|ram~405_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~405 .lut_mask = 16'hF3C0;
defparam \b|ram~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y51_N27
dffeas \b|dout_b[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[13] .is_wysiwyg = "true";
defparam \b|dout_b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N24
cycloneiv_lcell_comb \b|ram~406 (
// Equation(s):
// \b|ram~406_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\b|ram~110_q ))) # (!\readAddrImag[1]~input_o  & (\b|ram~78_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~78_q ),
	.datad(\b|ram~110_q ),
	.cin(gnd),
	.combout(\b|ram~406_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~406 .lut_mask = 16'hDC98;
defparam \b|ram~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N22
cycloneiv_lcell_comb \b|ram~407 (
// Equation(s):
// \b|ram~407_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~406_combout  & ((\b|ram~126_q ))) # (!\b|ram~406_combout  & (\b|ram~94_q )))) # (!\readAddrImag[0]~input_o  & (((\b|ram~406_combout ))))

	.dataa(\b|ram~94_q ),
	.datab(\b|ram~126_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\b|ram~406_combout ),
	.cin(gnd),
	.combout(\b|ram~407_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~407 .lut_mask = 16'hCFA0;
defparam \b|ram~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N0
cycloneiv_lcell_comb \b|ram~408 (
// Equation(s):
// \b|ram~408_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\b|ram~30_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\b|ram~14_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~14_q ),
	.datad(\b|ram~30_q ),
	.cin(gnd),
	.combout(\b|ram~408_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~408 .lut_mask = 16'hBA98;
defparam \b|ram~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N10
cycloneiv_lcell_comb \b|ram~409 (
// Equation(s):
// \b|ram~409_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~408_combout  & ((\b|ram~62_q ))) # (!\b|ram~408_combout  & (\b|ram~46_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~408_combout ))))

	.dataa(\b|ram~46_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~62_q ),
	.datad(\b|ram~408_combout ),
	.cin(gnd),
	.combout(\b|ram~409_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~409 .lut_mask = 16'hF388;
defparam \b|ram~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y51_N28
cycloneiv_lcell_comb \b|ram~410 (
// Equation(s):
// \b|ram~410_combout  = (\readAddrImag[2]~input_o  & (\b|ram~407_combout )) # (!\readAddrImag[2]~input_o  & ((\b|ram~409_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\b|ram~407_combout ),
	.datad(\b|ram~409_combout ),
	.cin(gnd),
	.combout(\b|ram~410_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~410 .lut_mask = 16'hF5A0;
defparam \b|ram~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y51_N29
dffeas \b|dout_b[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[14] .is_wysiwyg = "true";
defparam \b|dout_b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y51_N12
cycloneiv_lcell_comb \b|ram~413 (
// Equation(s):
// \b|ram~413_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\b|ram~31_q ))) # (!\readAddrImag[0]~input_o  & (\b|ram~15_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~15_q ),
	.datad(\b|ram~31_q ),
	.cin(gnd),
	.combout(\b|ram~413_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~413 .lut_mask = 16'hDC98;
defparam \b|ram~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y51_N22
cycloneiv_lcell_comb \b|ram~414 (
// Equation(s):
// \b|ram~414_combout  = (\readAddrImag[1]~input_o  & ((\b|ram~413_combout  & ((\b|ram~63_q ))) # (!\b|ram~413_combout  & (\b|ram~47_q )))) # (!\readAddrImag[1]~input_o  & (((\b|ram~413_combout ))))

	.dataa(\b|ram~47_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\b|ram~63_q ),
	.datad(\b|ram~413_combout ),
	.cin(gnd),
	.combout(\b|ram~414_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~414 .lut_mask = 16'hF388;
defparam \b|ram~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y51_N0
cycloneiv_lcell_comb \b|ram~411 (
// Equation(s):
// \b|ram~411_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\b|ram~111_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\b|ram~79_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~111_q ),
	.datad(\b|ram~79_q ),
	.cin(gnd),
	.combout(\b|ram~411_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~411 .lut_mask = 16'hB9A8;
defparam \b|ram~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y51_N2
cycloneiv_lcell_comb \b|ram~412 (
// Equation(s):
// \b|ram~412_combout  = (\readAddrImag[0]~input_o  & ((\b|ram~411_combout  & (\b|ram~127_q )) # (!\b|ram~411_combout  & ((\b|ram~95_q ))))) # (!\readAddrImag[0]~input_o  & (((\b|ram~411_combout ))))

	.dataa(\b|ram~127_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\b|ram~95_q ),
	.datad(\b|ram~411_combout ),
	.cin(gnd),
	.combout(\b|ram~412_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~412 .lut_mask = 16'hBBC0;
defparam \b|ram~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y51_N26
cycloneiv_lcell_comb \b|ram~415 (
// Equation(s):
// \b|ram~415_combout  = (\readAddrImag[2]~input_o  & ((\b|ram~412_combout ))) # (!\readAddrImag[2]~input_o  & (\b|ram~414_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\b|ram~414_combout ),
	.datad(\b|ram~412_combout ),
	.cin(gnd),
	.combout(\b|ram~415_combout ),
	.cout());
// synopsys translate_off
defparam \b|ram~415 .lut_mask = 16'hFC30;
defparam \b|ram~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y51_N27
dffeas \b|dout_b[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\b|ram~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|dout_b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b|dout_b[15] .is_wysiwyg = "true";
defparam \b|dout_b[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N1
cycloneiv_io_ibuf \din_cReal[0]~input (
	.i(din_cReal[0]),
	.ibar(gnd),
	.o(\din_cReal[0]~input_o ));
// synopsys translate_off
defparam \din_cReal[0]~input .bus_hold = "false";
defparam \din_cReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N20
cycloneiv_lcell_comb \c|ram~132 (
// Equation(s):
// \c|ram~132_combout  = (\rtl~8_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~8_combout  & (\c|ram~80_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~80_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\c|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~132 .lut_mask = 16'hFA50;
defparam \c|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N1
cycloneiv_io_ibuf \din_cImag[0]~input (
	.i(din_cImag[0]),
	.ibar(gnd),
	.o(\din_cImag[0]~input_o ));
// synopsys translate_off
defparam \din_cImag[0]~input .bus_hold = "false";
defparam \din_cImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y52_N21
dffeas \c|ram~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~132_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~80 .is_wysiwyg = "true";
defparam \c|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N4
cycloneiv_lcell_comb \c|ram~134 (
// Equation(s):
// \c|ram~134_combout  = (\rtl~12_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~12_combout  & (\c|ram~64_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~64_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\c|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~134 .lut_mask = 16'hFA50;
defparam \c|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N5
dffeas \c|ram~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~134_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~64 .is_wysiwyg = "true";
defparam \c|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N8
cycloneiv_lcell_comb \c|ram~133 (
// Equation(s):
// \c|ram~133_combout  = (\rtl~10_combout  & (\din_cReal[0]~input_o )) # (!\rtl~10_combout  & ((\c|ram~96_q )))

	.dataa(\din_cReal[0]~input_o ),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~96_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~133 .lut_mask = 16'hB8B8;
defparam \c|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N9
dffeas \c|ram~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~133_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~96 .is_wysiwyg = "true";
defparam \c|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N12
cycloneiv_lcell_comb \c|ram~256 (
// Equation(s):
// \c|ram~256_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~96_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~64_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~64_q ),
	.datad(\c|ram~96_q ),
	.cin(gnd),
	.combout(\c|ram~256_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~256 .lut_mask = 16'hDC98;
defparam \c|ram~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N14
cycloneiv_lcell_comb \c|ram~257 (
// Equation(s):
// \c|ram~257_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~256_combout  & (\c|ram~112_q )) # (!\c|ram~256_combout  & ((\c|ram~80_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~256_combout ))))

	.dataa(\c|ram~112_q ),
	.datab(\c|ram~80_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\c|ram~256_combout ),
	.cin(gnd),
	.combout(\c|ram~257_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~257 .lut_mask = 16'hAFC0;
defparam \c|ram~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y52_N28
cycloneiv_lcell_comb \c|ram~128 (
// Equation(s):
// \c|ram~128_combout  = (\rtl~0_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~0_combout  & (\c|ram~32_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~32_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\c|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~128 .lut_mask = 16'hFC30;
defparam \c|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y52_N29
dffeas \c|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~128_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~32 .is_wysiwyg = "true";
defparam \c|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N8
cycloneiv_lcell_comb \c|ram~130 (
// Equation(s):
// \c|ram~130_combout  = (\rtl~4_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~4_combout  & (\c|ram~0_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\c|ram~0_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\c|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~130 .lut_mask = 16'hFA50;
defparam \c|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y52_N9
dffeas \c|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~130_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~0 .is_wysiwyg = "true";
defparam \c|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N26
cycloneiv_lcell_comb \c|ram~129 (
// Equation(s):
// \c|ram~129_combout  = (\rtl~2_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~2_combout  & (\c|ram~16_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~16_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\c|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~129 .lut_mask = 16'hFC30;
defparam \c|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N27
dffeas \c|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~129_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~16 .is_wysiwyg = "true";
defparam \c|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N0
cycloneiv_lcell_comb \c|ram~258 (
// Equation(s):
// \c|ram~258_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~16_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\c|ram~0_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~0_q ),
	.datad(\c|ram~16_q ),
	.cin(gnd),
	.combout(\c|ram~258_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~258 .lut_mask = 16'hBA98;
defparam \c|ram~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N2
cycloneiv_lcell_comb \c|ram~259 (
// Equation(s):
// \c|ram~259_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~258_combout  & (\c|ram~48_q )) # (!\c|ram~258_combout  & ((\c|ram~32_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~258_combout ))))

	.dataa(\c|ram~48_q ),
	.datab(\c|ram~32_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\c|ram~258_combout ),
	.cin(gnd),
	.combout(\c|ram~259_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~259 .lut_mask = 16'hAFC0;
defparam \c|ram~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N18
cycloneiv_lcell_comb \c|ram~260 (
// Equation(s):
// \c|ram~260_combout  = (\readAddrReal[2]~input_o  & (\c|ram~257_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~259_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~257_combout ),
	.datad(\c|ram~259_combout ),
	.cin(gnd),
	.combout(\c|ram~260_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~260 .lut_mask = 16'hF3C0;
defparam \c|ram~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y52_N19
dffeas \c|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[0] .is_wysiwyg = "true";
defparam \c|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cycloneiv_io_ibuf \din_cReal[1]~input (
	.i(din_cReal[1]),
	.ibar(gnd),
	.o(\din_cReal[1]~input_o ));
// synopsys translate_off
defparam \din_cReal[1]~input .bus_hold = "false";
defparam \din_cReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N10
cycloneiv_lcell_comb \c|ram~140 (
// Equation(s):
// \c|ram~140_combout  = (\rtl~8_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~8_combout  & (\c|ram~81_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~81_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\c|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~140 .lut_mask = 16'hFA50;
defparam \c|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N8
cycloneiv_io_ibuf \din_cImag[1]~input (
	.i(din_cImag[1]),
	.ibar(gnd),
	.o(\din_cImag[1]~input_o ));
// synopsys translate_off
defparam \din_cImag[1]~input .bus_hold = "false";
defparam \din_cImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y52_N11
dffeas \c|ram~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~140_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~81 .is_wysiwyg = "true";
defparam \c|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y53_N30
cycloneiv_lcell_comb \c|ram~143 (
// Equation(s):
// \c|ram~143_combout  = (\rtl~14_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~14_combout  & (\c|ram~113_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\c|ram~113_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\c|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~143 .lut_mask = 16'hFA50;
defparam \c|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y53_N31
dffeas \c|ram~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~143_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~113 .is_wysiwyg = "true";
defparam \c|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N30
cycloneiv_lcell_comb \c|ram~142 (
// Equation(s):
// \c|ram~142_combout  = (\rtl~12_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~12_combout  & (\c|ram~65_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~65_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\c|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~142 .lut_mask = 16'hFA50;
defparam \c|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N31
dffeas \c|ram~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~142_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~65 .is_wysiwyg = "true";
defparam \c|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N26
cycloneiv_lcell_comb \c|ram~141 (
// Equation(s):
// \c|ram~141_combout  = (\rtl~10_combout  & (\din_cReal[1]~input_o )) # (!\rtl~10_combout  & ((\c|ram~97_q )))

	.dataa(\din_cReal[1]~input_o ),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~97_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~141 .lut_mask = 16'hB8B8;
defparam \c|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N27
dffeas \c|ram~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~141_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~97 .is_wysiwyg = "true";
defparam \c|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N20
cycloneiv_lcell_comb \c|ram~261 (
// Equation(s):
// \c|ram~261_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~97_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~65_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~65_q ),
	.datad(\c|ram~97_q ),
	.cin(gnd),
	.combout(\c|ram~261_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~261 .lut_mask = 16'hDC98;
defparam \c|ram~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N26
cycloneiv_lcell_comb \c|ram~262 (
// Equation(s):
// \c|ram~262_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~261_combout  & ((\c|ram~113_q ))) # (!\c|ram~261_combout  & (\c|ram~81_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~261_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~81_q ),
	.datac(\c|ram~113_q ),
	.datad(\c|ram~261_combout ),
	.cin(gnd),
	.combout(\c|ram~262_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~262 .lut_mask = 16'hF588;
defparam \c|ram~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y52_N22
cycloneiv_lcell_comb \c|ram~136 (
// Equation(s):
// \c|ram~136_combout  = (\rtl~0_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~0_combout  & (\c|ram~33_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~33_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\c|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~136 .lut_mask = 16'hFC30;
defparam \c|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y52_N23
dffeas \c|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~136_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~33 .is_wysiwyg = "true";
defparam \c|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N0
cycloneiv_lcell_comb \c|ram~137 (
// Equation(s):
// \c|ram~137_combout  = (\rtl~2_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~2_combout  & (\c|ram~17_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~17_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\c|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~137 .lut_mask = 16'hFC30;
defparam \c|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N1
dffeas \c|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~137_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~17 .is_wysiwyg = "true";
defparam \c|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N24
cycloneiv_lcell_comb \c|ram~263 (
// Equation(s):
// \c|ram~263_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o ) # (\c|ram~17_q )))) # (!\readAddrReal[0]~input_o  & (\c|ram~1_q  & (!\readAddrReal[1]~input_o )))

	.dataa(\c|ram~1_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\c|ram~17_q ),
	.cin(gnd),
	.combout(\c|ram~263_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~263 .lut_mask = 16'hCEC2;
defparam \c|ram~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N6
cycloneiv_lcell_comb \c|ram~264 (
// Equation(s):
// \c|ram~264_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~263_combout  & (\c|ram~49_q )) # (!\c|ram~263_combout  & ((\c|ram~33_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~263_combout ))))

	.dataa(\c|ram~49_q ),
	.datab(\c|ram~33_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\c|ram~263_combout ),
	.cin(gnd),
	.combout(\c|ram~264_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~264 .lut_mask = 16'hAFC0;
defparam \c|ram~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N4
cycloneiv_lcell_comb \c|ram~265 (
// Equation(s):
// \c|ram~265_combout  = (\readAddrReal[2]~input_o  & (\c|ram~262_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~264_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~262_combout ),
	.datad(\c|ram~264_combout ),
	.cin(gnd),
	.combout(\c|ram~265_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~265 .lut_mask = 16'hF3C0;
defparam \c|ram~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y52_N5
dffeas \c|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[1] .is_wysiwyg = "true";
defparam \c|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N1
cycloneiv_io_ibuf \din_cReal[2]~input (
	.i(din_cReal[2]),
	.ibar(gnd),
	.o(\din_cReal[2]~input_o ));
// synopsys translate_off
defparam \din_cReal[2]~input .bus_hold = "false";
defparam \din_cReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N28
cycloneiv_lcell_comb \c|ram~148 (
// Equation(s):
// \c|ram~148_combout  = (\rtl~8_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~8_combout  & (\c|ram~82_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~82_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\c|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~148 .lut_mask = 16'hFA50;
defparam \c|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N1
cycloneiv_io_ibuf \din_cImag[2]~input (
	.i(din_cImag[2]),
	.ibar(gnd),
	.o(\din_cImag[2]~input_o ));
// synopsys translate_off
defparam \din_cImag[2]~input .bus_hold = "false";
defparam \din_cImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y54_N29
dffeas \c|ram~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~148_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~82 .is_wysiwyg = "true";
defparam \c|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N8
cycloneiv_lcell_comb \c|ram~151 (
// Equation(s):
// \c|ram~151_combout  = (\rtl~14_combout  & (\din_cReal[2]~input_o )) # (!\rtl~14_combout  & ((\c|ram~114_q )))

	.dataa(gnd),
	.datab(\din_cReal[2]~input_o ),
	.datac(\c|ram~114_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\c|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~151 .lut_mask = 16'hCCF0;
defparam \c|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y54_N9
dffeas \c|ram~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~151_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~114 .is_wysiwyg = "true";
defparam \c|ram~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y53_N0
cycloneiv_lcell_comb \c|ram~150 (
// Equation(s):
// \c|ram~150_combout  = (\rtl~12_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~12_combout  & (\c|ram~66_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\c|ram~66_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\c|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~150 .lut_mask = 16'hFC30;
defparam \c|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y53_N1
dffeas \c|ram~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~150_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~66 .is_wysiwyg = "true";
defparam \c|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N28
cycloneiv_lcell_comb \c|ram~149 (
// Equation(s):
// \c|ram~149_combout  = (\rtl~10_combout  & (\din_cReal[2]~input_o )) # (!\rtl~10_combout  & ((\c|ram~98_q )))

	.dataa(gnd),
	.datab(\din_cReal[2]~input_o ),
	.datac(\c|ram~98_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\c|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~149 .lut_mask = 16'hCCF0;
defparam \c|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N29
dffeas \c|ram~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~149_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~98 .is_wysiwyg = "true";
defparam \c|ram~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N16
cycloneiv_lcell_comb \c|ram~266 (
// Equation(s):
// \c|ram~266_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~98_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~66_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~66_q ),
	.datad(\c|ram~98_q ),
	.cin(gnd),
	.combout(\c|ram~266_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~266 .lut_mask = 16'hDC98;
defparam \c|ram~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N22
cycloneiv_lcell_comb \c|ram~267 (
// Equation(s):
// \c|ram~267_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~266_combout  & ((\c|ram~114_q ))) # (!\c|ram~266_combout  & (\c|ram~82_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~266_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~82_q ),
	.datac(\c|ram~114_q ),
	.datad(\c|ram~266_combout ),
	.cin(gnd),
	.combout(\c|ram~267_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~267 .lut_mask = 16'hF588;
defparam \c|ram~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y51_N26
cycloneiv_lcell_comb \c|ram~147 (
// Equation(s):
// \c|ram~147_combout  = (\rtl~6_combout  & (\din_cReal[2]~input_o )) # (!\rtl~6_combout  & ((\c|ram~50_q )))

	.dataa(\rtl~6_combout ),
	.datab(\din_cReal[2]~input_o ),
	.datac(\c|ram~50_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~147 .lut_mask = 16'hD8D8;
defparam \c|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y51_N27
dffeas \c|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~147_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~50 .is_wysiwyg = "true";
defparam \c|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N8
cycloneiv_lcell_comb \c|ram~146 (
// Equation(s):
// \c|ram~146_combout  = (\rtl~4_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~4_combout  & (\c|ram~2_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\c|ram~2_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\c|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~146 .lut_mask = 16'hFA50;
defparam \c|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N9
dffeas \c|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~146_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~2 .is_wysiwyg = "true";
defparam \c|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N18
cycloneiv_lcell_comb \c|ram~145 (
// Equation(s):
// \c|ram~145_combout  = (\rtl~2_combout  & ((\din_cReal[2]~input_o ))) # (!\rtl~2_combout  & (\c|ram~18_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~18_q ),
	.datad(\din_cReal[2]~input_o ),
	.cin(gnd),
	.combout(\c|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~145 .lut_mask = 16'hFC30;
defparam \c|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N19
dffeas \c|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~145_combout ),
	.asdata(\din_cImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~18 .is_wysiwyg = "true";
defparam \c|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N0
cycloneiv_lcell_comb \c|ram~268 (
// Equation(s):
// \c|ram~268_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~18_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\c|ram~2_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~2_q ),
	.datad(\c|ram~18_q ),
	.cin(gnd),
	.combout(\c|ram~268_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~268 .lut_mask = 16'hBA98;
defparam \c|ram~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N10
cycloneiv_lcell_comb \c|ram~269 (
// Equation(s):
// \c|ram~269_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~268_combout  & ((\c|ram~50_q ))) # (!\c|ram~268_combout  & (\c|ram~34_q )))) # (!\readAddrReal[1]~input_o  & (((\c|ram~268_combout ))))

	.dataa(\c|ram~34_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~50_q ),
	.datad(\c|ram~268_combout ),
	.cin(gnd),
	.combout(\c|ram~269_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~269 .lut_mask = 16'hF388;
defparam \c|ram~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N14
cycloneiv_lcell_comb \c|ram~270 (
// Equation(s):
// \c|ram~270_combout  = (\readAddrReal[2]~input_o  & (\c|ram~267_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~269_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~267_combout ),
	.datad(\c|ram~269_combout ),
	.cin(gnd),
	.combout(\c|ram~270_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~270 .lut_mask = 16'hF5A0;
defparam \c|ram~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N15
dffeas \c|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[2] .is_wysiwyg = "true";
defparam \c|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N15
cycloneiv_io_ibuf \din_cReal[3]~input (
	.i(din_cReal[3]),
	.ibar(gnd),
	.o(\din_cReal[3]~input_o ));
// synopsys translate_off
defparam \din_cReal[3]~input .bus_hold = "false";
defparam \din_cReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N20
cycloneiv_lcell_comb \c|ram~156 (
// Equation(s):
// \c|ram~156_combout  = (\rtl~8_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~8_combout  & (\c|ram~83_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\c|ram~83_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~156 .lut_mask = 16'hFC30;
defparam \c|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N8
cycloneiv_io_ibuf \din_cImag[3]~input (
	.i(din_cImag[3]),
	.ibar(gnd),
	.o(\din_cImag[3]~input_o ));
// synopsys translate_off
defparam \din_cImag[3]~input .bus_hold = "false";
defparam \din_cImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y55_N21
dffeas \c|ram~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~156_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~83 .is_wysiwyg = "true";
defparam \c|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N10
cycloneiv_lcell_comb \c|ram~157 (
// Equation(s):
// \c|ram~157_combout  = (\rtl~10_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~10_combout  & (\c|ram~99_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~99_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~157 .lut_mask = 16'hFC30;
defparam \c|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N11
dffeas \c|ram~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~157_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~99 .is_wysiwyg = "true";
defparam \c|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N12
cycloneiv_lcell_comb \c|ram~158 (
// Equation(s):
// \c|ram~158_combout  = (\rtl~12_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~12_combout  & (\c|ram~67_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~67_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~158 .lut_mask = 16'hFA50;
defparam \c|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N13
dffeas \c|ram~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~158_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~67 .is_wysiwyg = "true";
defparam \c|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N12
cycloneiv_lcell_comb \c|ram~271 (
// Equation(s):
// \c|ram~271_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\c|ram~99_q )) # (!\readAddrReal[1]~input_o  & ((\c|ram~67_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~99_q ),
	.datad(\c|ram~67_q ),
	.cin(gnd),
	.combout(\c|ram~271_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~271 .lut_mask = 16'hD9C8;
defparam \c|ram~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N30
cycloneiv_lcell_comb \c|ram~272 (
// Equation(s):
// \c|ram~272_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~271_combout  & (\c|ram~115_q )) # (!\c|ram~271_combout  & ((\c|ram~83_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~271_combout ))))

	.dataa(\c|ram~115_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~83_q ),
	.datad(\c|ram~271_combout ),
	.cin(gnd),
	.combout(\c|ram~272_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~272 .lut_mask = 16'hBBC0;
defparam \c|ram~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N30
cycloneiv_lcell_comb \c|ram~152 (
// Equation(s):
// \c|ram~152_combout  = (\rtl~0_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~0_combout  & (\c|ram~35_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~35_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~152 .lut_mask = 16'hFC30;
defparam \c|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y53_N31
dffeas \c|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~152_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~35 .is_wysiwyg = "true";
defparam \c|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N8
cycloneiv_lcell_comb \c|ram~153 (
// Equation(s):
// \c|ram~153_combout  = (\rtl~2_combout  & (\din_cReal[3]~input_o )) # (!\rtl~2_combout  & ((\c|ram~19_q )))

	.dataa(\din_cReal[3]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~19_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~153 .lut_mask = 16'hB8B8;
defparam \c|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N9
dffeas \c|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~153_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~19 .is_wysiwyg = "true";
defparam \c|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N16
cycloneiv_lcell_comb \c|ram~154 (
// Equation(s):
// \c|ram~154_combout  = (\rtl~4_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~4_combout  & (\c|ram~3_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\c|ram~3_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~154 .lut_mask = 16'hFC30;
defparam \c|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y52_N17
dffeas \c|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~154_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~3 .is_wysiwyg = "true";
defparam \c|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N24
cycloneiv_lcell_comb \c|ram~273 (
// Equation(s):
// \c|ram~273_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~19_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\c|ram~3_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~19_q ),
	.datad(\c|ram~3_q ),
	.cin(gnd),
	.combout(\c|ram~273_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~273 .lut_mask = 16'hB9A8;
defparam \c|ram~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N2
cycloneiv_lcell_comb \c|ram~274 (
// Equation(s):
// \c|ram~274_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~273_combout  & (\c|ram~51_q )) # (!\c|ram~273_combout  & ((\c|ram~35_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~273_combout ))))

	.dataa(\c|ram~51_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~35_q ),
	.datad(\c|ram~273_combout ),
	.cin(gnd),
	.combout(\c|ram~274_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~274 .lut_mask = 16'hBBC0;
defparam \c|ram~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N4
cycloneiv_lcell_comb \c|ram~275 (
// Equation(s):
// \c|ram~275_combout  = (\readAddrReal[2]~input_o  & (\c|ram~272_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~274_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~272_combout ),
	.datad(\c|ram~274_combout ),
	.cin(gnd),
	.combout(\c|ram~275_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~275 .lut_mask = 16'hF5A0;
defparam \c|ram~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N5
dffeas \c|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[3] .is_wysiwyg = "true";
defparam \c|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N8
cycloneiv_io_ibuf \din_cReal[4]~input (
	.i(din_cReal[4]),
	.ibar(gnd),
	.o(\din_cReal[4]~input_o ));
// synopsys translate_off
defparam \din_cReal[4]~input .bus_hold = "false";
defparam \din_cReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N16
cycloneiv_lcell_comb \c|ram~167 (
// Equation(s):
// \c|ram~167_combout  = (\rtl~14_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~14_combout  & (\c|ram~116_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\c|ram~116_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\c|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~167 .lut_mask = 16'hFA50;
defparam \c|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N22
cycloneiv_io_ibuf \din_cImag[4]~input (
	.i(din_cImag[4]),
	.ibar(gnd),
	.o(\din_cImag[4]~input_o ));
// synopsys translate_off
defparam \din_cImag[4]~input .bus_hold = "false";
defparam \din_cImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y50_N17
dffeas \c|ram~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~167_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~116 .is_wysiwyg = "true";
defparam \c|ram~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N10
cycloneiv_lcell_comb \c|ram~166 (
// Equation(s):
// \c|ram~166_combout  = (\rtl~12_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~12_combout  & (\c|ram~68_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~68_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\c|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~166 .lut_mask = 16'hFA50;
defparam \c|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N11
dffeas \c|ram~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~166_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~68 .is_wysiwyg = "true";
defparam \c|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N28
cycloneiv_lcell_comb \c|ram~165 (
// Equation(s):
// \c|ram~165_combout  = (\rtl~10_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~10_combout  & (\c|ram~100_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~100_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\c|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~165 .lut_mask = 16'hFC30;
defparam \c|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N29
dffeas \c|ram~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~165_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~100 .is_wysiwyg = "true";
defparam \c|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N12
cycloneiv_lcell_comb \c|ram~276 (
// Equation(s):
// \c|ram~276_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\c|ram~100_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\c|ram~68_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~68_q ),
	.datad(\c|ram~100_q ),
	.cin(gnd),
	.combout(\c|ram~276_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~276 .lut_mask = 16'hBA98;
defparam \c|ram~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N30
cycloneiv_lcell_comb \c|ram~277 (
// Equation(s):
// \c|ram~277_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~276_combout  & ((\c|ram~116_q ))) # (!\c|ram~276_combout  & (\c|ram~84_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~276_combout ))))

	.dataa(\c|ram~84_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~116_q ),
	.datad(\c|ram~276_combout ),
	.cin(gnd),
	.combout(\c|ram~277_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~277 .lut_mask = 16'hF388;
defparam \c|ram~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y51_N12
cycloneiv_lcell_comb \c|ram~163 (
// Equation(s):
// \c|ram~163_combout  = (\rtl~6_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~6_combout  & (\c|ram~52_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~52_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\c|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~163 .lut_mask = 16'hFA50;
defparam \c|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y51_N13
dffeas \c|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~163_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~52 .is_wysiwyg = "true";
defparam \c|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N20
cycloneiv_lcell_comb \c|ram~160 (
// Equation(s):
// \c|ram~160_combout  = (\rtl~0_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~0_combout  & (\c|ram~36_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\c|ram~36_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\c|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~160 .lut_mask = 16'hFA50;
defparam \c|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y54_N21
dffeas \c|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~160_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~36 .is_wysiwyg = "true";
defparam \c|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N8
cycloneiv_lcell_comb \c|ram~162 (
// Equation(s):
// \c|ram~162_combout  = (\rtl~4_combout  & ((\din_cReal[4]~input_o ))) # (!\rtl~4_combout  & (\c|ram~4_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\c|ram~4_q ),
	.datad(\din_cReal[4]~input_o ),
	.cin(gnd),
	.combout(\c|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~162 .lut_mask = 16'hFA50;
defparam \c|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N9
dffeas \c|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~162_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~4 .is_wysiwyg = "true";
defparam \c|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N16
cycloneiv_lcell_comb \c|ram~161 (
// Equation(s):
// \c|ram~161_combout  = (\rtl~2_combout  & (\din_cReal[4]~input_o )) # (!\rtl~2_combout  & ((\c|ram~20_q )))

	.dataa(gnd),
	.datab(\din_cReal[4]~input_o ),
	.datac(\c|ram~20_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\c|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~161 .lut_mask = 16'hCCF0;
defparam \c|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N17
dffeas \c|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~161_combout ),
	.asdata(\din_cImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~20 .is_wysiwyg = "true";
defparam \c|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N28
cycloneiv_lcell_comb \c|ram~278 (
// Equation(s):
// \c|ram~278_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\c|ram~20_q ))) # (!\readAddrReal[0]~input_o  & (\c|ram~4_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~4_q ),
	.datad(\c|ram~20_q ),
	.cin(gnd),
	.combout(\c|ram~278_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~278 .lut_mask = 16'hDC98;
defparam \c|ram~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N2
cycloneiv_lcell_comb \c|ram~279 (
// Equation(s):
// \c|ram~279_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~278_combout  & (\c|ram~52_q )) # (!\c|ram~278_combout  & ((\c|ram~36_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~278_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\c|ram~52_q ),
	.datac(\c|ram~36_q ),
	.datad(\c|ram~278_combout ),
	.cin(gnd),
	.combout(\c|ram~279_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~279 .lut_mask = 16'hDDA0;
defparam \c|ram~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N14
cycloneiv_lcell_comb \c|ram~280 (
// Equation(s):
// \c|ram~280_combout  = (\readAddrReal[2]~input_o  & (\c|ram~277_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~279_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~277_combout ),
	.datad(\c|ram~279_combout ),
	.cin(gnd),
	.combout(\c|ram~280_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~280 .lut_mask = 16'hF3C0;
defparam \c|ram~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N15
dffeas \c|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[4] .is_wysiwyg = "true";
defparam \c|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N8
cycloneiv_io_ibuf \din_cReal[5]~input (
	.i(din_cReal[5]),
	.ibar(gnd),
	.o(\din_cReal[5]~input_o ));
// synopsys translate_off
defparam \din_cReal[5]~input .bus_hold = "false";
defparam \din_cReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N12
cycloneiv_lcell_comb \c|ram~172 (
// Equation(s):
// \c|ram~172_combout  = (\rtl~8_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~8_combout  & (\c|ram~85_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~85_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~172 .lut_mask = 16'hFA50;
defparam \c|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N8
cycloneiv_io_ibuf \din_cImag[5]~input (
	.i(din_cImag[5]),
	.ibar(gnd),
	.o(\din_cImag[5]~input_o ));
// synopsys translate_off
defparam \din_cImag[5]~input .bus_hold = "false";
defparam \din_cImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y54_N13
dffeas \c|ram~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~172_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~85 .is_wysiwyg = "true";
defparam \c|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N12
cycloneiv_lcell_comb \c|ram~175 (
// Equation(s):
// \c|ram~175_combout  = (\rtl~14_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~14_combout  & (\c|ram~117_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~117_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~175 .lut_mask = 16'hFC30;
defparam \c|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y54_N13
dffeas \c|ram~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~175_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~117 .is_wysiwyg = "true";
defparam \c|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N8
cycloneiv_lcell_comb \c|ram~174 (
// Equation(s):
// \c|ram~174_combout  = (\rtl~12_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~12_combout  & (\c|ram~69_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~69_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~174 .lut_mask = 16'hFA50;
defparam \c|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N9
dffeas \c|ram~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~174_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~69 .is_wysiwyg = "true";
defparam \c|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N20
cycloneiv_lcell_comb \c|ram~173 (
// Equation(s):
// \c|ram~173_combout  = (\rtl~10_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~10_combout  & (\c|ram~101_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~101_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~173 .lut_mask = 16'hFC30;
defparam \c|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N21
dffeas \c|ram~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~173_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~101 .is_wysiwyg = "true";
defparam \c|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N0
cycloneiv_lcell_comb \c|ram~281 (
// Equation(s):
// \c|ram~281_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\c|ram~101_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\c|ram~69_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~69_q ),
	.datad(\c|ram~101_q ),
	.cin(gnd),
	.combout(\c|ram~281_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~281 .lut_mask = 16'hBA98;
defparam \c|ram~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N22
cycloneiv_lcell_comb \c|ram~282 (
// Equation(s):
// \c|ram~282_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~281_combout  & ((\c|ram~117_q ))) # (!\c|ram~281_combout  & (\c|ram~85_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~281_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~85_q ),
	.datac(\c|ram~117_q ),
	.datad(\c|ram~281_combout ),
	.cin(gnd),
	.combout(\c|ram~282_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~282 .lut_mask = 16'hF588;
defparam \c|ram~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y54_N28
cycloneiv_lcell_comb \c|ram~171 (
// Equation(s):
// \c|ram~171_combout  = (\rtl~6_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~6_combout  & (\c|ram~53_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~53_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~171 .lut_mask = 16'hFA50;
defparam \c|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y54_N29
dffeas \c|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~171_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~53 .is_wysiwyg = "true";
defparam \c|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N26
cycloneiv_lcell_comb \c|ram~170 (
// Equation(s):
// \c|ram~170_combout  = (\rtl~4_combout  & (\din_cReal[5]~input_o )) # (!\rtl~4_combout  & ((\c|ram~5_q )))

	.dataa(\din_cReal[5]~input_o ),
	.datab(gnd),
	.datac(\c|ram~5_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\c|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~170 .lut_mask = 16'hAAF0;
defparam \c|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y52_N27
dffeas \c|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~170_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~5 .is_wysiwyg = "true";
defparam \c|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N10
cycloneiv_lcell_comb \c|ram~169 (
// Equation(s):
// \c|ram~169_combout  = (\rtl~2_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~2_combout  & (\c|ram~21_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~21_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~169 .lut_mask = 16'hFC30;
defparam \c|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N11
dffeas \c|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~169_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~21 .is_wysiwyg = "true";
defparam \c|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N20
cycloneiv_lcell_comb \c|ram~283 (
// Equation(s):
// \c|ram~283_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\c|ram~21_q ))) # (!\readAddrReal[0]~input_o  & (\c|ram~5_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~5_q ),
	.datad(\c|ram~21_q ),
	.cin(gnd),
	.combout(\c|ram~283_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~283 .lut_mask = 16'hDC98;
defparam \c|ram~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N10
cycloneiv_lcell_comb \c|ram~284 (
// Equation(s):
// \c|ram~284_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~283_combout  & ((\c|ram~53_q ))) # (!\c|ram~283_combout  & (\c|ram~37_q )))) # (!\readAddrReal[1]~input_o  & (((\c|ram~283_combout ))))

	.dataa(\c|ram~37_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~53_q ),
	.datad(\c|ram~283_combout ),
	.cin(gnd),
	.combout(\c|ram~284_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~284 .lut_mask = 16'hF388;
defparam \c|ram~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N4
cycloneiv_lcell_comb \c|ram~285 (
// Equation(s):
// \c|ram~285_combout  = (\readAddrReal[2]~input_o  & (\c|ram~282_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~284_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~282_combout ),
	.datad(\c|ram~284_combout ),
	.cin(gnd),
	.combout(\c|ram~285_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~285 .lut_mask = 16'hF3C0;
defparam \c|ram~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N5
dffeas \c|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[5] .is_wysiwyg = "true";
defparam \c|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N8
cycloneiv_io_ibuf \din_cReal[6]~input (
	.i(din_cReal[6]),
	.ibar(gnd),
	.o(\din_cReal[6]~input_o ));
// synopsys translate_off
defparam \din_cReal[6]~input .bus_hold = "false";
defparam \din_cReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N20
cycloneiv_lcell_comb \c|ram~176 (
// Equation(s):
// \c|ram~176_combout  = (\rtl~0_combout  & (\din_cReal[6]~input_o )) # (!\rtl~0_combout  & ((\c|ram~38_q )))

	.dataa(gnd),
	.datab(\din_cReal[6]~input_o ),
	.datac(\c|ram~38_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\c|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~176 .lut_mask = 16'hCCF0;
defparam \c|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \din_cImag[6]~input (
	.i(din_cImag[6]),
	.ibar(gnd),
	.o(\din_cImag[6]~input_o ));
// synopsys translate_off
defparam \din_cImag[6]~input .bus_hold = "false";
defparam \din_cImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y53_N21
dffeas \c|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~176_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~38 .is_wysiwyg = "true";
defparam \c|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y50_N10
cycloneiv_lcell_comb \c|ram~179 (
// Equation(s):
// \c|ram~179_combout  = (\rtl~6_combout  & (\din_cReal[6]~input_o )) # (!\rtl~6_combout  & ((\c|ram~54_q )))

	.dataa(\din_cReal[6]~input_o ),
	.datab(gnd),
	.datac(\c|ram~54_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\c|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~179 .lut_mask = 16'hAAF0;
defparam \c|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y50_N11
dffeas \c|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~179_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~54 .is_wysiwyg = "true";
defparam \c|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N4
cycloneiv_lcell_comb \c|ram~289 (
// Equation(s):
// \c|ram~289_combout  = (\c|ram~288_combout  & (((\c|ram~54_q )) # (!\readAddrReal[1]~input_o ))) # (!\c|ram~288_combout  & (\readAddrReal[1]~input_o  & (\c|ram~38_q )))

	.dataa(\c|ram~288_combout ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~38_q ),
	.datad(\c|ram~54_q ),
	.cin(gnd),
	.combout(\c|ram~289_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~289 .lut_mask = 16'hEA62;
defparam \c|ram~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y53_N20
cycloneiv_lcell_comb \c|ram~183 (
// Equation(s):
// \c|ram~183_combout  = (\rtl~14_combout  & (\din_cReal[6]~input_o )) # (!\rtl~14_combout  & ((\c|ram~118_q )))

	.dataa(\din_cReal[6]~input_o ),
	.datab(gnd),
	.datac(\c|ram~118_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\c|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~183 .lut_mask = 16'hAAF0;
defparam \c|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y53_N21
dffeas \c|ram~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~183_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~118 .is_wysiwyg = "true";
defparam \c|ram~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y51_N20
cycloneiv_lcell_comb \c|ram~182 (
// Equation(s):
// \c|ram~182_combout  = (\rtl~12_combout  & (\din_cReal[6]~input_o )) # (!\rtl~12_combout  & ((\c|ram~70_q )))

	.dataa(gnd),
	.datab(\din_cReal[6]~input_o ),
	.datac(\c|ram~70_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\c|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~182 .lut_mask = 16'hCCF0;
defparam \c|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y51_N21
dffeas \c|ram~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~182_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~70 .is_wysiwyg = "true";
defparam \c|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N22
cycloneiv_lcell_comb \c|ram~181 (
// Equation(s):
// \c|ram~181_combout  = (\rtl~10_combout  & (\din_cReal[6]~input_o )) # (!\rtl~10_combout  & ((\c|ram~102_q )))

	.dataa(gnd),
	.datab(\din_cReal[6]~input_o ),
	.datac(\c|ram~102_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\c|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~181 .lut_mask = 16'hCCF0;
defparam \c|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N23
dffeas \c|ram~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~181_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~102 .is_wysiwyg = "true";
defparam \c|ram~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N10
cycloneiv_lcell_comb \c|ram~286 (
// Equation(s):
// \c|ram~286_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~102_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~70_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~70_q ),
	.datad(\c|ram~102_q ),
	.cin(gnd),
	.combout(\c|ram~286_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~286 .lut_mask = 16'hDC98;
defparam \c|ram~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N28
cycloneiv_lcell_comb \c|ram~287 (
// Equation(s):
// \c|ram~287_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~286_combout  & ((\c|ram~118_q ))) # (!\c|ram~286_combout  & (\c|ram~86_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~286_combout ))))

	.dataa(\c|ram~86_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~118_q ),
	.datad(\c|ram~286_combout ),
	.cin(gnd),
	.combout(\c|ram~287_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~287 .lut_mask = 16'hF388;
defparam \c|ram~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N2
cycloneiv_lcell_comb \c|ram~290 (
// Equation(s):
// \c|ram~290_combout  = (\readAddrReal[2]~input_o  & ((\c|ram~287_combout ))) # (!\readAddrReal[2]~input_o  & (\c|ram~289_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~289_combout ),
	.datad(\c|ram~287_combout ),
	.cin(gnd),
	.combout(\c|ram~290_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~290 .lut_mask = 16'hFC30;
defparam \c|ram~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y51_N3
dffeas \c|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[6] .is_wysiwyg = "true";
defparam \c|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N1
cycloneiv_io_ibuf \din_cReal[7]~input (
	.i(din_cReal[7]),
	.ibar(gnd),
	.o(\din_cReal[7]~input_o ));
// synopsys translate_off
defparam \din_cReal[7]~input .bus_hold = "false";
defparam \din_cReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N10
cycloneiv_lcell_comb \c|ram~191 (
// Equation(s):
// \c|ram~191_combout  = (\rtl~14_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~14_combout  & (\c|ram~119_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\c|ram~119_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\c|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~191 .lut_mask = 16'hFA50;
defparam \c|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N1
cycloneiv_io_ibuf \din_cImag[7]~input (
	.i(din_cImag[7]),
	.ibar(gnd),
	.o(\din_cImag[7]~input_o ));
// synopsys translate_off
defparam \din_cImag[7]~input .bus_hold = "false";
defparam \din_cImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y50_N11
dffeas \c|ram~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~191_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~119 .is_wysiwyg = "true";
defparam \c|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N6
cycloneiv_lcell_comb \c|ram~188 (
// Equation(s):
// \c|ram~188_combout  = (\rtl~8_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~8_combout  & (\c|ram~87_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~87_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\c|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~188 .lut_mask = 16'hFA50;
defparam \c|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y54_N7
dffeas \c|ram~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~188_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~87 .is_wysiwyg = "true";
defparam \c|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N24
cycloneiv_lcell_comb \c|ram~189 (
// Equation(s):
// \c|ram~189_combout  = (\rtl~10_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~10_combout  & (\c|ram~103_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~103_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\c|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~189 .lut_mask = 16'hFC30;
defparam \c|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N25
dffeas \c|ram~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~189_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~103 .is_wysiwyg = "true";
defparam \c|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N6
cycloneiv_lcell_comb \c|ram~190 (
// Equation(s):
// \c|ram~190_combout  = (\rtl~12_combout  & (\din_cReal[7]~input_o )) # (!\rtl~12_combout  & ((\c|ram~71_q )))

	.dataa(\din_cReal[7]~input_o ),
	.datab(gnd),
	.datac(\c|ram~71_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\c|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~190 .lut_mask = 16'hAAF0;
defparam \c|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N7
dffeas \c|ram~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~190_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~71 .is_wysiwyg = "true";
defparam \c|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N16
cycloneiv_lcell_comb \c|ram~291 (
// Equation(s):
// \c|ram~291_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\c|ram~103_q )) # (!\readAddrReal[1]~input_o  & ((\c|ram~71_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~103_q ),
	.datad(\c|ram~71_q ),
	.cin(gnd),
	.combout(\c|ram~291_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~291 .lut_mask = 16'hD9C8;
defparam \c|ram~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N22
cycloneiv_lcell_comb \c|ram~292 (
// Equation(s):
// \c|ram~292_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~291_combout  & (\c|ram~119_q )) # (!\c|ram~291_combout  & ((\c|ram~87_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~291_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~119_q ),
	.datac(\c|ram~87_q ),
	.datad(\c|ram~291_combout ),
	.cin(gnd),
	.combout(\c|ram~292_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~292 .lut_mask = 16'hDDA0;
defparam \c|ram~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N12
cycloneiv_lcell_comb \c|ram~184 (
// Equation(s):
// \c|ram~184_combout  = (\rtl~0_combout  & (\din_cReal[7]~input_o )) # (!\rtl~0_combout  & ((\c|ram~39_q )))

	.dataa(\din_cReal[7]~input_o ),
	.datab(gnd),
	.datac(\c|ram~39_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\c|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~184 .lut_mask = 16'hAAF0;
defparam \c|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N13
dffeas \c|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~184_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~39 .is_wysiwyg = "true";
defparam \c|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N30
cycloneiv_lcell_comb \c|ram~185 (
// Equation(s):
// \c|ram~185_combout  = (\rtl~2_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~2_combout  & (\c|ram~23_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~23_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\c|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~185 .lut_mask = 16'hFC30;
defparam \c|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N31
dffeas \c|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~185_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~23 .is_wysiwyg = "true";
defparam \c|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N4
cycloneiv_lcell_comb \c|ram~186 (
// Equation(s):
// \c|ram~186_combout  = (\rtl~4_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~4_combout  & (\c|ram~7_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\c|ram~7_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\c|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~186 .lut_mask = 16'hFC30;
defparam \c|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y52_N5
dffeas \c|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~186_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~7 .is_wysiwyg = "true";
defparam \c|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N28
cycloneiv_lcell_comb \c|ram~293 (
// Equation(s):
// \c|ram~293_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~23_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\c|ram~7_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~23_q ),
	.datad(\c|ram~7_q ),
	.cin(gnd),
	.combout(\c|ram~293_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~293 .lut_mask = 16'hB9A8;
defparam \c|ram~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N10
cycloneiv_lcell_comb \c|ram~294 (
// Equation(s):
// \c|ram~294_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~293_combout  & (\c|ram~55_q )) # (!\c|ram~293_combout  & ((\c|ram~39_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~293_combout ))))

	.dataa(\c|ram~55_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~39_q ),
	.datad(\c|ram~293_combout ),
	.cin(gnd),
	.combout(\c|ram~294_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~294 .lut_mask = 16'hBBC0;
defparam \c|ram~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N26
cycloneiv_lcell_comb \c|ram~295 (
// Equation(s):
// \c|ram~295_combout  = (\readAddrReal[2]~input_o  & (\c|ram~292_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~294_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~292_combout ),
	.datad(\c|ram~294_combout ),
	.cin(gnd),
	.combout(\c|ram~295_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~295 .lut_mask = 16'hF3C0;
defparam \c|ram~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y50_N27
dffeas \c|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[7] .is_wysiwyg = "true";
defparam \c|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N1
cycloneiv_io_ibuf \din_cReal[8]~input (
	.i(din_cReal[8]),
	.ibar(gnd),
	.o(\din_cReal[8]~input_o ));
// synopsys translate_off
defparam \din_cReal[8]~input .bus_hold = "false";
defparam \din_cReal[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N24
cycloneiv_lcell_comb \c|ram~196 (
// Equation(s):
// \c|ram~196_combout  = (\rtl~8_combout  & ((\din_cReal[8]~input_o ))) # (!\rtl~8_combout  & (\c|ram~88_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~88_q ),
	.datad(\din_cReal[8]~input_o ),
	.cin(gnd),
	.combout(\c|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~196 .lut_mask = 16'hFA50;
defparam \c|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N22
cycloneiv_io_ibuf \din_cImag[8]~input (
	.i(din_cImag[8]),
	.ibar(gnd),
	.o(\din_cImag[8]~input_o ));
// synopsys translate_off
defparam \din_cImag[8]~input .bus_hold = "false";
defparam \din_cImag[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y54_N25
dffeas \c|ram~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~196_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~88 .is_wysiwyg = "true";
defparam \c|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N30
cycloneiv_lcell_comb \c|ram~197 (
// Equation(s):
// \c|ram~197_combout  = (\rtl~10_combout  & ((\din_cReal[8]~input_o ))) # (!\rtl~10_combout  & (\c|ram~104_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~104_q ),
	.datad(\din_cReal[8]~input_o ),
	.cin(gnd),
	.combout(\c|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~197 .lut_mask = 16'hFC30;
defparam \c|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N31
dffeas \c|ram~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~197_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~104 .is_wysiwyg = "true";
defparam \c|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N14
cycloneiv_lcell_comb \c|ram~198 (
// Equation(s):
// \c|ram~198_combout  = (\rtl~12_combout  & ((\din_cReal[8]~input_o ))) # (!\rtl~12_combout  & (\c|ram~72_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\c|ram~72_q ),
	.datad(\din_cReal[8]~input_o ),
	.cin(gnd),
	.combout(\c|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~198 .lut_mask = 16'hFC30;
defparam \c|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y50_N15
dffeas \c|ram~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~198_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~72 .is_wysiwyg = "true";
defparam \c|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N28
cycloneiv_lcell_comb \c|ram~296 (
// Equation(s):
// \c|ram~296_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\c|ram~104_q )) # (!\readAddrReal[1]~input_o  & ((\c|ram~72_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~104_q ),
	.datad(\c|ram~72_q ),
	.cin(gnd),
	.combout(\c|ram~296_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~296 .lut_mask = 16'hD9C8;
defparam \c|ram~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N30
cycloneiv_lcell_comb \c|ram~297 (
// Equation(s):
// \c|ram~297_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~296_combout  & (\c|ram~120_q )) # (!\c|ram~296_combout  & ((\c|ram~88_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~296_combout ))))

	.dataa(\c|ram~120_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~88_q ),
	.datad(\c|ram~296_combout ),
	.cin(gnd),
	.combout(\c|ram~297_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~297 .lut_mask = 16'hBBC0;
defparam \c|ram~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N6
cycloneiv_lcell_comb \c|ram~192 (
// Equation(s):
// \c|ram~192_combout  = (\rtl~0_combout  & ((\din_cReal[8]~input_o ))) # (!\rtl~0_combout  & (\c|ram~40_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\c|ram~40_q ),
	.datad(\din_cReal[8]~input_o ),
	.cin(gnd),
	.combout(\c|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~192 .lut_mask = 16'hFA50;
defparam \c|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y49_N7
dffeas \c|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~192_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~40 .is_wysiwyg = "true";
defparam \c|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N8
cycloneiv_lcell_comb \c|ram~194 (
// Equation(s):
// \c|ram~194_combout  = (\rtl~4_combout  & ((\din_cReal[8]~input_o ))) # (!\rtl~4_combout  & (\c|ram~8_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\c|ram~8_q ),
	.datad(\din_cReal[8]~input_o ),
	.cin(gnd),
	.combout(\c|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~194 .lut_mask = 16'hFA50;
defparam \c|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y50_N9
dffeas \c|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~194_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~8 .is_wysiwyg = "true";
defparam \c|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N20
cycloneiv_lcell_comb \c|ram~193 (
// Equation(s):
// \c|ram~193_combout  = (\rtl~2_combout  & ((\din_cReal[8]~input_o ))) # (!\rtl~2_combout  & (\c|ram~24_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~24_q ),
	.datad(\din_cReal[8]~input_o ),
	.cin(gnd),
	.combout(\c|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~193 .lut_mask = 16'hFC30;
defparam \c|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N21
dffeas \c|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~193_combout ),
	.asdata(\din_cImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~24 .is_wysiwyg = "true";
defparam \c|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N16
cycloneiv_lcell_comb \c|ram~298 (
// Equation(s):
// \c|ram~298_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~24_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\c|ram~8_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~8_q ),
	.datad(\c|ram~24_q ),
	.cin(gnd),
	.combout(\c|ram~298_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~298 .lut_mask = 16'hBA98;
defparam \c|ram~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N2
cycloneiv_lcell_comb \c|ram~299 (
// Equation(s):
// \c|ram~299_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~298_combout  & (\c|ram~56_q )) # (!\c|ram~298_combout  & ((\c|ram~40_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~298_combout ))))

	.dataa(\c|ram~56_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~40_q ),
	.datad(\c|ram~298_combout ),
	.cin(gnd),
	.combout(\c|ram~299_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~299 .lut_mask = 16'hBBC0;
defparam \c|ram~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N10
cycloneiv_lcell_comb \c|ram~300 (
// Equation(s):
// \c|ram~300_combout  = (\readAddrReal[2]~input_o  & (\c|ram~297_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~299_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~297_combout ),
	.datad(\c|ram~299_combout ),
	.cin(gnd),
	.combout(\c|ram~300_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~300 .lut_mask = 16'hF3C0;
defparam \c|ram~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y50_N11
dffeas \c|dout_a[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[8] .is_wysiwyg = "true";
defparam \c|dout_a[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N15
cycloneiv_io_ibuf \din_cReal[9]~input (
	.i(din_cReal[9]),
	.ibar(gnd),
	.o(\din_cReal[9]~input_o ));
// synopsys translate_off
defparam \din_cReal[9]~input .bus_hold = "false";
defparam \din_cReal[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N28
cycloneiv_lcell_comb \c|ram~207 (
// Equation(s):
// \c|ram~207_combout  = (\rtl~14_combout  & ((\din_cReal[9]~input_o ))) # (!\rtl~14_combout  & (\c|ram~121_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~121_q ),
	.datad(\din_cReal[9]~input_o ),
	.cin(gnd),
	.combout(\c|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~207 .lut_mask = 16'hFC30;
defparam \c|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N1
cycloneiv_io_ibuf \din_cImag[9]~input (
	.i(din_cImag[9]),
	.ibar(gnd),
	.o(\din_cImag[9]~input_o ));
// synopsys translate_off
defparam \din_cImag[9]~input .bus_hold = "false";
defparam \din_cImag[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y54_N29
dffeas \c|ram~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~207_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~121 .is_wysiwyg = "true";
defparam \c|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N22
cycloneiv_lcell_comb \c|ram~204 (
// Equation(s):
// \c|ram~204_combout  = (\rtl~8_combout  & ((\din_cReal[9]~input_o ))) # (!\rtl~8_combout  & (\c|ram~89_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~89_q ),
	.datad(\din_cReal[9]~input_o ),
	.cin(gnd),
	.combout(\c|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~204 .lut_mask = 16'hFA50;
defparam \c|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y54_N23
dffeas \c|ram~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~204_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~89 .is_wysiwyg = "true";
defparam \c|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N0
cycloneiv_lcell_comb \c|ram~205 (
// Equation(s):
// \c|ram~205_combout  = (\rtl~10_combout  & ((\din_cReal[9]~input_o ))) # (!\rtl~10_combout  & (\c|ram~105_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~105_q ),
	.datad(\din_cReal[9]~input_o ),
	.cin(gnd),
	.combout(\c|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~205 .lut_mask = 16'hFC30;
defparam \c|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N1
dffeas \c|ram~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~205_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~105 .is_wysiwyg = "true";
defparam \c|ram~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N28
cycloneiv_lcell_comb \c|ram~206 (
// Equation(s):
// \c|ram~206_combout  = (\rtl~12_combout  & (\din_cReal[9]~input_o )) # (!\rtl~12_combout  & ((\c|ram~73_q )))

	.dataa(\rtl~12_combout ),
	.datab(\din_cReal[9]~input_o ),
	.datac(\c|ram~73_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~206 .lut_mask = 16'hD8D8;
defparam \c|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N29
dffeas \c|ram~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~206_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~73 .is_wysiwyg = "true";
defparam \c|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N12
cycloneiv_lcell_comb \c|ram~301 (
// Equation(s):
// \c|ram~301_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\c|ram~105_q )) # (!\readAddrReal[1]~input_o  & ((\c|ram~73_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~105_q ),
	.datad(\c|ram~73_q ),
	.cin(gnd),
	.combout(\c|ram~301_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~301 .lut_mask = 16'hD9C8;
defparam \c|ram~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N22
cycloneiv_lcell_comb \c|ram~302 (
// Equation(s):
// \c|ram~302_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~301_combout  & (\c|ram~121_q )) # (!\c|ram~301_combout  & ((\c|ram~89_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~301_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~121_q ),
	.datac(\c|ram~89_q ),
	.datad(\c|ram~301_combout ),
	.cin(gnd),
	.combout(\c|ram~302_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~302 .lut_mask = 16'hDDA0;
defparam \c|ram~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N24
cycloneiv_lcell_comb \c|ram~203 (
// Equation(s):
// \c|ram~203_combout  = (\rtl~6_combout  & ((\din_cReal[9]~input_o ))) # (!\rtl~6_combout  & (\c|ram~57_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~57_q ),
	.datad(\din_cReal[9]~input_o ),
	.cin(gnd),
	.combout(\c|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~203 .lut_mask = 16'hFA50;
defparam \c|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y50_N25
dffeas \c|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~203_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~57 .is_wysiwyg = "true";
defparam \c|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N22
cycloneiv_lcell_comb \c|ram~200 (
// Equation(s):
// \c|ram~200_combout  = (\rtl~0_combout  & (\din_cReal[9]~input_o )) # (!\rtl~0_combout  & ((\c|ram~41_q )))

	.dataa(gnd),
	.datab(\din_cReal[9]~input_o ),
	.datac(\c|ram~41_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\c|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~200 .lut_mask = 16'hCCF0;
defparam \c|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y53_N23
dffeas \c|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~200_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~41 .is_wysiwyg = "true";
defparam \c|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N2
cycloneiv_lcell_comb \c|ram~201 (
// Equation(s):
// \c|ram~201_combout  = (\rtl~2_combout  & ((\din_cReal[9]~input_o ))) # (!\rtl~2_combout  & (\c|ram~25_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~25_q ),
	.datad(\din_cReal[9]~input_o ),
	.cin(gnd),
	.combout(\c|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~201 .lut_mask = 16'hFC30;
defparam \c|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N3
dffeas \c|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~201_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~25 .is_wysiwyg = "true";
defparam \c|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N14
cycloneiv_lcell_comb \c|ram~202 (
// Equation(s):
// \c|ram~202_combout  = (\rtl~4_combout  & ((\din_cReal[9]~input_o ))) # (!\rtl~4_combout  & (\c|ram~9_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\c|ram~9_q ),
	.datad(\din_cReal[9]~input_o ),
	.cin(gnd),
	.combout(\c|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~202 .lut_mask = 16'hFC30;
defparam \c|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y52_N15
dffeas \c|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~202_combout ),
	.asdata(\din_cImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~9 .is_wysiwyg = "true";
defparam \c|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N20
cycloneiv_lcell_comb \c|ram~303 (
// Equation(s):
// \c|ram~303_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~25_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\c|ram~9_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~25_q ),
	.datad(\c|ram~9_q ),
	.cin(gnd),
	.combout(\c|ram~303_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~303 .lut_mask = 16'hB9A8;
defparam \c|ram~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N18
cycloneiv_lcell_comb \c|ram~304 (
// Equation(s):
// \c|ram~304_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~303_combout  & (\c|ram~57_q )) # (!\c|ram~303_combout  & ((\c|ram~41_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~303_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\c|ram~57_q ),
	.datac(\c|ram~41_q ),
	.datad(\c|ram~303_combout ),
	.cin(gnd),
	.combout(\c|ram~304_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~304 .lut_mask = 16'hDDA0;
defparam \c|ram~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N4
cycloneiv_lcell_comb \c|ram~305 (
// Equation(s):
// \c|ram~305_combout  = (\readAddrReal[2]~input_o  & (\c|ram~302_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~304_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~302_combout ),
	.datad(\c|ram~304_combout ),
	.cin(gnd),
	.combout(\c|ram~305_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~305 .lut_mask = 16'hF3C0;
defparam \c|ram~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y50_N5
dffeas \c|dout_a[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[9] .is_wysiwyg = "true";
defparam \c|dout_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \din_cReal[10]~input (
	.i(din_cReal[10]),
	.ibar(gnd),
	.o(\din_cReal[10]~input_o ));
// synopsys translate_off
defparam \din_cReal[10]~input .bus_hold = "false";
defparam \din_cReal[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N12
cycloneiv_lcell_comb \c|ram~208 (
// Equation(s):
// \c|ram~208_combout  = (\rtl~0_combout  & ((\din_cReal[10]~input_o ))) # (!\rtl~0_combout  & (\c|ram~42_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~42_q ),
	.datad(\din_cReal[10]~input_o ),
	.cin(gnd),
	.combout(\c|ram~208_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~208 .lut_mask = 16'hFC30;
defparam \c|ram~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N15
cycloneiv_io_ibuf \din_cImag[10]~input (
	.i(din_cImag[10]),
	.ibar(gnd),
	.o(\din_cImag[10]~input_o ));
// synopsys translate_off
defparam \din_cImag[10]~input .bus_hold = "false";
defparam \din_cImag[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y53_N13
dffeas \c|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~208_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~42 .is_wysiwyg = "true";
defparam \c|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N8
cycloneiv_lcell_comb \c|ram~210 (
// Equation(s):
// \c|ram~210_combout  = (\rtl~4_combout  & (\din_cReal[10]~input_o )) # (!\rtl~4_combout  & ((\c|ram~10_q )))

	.dataa(\din_cReal[10]~input_o ),
	.datab(\rtl~4_combout ),
	.datac(\c|ram~10_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~210_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~210 .lut_mask = 16'hB8B8;
defparam \c|ram~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y51_N9
dffeas \c|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~210_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~10 .is_wysiwyg = "true";
defparam \c|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N28
cycloneiv_lcell_comb \c|ram~209 (
// Equation(s):
// \c|ram~209_combout  = (\rtl~2_combout  & (\din_cReal[10]~input_o )) # (!\rtl~2_combout  & ((\c|ram~26_q )))

	.dataa(\din_cReal[10]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~26_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~209_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~209 .lut_mask = 16'hB8B8;
defparam \c|ram~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N29
dffeas \c|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~209_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~26 .is_wysiwyg = "true";
defparam \c|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N16
cycloneiv_lcell_comb \c|ram~308 (
// Equation(s):
// \c|ram~308_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~26_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\c|ram~10_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~10_q ),
	.datad(\c|ram~26_q ),
	.cin(gnd),
	.combout(\c|ram~308_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~308 .lut_mask = 16'hBA98;
defparam \c|ram~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N26
cycloneiv_lcell_comb \c|ram~309 (
// Equation(s):
// \c|ram~309_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~308_combout  & (\c|ram~58_q )) # (!\c|ram~308_combout  & ((\c|ram~42_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~308_combout ))))

	.dataa(\c|ram~58_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~42_q ),
	.datad(\c|ram~308_combout ),
	.cin(gnd),
	.combout(\c|ram~309_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~309 .lut_mask = 16'hBBC0;
defparam \c|ram~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N10
cycloneiv_lcell_comb \c|ram~215 (
// Equation(s):
// \c|ram~215_combout  = (\rtl~14_combout  & (\din_cReal[10]~input_o )) # (!\rtl~14_combout  & ((\c|ram~122_q )))

	.dataa(\din_cReal[10]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~122_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~215_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~215 .lut_mask = 16'hB8B8;
defparam \c|ram~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y54_N11
dffeas \c|ram~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~215_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~122 .is_wysiwyg = "true";
defparam \c|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N16
cycloneiv_lcell_comb \c|ram~212 (
// Equation(s):
// \c|ram~212_combout  = (\rtl~8_combout  & ((\din_cReal[10]~input_o ))) # (!\rtl~8_combout  & (\c|ram~90_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~90_q ),
	.datad(\din_cReal[10]~input_o ),
	.cin(gnd),
	.combout(\c|ram~212_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~212 .lut_mask = 16'hFA50;
defparam \c|ram~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y54_N17
dffeas \c|ram~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~212_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~90 .is_wysiwyg = "true";
defparam \c|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N26
cycloneiv_lcell_comb \c|ram~214 (
// Equation(s):
// \c|ram~214_combout  = (\rtl~12_combout  & (\din_cReal[10]~input_o )) # (!\rtl~12_combout  & ((\c|ram~74_q )))

	.dataa(\din_cReal[10]~input_o ),
	.datab(gnd),
	.datac(\c|ram~74_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\c|ram~214_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~214 .lut_mask = 16'hAAF0;
defparam \c|ram~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N27
dffeas \c|ram~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~214_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~74 .is_wysiwyg = "true";
defparam \c|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N2
cycloneiv_lcell_comb \c|ram~213 (
// Equation(s):
// \c|ram~213_combout  = (\rtl~10_combout  & (\din_cReal[10]~input_o )) # (!\rtl~10_combout  & ((\c|ram~106_q )))

	.dataa(gnd),
	.datab(\din_cReal[10]~input_o ),
	.datac(\c|ram~106_q ),
	.datad(\rtl~10_combout ),
	.cin(gnd),
	.combout(\c|ram~213_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~213 .lut_mask = 16'hCCF0;
defparam \c|ram~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y50_N3
dffeas \c|ram~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~213_combout ),
	.asdata(\din_cImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~106 .is_wysiwyg = "true";
defparam \c|ram~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N20
cycloneiv_lcell_comb \c|ram~306 (
// Equation(s):
// \c|ram~306_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~106_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~74_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~74_q ),
	.datad(\c|ram~106_q ),
	.cin(gnd),
	.combout(\c|ram~306_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~306 .lut_mask = 16'hDC98;
defparam \c|ram~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N10
cycloneiv_lcell_comb \c|ram~307 (
// Equation(s):
// \c|ram~307_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~306_combout  & (\c|ram~122_q )) # (!\c|ram~306_combout  & ((\c|ram~90_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~306_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~122_q ),
	.datac(\c|ram~90_q ),
	.datad(\c|ram~306_combout ),
	.cin(gnd),
	.combout(\c|ram~307_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~307 .lut_mask = 16'hDDA0;
defparam \c|ram~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N30
cycloneiv_lcell_comb \c|ram~310 (
// Equation(s):
// \c|ram~310_combout  = (\readAddrReal[2]~input_o  & ((\c|ram~307_combout ))) # (!\readAddrReal[2]~input_o  & (\c|ram~309_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~309_combout ),
	.datad(\c|ram~307_combout ),
	.cin(gnd),
	.combout(\c|ram~310_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~310 .lut_mask = 16'hFC30;
defparam \c|ram~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y51_N31
dffeas \c|dout_a[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[10] .is_wysiwyg = "true";
defparam \c|dout_a[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N15
cycloneiv_io_ibuf \din_cReal[11]~input (
	.i(din_cReal[11]),
	.ibar(gnd),
	.o(\din_cReal[11]~input_o ));
// synopsys translate_off
defparam \din_cReal[11]~input .bus_hold = "false";
defparam \din_cReal[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y50_N12
cycloneiv_lcell_comb \c|ram~221 (
// Equation(s):
// \c|ram~221_combout  = (\rtl~10_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~10_combout  & (\c|ram~107_q ))

	.dataa(gnd),
	.datab(\rtl~10_combout ),
	.datac(\c|ram~107_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~221_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~221 .lut_mask = 16'hFC30;
defparam \c|ram~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N8
cycloneiv_io_ibuf \din_cImag[11]~input (
	.i(din_cImag[11]),
	.ibar(gnd),
	.o(\din_cImag[11]~input_o ));
// synopsys translate_off
defparam \din_cImag[11]~input .bus_hold = "false";
defparam \din_cImag[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y50_N13
dffeas \c|ram~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~221_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~107 .is_wysiwyg = "true";
defparam \c|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N0
cycloneiv_lcell_comb \c|ram~222 (
// Equation(s):
// \c|ram~222_combout  = (\rtl~12_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~12_combout  & (\c|ram~75_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~75_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~222_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~222 .lut_mask = 16'hFA50;
defparam \c|ram~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N1
dffeas \c|ram~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~222_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~75 .is_wysiwyg = "true";
defparam \c|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N4
cycloneiv_lcell_comb \c|ram~311 (
// Equation(s):
// \c|ram~311_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\c|ram~107_q )) # (!\readAddrReal[1]~input_o  & ((\c|ram~75_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~107_q ),
	.datad(\c|ram~75_q ),
	.cin(gnd),
	.combout(\c|ram~311_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~311 .lut_mask = 16'hD9C8;
defparam \c|ram~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N30
cycloneiv_lcell_comb \c|ram~220 (
// Equation(s):
// \c|ram~220_combout  = (\rtl~8_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~8_combout  & (\c|ram~91_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~91_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~220_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~220 .lut_mask = 16'hFA50;
defparam \c|ram~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y54_N31
dffeas \c|ram~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~220_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~91 .is_wysiwyg = "true";
defparam \c|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N16
cycloneiv_lcell_comb \c|ram~223 (
// Equation(s):
// \c|ram~223_combout  = (\rtl~14_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~14_combout  & (\c|ram~123_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~123_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~223_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~223 .lut_mask = 16'hFC30;
defparam \c|ram~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y54_N17
dffeas \c|ram~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~223_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~123 .is_wysiwyg = "true";
defparam \c|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N22
cycloneiv_lcell_comb \c|ram~312 (
// Equation(s):
// \c|ram~312_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~311_combout  & ((\c|ram~123_q ))) # (!\c|ram~311_combout  & (\c|ram~91_q )))) # (!\readAddrReal[0]~input_o  & (\c|ram~311_combout ))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~311_combout ),
	.datac(\c|ram~91_q ),
	.datad(\c|ram~123_q ),
	.cin(gnd),
	.combout(\c|ram~312_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~312 .lut_mask = 16'hEC64;
defparam \c|ram~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y52_N20
cycloneiv_lcell_comb \c|ram~216 (
// Equation(s):
// \c|ram~216_combout  = (\rtl~0_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~0_combout  & (\c|ram~43_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~43_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~216_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~216 .lut_mask = 16'hFC30;
defparam \c|ram~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y52_N21
dffeas \c|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~216_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~43 .is_wysiwyg = "true";
defparam \c|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y51_N14
cycloneiv_lcell_comb \c|ram~217 (
// Equation(s):
// \c|ram~217_combout  = (\rtl~2_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~2_combout  & (\c|ram~27_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~27_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~217_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~217 .lut_mask = 16'hFC30;
defparam \c|ram~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y51_N15
dffeas \c|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~217_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~27 .is_wysiwyg = "true";
defparam \c|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N24
cycloneiv_lcell_comb \c|ram~218 (
// Equation(s):
// \c|ram~218_combout  = (\rtl~4_combout  & (\din_cReal[11]~input_o )) # (!\rtl~4_combout  & ((\c|ram~11_q )))

	.dataa(\rtl~4_combout ),
	.datab(\din_cReal[11]~input_o ),
	.datac(\c|ram~11_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~218_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~218 .lut_mask = 16'hD8D8;
defparam \c|ram~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y52_N25
dffeas \c|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~218_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~11 .is_wysiwyg = "true";
defparam \c|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N28
cycloneiv_lcell_comb \c|ram~313 (
// Equation(s):
// \c|ram~313_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~27_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\c|ram~11_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~27_q ),
	.datad(\c|ram~11_q ),
	.cin(gnd),
	.combout(\c|ram~313_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~313 .lut_mask = 16'hB9A8;
defparam \c|ram~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N18
cycloneiv_lcell_comb \c|ram~314 (
// Equation(s):
// \c|ram~314_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~313_combout  & (\c|ram~59_q )) # (!\c|ram~313_combout  & ((\c|ram~43_q ))))) # (!\readAddrReal[1]~input_o  & (((\c|ram~313_combout ))))

	.dataa(\c|ram~59_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~43_q ),
	.datad(\c|ram~313_combout ),
	.cin(gnd),
	.combout(\c|ram~314_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~314 .lut_mask = 16'hBBC0;
defparam \c|ram~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N0
cycloneiv_lcell_comb \c|ram~315 (
// Equation(s):
// \c|ram~315_combout  = (\readAddrReal[2]~input_o  & (\c|ram~312_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~314_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~312_combout ),
	.datad(\c|ram~314_combout ),
	.cin(gnd),
	.combout(\c|ram~315_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~315 .lut_mask = 16'hF3C0;
defparam \c|ram~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y51_N1
dffeas \c|dout_a[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[11] .is_wysiwyg = "true";
defparam \c|dout_a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N30
cycloneiv_lcell_comb \c|ram~231 (
// Equation(s):
// \c|ram~231_combout  = (\rtl~14_combout  & (\din_cReal[12]~input_o )) # (!\rtl~14_combout  & ((\c|ram~124_q )))

	.dataa(\din_cReal[12]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~124_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~231_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~231 .lut_mask = 16'hB8B8;
defparam \c|ram~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N1
cycloneiv_io_ibuf \din_cImag[12]~input (
	.i(din_cImag[12]),
	.ibar(gnd),
	.o(\din_cImag[12]~input_o ));
// synopsys translate_off
defparam \din_cImag[12]~input .bus_hold = "false";
defparam \din_cImag[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y54_N31
dffeas \c|ram~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~231_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~124 .is_wysiwyg = "true";
defparam \c|ram~124 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N8
cycloneiv_io_ibuf \din_cReal[12]~input (
	.i(din_cReal[12]),
	.ibar(gnd),
	.o(\din_cReal[12]~input_o ));
// synopsys translate_off
defparam \din_cReal[12]~input .bus_hold = "false";
defparam \din_cReal[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N28
cycloneiv_lcell_comb \c|ram~229 (
// Equation(s):
// \c|ram~229_combout  = (\rtl~10_combout  & ((\din_cReal[12]~input_o ))) # (!\rtl~10_combout  & (\c|ram~108_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\c|ram~108_q ),
	.datad(\din_cReal[12]~input_o ),
	.cin(gnd),
	.combout(\c|ram~229_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~229 .lut_mask = 16'hFA50;
defparam \c|ram~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N29
dffeas \c|ram~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~229_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~108 .is_wysiwyg = "true";
defparam \c|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N16
cycloneiv_lcell_comb \c|ram~316 (
// Equation(s):
// \c|ram~316_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~108_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~76_q ))))

	.dataa(\c|ram~76_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\c|ram~108_q ),
	.cin(gnd),
	.combout(\c|ram~316_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~316 .lut_mask = 16'hF2C2;
defparam \c|ram~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N26
cycloneiv_lcell_comb \c|ram~317 (
// Equation(s):
// \c|ram~317_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~316_combout  & ((\c|ram~124_q ))) # (!\c|ram~316_combout  & (\c|ram~92_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~316_combout ))))

	.dataa(\c|ram~92_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~124_q ),
	.datad(\c|ram~316_combout ),
	.cin(gnd),
	.combout(\c|ram~317_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~317 .lut_mask = 16'hF388;
defparam \c|ram~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y51_N10
cycloneiv_lcell_comb \c|ram~227 (
// Equation(s):
// \c|ram~227_combout  = (\rtl~6_combout  & (\din_cReal[12]~input_o )) # (!\rtl~6_combout  & ((\c|ram~60_q )))

	.dataa(\rtl~6_combout ),
	.datab(\din_cReal[12]~input_o ),
	.datac(\c|ram~60_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~227_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~227 .lut_mask = 16'hD8D8;
defparam \c|ram~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y51_N11
dffeas \c|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~227_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~60 .is_wysiwyg = "true";
defparam \c|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N24
cycloneiv_lcell_comb \c|ram~225 (
// Equation(s):
// \c|ram~225_combout  = (\rtl~2_combout  & ((\din_cReal[12]~input_o ))) # (!\rtl~2_combout  & (\c|ram~28_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~28_q ),
	.datad(\din_cReal[12]~input_o ),
	.cin(gnd),
	.combout(\c|ram~225_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~225 .lut_mask = 16'hFC30;
defparam \c|ram~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N25
dffeas \c|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~225_combout ),
	.asdata(\din_cImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~28 .is_wysiwyg = "true";
defparam \c|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N0
cycloneiv_lcell_comb \c|ram~318 (
// Equation(s):
// \c|ram~318_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o ) # (\c|ram~28_q )))) # (!\readAddrReal[0]~input_o  & (\c|ram~12_q  & (!\readAddrReal[1]~input_o )))

	.dataa(\c|ram~12_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\c|ram~28_q ),
	.cin(gnd),
	.combout(\c|ram~318_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~318 .lut_mask = 16'hCEC2;
defparam \c|ram~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N10
cycloneiv_lcell_comb \c|ram~319 (
// Equation(s):
// \c|ram~319_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~318_combout  & ((\c|ram~60_q ))) # (!\c|ram~318_combout  & (\c|ram~44_q )))) # (!\readAddrReal[1]~input_o  & (((\c|ram~318_combout ))))

	.dataa(\c|ram~44_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~60_q ),
	.datad(\c|ram~318_combout ),
	.cin(gnd),
	.combout(\c|ram~319_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~319 .lut_mask = 16'hF388;
defparam \c|ram~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N22
cycloneiv_lcell_comb \c|ram~320 (
// Equation(s):
// \c|ram~320_combout  = (\readAddrReal[2]~input_o  & (\c|ram~317_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~319_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~317_combout ),
	.datad(\c|ram~319_combout ),
	.cin(gnd),
	.combout(\c|ram~320_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~320 .lut_mask = 16'hF3C0;
defparam \c|ram~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y53_N23
dffeas \c|dout_a[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[12] .is_wysiwyg = "true";
defparam \c|dout_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \din_cReal[13]~input (
	.i(din_cReal[13]),
	.ibar(gnd),
	.o(\din_cReal[13]~input_o ));
// synopsys translate_off
defparam \din_cReal[13]~input .bus_hold = "false";
defparam \din_cReal[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y54_N30
cycloneiv_lcell_comb \c|ram~235 (
// Equation(s):
// \c|ram~235_combout  = (\rtl~6_combout  & ((\din_cReal[13]~input_o ))) # (!\rtl~6_combout  & (\c|ram~61_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~61_q ),
	.datad(\din_cReal[13]~input_o ),
	.cin(gnd),
	.combout(\c|ram~235_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~235 .lut_mask = 16'hFA50;
defparam \c|ram~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N1
cycloneiv_io_ibuf \din_cImag[13]~input (
	.i(din_cImag[13]),
	.ibar(gnd),
	.o(\din_cImag[13]~input_o ));
// synopsys translate_off
defparam \din_cImag[13]~input .bus_hold = "false";
defparam \din_cImag[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y54_N31
dffeas \c|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~235_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~61 .is_wysiwyg = "true";
defparam \c|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y53_N4
cycloneiv_lcell_comb \c|ram~234 (
// Equation(s):
// \c|ram~234_combout  = (\rtl~4_combout  & (\din_cReal[13]~input_o )) # (!\rtl~4_combout  & ((\c|ram~13_q )))

	.dataa(\din_cReal[13]~input_o ),
	.datab(gnd),
	.datac(\c|ram~13_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\c|ram~234_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~234 .lut_mask = 16'hAAF0;
defparam \c|ram~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y53_N5
dffeas \c|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~234_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~13 .is_wysiwyg = "true";
defparam \c|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N26
cycloneiv_lcell_comb \c|ram~233 (
// Equation(s):
// \c|ram~233_combout  = (\rtl~2_combout  & (\din_cReal[13]~input_o )) # (!\rtl~2_combout  & ((\c|ram~29_q )))

	.dataa(\din_cReal[13]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~29_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~233_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~233 .lut_mask = 16'hB8B8;
defparam \c|ram~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N27
dffeas \c|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~233_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~29 .is_wysiwyg = "true";
defparam \c|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y53_N2
cycloneiv_lcell_comb \c|ram~323 (
// Equation(s):
// \c|ram~323_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\c|ram~29_q ))) # (!\readAddrReal[0]~input_o  & (\c|ram~13_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~13_q ),
	.datad(\c|ram~29_q ),
	.cin(gnd),
	.combout(\c|ram~323_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~323 .lut_mask = 16'hDC98;
defparam \c|ram~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N4
cycloneiv_lcell_comb \c|ram~324 (
// Equation(s):
// \c|ram~324_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~323_combout  & ((\c|ram~61_q ))) # (!\c|ram~323_combout  & (\c|ram~45_q )))) # (!\readAddrReal[1]~input_o  & (((\c|ram~323_combout ))))

	.dataa(\c|ram~45_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~61_q ),
	.datad(\c|ram~323_combout ),
	.cin(gnd),
	.combout(\c|ram~324_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~324 .lut_mask = 16'hF388;
defparam \c|ram~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y53_N28
cycloneiv_lcell_comb \c|ram~236 (
// Equation(s):
// \c|ram~236_combout  = (\rtl~8_combout  & (\din_cReal[13]~input_o )) # (!\rtl~8_combout  & ((\c|ram~93_q )))

	.dataa(\din_cReal[13]~input_o ),
	.datab(gnd),
	.datac(\c|ram~93_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\c|ram~236_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~236 .lut_mask = 16'hAAF0;
defparam \c|ram~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y53_N29
dffeas \c|ram~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~236_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~93 .is_wysiwyg = "true";
defparam \c|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N18
cycloneiv_lcell_comb \c|ram~238 (
// Equation(s):
// \c|ram~238_combout  = (\rtl~12_combout  & ((\din_cReal[13]~input_o ))) # (!\rtl~12_combout  & (\c|ram~77_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~77_q ),
	.datad(\din_cReal[13]~input_o ),
	.cin(gnd),
	.combout(\c|ram~238_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~238 .lut_mask = 16'hFA50;
defparam \c|ram~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N19
dffeas \c|ram~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~238_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~77 .is_wysiwyg = "true";
defparam \c|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y50_N12
cycloneiv_lcell_comb \c|ram~237 (
// Equation(s):
// \c|ram~237_combout  = (\rtl~10_combout  & ((\din_cReal[13]~input_o ))) # (!\rtl~10_combout  & (\c|ram~109_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\c|ram~109_q ),
	.datad(\din_cReal[13]~input_o ),
	.cin(gnd),
	.combout(\c|ram~237_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~237 .lut_mask = 16'hFA50;
defparam \c|ram~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y50_N13
dffeas \c|ram~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~237_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~109 .is_wysiwyg = "true";
defparam \c|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N24
cycloneiv_lcell_comb \c|ram~321 (
// Equation(s):
// \c|ram~321_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\c|ram~109_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\c|ram~77_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~77_q ),
	.datad(\c|ram~109_q ),
	.cin(gnd),
	.combout(\c|ram~321_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~321 .lut_mask = 16'hBA98;
defparam \c|ram~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N18
cycloneiv_lcell_comb \c|ram~322 (
// Equation(s):
// \c|ram~322_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~321_combout  & (\c|ram~125_q )) # (!\c|ram~321_combout  & ((\c|ram~93_q ))))) # (!\readAddrReal[0]~input_o  & (((\c|ram~321_combout ))))

	.dataa(\c|ram~125_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\c|ram~93_q ),
	.datad(\c|ram~321_combout ),
	.cin(gnd),
	.combout(\c|ram~322_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~322 .lut_mask = 16'hBBC0;
defparam \c|ram~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N28
cycloneiv_lcell_comb \c|ram~325 (
// Equation(s):
// \c|ram~325_combout  = (\readAddrReal[2]~input_o  & ((\c|ram~322_combout ))) # (!\readAddrReal[2]~input_o  & (\c|ram~324_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~324_combout ),
	.datad(\c|ram~322_combout ),
	.cin(gnd),
	.combout(\c|ram~325_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~325 .lut_mask = 16'hFC30;
defparam \c|ram~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y53_N29
dffeas \c|dout_a[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[13] .is_wysiwyg = "true";
defparam \c|dout_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N8
cycloneiv_io_ibuf \din_cReal[14]~input (
	.i(din_cReal[14]),
	.ibar(gnd),
	.o(\din_cReal[14]~input_o ));
// synopsys translate_off
defparam \din_cReal[14]~input .bus_hold = "false";
defparam \din_cReal[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N12
cycloneiv_lcell_comb \c|ram~244 (
// Equation(s):
// \c|ram~244_combout  = (\rtl~8_combout  & ((\din_cReal[14]~input_o ))) # (!\rtl~8_combout  & (\c|ram~94_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\c|ram~94_q ),
	.datad(\din_cReal[14]~input_o ),
	.cin(gnd),
	.combout(\c|ram~244_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~244 .lut_mask = 16'hFA50;
defparam \c|ram~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N1
cycloneiv_io_ibuf \din_cImag[14]~input (
	.i(din_cImag[14]),
	.ibar(gnd),
	.o(\din_cImag[14]~input_o ));
// synopsys translate_off
defparam \din_cImag[14]~input .bus_hold = "false";
defparam \din_cImag[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y52_N13
dffeas \c|ram~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~244_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~94 .is_wysiwyg = "true";
defparam \c|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N4
cycloneiv_lcell_comb \c|ram~247 (
// Equation(s):
// \c|ram~247_combout  = (\rtl~14_combout  & (\din_cReal[14]~input_o )) # (!\rtl~14_combout  & ((\c|ram~126_q )))

	.dataa(\rtl~14_combout ),
	.datab(\din_cReal[14]~input_o ),
	.datac(\c|ram~126_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~247_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~247 .lut_mask = 16'hD8D8;
defparam \c|ram~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y49_N5
dffeas \c|ram~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~247_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~126 .is_wysiwyg = "true";
defparam \c|ram~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N12
cycloneiv_lcell_comb \c|ram~246 (
// Equation(s):
// \c|ram~246_combout  = (\rtl~12_combout  & ((\din_cReal[14]~input_o ))) # (!\rtl~12_combout  & (\c|ram~78_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~78_q ),
	.datad(\din_cReal[14]~input_o ),
	.cin(gnd),
	.combout(\c|ram~246_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~246 .lut_mask = 16'hFA50;
defparam \c|ram~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N13
dffeas \c|ram~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~246_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~78 .is_wysiwyg = "true";
defparam \c|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y52_N18
cycloneiv_lcell_comb \c|ram~245 (
// Equation(s):
// \c|ram~245_combout  = (\rtl~10_combout  & (\din_cReal[14]~input_o )) # (!\rtl~10_combout  & ((\c|ram~110_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_cReal[14]~input_o ),
	.datac(\c|ram~110_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~245_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~245 .lut_mask = 16'hD8D8;
defparam \c|ram~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y52_N19
dffeas \c|ram~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~245_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~110 .is_wysiwyg = "true";
defparam \c|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N28
cycloneiv_lcell_comb \c|ram~326 (
// Equation(s):
// \c|ram~326_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\c|ram~110_q ))) # (!\readAddrReal[1]~input_o  & (\c|ram~78_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~78_q ),
	.datad(\c|ram~110_q ),
	.cin(gnd),
	.combout(\c|ram~326_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~326 .lut_mask = 16'hDC98;
defparam \c|ram~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N30
cycloneiv_lcell_comb \c|ram~327 (
// Equation(s):
// \c|ram~327_combout  = (\readAddrReal[0]~input_o  & ((\c|ram~326_combout  & ((\c|ram~126_q ))) # (!\c|ram~326_combout  & (\c|ram~94_q )))) # (!\readAddrReal[0]~input_o  & (((\c|ram~326_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\c|ram~94_q ),
	.datac(\c|ram~126_q ),
	.datad(\c|ram~326_combout ),
	.cin(gnd),
	.combout(\c|ram~327_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~327 .lut_mask = 16'hF588;
defparam \c|ram~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y50_N6
cycloneiv_lcell_comb \c|ram~243 (
// Equation(s):
// \c|ram~243_combout  = (\rtl~6_combout  & ((\din_cReal[14]~input_o ))) # (!\rtl~6_combout  & (\c|ram~62_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~62_q ),
	.datad(\din_cReal[14]~input_o ),
	.cin(gnd),
	.combout(\c|ram~243_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~243 .lut_mask = 16'hFA50;
defparam \c|ram~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y50_N7
dffeas \c|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~243_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~62 .is_wysiwyg = "true";
defparam \c|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N4
cycloneiv_lcell_comb \c|ram~242 (
// Equation(s):
// \c|ram~242_combout  = (\rtl~4_combout  & (\din_cReal[14]~input_o )) # (!\rtl~4_combout  & ((\c|ram~14_q )))

	.dataa(\din_cReal[14]~input_o ),
	.datab(gnd),
	.datac(\c|ram~14_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\c|ram~242_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~242 .lut_mask = 16'hAAF0;
defparam \c|ram~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y52_N5
dffeas \c|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~242_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~14 .is_wysiwyg = "true";
defparam \c|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y52_N4
cycloneiv_lcell_comb \c|ram~241 (
// Equation(s):
// \c|ram~241_combout  = (\rtl~2_combout  & (\din_cReal[14]~input_o )) # (!\rtl~2_combout  & ((\c|ram~30_q )))

	.dataa(\din_cReal[14]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~30_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~241_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~241 .lut_mask = 16'hB8B8;
defparam \c|ram~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y52_N5
dffeas \c|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~241_combout ),
	.asdata(\din_cImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~30 .is_wysiwyg = "true";
defparam \c|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N0
cycloneiv_lcell_comb \c|ram~328 (
// Equation(s):
// \c|ram~328_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~30_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\c|ram~14_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~14_q ),
	.datad(\c|ram~30_q ),
	.cin(gnd),
	.combout(\c|ram~328_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~328 .lut_mask = 16'hBA98;
defparam \c|ram~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N18
cycloneiv_lcell_comb \c|ram~329 (
// Equation(s):
// \c|ram~329_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~328_combout  & ((\c|ram~62_q ))) # (!\c|ram~328_combout  & (\c|ram~46_q )))) # (!\readAddrReal[1]~input_o  & (((\c|ram~328_combout ))))

	.dataa(\c|ram~46_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~62_q ),
	.datad(\c|ram~328_combout ),
	.cin(gnd),
	.combout(\c|ram~329_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~329 .lut_mask = 16'hF388;
defparam \c|ram~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N6
cycloneiv_lcell_comb \c|ram~330 (
// Equation(s):
// \c|ram~330_combout  = (\readAddrReal[2]~input_o  & (\c|ram~327_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~329_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\c|ram~327_combout ),
	.datad(\c|ram~329_combout ),
	.cin(gnd),
	.combout(\c|ram~330_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~330 .lut_mask = 16'hF3C0;
defparam \c|ram~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y52_N7
dffeas \c|dout_a[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[14] .is_wysiwyg = "true";
defparam \c|dout_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N8
cycloneiv_io_ibuf \din_cReal[15]~input (
	.i(din_cReal[15]),
	.ibar(gnd),
	.o(\din_cReal[15]~input_o ));
// synopsys translate_off
defparam \din_cReal[15]~input .bus_hold = "false";
defparam \din_cReal[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N14
cycloneiv_lcell_comb \c|ram~250 (
// Equation(s):
// \c|ram~250_combout  = (\rtl~4_combout  & ((\din_cReal[15]~input_o ))) # (!\rtl~4_combout  & (\c|ram~15_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\c|ram~15_q ),
	.datad(\din_cReal[15]~input_o ),
	.cin(gnd),
	.combout(\c|ram~250_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~250 .lut_mask = 16'hFA50;
defparam \c|ram~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N1
cycloneiv_io_ibuf \din_cImag[15]~input (
	.i(din_cImag[15]),
	.ibar(gnd),
	.o(\din_cImag[15]~input_o ));
// synopsys translate_off
defparam \din_cImag[15]~input .bus_hold = "false";
defparam \din_cImag[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y52_N15
dffeas \c|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~250_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~15 .is_wysiwyg = "true";
defparam \c|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y52_N30
cycloneiv_lcell_comb \c|ram~249 (
// Equation(s):
// \c|ram~249_combout  = (\rtl~2_combout  & (\din_cReal[15]~input_o )) # (!\rtl~2_combout  & ((\c|ram~31_q )))

	.dataa(\din_cReal[15]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\c|ram~31_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~249_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~249 .lut_mask = 16'hB8B8;
defparam \c|ram~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y52_N31
dffeas \c|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~249_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~31 .is_wysiwyg = "true";
defparam \c|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N8
cycloneiv_lcell_comb \c|ram~333 (
// Equation(s):
// \c|ram~333_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\c|ram~31_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\c|ram~15_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~15_q ),
	.datad(\c|ram~31_q ),
	.cin(gnd),
	.combout(\c|ram~333_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~333 .lut_mask = 16'hBA98;
defparam \c|ram~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y50_N24
cycloneiv_lcell_comb \c|ram~251 (
// Equation(s):
// \c|ram~251_combout  = (\rtl~6_combout  & ((\din_cReal[15]~input_o ))) # (!\rtl~6_combout  & (\c|ram~63_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~63_q ),
	.datad(\din_cReal[15]~input_o ),
	.cin(gnd),
	.combout(\c|ram~251_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~251 .lut_mask = 16'hFA50;
defparam \c|ram~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y50_N25
dffeas \c|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~251_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~63 .is_wysiwyg = "true";
defparam \c|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N10
cycloneiv_lcell_comb \c|ram~334 (
// Equation(s):
// \c|ram~334_combout  = (\readAddrReal[1]~input_o  & ((\c|ram~333_combout  & ((\c|ram~63_q ))) # (!\c|ram~333_combout  & (\c|ram~47_q )))) # (!\readAddrReal[1]~input_o  & (((\c|ram~333_combout ))))

	.dataa(\c|ram~47_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\c|ram~333_combout ),
	.datad(\c|ram~63_q ),
	.cin(gnd),
	.combout(\c|ram~334_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~334 .lut_mask = 16'hF838;
defparam \c|ram~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N24
cycloneiv_lcell_comb \c|ram~335 (
// Equation(s):
// \c|ram~335_combout  = (\readAddrReal[2]~input_o  & (\c|ram~332_combout )) # (!\readAddrReal[2]~input_o  & ((\c|ram~334_combout )))

	.dataa(\c|ram~332_combout ),
	.datab(\readAddrReal[2]~input_o ),
	.datac(gnd),
	.datad(\c|ram~334_combout ),
	.cin(gnd),
	.combout(\c|ram~335_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~335 .lut_mask = 16'hBB88;
defparam \c|ram~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y52_N25
dffeas \c|dout_a[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_a[15] .is_wysiwyg = "true";
defparam \c|dout_a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y53_N4
cycloneiv_lcell_comb \c|ram~135 (
// Equation(s):
// \c|ram~135_combout  = (\rtl~14_combout  & ((\din_cReal[0]~input_o ))) # (!\rtl~14_combout  & (\c|ram~112_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\c|ram~112_q ),
	.datad(\din_cReal[0]~input_o ),
	.cin(gnd),
	.combout(\c|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~135 .lut_mask = 16'hFA50;
defparam \c|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y53_N5
dffeas \c|ram~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~135_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~112 .is_wysiwyg = "true";
defparam \c|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N16
cycloneiv_lcell_comb \c|ram~336 (
// Equation(s):
// \c|ram~336_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\c|ram~96_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\c|ram~64_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~64_q ),
	.datad(\c|ram~96_q ),
	.cin(gnd),
	.combout(\c|ram~336_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~336 .lut_mask = 16'hBA98;
defparam \c|ram~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N30
cycloneiv_lcell_comb \c|ram~337 (
// Equation(s):
// \c|ram~337_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~336_combout  & ((\c|ram~112_q ))) # (!\c|ram~336_combout  & (\c|ram~80_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~336_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~80_q ),
	.datac(\c|ram~112_q ),
	.datad(\c|ram~336_combout ),
	.cin(gnd),
	.combout(\c|ram~337_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~337 .lut_mask = 16'hF588;
defparam \c|ram~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y54_N20
cycloneiv_lcell_comb \c|ram~131 (
// Equation(s):
// \c|ram~131_combout  = (\rtl~6_combout  & (\din_cReal[0]~input_o )) # (!\rtl~6_combout  & ((\c|ram~48_q )))

	.dataa(\rtl~6_combout ),
	.datab(\din_cReal[0]~input_o ),
	.datac(\c|ram~48_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~131 .lut_mask = 16'hD8D8;
defparam \c|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y54_N21
dffeas \c|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~131_combout ),
	.asdata(\din_cImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~48 .is_wysiwyg = "true";
defparam \c|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N28
cycloneiv_lcell_comb \c|ram~338 (
// Equation(s):
// \c|ram~338_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\c|ram~16_q ))) # (!\readAddrImag[0]~input_o  & (\c|ram~0_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~0_q ),
	.datad(\c|ram~16_q ),
	.cin(gnd),
	.combout(\c|ram~338_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~338 .lut_mask = 16'hDC98;
defparam \c|ram~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N10
cycloneiv_lcell_comb \c|ram~339 (
// Equation(s):
// \c|ram~339_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~338_combout  & ((\c|ram~48_q ))) # (!\c|ram~338_combout  & (\c|ram~32_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~338_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\c|ram~32_q ),
	.datac(\c|ram~48_q ),
	.datad(\c|ram~338_combout ),
	.cin(gnd),
	.combout(\c|ram~339_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~339 .lut_mask = 16'hF588;
defparam \c|ram~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y52_N22
cycloneiv_lcell_comb \c|ram~340 (
// Equation(s):
// \c|ram~340_combout  = (\readAddrImag[2]~input_o  & (\c|ram~337_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~339_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~337_combout ),
	.datad(\c|ram~339_combout ),
	.cin(gnd),
	.combout(\c|ram~340_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~340 .lut_mask = 16'hF3C0;
defparam \c|ram~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y52_N23
dffeas \c|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[0] .is_wysiwyg = "true";
defparam \c|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y50_N4
cycloneiv_lcell_comb \c|ram~139 (
// Equation(s):
// \c|ram~139_combout  = (\rtl~6_combout  & ((\din_cReal[1]~input_o ))) # (!\rtl~6_combout  & (\c|ram~49_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\c|ram~49_q ),
	.datad(\din_cReal[1]~input_o ),
	.cin(gnd),
	.combout(\c|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~139 .lut_mask = 16'hFC30;
defparam \c|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y50_N5
dffeas \c|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~139_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~49 .is_wysiwyg = "true";
defparam \c|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N8
cycloneiv_lcell_comb \c|ram~138 (
// Equation(s):
// \c|ram~138_combout  = (\rtl~4_combout  & (\din_cReal[1]~input_o )) # (!\rtl~4_combout  & ((\c|ram~1_q )))

	.dataa(gnd),
	.datab(\din_cReal[1]~input_o ),
	.datac(\c|ram~1_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\c|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~138 .lut_mask = 16'hCCF0;
defparam \c|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y52_N9
dffeas \c|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~138_combout ),
	.asdata(\din_cImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~1 .is_wysiwyg = "true";
defparam \c|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N4
cycloneiv_lcell_comb \c|ram~343 (
// Equation(s):
// \c|ram~343_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\c|ram~17_q ))) # (!\readAddrImag[0]~input_o  & (\c|ram~1_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~1_q ),
	.datad(\c|ram~17_q ),
	.cin(gnd),
	.combout(\c|ram~343_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~343 .lut_mask = 16'hDC98;
defparam \c|ram~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N22
cycloneiv_lcell_comb \c|ram~344 (
// Equation(s):
// \c|ram~344_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~343_combout  & (\c|ram~49_q )) # (!\c|ram~343_combout  & ((\c|ram~33_q ))))) # (!\readAddrImag[1]~input_o  & (((\c|ram~343_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\c|ram~49_q ),
	.datac(\c|ram~343_combout ),
	.datad(\c|ram~33_q ),
	.cin(gnd),
	.combout(\c|ram~344_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~344 .lut_mask = 16'hDAD0;
defparam \c|ram~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N0
cycloneiv_lcell_comb \c|ram~341 (
// Equation(s):
// \c|ram~341_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\c|ram~97_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\c|ram~65_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~65_q ),
	.datad(\c|ram~97_q ),
	.cin(gnd),
	.combout(\c|ram~341_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~341 .lut_mask = 16'hBA98;
defparam \c|ram~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N2
cycloneiv_lcell_comb \c|ram~342 (
// Equation(s):
// \c|ram~342_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~341_combout  & ((\c|ram~113_q ))) # (!\c|ram~341_combout  & (\c|ram~81_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~341_combout ))))

	.dataa(\c|ram~81_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~113_q ),
	.datad(\c|ram~341_combout ),
	.cin(gnd),
	.combout(\c|ram~342_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~342 .lut_mask = 16'hF388;
defparam \c|ram~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N6
cycloneiv_lcell_comb \c|ram~345 (
// Equation(s):
// \c|ram~345_combout  = (\readAddrImag[2]~input_o  & ((\c|ram~342_combout ))) # (!\readAddrImag[2]~input_o  & (\c|ram~344_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~344_combout ),
	.datad(\c|ram~342_combout ),
	.cin(gnd),
	.combout(\c|ram~345_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~345 .lut_mask = 16'hFC30;
defparam \c|ram~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y52_N7
dffeas \c|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[1] .is_wysiwyg = "true";
defparam \c|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N20
cycloneiv_lcell_comb \c|ram~346 (
// Equation(s):
// \c|ram~346_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~98_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~66_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~66_q ),
	.datad(\c|ram~98_q ),
	.cin(gnd),
	.combout(\c|ram~346_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~346 .lut_mask = 16'hDC98;
defparam \c|ram~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N26
cycloneiv_lcell_comb \c|ram~347 (
// Equation(s):
// \c|ram~347_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~346_combout  & ((\c|ram~114_q ))) # (!\c|ram~346_combout  & (\c|ram~82_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~346_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~82_q ),
	.datac(\c|ram~114_q ),
	.datad(\c|ram~346_combout ),
	.cin(gnd),
	.combout(\c|ram~347_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~347 .lut_mask = 16'hF588;
defparam \c|ram~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N28
cycloneiv_lcell_comb \c|ram~348 (
// Equation(s):
// \c|ram~348_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~18_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\c|ram~2_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~2_q ),
	.datad(\c|ram~18_q ),
	.cin(gnd),
	.combout(\c|ram~348_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~348 .lut_mask = 16'hBA98;
defparam \c|ram~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N6
cycloneiv_lcell_comb \c|ram~349 (
// Equation(s):
// \c|ram~349_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~348_combout  & ((\c|ram~50_q ))) # (!\c|ram~348_combout  & (\c|ram~34_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~348_combout ))))

	.dataa(\c|ram~34_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~50_q ),
	.datad(\c|ram~348_combout ),
	.cin(gnd),
	.combout(\c|ram~349_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~349 .lut_mask = 16'hF388;
defparam \c|ram~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N18
cycloneiv_lcell_comb \c|ram~350 (
// Equation(s):
// \c|ram~350_combout  = (\readAddrImag[2]~input_o  & (\c|ram~347_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~349_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~347_combout ),
	.datad(\c|ram~349_combout ),
	.cin(gnd),
	.combout(\c|ram~350_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~350 .lut_mask = 16'hF5A0;
defparam \c|ram~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N19
dffeas \c|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[2] .is_wysiwyg = "true";
defparam \c|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y54_N18
cycloneiv_lcell_comb \c|ram~155 (
// Equation(s):
// \c|ram~155_combout  = (\rtl~6_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~6_combout  & (\c|ram~51_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~51_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~155 .lut_mask = 16'hFA50;
defparam \c|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y54_N19
dffeas \c|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~155_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~51 .is_wysiwyg = "true";
defparam \c|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N16
cycloneiv_lcell_comb \c|ram~353 (
// Equation(s):
// \c|ram~353_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\c|ram~19_q ))) # (!\readAddrImag[0]~input_o  & (\c|ram~3_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~3_q ),
	.datad(\c|ram~19_q ),
	.cin(gnd),
	.combout(\c|ram~353_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~353 .lut_mask = 16'hDC98;
defparam \c|ram~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N26
cycloneiv_lcell_comb \c|ram~354 (
// Equation(s):
// \c|ram~354_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~353_combout  & (\c|ram~51_q )) # (!\c|ram~353_combout  & ((\c|ram~35_q ))))) # (!\readAddrImag[1]~input_o  & (((\c|ram~353_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\c|ram~51_q ),
	.datac(\c|ram~35_q ),
	.datad(\c|ram~353_combout ),
	.cin(gnd),
	.combout(\c|ram~354_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~354 .lut_mask = 16'hDDA0;
defparam \c|ram~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N18
cycloneiv_lcell_comb \c|ram~159 (
// Equation(s):
// \c|ram~159_combout  = (\rtl~14_combout  & ((\din_cReal[3]~input_o ))) # (!\rtl~14_combout  & (\c|ram~115_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~115_q ),
	.datad(\din_cReal[3]~input_o ),
	.cin(gnd),
	.combout(\c|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~159 .lut_mask = 16'hFC30;
defparam \c|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y54_N19
dffeas \c|ram~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~159_combout ),
	.asdata(\din_cImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~115 .is_wysiwyg = "true";
defparam \c|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N20
cycloneiv_lcell_comb \c|ram~351 (
// Equation(s):
// \c|ram~351_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\c|ram~99_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\c|ram~67_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~67_q ),
	.datad(\c|ram~99_q ),
	.cin(gnd),
	.combout(\c|ram~351_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~351 .lut_mask = 16'hBA98;
defparam \c|ram~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N10
cycloneiv_lcell_comb \c|ram~352 (
// Equation(s):
// \c|ram~352_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~351_combout  & ((\c|ram~115_q ))) # (!\c|ram~351_combout  & (\c|ram~83_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~351_combout ))))

	.dataa(\c|ram~83_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~115_q ),
	.datad(\c|ram~351_combout ),
	.cin(gnd),
	.combout(\c|ram~352_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~352 .lut_mask = 16'hF388;
defparam \c|ram~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N12
cycloneiv_lcell_comb \c|ram~355 (
// Equation(s):
// \c|ram~355_combout  = (\readAddrImag[2]~input_o  & ((\c|ram~352_combout ))) # (!\readAddrImag[2]~input_o  & (\c|ram~354_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~354_combout ),
	.datad(\c|ram~352_combout ),
	.cin(gnd),
	.combout(\c|ram~355_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~355 .lut_mask = 16'hFC30;
defparam \c|ram~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y52_N13
dffeas \c|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[3] .is_wysiwyg = "true";
defparam \c|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N16
cycloneiv_lcell_comb \c|ram~356 (
// Equation(s):
// \c|ram~356_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~100_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~68_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~68_q ),
	.datad(\c|ram~100_q ),
	.cin(gnd),
	.combout(\c|ram~356_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~356 .lut_mask = 16'hDC98;
defparam \c|ram~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N26
cycloneiv_lcell_comb \c|ram~357 (
// Equation(s):
// \c|ram~357_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~356_combout  & ((\c|ram~116_q ))) # (!\c|ram~356_combout  & (\c|ram~84_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~356_combout ))))

	.dataa(\c|ram~84_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~116_q ),
	.datad(\c|ram~356_combout ),
	.cin(gnd),
	.combout(\c|ram~357_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~357 .lut_mask = 16'hF388;
defparam \c|ram~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N24
cycloneiv_lcell_comb \c|ram~358 (
// Equation(s):
// \c|ram~358_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~20_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\c|ram~4_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~4_q ),
	.datad(\c|ram~20_q ),
	.cin(gnd),
	.combout(\c|ram~358_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~358 .lut_mask = 16'hBA98;
defparam \c|ram~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N6
cycloneiv_lcell_comb \c|ram~359 (
// Equation(s):
// \c|ram~359_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~358_combout  & ((\c|ram~52_q ))) # (!\c|ram~358_combout  & (\c|ram~36_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~358_combout ))))

	.dataa(\c|ram~36_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~52_q ),
	.datad(\c|ram~358_combout ),
	.cin(gnd),
	.combout(\c|ram~359_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~359 .lut_mask = 16'hF388;
defparam \c|ram~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N18
cycloneiv_lcell_comb \c|ram~360 (
// Equation(s):
// \c|ram~360_combout  = (\readAddrImag[2]~input_o  & (\c|ram~357_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~359_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~357_combout ),
	.datad(\c|ram~359_combout ),
	.cin(gnd),
	.combout(\c|ram~360_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~360 .lut_mask = 16'hF5A0;
defparam \c|ram~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N19
dffeas \c|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[4] .is_wysiwyg = "true";
defparam \c|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N28
cycloneiv_lcell_comb \c|ram~361 (
// Equation(s):
// \c|ram~361_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\c|ram~101_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\c|ram~69_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~69_q ),
	.datad(\c|ram~101_q ),
	.cin(gnd),
	.combout(\c|ram~361_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~361 .lut_mask = 16'hBA98;
defparam \c|ram~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N30
cycloneiv_lcell_comb \c|ram~362 (
// Equation(s):
// \c|ram~362_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~361_combout  & (\c|ram~117_q )) # (!\c|ram~361_combout  & ((\c|ram~85_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~361_combout ))))

	.dataa(\c|ram~117_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~85_q ),
	.datad(\c|ram~361_combout ),
	.cin(gnd),
	.combout(\c|ram~362_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~362 .lut_mask = 16'hBBC0;
defparam \c|ram~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N6
cycloneiv_lcell_comb \c|ram~168 (
// Equation(s):
// \c|ram~168_combout  = (\rtl~0_combout  & ((\din_cReal[5]~input_o ))) # (!\rtl~0_combout  & (\c|ram~37_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\c|ram~37_q ),
	.datad(\din_cReal[5]~input_o ),
	.cin(gnd),
	.combout(\c|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~168 .lut_mask = 16'hFA50;
defparam \c|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y54_N7
dffeas \c|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~168_combout ),
	.asdata(\din_cImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~37 .is_wysiwyg = "true";
defparam \c|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N24
cycloneiv_lcell_comb \c|ram~363 (
// Equation(s):
// \c|ram~363_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & (\c|ram~21_q )) # (!\readAddrImag[0]~input_o  & ((\c|ram~5_q )))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~21_q ),
	.datad(\c|ram~5_q ),
	.cin(gnd),
	.combout(\c|ram~363_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~363 .lut_mask = 16'hD9C8;
defparam \c|ram~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N18
cycloneiv_lcell_comb \c|ram~364 (
// Equation(s):
// \c|ram~364_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~363_combout  & (\c|ram~53_q )) # (!\c|ram~363_combout  & ((\c|ram~37_q ))))) # (!\readAddrImag[1]~input_o  & (((\c|ram~363_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\c|ram~53_q ),
	.datac(\c|ram~37_q ),
	.datad(\c|ram~363_combout ),
	.cin(gnd),
	.combout(\c|ram~364_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~364 .lut_mask = 16'hDDA0;
defparam \c|ram~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y52_N14
cycloneiv_lcell_comb \c|ram~365 (
// Equation(s):
// \c|ram~365_combout  = (\readAddrImag[2]~input_o  & (\c|ram~362_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~364_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~362_combout ),
	.datad(\c|ram~364_combout ),
	.cin(gnd),
	.combout(\c|ram~365_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~365 .lut_mask = 16'hF3C0;
defparam \c|ram~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y52_N15
dffeas \c|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[5] .is_wysiwyg = "true";
defparam \c|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N8
cycloneiv_lcell_comb \c|ram~369 (
// Equation(s):
// \c|ram~369_combout  = (\c|ram~368_combout  & (((\c|ram~54_q )) # (!\readAddrImag[1]~input_o ))) # (!\c|ram~368_combout  & (\readAddrImag[1]~input_o  & (\c|ram~38_q )))

	.dataa(\c|ram~368_combout ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~38_q ),
	.datad(\c|ram~54_q ),
	.cin(gnd),
	.combout(\c|ram~369_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~369 .lut_mask = 16'hEA62;
defparam \c|ram~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y51_N18
cycloneiv_lcell_comb \c|ram~180 (
// Equation(s):
// \c|ram~180_combout  = (\rtl~8_combout  & (\din_cReal[6]~input_o )) # (!\rtl~8_combout  & ((\c|ram~86_q )))

	.dataa(\din_cReal[6]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\c|ram~86_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~180 .lut_mask = 16'hB8B8;
defparam \c|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y51_N19
dffeas \c|ram~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~180_combout ),
	.asdata(\din_cImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~86 .is_wysiwyg = "true";
defparam \c|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N18
cycloneiv_lcell_comb \c|ram~366 (
// Equation(s):
// \c|ram~366_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~102_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~70_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~70_q ),
	.datad(\c|ram~102_q ),
	.cin(gnd),
	.combout(\c|ram~366_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~366 .lut_mask = 16'hDC98;
defparam \c|ram~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N24
cycloneiv_lcell_comb \c|ram~367 (
// Equation(s):
// \c|ram~367_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~366_combout  & ((\c|ram~118_q ))) # (!\c|ram~366_combout  & (\c|ram~86_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~366_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~86_q ),
	.datac(\c|ram~118_q ),
	.datad(\c|ram~366_combout ),
	.cin(gnd),
	.combout(\c|ram~367_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~367 .lut_mask = 16'hF588;
defparam \c|ram~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y51_N16
cycloneiv_lcell_comb \c|ram~370 (
// Equation(s):
// \c|ram~370_combout  = (\readAddrImag[2]~input_o  & ((\c|ram~367_combout ))) # (!\readAddrImag[2]~input_o  & (\c|ram~369_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~369_combout ),
	.datad(\c|ram~367_combout ),
	.cin(gnd),
	.combout(\c|ram~370_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~370 .lut_mask = 16'hFA50;
defparam \c|ram~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y51_N17
dffeas \c|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[6] .is_wysiwyg = "true";
defparam \c|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N20
cycloneiv_lcell_comb \c|ram~371 (
// Equation(s):
// \c|ram~371_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~103_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~71_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~71_q ),
	.datad(\c|ram~103_q ),
	.cin(gnd),
	.combout(\c|ram~371_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~371 .lut_mask = 16'hDC98;
defparam \c|ram~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N22
cycloneiv_lcell_comb \c|ram~372 (
// Equation(s):
// \c|ram~372_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~371_combout  & (\c|ram~119_q )) # (!\c|ram~371_combout  & ((\c|ram~87_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~371_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~119_q ),
	.datac(\c|ram~87_q ),
	.datad(\c|ram~371_combout ),
	.cin(gnd),
	.combout(\c|ram~372_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~372 .lut_mask = 16'hDDA0;
defparam \c|ram~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y50_N12
cycloneiv_lcell_comb \c|ram~187 (
// Equation(s):
// \c|ram~187_combout  = (\rtl~6_combout  & ((\din_cReal[7]~input_o ))) # (!\rtl~6_combout  & (\c|ram~55_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~55_q ),
	.datad(\din_cReal[7]~input_o ),
	.cin(gnd),
	.combout(\c|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~187 .lut_mask = 16'hFA50;
defparam \c|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y50_N13
dffeas \c|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~187_combout ),
	.asdata(\din_cImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~55 .is_wysiwyg = "true";
defparam \c|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N12
cycloneiv_lcell_comb \c|ram~373 (
// Equation(s):
// \c|ram~373_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~23_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\c|ram~7_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~7_q ),
	.datad(\c|ram~23_q ),
	.cin(gnd),
	.combout(\c|ram~373_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~373 .lut_mask = 16'hBA98;
defparam \c|ram~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N6
cycloneiv_lcell_comb \c|ram~374 (
// Equation(s):
// \c|ram~374_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~373_combout  & ((\c|ram~55_q ))) # (!\c|ram~373_combout  & (\c|ram~39_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~373_combout ))))

	.dataa(\c|ram~39_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~55_q ),
	.datad(\c|ram~373_combout ),
	.cin(gnd),
	.combout(\c|ram~374_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~374 .lut_mask = 16'hF388;
defparam \c|ram~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N8
cycloneiv_lcell_comb \c|ram~375 (
// Equation(s):
// \c|ram~375_combout  = (\readAddrImag[2]~input_o  & (\c|ram~372_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~374_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~372_combout ),
	.datad(\c|ram~374_combout ),
	.cin(gnd),
	.combout(\c|ram~375_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~375 .lut_mask = 16'hF5A0;
defparam \c|ram~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y52_N9
dffeas \c|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[7] .is_wysiwyg = "true";
defparam \c|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N24
cycloneiv_lcell_comb \c|ram~376 (
// Equation(s):
// \c|ram~376_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\c|ram~104_q )) # (!\readAddrImag[1]~input_o  & ((\c|ram~72_q )))))

	.dataa(\c|ram~104_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\c|ram~72_q ),
	.cin(gnd),
	.combout(\c|ram~376_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~376 .lut_mask = 16'hE3E0;
defparam \c|ram~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N14
cycloneiv_lcell_comb \c|ram~377 (
// Equation(s):
// \c|ram~377_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~376_combout  & (\c|ram~120_q )) # (!\c|ram~376_combout  & ((\c|ram~88_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~376_combout ))))

	.dataa(\c|ram~120_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~88_q ),
	.datad(\c|ram~376_combout ),
	.cin(gnd),
	.combout(\c|ram~377_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~377 .lut_mask = 16'hBBC0;
defparam \c|ram~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N0
cycloneiv_lcell_comb \c|ram~378 (
// Equation(s):
// \c|ram~378_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\c|ram~24_q ))) # (!\readAddrImag[0]~input_o  & (\c|ram~8_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~8_q ),
	.datad(\c|ram~24_q ),
	.cin(gnd),
	.combout(\c|ram~378_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~378 .lut_mask = 16'hDC98;
defparam \c|ram~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N6
cycloneiv_lcell_comb \c|ram~379 (
// Equation(s):
// \c|ram~379_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~378_combout  & (\c|ram~56_q )) # (!\c|ram~378_combout  & ((\c|ram~40_q ))))) # (!\readAddrImag[1]~input_o  & (((\c|ram~378_combout ))))

	.dataa(\c|ram~56_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~40_q ),
	.datad(\c|ram~378_combout ),
	.cin(gnd),
	.combout(\c|ram~379_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~379 .lut_mask = 16'hBBC0;
defparam \c|ram~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y50_N26
cycloneiv_lcell_comb \c|ram~380 (
// Equation(s):
// \c|ram~380_combout  = (\readAddrImag[2]~input_o  & (\c|ram~377_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~379_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~377_combout ),
	.datad(\c|ram~379_combout ),
	.cin(gnd),
	.combout(\c|ram~380_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~380 .lut_mask = 16'hF3C0;
defparam \c|ram~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y50_N27
dffeas \c|dout_b[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[8] .is_wysiwyg = "true";
defparam \c|dout_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N24
cycloneiv_lcell_comb \c|ram~381 (
// Equation(s):
// \c|ram~381_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\c|ram~105_q )) # (!\readAddrImag[1]~input_o  & ((\c|ram~73_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~105_q ),
	.datad(\c|ram~73_q ),
	.cin(gnd),
	.combout(\c|ram~381_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~381 .lut_mask = 16'hD9C8;
defparam \c|ram~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N30
cycloneiv_lcell_comb \c|ram~382 (
// Equation(s):
// \c|ram~382_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~381_combout  & (\c|ram~121_q )) # (!\c|ram~381_combout  & ((\c|ram~89_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~381_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~121_q ),
	.datac(\c|ram~89_q ),
	.datad(\c|ram~381_combout ),
	.cin(gnd),
	.combout(\c|ram~382_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~382 .lut_mask = 16'hDDA0;
defparam \c|ram~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N28
cycloneiv_lcell_comb \c|ram~383 (
// Equation(s):
// \c|ram~383_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~25_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\c|ram~9_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~9_q ),
	.datad(\c|ram~25_q ),
	.cin(gnd),
	.combout(\c|ram~383_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~383 .lut_mask = 16'hBA98;
defparam \c|ram~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N18
cycloneiv_lcell_comb \c|ram~384 (
// Equation(s):
// \c|ram~384_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~383_combout  & ((\c|ram~57_q ))) # (!\c|ram~383_combout  & (\c|ram~41_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~383_combout ))))

	.dataa(\c|ram~41_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~57_q ),
	.datad(\c|ram~383_combout ),
	.cin(gnd),
	.combout(\c|ram~384_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~384 .lut_mask = 16'hF388;
defparam \c|ram~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N2
cycloneiv_lcell_comb \c|ram~385 (
// Equation(s):
// \c|ram~385_combout  = (\readAddrImag[2]~input_o  & (\c|ram~382_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~384_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\c|ram~382_combout ),
	.datad(\c|ram~384_combout ),
	.cin(gnd),
	.combout(\c|ram~385_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~385 .lut_mask = 16'hF5A0;
defparam \c|ram~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y52_N3
dffeas \c|dout_b[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[9] .is_wysiwyg = "true";
defparam \c|dout_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N24
cycloneiv_lcell_comb \c|ram~388 (
// Equation(s):
// \c|ram~388_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~26_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\c|ram~10_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~10_q ),
	.datad(\c|ram~26_q ),
	.cin(gnd),
	.combout(\c|ram~388_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~388 .lut_mask = 16'hBA98;
defparam \c|ram~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N14
cycloneiv_lcell_comb \c|ram~389 (
// Equation(s):
// \c|ram~389_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~388_combout  & (\c|ram~58_q )) # (!\c|ram~388_combout  & ((\c|ram~42_q ))))) # (!\readAddrImag[1]~input_o  & (((\c|ram~388_combout ))))

	.dataa(\c|ram~58_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~42_q ),
	.datad(\c|ram~388_combout ),
	.cin(gnd),
	.combout(\c|ram~389_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~389 .lut_mask = 16'hBBC0;
defparam \c|ram~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N12
cycloneiv_lcell_comb \c|ram~386 (
// Equation(s):
// \c|ram~386_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~106_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~74_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~74_q ),
	.datad(\c|ram~106_q ),
	.cin(gnd),
	.combout(\c|ram~386_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~386 .lut_mask = 16'hDC98;
defparam \c|ram~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N2
cycloneiv_lcell_comb \c|ram~387 (
// Equation(s):
// \c|ram~387_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~386_combout  & (\c|ram~122_q )) # (!\c|ram~386_combout  & ((\c|ram~90_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~386_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~122_q ),
	.datac(\c|ram~90_q ),
	.datad(\c|ram~386_combout ),
	.cin(gnd),
	.combout(\c|ram~387_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~387 .lut_mask = 16'hDDA0;
defparam \c|ram~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y51_N6
cycloneiv_lcell_comb \c|ram~390 (
// Equation(s):
// \c|ram~390_combout  = (\readAddrImag[2]~input_o  & ((\c|ram~387_combout ))) # (!\readAddrImag[2]~input_o  & (\c|ram~389_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~389_combout ),
	.datad(\c|ram~387_combout ),
	.cin(gnd),
	.combout(\c|ram~390_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~390 .lut_mask = 16'hFC30;
defparam \c|ram~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y51_N7
dffeas \c|dout_b[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[10] .is_wysiwyg = "true";
defparam \c|dout_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y51_N16
cycloneiv_lcell_comb \c|ram~219 (
// Equation(s):
// \c|ram~219_combout  = (\rtl~6_combout  & ((\din_cReal[11]~input_o ))) # (!\rtl~6_combout  & (\c|ram~59_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\c|ram~59_q ),
	.datad(\din_cReal[11]~input_o ),
	.cin(gnd),
	.combout(\c|ram~219_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~219 .lut_mask = 16'hFA50;
defparam \c|ram~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y51_N17
dffeas \c|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~219_combout ),
	.asdata(\din_cImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~59 .is_wysiwyg = "true";
defparam \c|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N6
cycloneiv_lcell_comb \c|ram~393 (
// Equation(s):
// \c|ram~393_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\c|ram~27_q )))) # (!\readAddrImag[0]~input_o  & (\c|ram~11_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~11_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\c|ram~27_q ),
	.cin(gnd),
	.combout(\c|ram~393_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~393 .lut_mask = 16'hAEA4;
defparam \c|ram~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N8
cycloneiv_lcell_comb \c|ram~394 (
// Equation(s):
// \c|ram~394_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~393_combout  & ((\c|ram~59_q ))) # (!\c|ram~393_combout  & (\c|ram~43_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~393_combout ))))

	.dataa(\c|ram~43_q ),
	.datab(\c|ram~59_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\c|ram~393_combout ),
	.cin(gnd),
	.combout(\c|ram~394_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~394 .lut_mask = 16'hCFA0;
defparam \c|ram~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N0
cycloneiv_lcell_comb \c|ram~391 (
// Equation(s):
// \c|ram~391_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~107_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~75_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~75_q ),
	.datad(\c|ram~107_q ),
	.cin(gnd),
	.combout(\c|ram~391_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~391 .lut_mask = 16'hDC98;
defparam \c|ram~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y52_N10
cycloneiv_lcell_comb \c|ram~392 (
// Equation(s):
// \c|ram~392_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~391_combout  & ((\c|ram~123_q ))) # (!\c|ram~391_combout  & (\c|ram~91_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~391_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~91_q ),
	.datac(\c|ram~123_q ),
	.datad(\c|ram~391_combout ),
	.cin(gnd),
	.combout(\c|ram~392_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~392 .lut_mask = 16'hF588;
defparam \c|ram~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N20
cycloneiv_lcell_comb \c|ram~395 (
// Equation(s):
// \c|ram~395_combout  = (\readAddrImag[2]~input_o  & ((\c|ram~392_combout ))) # (!\readAddrImag[2]~input_o  & (\c|ram~394_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~394_combout ),
	.datad(\c|ram~392_combout ),
	.cin(gnd),
	.combout(\c|ram~395_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~395 .lut_mask = 16'hFC30;
defparam \c|ram~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y52_N21
dffeas \c|dout_b[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[11] .is_wysiwyg = "true";
defparam \c|dout_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N2
cycloneiv_lcell_comb \c|ram~396 (
// Equation(s):
// \c|ram~396_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o ) # (\c|ram~108_q )))) # (!\readAddrImag[1]~input_o  & (\c|ram~76_q  & (!\readAddrImag[0]~input_o )))

	.dataa(\c|ram~76_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\c|ram~108_q ),
	.cin(gnd),
	.combout(\c|ram~396_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~396 .lut_mask = 16'hCEC2;
defparam \c|ram~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N8
cycloneiv_lcell_comb \c|ram~397 (
// Equation(s):
// \c|ram~397_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~396_combout  & ((\c|ram~124_q ))) # (!\c|ram~396_combout  & (\c|ram~92_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~396_combout ))))

	.dataa(\c|ram~92_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~124_q ),
	.datad(\c|ram~396_combout ),
	.cin(gnd),
	.combout(\c|ram~397_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~397 .lut_mask = 16'hF388;
defparam \c|ram~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N6
cycloneiv_lcell_comb \c|ram~398 (
// Equation(s):
// \c|ram~398_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\c|ram~28_q )))) # (!\readAddrImag[0]~input_o  & (\c|ram~12_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\c|ram~12_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\c|ram~28_q ),
	.cin(gnd),
	.combout(\c|ram~398_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~398 .lut_mask = 16'hCEC2;
defparam \c|ram~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N20
cycloneiv_lcell_comb \c|ram~399 (
// Equation(s):
// \c|ram~399_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~398_combout  & ((\c|ram~60_q ))) # (!\c|ram~398_combout  & (\c|ram~44_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~398_combout ))))

	.dataa(\c|ram~44_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~60_q ),
	.datad(\c|ram~398_combout ),
	.cin(gnd),
	.combout(\c|ram~399_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~399 .lut_mask = 16'hF388;
defparam \c|ram~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y53_N30
cycloneiv_lcell_comb \c|ram~400 (
// Equation(s):
// \c|ram~400_combout  = (\readAddrImag[2]~input_o  & (\c|ram~397_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~399_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~397_combout ),
	.datad(\c|ram~399_combout ),
	.cin(gnd),
	.combout(\c|ram~400_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~400 .lut_mask = 16'hF3C0;
defparam \c|ram~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y53_N31
dffeas \c|dout_b[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[12] .is_wysiwyg = "true";
defparam \c|dout_b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y54_N4
cycloneiv_lcell_comb \c|ram~239 (
// Equation(s):
// \c|ram~239_combout  = (\rtl~14_combout  & (\din_cReal[13]~input_o )) # (!\rtl~14_combout  & ((\c|ram~125_q )))

	.dataa(\din_cReal[13]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\c|ram~125_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~239_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~239 .lut_mask = 16'hB8B8;
defparam \c|ram~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y54_N5
dffeas \c|ram~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~239_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~125 .is_wysiwyg = "true";
defparam \c|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N18
cycloneiv_lcell_comb \c|ram~401 (
// Equation(s):
// \c|ram~401_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~109_q ) # ((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & (((!\readAddrImag[0]~input_o  & \c|ram~77_q ))))

	.dataa(\c|ram~109_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\c|ram~77_q ),
	.cin(gnd),
	.combout(\c|ram~401_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~401 .lut_mask = 16'hCBC8;
defparam \c|ram~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N4
cycloneiv_lcell_comb \c|ram~402 (
// Equation(s):
// \c|ram~402_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~401_combout  & (\c|ram~125_q )) # (!\c|ram~401_combout  & ((\c|ram~93_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~401_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~125_q ),
	.datac(\c|ram~93_q ),
	.datad(\c|ram~401_combout ),
	.cin(gnd),
	.combout(\c|ram~402_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~402 .lut_mask = 16'hDDA0;
defparam \c|ram~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N16
cycloneiv_lcell_comb \c|ram~232 (
// Equation(s):
// \c|ram~232_combout  = (\rtl~0_combout  & (\din_cReal[13]~input_o )) # (!\rtl~0_combout  & ((\c|ram~45_q )))

	.dataa(\din_cReal[13]~input_o ),
	.datab(gnd),
	.datac(\c|ram~45_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\c|ram~232_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~232 .lut_mask = 16'hAAF0;
defparam \c|ram~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y53_N17
dffeas \c|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~232_combout ),
	.asdata(\din_cImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~45 .is_wysiwyg = "true";
defparam \c|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y53_N20
cycloneiv_lcell_comb \c|ram~403 (
// Equation(s):
// \c|ram~403_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\c|ram~29_q ))) # (!\readAddrImag[0]~input_o  & (\c|ram~13_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\c|ram~13_q ),
	.datad(\c|ram~29_q ),
	.cin(gnd),
	.combout(\c|ram~403_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~403 .lut_mask = 16'hDC98;
defparam \c|ram~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N2
cycloneiv_lcell_comb \c|ram~404 (
// Equation(s):
// \c|ram~404_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~403_combout  & (\c|ram~61_q )) # (!\c|ram~403_combout  & ((\c|ram~45_q ))))) # (!\readAddrImag[1]~input_o  & (((\c|ram~403_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\c|ram~61_q ),
	.datac(\c|ram~45_q ),
	.datad(\c|ram~403_combout ),
	.cin(gnd),
	.combout(\c|ram~404_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~404 .lut_mask = 16'hDDA0;
defparam \c|ram~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N30
cycloneiv_lcell_comb \c|ram~405 (
// Equation(s):
// \c|ram~405_combout  = (\readAddrImag[2]~input_o  & (\c|ram~402_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~404_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~402_combout ),
	.datad(\c|ram~404_combout ),
	.cin(gnd),
	.combout(\c|ram~405_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~405 .lut_mask = 16'hF3C0;
defparam \c|ram~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y52_N31
dffeas \c|dout_b[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[13] .is_wysiwyg = "true";
defparam \c|dout_b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N20
cycloneiv_lcell_comb \c|ram~406 (
// Equation(s):
// \c|ram~406_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\c|ram~110_q ))) # (!\readAddrImag[1]~input_o  & (\c|ram~78_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~78_q ),
	.datad(\c|ram~110_q ),
	.cin(gnd),
	.combout(\c|ram~406_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~406 .lut_mask = 16'hDC98;
defparam \c|ram~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N26
cycloneiv_lcell_comb \c|ram~407 (
// Equation(s):
// \c|ram~407_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~406_combout  & ((\c|ram~126_q ))) # (!\c|ram~406_combout  & (\c|ram~94_q )))) # (!\readAddrImag[0]~input_o  & (((\c|ram~406_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~94_q ),
	.datac(\c|ram~126_q ),
	.datad(\c|ram~406_combout ),
	.cin(gnd),
	.combout(\c|ram~407_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~407 .lut_mask = 16'hF588;
defparam \c|ram~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N12
cycloneiv_lcell_comb \c|ram~408 (
// Equation(s):
// \c|ram~408_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\c|ram~30_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\c|ram~14_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~14_q ),
	.datad(\c|ram~30_q ),
	.cin(gnd),
	.combout(\c|ram~408_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~408 .lut_mask = 16'hBA98;
defparam \c|ram~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N2
cycloneiv_lcell_comb \c|ram~409 (
// Equation(s):
// \c|ram~409_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~408_combout  & ((\c|ram~62_q ))) # (!\c|ram~408_combout  & (\c|ram~46_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~408_combout ))))

	.dataa(\c|ram~46_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\c|ram~62_q ),
	.datad(\c|ram~408_combout ),
	.cin(gnd),
	.combout(\c|ram~409_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~409 .lut_mask = 16'hF388;
defparam \c|ram~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y52_N14
cycloneiv_lcell_comb \c|ram~410 (
// Equation(s):
// \c|ram~410_combout  = (\readAddrImag[2]~input_o  & (\c|ram~407_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~409_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~407_combout ),
	.datad(\c|ram~409_combout ),
	.cin(gnd),
	.combout(\c|ram~410_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~410 .lut_mask = 16'hF3C0;
defparam \c|ram~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y52_N15
dffeas \c|dout_b[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[14] .is_wysiwyg = "true";
defparam \c|dout_b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N24
cycloneiv_lcell_comb \c|ram~255 (
// Equation(s):
// \c|ram~255_combout  = (\rtl~14_combout  & (\din_cReal[15]~input_o )) # (!\rtl~14_combout  & ((\c|ram~127_q )))

	.dataa(\rtl~14_combout ),
	.datab(\din_cReal[15]~input_o ),
	.datac(\c|ram~127_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c|ram~255_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~255 .lut_mask = 16'hD8D8;
defparam \c|ram~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y50_N25
dffeas \c|ram~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~255_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~127 .is_wysiwyg = "true";
defparam \c|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N30
cycloneiv_lcell_comb \c|ram~252 (
// Equation(s):
// \c|ram~252_combout  = (\rtl~8_combout  & (\din_cReal[15]~input_o )) # (!\rtl~8_combout  & ((\c|ram~95_q )))

	.dataa(\din_cReal[15]~input_o ),
	.datab(gnd),
	.datac(\c|ram~95_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\c|ram~252_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~252 .lut_mask = 16'hAAF0;
defparam \c|ram~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y52_N31
dffeas \c|ram~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~252_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~95 .is_wysiwyg = "true";
defparam \c|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N16
cycloneiv_lcell_comb \c|ram~253 (
// Equation(s):
// \c|ram~253_combout  = (\rtl~10_combout  & ((\din_cReal[15]~input_o ))) # (!\rtl~10_combout  & (\c|ram~111_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\c|ram~111_q ),
	.datad(\din_cReal[15]~input_o ),
	.cin(gnd),
	.combout(\c|ram~253_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~253 .lut_mask = 16'hFA50;
defparam \c|ram~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N17
dffeas \c|ram~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~253_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~111 .is_wysiwyg = "true";
defparam \c|ram~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N26
cycloneiv_lcell_comb \c|ram~254 (
// Equation(s):
// \c|ram~254_combout  = (\rtl~12_combout  & ((\din_cReal[15]~input_o ))) # (!\rtl~12_combout  & (\c|ram~79_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\c|ram~79_q ),
	.datad(\din_cReal[15]~input_o ),
	.cin(gnd),
	.combout(\c|ram~254_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~254 .lut_mask = 16'hFA50;
defparam \c|ram~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N27
dffeas \c|ram~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~254_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~79 .is_wysiwyg = "true";
defparam \c|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N12
cycloneiv_lcell_comb \c|ram~411 (
// Equation(s):
// \c|ram~411_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\c|ram~111_q )) # (!\readAddrImag[1]~input_o  & ((\c|ram~79_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~111_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\c|ram~79_q ),
	.cin(gnd),
	.combout(\c|ram~411_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~411 .lut_mask = 16'hE5E0;
defparam \c|ram~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N26
cycloneiv_lcell_comb \c|ram~412 (
// Equation(s):
// \c|ram~412_combout  = (\readAddrImag[0]~input_o  & ((\c|ram~411_combout  & (\c|ram~127_q )) # (!\c|ram~411_combout  & ((\c|ram~95_q ))))) # (!\readAddrImag[0]~input_o  & (((\c|ram~411_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~127_q ),
	.datac(\c|ram~95_q ),
	.datad(\c|ram~411_combout ),
	.cin(gnd),
	.combout(\c|ram~412_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~412 .lut_mask = 16'hDDA0;
defparam \c|ram~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y52_N4
cycloneiv_lcell_comb \c|ram~248 (
// Equation(s):
// \c|ram~248_combout  = (\rtl~0_combout  & ((\din_cReal[15]~input_o ))) # (!\rtl~0_combout  & (\c|ram~47_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\c|ram~47_q ),
	.datad(\din_cReal[15]~input_o ),
	.cin(gnd),
	.combout(\c|ram~248_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~248 .lut_mask = 16'hFC30;
defparam \c|ram~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y52_N5
dffeas \c|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~248_combout ),
	.asdata(\din_cImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|ram~47 .is_wysiwyg = "true";
defparam \c|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N0
cycloneiv_lcell_comb \c|ram~413 (
// Equation(s):
// \c|ram~413_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\c|ram~31_q )))) # (!\readAddrImag[0]~input_o  & (\c|ram~15_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\c|ram~15_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\c|ram~31_q ),
	.cin(gnd),
	.combout(\c|ram~413_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~413 .lut_mask = 16'hAEA4;
defparam \c|ram~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N10
cycloneiv_lcell_comb \c|ram~414 (
// Equation(s):
// \c|ram~414_combout  = (\readAddrImag[1]~input_o  & ((\c|ram~413_combout  & ((\c|ram~63_q ))) # (!\c|ram~413_combout  & (\c|ram~47_q )))) # (!\readAddrImag[1]~input_o  & (((\c|ram~413_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\c|ram~47_q ),
	.datac(\c|ram~63_q ),
	.datad(\c|ram~413_combout ),
	.cin(gnd),
	.combout(\c|ram~414_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~414 .lut_mask = 16'hF588;
defparam \c|ram~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y52_N28
cycloneiv_lcell_comb \c|ram~415 (
// Equation(s):
// \c|ram~415_combout  = (\readAddrImag[2]~input_o  & (\c|ram~412_combout )) # (!\readAddrImag[2]~input_o  & ((\c|ram~414_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\c|ram~412_combout ),
	.datad(\c|ram~414_combout ),
	.cin(gnd),
	.combout(\c|ram~415_combout ),
	.cout());
// synopsys translate_off
defparam \c|ram~415 .lut_mask = 16'hF3C0;
defparam \c|ram~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y52_N29
dffeas \c|dout_b[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c|ram~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|dout_b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \c|dout_b[15] .is_wysiwyg = "true";
defparam \c|dout_b[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y54_N4
cycloneiv_lcell_comb \d|ram~131 (
// Equation(s):
// \d|ram~131_combout  = (\rtl~6_combout  & (\din_dReal[0]~input_o )) # (!\rtl~6_combout  & ((\d|ram~48_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(gnd),
	.datac(\d|ram~48_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\d|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~131 .lut_mask = 16'hAAF0;
defparam \d|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cycloneiv_io_ibuf \din_dImag[0]~input (
	.i(din_dImag[0]),
	.ibar(gnd),
	.o(\din_dImag[0]~input_o ));
// synopsys translate_off
defparam \din_dImag[0]~input .bus_hold = "false";
defparam \din_dImag[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y54_N5
dffeas \d|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~131_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~48 .is_wysiwyg = "true";
defparam \d|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y53_N18
cycloneiv_lcell_comb \d|ram~128 (
// Equation(s):
// \d|ram~128_combout  = (\rtl~0_combout  & (\din_dReal[0]~input_o )) # (!\rtl~0_combout  & ((\d|ram~32_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(gnd),
	.datac(\d|ram~32_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\d|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~128 .lut_mask = 16'hAAF0;
defparam \d|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y53_N19
dffeas \d|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~128_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~32 .is_wysiwyg = "true";
defparam \d|ram~32 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \din_dReal[0]~input (
	.i(din_dReal[0]),
	.ibar(gnd),
	.o(\din_dReal[0]~input_o ));
// synopsys translate_off
defparam \din_dReal[0]~input .bus_hold = "false";
defparam \din_dReal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N28
cycloneiv_lcell_comb \d|ram~129 (
// Equation(s):
// \d|ram~129_combout  = (\rtl~2_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~2_combout  & (\d|ram~16_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~16_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\d|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~129 .lut_mask = 16'hFC30;
defparam \d|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N29
dffeas \d|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~129_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~16 .is_wysiwyg = "true";
defparam \d|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N12
cycloneiv_lcell_comb \d|ram~130 (
// Equation(s):
// \d|ram~130_combout  = (\rtl~4_combout  & (\din_dReal[0]~input_o )) # (!\rtl~4_combout  & ((\d|ram~0_q )))

	.dataa(gnd),
	.datab(\din_dReal[0]~input_o ),
	.datac(\d|ram~0_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\d|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~130 .lut_mask = 16'hCCF0;
defparam \d|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y51_N13
dffeas \d|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~130_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~0 .is_wysiwyg = "true";
defparam \d|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N6
cycloneiv_lcell_comb \d|ram~258 (
// Equation(s):
// \d|ram~258_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & (\d|ram~16_q )) # (!\readAddrReal[0]~input_o  & ((\d|ram~0_q )))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~16_q ),
	.datad(\d|ram~0_q ),
	.cin(gnd),
	.combout(\d|ram~258_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~258 .lut_mask = 16'hD9C8;
defparam \d|ram~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N8
cycloneiv_lcell_comb \d|ram~259 (
// Equation(s):
// \d|ram~259_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~258_combout  & (\d|ram~48_q )) # (!\d|ram~258_combout  & ((\d|ram~32_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~258_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~48_q ),
	.datac(\d|ram~32_q ),
	.datad(\d|ram~258_combout ),
	.cin(gnd),
	.combout(\d|ram~259_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~259 .lut_mask = 16'hDDA0;
defparam \d|ram~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y51_N16
cycloneiv_lcell_comb \d|ram~132 (
// Equation(s):
// \d|ram~132_combout  = (\rtl~8_combout  & (\din_dReal[0]~input_o )) # (!\rtl~8_combout  & ((\d|ram~80_q )))

	.dataa(\din_dReal[0]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\d|ram~80_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~132 .lut_mask = 16'hB8B8;
defparam \d|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y51_N17
dffeas \d|ram~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~132_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~80 .is_wysiwyg = "true";
defparam \d|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N30
cycloneiv_lcell_comb \d|ram~133 (
// Equation(s):
// \d|ram~133_combout  = (\rtl~10_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~10_combout  & (\d|ram~96_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~96_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\d|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~133 .lut_mask = 16'hFA50;
defparam \d|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N31
dffeas \d|ram~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~133_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~96 .is_wysiwyg = "true";
defparam \d|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N16
cycloneiv_lcell_comb \d|ram~134 (
// Equation(s):
// \d|ram~134_combout  = (\rtl~12_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~12_combout  & (\d|ram~64_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~64_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\d|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~134 .lut_mask = 16'hFC30;
defparam \d|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N17
dffeas \d|ram~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~134_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~64 .is_wysiwyg = "true";
defparam \d|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N28
cycloneiv_lcell_comb \d|ram~256 (
// Equation(s):
// \d|ram~256_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\d|ram~96_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & ((\d|ram~64_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~96_q ),
	.datad(\d|ram~64_q ),
	.cin(gnd),
	.combout(\d|ram~256_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~256 .lut_mask = 16'hB9A8;
defparam \d|ram~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N24
cycloneiv_lcell_comb \d|ram~257 (
// Equation(s):
// \d|ram~257_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~256_combout  & (\d|ram~112_q )) # (!\d|ram~256_combout  & ((\d|ram~80_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~256_combout ))))

	.dataa(\d|ram~112_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~80_q ),
	.datad(\d|ram~256_combout ),
	.cin(gnd),
	.combout(\d|ram~257_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~257 .lut_mask = 16'hBBC0;
defparam \d|ram~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N18
cycloneiv_lcell_comb \d|ram~260 (
// Equation(s):
// \d|ram~260_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~257_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~259_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~259_combout ),
	.datad(\d|ram~257_combout ),
	.cin(gnd),
	.combout(\d|ram~260_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~260 .lut_mask = 16'hFA50;
defparam \d|ram~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y51_N19
dffeas \d|dout_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[0] .is_wysiwyg = "true";
defparam \d|dout_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N8
cycloneiv_io_ibuf \din_dReal[1]~input (
	.i(din_dReal[1]),
	.ibar(gnd),
	.o(\din_dReal[1]~input_o ));
// synopsys translate_off
defparam \din_dReal[1]~input .bus_hold = "false";
defparam \din_dReal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N0
cycloneiv_lcell_comb \d|ram~139 (
// Equation(s):
// \d|ram~139_combout  = (\rtl~6_combout  & ((\din_dReal[1]~input_o ))) # (!\rtl~6_combout  & (\d|ram~49_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\d|ram~49_q ),
	.datad(\din_dReal[1]~input_o ),
	.cin(gnd),
	.combout(\d|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~139 .lut_mask = 16'hFC30;
defparam \d|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N8
cycloneiv_io_ibuf \din_dImag[1]~input (
	.i(din_dImag[1]),
	.ibar(gnd),
	.o(\din_dImag[1]~input_o ));
// synopsys translate_off
defparam \din_dImag[1]~input .bus_hold = "false";
defparam \din_dImag[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y50_N1
dffeas \d|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~139_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~49 .is_wysiwyg = "true";
defparam \d|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y51_N4
cycloneiv_lcell_comb \d|ram~136 (
// Equation(s):
// \d|ram~136_combout  = (\rtl~0_combout  & (\din_dReal[1]~input_o )) # (!\rtl~0_combout  & ((\d|ram~33_q )))

	.dataa(\rtl~0_combout ),
	.datab(\din_dReal[1]~input_o ),
	.datac(\d|ram~33_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~136 .lut_mask = 16'hD8D8;
defparam \d|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y51_N5
dffeas \d|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~136_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~33 .is_wysiwyg = "true";
defparam \d|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N4
cycloneiv_lcell_comb \d|ram~137 (
// Equation(s):
// \d|ram~137_combout  = (\rtl~2_combout  & (\din_dReal[1]~input_o )) # (!\rtl~2_combout  & ((\d|ram~17_q )))

	.dataa(\din_dReal[1]~input_o ),
	.datab(gnd),
	.datac(\d|ram~17_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\d|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~137 .lut_mask = 16'hAAF0;
defparam \d|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y51_N5
dffeas \d|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~137_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~17 .is_wysiwyg = "true";
defparam \d|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N24
cycloneiv_lcell_comb \d|ram~138 (
// Equation(s):
// \d|ram~138_combout  = (\rtl~4_combout  & ((\din_dReal[1]~input_o ))) # (!\rtl~4_combout  & (\d|ram~1_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~1_q ),
	.datad(\din_dReal[1]~input_o ),
	.cin(gnd),
	.combout(\d|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~138 .lut_mask = 16'hFC30;
defparam \d|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y51_N25
dffeas \d|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~138_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~1 .is_wysiwyg = "true";
defparam \d|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N30
cycloneiv_lcell_comb \d|ram~263 (
// Equation(s):
// \d|ram~263_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & (\d|ram~17_q )) # (!\readAddrReal[0]~input_o  & ((\d|ram~1_q )))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~17_q ),
	.datad(\d|ram~1_q ),
	.cin(gnd),
	.combout(\d|ram~263_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~263 .lut_mask = 16'hD9C8;
defparam \d|ram~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N26
cycloneiv_lcell_comb \d|ram~264 (
// Equation(s):
// \d|ram~264_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~263_combout  & (\d|ram~49_q )) # (!\d|ram~263_combout  & ((\d|ram~33_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~263_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~49_q ),
	.datac(\d|ram~33_q ),
	.datad(\d|ram~263_combout ),
	.cin(gnd),
	.combout(\d|ram~264_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~264 .lut_mask = 16'hDDA0;
defparam \d|ram~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N12
cycloneiv_lcell_comb \d|ram~143 (
// Equation(s):
// \d|ram~143_combout  = (\rtl~14_combout  & ((\din_dReal[1]~input_o ))) # (!\rtl~14_combout  & (\d|ram~113_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~113_q ),
	.datad(\din_dReal[1]~input_o ),
	.cin(gnd),
	.combout(\d|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~143 .lut_mask = 16'hFA50;
defparam \d|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y55_N13
dffeas \d|ram~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~143_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~113 .is_wysiwyg = "true";
defparam \d|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y51_N6
cycloneiv_lcell_comb \d|ram~142 (
// Equation(s):
// \d|ram~142_combout  = (\rtl~12_combout  & (\din_dReal[1]~input_o )) # (!\rtl~12_combout  & ((\d|ram~65_q )))

	.dataa(\din_dReal[1]~input_o ),
	.datab(gnd),
	.datac(\d|ram~65_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\d|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~142 .lut_mask = 16'hAAF0;
defparam \d|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y51_N7
dffeas \d|ram~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~142_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~65 .is_wysiwyg = "true";
defparam \d|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N24
cycloneiv_lcell_comb \d|ram~141 (
// Equation(s):
// \d|ram~141_combout  = (\rtl~10_combout  & ((\din_dReal[1]~input_o ))) # (!\rtl~10_combout  & (\d|ram~97_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~97_q ),
	.datad(\din_dReal[1]~input_o ),
	.cin(gnd),
	.combout(\d|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~141 .lut_mask = 16'hFA50;
defparam \d|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N25
dffeas \d|ram~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~141_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~97 .is_wysiwyg = "true";
defparam \d|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N10
cycloneiv_lcell_comb \d|ram~261 (
// Equation(s):
// \d|ram~261_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\d|ram~97_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\d|ram~65_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~65_q ),
	.datad(\d|ram~97_q ),
	.cin(gnd),
	.combout(\d|ram~261_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~261 .lut_mask = 16'hBA98;
defparam \d|ram~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N16
cycloneiv_lcell_comb \d|ram~262 (
// Equation(s):
// \d|ram~262_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~261_combout  & ((\d|ram~113_q ))) # (!\d|ram~261_combout  & (\d|ram~81_q )))) # (!\readAddrReal[0]~input_o  & (((\d|ram~261_combout ))))

	.dataa(\d|ram~81_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~113_q ),
	.datad(\d|ram~261_combout ),
	.cin(gnd),
	.combout(\d|ram~262_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~262 .lut_mask = 16'hF388;
defparam \d|ram~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N0
cycloneiv_lcell_comb \d|ram~265 (
// Equation(s):
// \d|ram~265_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~262_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~264_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~264_combout ),
	.datad(\d|ram~262_combout ),
	.cin(gnd),
	.combout(\d|ram~265_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~265 .lut_mask = 16'hFA50;
defparam \d|ram~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y51_N1
dffeas \d|dout_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[1] .is_wysiwyg = "true";
defparam \d|dout_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N8
cycloneiv_io_ibuf \din_dReal[2]~input (
	.i(din_dReal[2]),
	.ibar(gnd),
	.o(\din_dReal[2]~input_o ));
// synopsys translate_off
defparam \din_dReal[2]~input .bus_hold = "false";
defparam \din_dReal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N18
cycloneiv_lcell_comb \d|ram~145 (
// Equation(s):
// \d|ram~145_combout  = (\rtl~2_combout  & (\din_dReal[2]~input_o )) # (!\rtl~2_combout  & ((\d|ram~18_q )))

	.dataa(gnd),
	.datab(\din_dReal[2]~input_o ),
	.datac(\d|ram~18_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\d|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~145 .lut_mask = 16'hCCF0;
defparam \d|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \din_dImag[2]~input (
	.i(din_dImag[2]),
	.ibar(gnd),
	.o(\din_dImag[2]~input_o ));
// synopsys translate_off
defparam \din_dImag[2]~input .bus_hold = "false";
defparam \din_dImag[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X91_Y51_N19
dffeas \d|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~145_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~18 .is_wysiwyg = "true";
defparam \d|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N30
cycloneiv_lcell_comb \d|ram~268 (
// Equation(s):
// \d|ram~268_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\d|ram~18_q ))) # (!\readAddrReal[0]~input_o  & (\d|ram~2_q ))))

	.dataa(\d|ram~2_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\d|ram~18_q ),
	.cin(gnd),
	.combout(\d|ram~268_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~268 .lut_mask = 16'hF2C2;
defparam \d|ram~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y50_N0
cycloneiv_lcell_comb \d|ram~147 (
// Equation(s):
// \d|ram~147_combout  = (\rtl~6_combout  & (\din_dReal[2]~input_o )) # (!\rtl~6_combout  & ((\d|ram~50_q )))

	.dataa(\din_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~50_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\d|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~147 .lut_mask = 16'hAAF0;
defparam \d|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y50_N1
dffeas \d|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~147_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~50 .is_wysiwyg = "true";
defparam \d|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N4
cycloneiv_lcell_comb \d|ram~269 (
// Equation(s):
// \d|ram~269_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~268_combout  & ((\d|ram~50_q ))) # (!\d|ram~268_combout  & (\d|ram~34_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~268_combout ))))

	.dataa(\d|ram~34_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~268_combout ),
	.datad(\d|ram~50_q ),
	.cin(gnd),
	.combout(\d|ram~269_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~269 .lut_mask = 16'hF838;
defparam \d|ram~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N20
cycloneiv_lcell_comb \d|ram~148 (
// Equation(s):
// \d|ram~148_combout  = (\rtl~8_combout  & (\din_dReal[2]~input_o )) # (!\rtl~8_combout  & ((\d|ram~82_q )))

	.dataa(gnd),
	.datab(\din_dReal[2]~input_o ),
	.datac(\d|ram~82_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\d|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~148 .lut_mask = 16'hCCF0;
defparam \d|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N21
dffeas \d|ram~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~148_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~82 .is_wysiwyg = "true";
defparam \d|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N14
cycloneiv_lcell_comb \d|ram~149 (
// Equation(s):
// \d|ram~149_combout  = (\rtl~10_combout  & (\din_dReal[2]~input_o )) # (!\rtl~10_combout  & ((\d|ram~98_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_dReal[2]~input_o ),
	.datac(\d|ram~98_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~149 .lut_mask = 16'hD8D8;
defparam \d|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N15
dffeas \d|ram~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~149_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~98 .is_wysiwyg = "true";
defparam \d|ram~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y51_N28
cycloneiv_lcell_comb \d|ram~150 (
// Equation(s):
// \d|ram~150_combout  = (\rtl~12_combout  & (\din_dReal[2]~input_o )) # (!\rtl~12_combout  & ((\d|ram~66_q )))

	.dataa(\din_dReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~66_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\d|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~150 .lut_mask = 16'hAAF0;
defparam \d|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y51_N29
dffeas \d|ram~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~150_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~66 .is_wysiwyg = "true";
defparam \d|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N10
cycloneiv_lcell_comb \d|ram~266 (
// Equation(s):
// \d|ram~266_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\d|ram~98_q )) # (!\readAddrReal[1]~input_o  & ((\d|ram~66_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~98_q ),
	.datad(\d|ram~66_q ),
	.cin(gnd),
	.combout(\d|ram~266_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~266 .lut_mask = 16'hD9C8;
defparam \d|ram~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N20
cycloneiv_lcell_comb \d|ram~267 (
// Equation(s):
// \d|ram~267_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~266_combout  & (\d|ram~114_q )) # (!\d|ram~266_combout  & ((\d|ram~82_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~266_combout ))))

	.dataa(\d|ram~114_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~82_q ),
	.datad(\d|ram~266_combout ),
	.cin(gnd),
	.combout(\d|ram~267_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~267 .lut_mask = 16'hBBC0;
defparam \d|ram~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N16
cycloneiv_lcell_comb \d|ram~270 (
// Equation(s):
// \d|ram~270_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~267_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~269_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~269_combout ),
	.datad(\d|ram~267_combout ),
	.cin(gnd),
	.combout(\d|ram~270_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~270 .lut_mask = 16'hFC30;
defparam \d|ram~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y51_N17
dffeas \d|dout_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[2] .is_wysiwyg = "true";
defparam \d|dout_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N1
cycloneiv_io_ibuf \din_dReal[3]~input (
	.i(din_dReal[3]),
	.ibar(gnd),
	.o(\din_dReal[3]~input_o ));
// synopsys translate_off
defparam \din_dReal[3]~input .bus_hold = "false";
defparam \din_dReal[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N14
cycloneiv_lcell_comb \d|ram~156 (
// Equation(s):
// \d|ram~156_combout  = (\rtl~8_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~8_combout  & (\d|ram~83_q ))

	.dataa(gnd),
	.datab(\rtl~8_combout ),
	.datac(\d|ram~83_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~156 .lut_mask = 16'hFC30;
defparam \d|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N1
cycloneiv_io_ibuf \din_dImag[3]~input (
	.i(din_dImag[3]),
	.ibar(gnd),
	.o(\din_dImag[3]~input_o ));
// synopsys translate_off
defparam \din_dImag[3]~input .bus_hold = "false";
defparam \din_dImag[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y55_N15
dffeas \d|ram~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~156_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~83 .is_wysiwyg = "true";
defparam \d|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N8
cycloneiv_lcell_comb \d|ram~157 (
// Equation(s):
// \d|ram~157_combout  = (\rtl~10_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~10_combout  & (\d|ram~99_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~99_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~157 .lut_mask = 16'hFA50;
defparam \d|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N9
dffeas \d|ram~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~157_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~99 .is_wysiwyg = "true";
defparam \d|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N18
cycloneiv_lcell_comb \d|ram~158 (
// Equation(s):
// \d|ram~158_combout  = (\rtl~12_combout  & (\din_dReal[3]~input_o )) # (!\rtl~12_combout  & ((\d|ram~67_q )))

	.dataa(\din_dReal[3]~input_o ),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~67_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~158 .lut_mask = 16'hB8B8;
defparam \d|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N19
dffeas \d|ram~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~158_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~67 .is_wysiwyg = "true";
defparam \d|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N18
cycloneiv_lcell_comb \d|ram~271 (
// Equation(s):
// \d|ram~271_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\d|ram~99_q )) # (!\readAddrReal[1]~input_o  & ((\d|ram~67_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~99_q ),
	.datad(\d|ram~67_q ),
	.cin(gnd),
	.combout(\d|ram~271_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~271 .lut_mask = 16'hD9C8;
defparam \d|ram~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N8
cycloneiv_lcell_comb \d|ram~272 (
// Equation(s):
// \d|ram~272_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~271_combout  & (\d|ram~115_q )) # (!\d|ram~271_combout  & ((\d|ram~83_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~271_combout ))))

	.dataa(\d|ram~115_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~83_q ),
	.datad(\d|ram~271_combout ),
	.cin(gnd),
	.combout(\d|ram~272_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~272 .lut_mask = 16'hBBC0;
defparam \d|ram~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y50_N26
cycloneiv_lcell_comb \d|ram~155 (
// Equation(s):
// \d|ram~155_combout  = (\rtl~6_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~6_combout  & (\d|ram~51_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\d|ram~51_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~155 .lut_mask = 16'hFA50;
defparam \d|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y50_N27
dffeas \d|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~155_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~51 .is_wysiwyg = "true";
defparam \d|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N16
cycloneiv_lcell_comb \d|ram~153 (
// Equation(s):
// \d|ram~153_combout  = (\rtl~2_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~2_combout  & (\d|ram~19_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\d|ram~19_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~153 .lut_mask = 16'hFA50;
defparam \d|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y51_N17
dffeas \d|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~153_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~19 .is_wysiwyg = "true";
defparam \d|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N12
cycloneiv_lcell_comb \d|ram~154 (
// Equation(s):
// \d|ram~154_combout  = (\rtl~4_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~4_combout  & (\d|ram~3_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~3_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~154 .lut_mask = 16'hFC30;
defparam \d|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y51_N13
dffeas \d|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~154_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~3 .is_wysiwyg = "true";
defparam \d|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N8
cycloneiv_lcell_comb \d|ram~273 (
// Equation(s):
// \d|ram~273_combout  = (\readAddrReal[1]~input_o  & (((\readAddrReal[0]~input_o )))) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & (\d|ram~19_q )) # (!\readAddrReal[0]~input_o  & ((\d|ram~3_q )))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~19_q ),
	.datac(\readAddrReal[0]~input_o ),
	.datad(\d|ram~3_q ),
	.cin(gnd),
	.combout(\d|ram~273_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~273 .lut_mask = 16'hE5E0;
defparam \d|ram~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N2
cycloneiv_lcell_comb \d|ram~274 (
// Equation(s):
// \d|ram~274_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~273_combout  & ((\d|ram~51_q ))) # (!\d|ram~273_combout  & (\d|ram~35_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~273_combout ))))

	.dataa(\d|ram~35_q ),
	.datab(\d|ram~51_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~273_combout ),
	.cin(gnd),
	.combout(\d|ram~274_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~274 .lut_mask = 16'hCFA0;
defparam \d|ram~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N14
cycloneiv_lcell_comb \d|ram~275 (
// Equation(s):
// \d|ram~275_combout  = (\readAddrReal[2]~input_o  & (\d|ram~272_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~274_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~272_combout ),
	.datad(\d|ram~274_combout ),
	.cin(gnd),
	.combout(\d|ram~275_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~275 .lut_mask = 16'hF3C0;
defparam \d|ram~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y51_N15
dffeas \d|dout_a[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[3] .is_wysiwyg = "true";
defparam \d|dout_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \din_dReal[4]~input (
	.i(din_dReal[4]),
	.ibar(gnd),
	.o(\din_dReal[4]~input_o ));
// synopsys translate_off
defparam \din_dReal[4]~input .bus_hold = "false";
defparam \din_dReal[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N28
cycloneiv_lcell_comb \d|ram~167 (
// Equation(s):
// \d|ram~167_combout  = (\rtl~14_combout  & (\din_dReal[4]~input_o )) # (!\rtl~14_combout  & ((\d|ram~116_q )))

	.dataa(\rtl~14_combout ),
	.datab(\din_dReal[4]~input_o ),
	.datac(\d|ram~116_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~167 .lut_mask = 16'hD8D8;
defparam \d|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \din_dImag[4]~input (
	.i(din_dImag[4]),
	.ibar(gnd),
	.o(\din_dImag[4]~input_o ));
// synopsys translate_off
defparam \din_dImag[4]~input .bus_hold = "false";
defparam \din_dImag[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y50_N29
dffeas \d|ram~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~167_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~116 .is_wysiwyg = "true";
defparam \d|ram~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N16
cycloneiv_lcell_comb \d|ram~164 (
// Equation(s):
// \d|ram~164_combout  = (\rtl~8_combout  & (\din_dReal[4]~input_o )) # (!\rtl~8_combout  & ((\d|ram~84_q )))

	.dataa(\din_dReal[4]~input_o ),
	.datab(gnd),
	.datac(\d|ram~84_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\d|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~164 .lut_mask = 16'hAAF0;
defparam \d|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y52_N17
dffeas \d|ram~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~164_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~84 .is_wysiwyg = "true";
defparam \d|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N10
cycloneiv_lcell_comb \d|ram~165 (
// Equation(s):
// \d|ram~165_combout  = (\rtl~10_combout  & ((\din_dReal[4]~input_o ))) # (!\rtl~10_combout  & (\d|ram~100_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~100_q ),
	.datad(\din_dReal[4]~input_o ),
	.cin(gnd),
	.combout(\d|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~165 .lut_mask = 16'hFA50;
defparam \d|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N11
dffeas \d|ram~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~165_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~100 .is_wysiwyg = "true";
defparam \d|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N16
cycloneiv_lcell_comb \d|ram~166 (
// Equation(s):
// \d|ram~166_combout  = (\rtl~12_combout  & (\din_dReal[4]~input_o )) # (!\rtl~12_combout  & ((\d|ram~68_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\d|ram~68_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\d|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~166 .lut_mask = 16'hCCF0;
defparam \d|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N17
dffeas \d|ram~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~166_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~68 .is_wysiwyg = "true";
defparam \d|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N16
cycloneiv_lcell_comb \d|ram~276 (
// Equation(s):
// \d|ram~276_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\d|ram~100_q )) # (!\readAddrReal[1]~input_o  & ((\d|ram~68_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~100_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~68_q ),
	.cin(gnd),
	.combout(\d|ram~276_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~276 .lut_mask = 16'hE5E0;
defparam \d|ram~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N26
cycloneiv_lcell_comb \d|ram~277 (
// Equation(s):
// \d|ram~277_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~276_combout  & (\d|ram~116_q )) # (!\d|ram~276_combout  & ((\d|ram~84_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~276_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~116_q ),
	.datac(\d|ram~84_q ),
	.datad(\d|ram~276_combout ),
	.cin(gnd),
	.combout(\d|ram~277_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~277 .lut_mask = 16'hDDA0;
defparam \d|ram~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N26
cycloneiv_lcell_comb \d|ram~163 (
// Equation(s):
// \d|ram~163_combout  = (\rtl~6_combout  & ((\din_dReal[4]~input_o ))) # (!\rtl~6_combout  & (\d|ram~52_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\d|ram~52_q ),
	.datad(\din_dReal[4]~input_o ),
	.cin(gnd),
	.combout(\d|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~163 .lut_mask = 16'hFC30;
defparam \d|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N27
dffeas \d|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~163_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~52 .is_wysiwyg = "true";
defparam \d|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y52_N6
cycloneiv_lcell_comb \d|ram~160 (
// Equation(s):
// \d|ram~160_combout  = (\rtl~0_combout  & ((\din_dReal[4]~input_o ))) # (!\rtl~0_combout  & (\d|ram~36_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\d|ram~36_q ),
	.datad(\din_dReal[4]~input_o ),
	.cin(gnd),
	.combout(\d|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~160 .lut_mask = 16'hFC30;
defparam \d|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y52_N7
dffeas \d|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~160_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~36 .is_wysiwyg = "true";
defparam \d|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N4
cycloneiv_lcell_comb \d|ram~162 (
// Equation(s):
// \d|ram~162_combout  = (\rtl~4_combout  & (\din_dReal[4]~input_o )) # (!\rtl~4_combout  & ((\d|ram~4_q )))

	.dataa(\din_dReal[4]~input_o ),
	.datab(gnd),
	.datac(\d|ram~4_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\d|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~162 .lut_mask = 16'hAAF0;
defparam \d|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y52_N5
dffeas \d|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~162_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~4 .is_wysiwyg = "true";
defparam \d|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N10
cycloneiv_lcell_comb \d|ram~161 (
// Equation(s):
// \d|ram~161_combout  = (\rtl~2_combout  & (\din_dReal[4]~input_o )) # (!\rtl~2_combout  & ((\d|ram~20_q )))

	.dataa(gnd),
	.datab(\din_dReal[4]~input_o ),
	.datac(\d|ram~20_q ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\d|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~161 .lut_mask = 16'hCCF0;
defparam \d|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y51_N11
dffeas \d|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~161_combout ),
	.asdata(\din_dImag[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~20 .is_wysiwyg = "true";
defparam \d|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N24
cycloneiv_lcell_comb \d|ram~278 (
// Equation(s):
// \d|ram~278_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~20_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\d|ram~4_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~4_q ),
	.datad(\d|ram~20_q ),
	.cin(gnd),
	.combout(\d|ram~278_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~278 .lut_mask = 16'hBA98;
defparam \d|ram~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N2
cycloneiv_lcell_comb \d|ram~279 (
// Equation(s):
// \d|ram~279_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~278_combout  & (\d|ram~52_q )) # (!\d|ram~278_combout  & ((\d|ram~36_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~278_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~52_q ),
	.datac(\d|ram~36_q ),
	.datad(\d|ram~278_combout ),
	.cin(gnd),
	.combout(\d|ram~279_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~279 .lut_mask = 16'hDDA0;
defparam \d|ram~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N6
cycloneiv_lcell_comb \d|ram~280 (
// Equation(s):
// \d|ram~280_combout  = (\readAddrReal[2]~input_o  & (\d|ram~277_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~279_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~277_combout ),
	.datad(\d|ram~279_combout ),
	.cin(gnd),
	.combout(\d|ram~280_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~280 .lut_mask = 16'hF3C0;
defparam \d|ram~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y52_N7
dffeas \d|dout_a[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[4] .is_wysiwyg = "true";
defparam \d|dout_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N8
cycloneiv_io_ibuf \din_dReal[5]~input (
	.i(din_dReal[5]),
	.ibar(gnd),
	.o(\din_dReal[5]~input_o ));
// synopsys translate_off
defparam \din_dReal[5]~input .bus_hold = "false";
defparam \din_dReal[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N22
cycloneiv_lcell_comb \d|ram~175 (
// Equation(s):
// \d|ram~175_combout  = (\rtl~14_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~14_combout  & (\d|ram~117_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~117_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\d|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~175 .lut_mask = 16'hFA50;
defparam \d|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N1
cycloneiv_io_ibuf \din_dImag[5]~input (
	.i(din_dImag[5]),
	.ibar(gnd),
	.o(\din_dImag[5]~input_o ));
// synopsys translate_off
defparam \din_dImag[5]~input .bus_hold = "false";
defparam \din_dImag[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X91_Y55_N23
dffeas \d|ram~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~175_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~117 .is_wysiwyg = "true";
defparam \d|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y52_N26
cycloneiv_lcell_comb \d|ram~172 (
// Equation(s):
// \d|ram~172_combout  = (\rtl~8_combout  & (\din_dReal[5]~input_o )) # (!\rtl~8_combout  & ((\d|ram~85_q )))

	.dataa(\din_dReal[5]~input_o ),
	.datab(gnd),
	.datac(\d|ram~85_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\d|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~172 .lut_mask = 16'hAAF0;
defparam \d|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y52_N27
dffeas \d|ram~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~172_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~85 .is_wysiwyg = "true";
defparam \d|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N20
cycloneiv_lcell_comb \d|ram~173 (
// Equation(s):
// \d|ram~173_combout  = (\rtl~10_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~10_combout  & (\d|ram~101_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~101_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\d|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~173 .lut_mask = 16'hFA50;
defparam \d|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N21
dffeas \d|ram~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~173_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~101 .is_wysiwyg = "true";
defparam \d|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N12
cycloneiv_lcell_comb \d|ram~174 (
// Equation(s):
// \d|ram~174_combout  = (\rtl~12_combout  & (\din_dReal[5]~input_o )) # (!\rtl~12_combout  & ((\d|ram~69_q )))

	.dataa(\din_dReal[5]~input_o ),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~69_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~174 .lut_mask = 16'hB8B8;
defparam \d|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N13
dffeas \d|ram~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~174_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~69 .is_wysiwyg = "true";
defparam \d|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N0
cycloneiv_lcell_comb \d|ram~281 (
// Equation(s):
// \d|ram~281_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\d|ram~101_q )) # (!\readAddrReal[1]~input_o  & ((\d|ram~69_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~101_q ),
	.datad(\d|ram~69_q ),
	.cin(gnd),
	.combout(\d|ram~281_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~281 .lut_mask = 16'hD9C8;
defparam \d|ram~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N14
cycloneiv_lcell_comb \d|ram~282 (
// Equation(s):
// \d|ram~282_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~281_combout  & (\d|ram~117_q )) # (!\d|ram~281_combout  & ((\d|ram~85_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~281_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~117_q ),
	.datac(\d|ram~85_q ),
	.datad(\d|ram~281_combout ),
	.cin(gnd),
	.combout(\d|ram~282_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~282 .lut_mask = 16'hDDA0;
defparam \d|ram~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N28
cycloneiv_lcell_comb \d|ram~171 (
// Equation(s):
// \d|ram~171_combout  = (\rtl~6_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~6_combout  & (\d|ram~53_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\d|ram~53_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\d|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~171 .lut_mask = 16'hFC30;
defparam \d|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N29
dffeas \d|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~171_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~53 .is_wysiwyg = "true";
defparam \d|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N28
cycloneiv_lcell_comb \d|ram~170 (
// Equation(s):
// \d|ram~170_combout  = (\rtl~4_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~4_combout  & (\d|ram~5_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~5_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\d|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~170 .lut_mask = 16'hFC30;
defparam \d|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y53_N29
dffeas \d|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~170_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~5 .is_wysiwyg = "true";
defparam \d|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N6
cycloneiv_lcell_comb \d|ram~169 (
// Equation(s):
// \d|ram~169_combout  = (\rtl~2_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~2_combout  & (\d|ram~21_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~21_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\d|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~169 .lut_mask = 16'hFC30;
defparam \d|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N7
dffeas \d|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~169_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~21 .is_wysiwyg = "true";
defparam \d|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N28
cycloneiv_lcell_comb \d|ram~283 (
// Equation(s):
// \d|ram~283_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~21_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\d|ram~5_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~5_q ),
	.datad(\d|ram~21_q ),
	.cin(gnd),
	.combout(\d|ram~283_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~283 .lut_mask = 16'hBA98;
defparam \d|ram~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N10
cycloneiv_lcell_comb \d|ram~284 (
// Equation(s):
// \d|ram~284_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~283_combout  & ((\d|ram~53_q ))) # (!\d|ram~283_combout  & (\d|ram~37_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~283_combout ))))

	.dataa(\d|ram~37_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~53_q ),
	.datad(\d|ram~283_combout ),
	.cin(gnd),
	.combout(\d|ram~284_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~284 .lut_mask = 16'hF388;
defparam \d|ram~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N8
cycloneiv_lcell_comb \d|ram~285 (
// Equation(s):
// \d|ram~285_combout  = (\readAddrReal[2]~input_o  & (\d|ram~282_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~284_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~282_combout ),
	.datad(\d|ram~284_combout ),
	.cin(gnd),
	.combout(\d|ram~285_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~285 .lut_mask = 16'hF3C0;
defparam \d|ram~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y52_N9
dffeas \d|dout_a[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[5] .is_wysiwyg = "true";
defparam \d|dout_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N1
cycloneiv_io_ibuf \din_dReal[6]~input (
	.i(din_dReal[6]),
	.ibar(gnd),
	.o(\din_dReal[6]~input_o ));
// synopsys translate_off
defparam \din_dReal[6]~input .bus_hold = "false";
defparam \din_dReal[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y54_N0
cycloneiv_lcell_comb \d|ram~180 (
// Equation(s):
// \d|ram~180_combout  = (\rtl~8_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~8_combout  & (\d|ram~86_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\d|ram~86_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\d|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~180 .lut_mask = 16'hFA50;
defparam \d|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N1
cycloneiv_io_ibuf \din_dImag[6]~input (
	.i(din_dImag[6]),
	.ibar(gnd),
	.o(\din_dImag[6]~input_o ));
// synopsys translate_off
defparam \din_dImag[6]~input .bus_hold = "false";
defparam \din_dImag[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y54_N1
dffeas \d|ram~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~180_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~86 .is_wysiwyg = "true";
defparam \d|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N24
cycloneiv_lcell_comb \d|ram~183 (
// Equation(s):
// \d|ram~183_combout  = (\rtl~14_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~14_combout  & (\d|ram~118_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~118_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\d|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~183 .lut_mask = 16'hFA50;
defparam \d|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y55_N25
dffeas \d|ram~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~183_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~118 .is_wysiwyg = "true";
defparam \d|ram~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N22
cycloneiv_lcell_comb \d|ram~182 (
// Equation(s):
// \d|ram~182_combout  = (\rtl~12_combout  & (\din_dReal[6]~input_o )) # (!\rtl~12_combout  & ((\d|ram~70_q )))

	.dataa(\din_dReal[6]~input_o ),
	.datab(gnd),
	.datac(\d|ram~70_q ),
	.datad(\rtl~12_combout ),
	.cin(gnd),
	.combout(\d|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~182 .lut_mask = 16'hAAF0;
defparam \d|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N23
dffeas \d|ram~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~182_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~70 .is_wysiwyg = "true";
defparam \d|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N6
cycloneiv_lcell_comb \d|ram~181 (
// Equation(s):
// \d|ram~181_combout  = (\rtl~10_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~10_combout  & (\d|ram~102_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~102_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\d|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~181 .lut_mask = 16'hFA50;
defparam \d|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N7
dffeas \d|ram~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~181_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~102 .is_wysiwyg = "true";
defparam \d|ram~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N16
cycloneiv_lcell_comb \d|ram~286 (
// Equation(s):
// \d|ram~286_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\d|ram~102_q ))) # (!\readAddrReal[1]~input_o  & (\d|ram~70_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~70_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~102_q ),
	.cin(gnd),
	.combout(\d|ram~286_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~286 .lut_mask = 16'hF4A4;
defparam \d|ram~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N26
cycloneiv_lcell_comb \d|ram~287 (
// Equation(s):
// \d|ram~287_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~286_combout  & ((\d|ram~118_q ))) # (!\d|ram~286_combout  & (\d|ram~86_q )))) # (!\readAddrReal[0]~input_o  & (((\d|ram~286_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~86_q ),
	.datac(\d|ram~118_q ),
	.datad(\d|ram~286_combout ),
	.cin(gnd),
	.combout(\d|ram~287_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~287 .lut_mask = 16'hF588;
defparam \d|ram~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N18
cycloneiv_lcell_comb \d|ram~176 (
// Equation(s):
// \d|ram~176_combout  = (\rtl~0_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~0_combout  & (\d|ram~38_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~38_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\d|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~176 .lut_mask = 16'hFA50;
defparam \d|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N19
dffeas \d|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~176_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~38 .is_wysiwyg = "true";
defparam \d|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N4
cycloneiv_lcell_comb \d|ram~178 (
// Equation(s):
// \d|ram~178_combout  = (\rtl~4_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~4_combout  & (\d|ram~6_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\d|ram~6_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\d|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~178 .lut_mask = 16'hFA50;
defparam \d|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y54_N5
dffeas \d|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~178_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~6 .is_wysiwyg = "true";
defparam \d|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y54_N16
cycloneiv_lcell_comb \d|ram~177 (
// Equation(s):
// \d|ram~177_combout  = (\rtl~2_combout  & ((\din_dReal[6]~input_o ))) # (!\rtl~2_combout  & (\d|ram~22_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~22_q ),
	.datad(\din_dReal[6]~input_o ),
	.cin(gnd),
	.combout(\d|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~177 .lut_mask = 16'hFC30;
defparam \d|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y54_N17
dffeas \d|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~177_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~22 .is_wysiwyg = "true";
defparam \d|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N28
cycloneiv_lcell_comb \d|ram~288 (
// Equation(s):
// \d|ram~288_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~22_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\d|ram~6_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~6_q ),
	.datad(\d|ram~22_q ),
	.cin(gnd),
	.combout(\d|ram~288_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~288 .lut_mask = 16'hBA98;
defparam \d|ram~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N10
cycloneiv_lcell_comb \d|ram~289 (
// Equation(s):
// \d|ram~289_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~288_combout  & (\d|ram~54_q )) # (!\d|ram~288_combout  & ((\d|ram~38_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~288_combout ))))

	.dataa(\d|ram~54_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~38_q ),
	.datad(\d|ram~288_combout ),
	.cin(gnd),
	.combout(\d|ram~289_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~289 .lut_mask = 16'hBBC0;
defparam \d|ram~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N18
cycloneiv_lcell_comb \d|ram~290 (
// Equation(s):
// \d|ram~290_combout  = (\readAddrReal[2]~input_o  & (\d|ram~287_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~289_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~287_combout ),
	.datad(\d|ram~289_combout ),
	.cin(gnd),
	.combout(\d|ram~290_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~290 .lut_mask = 16'hF3C0;
defparam \d|ram~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y54_N19
dffeas \d|dout_a[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[6] .is_wysiwyg = "true";
defparam \d|dout_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N22
cycloneiv_io_ibuf \din_dReal[7]~input (
	.i(din_dReal[7]),
	.ibar(gnd),
	.o(\din_dReal[7]~input_o ));
// synopsys translate_off
defparam \din_dReal[7]~input .bus_hold = "false";
defparam \din_dReal[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N18
cycloneiv_lcell_comb \d|ram~191 (
// Equation(s):
// \d|ram~191_combout  = (\rtl~14_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~14_combout  & (\d|ram~119_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~119_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\d|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~191 .lut_mask = 16'hFA50;
defparam \d|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N8
cycloneiv_io_ibuf \din_dImag[7]~input (
	.i(din_dImag[7]),
	.ibar(gnd),
	.o(\din_dImag[7]~input_o ));
// synopsys translate_off
defparam \din_dImag[7]~input .bus_hold = "false";
defparam \din_dImag[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X91_Y55_N19
dffeas \d|ram~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~191_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~119 .is_wysiwyg = "true";
defparam \d|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N28
cycloneiv_lcell_comb \d|ram~190 (
// Equation(s):
// \d|ram~190_combout  = (\rtl~12_combout  & ((\din_dReal[7]~input_o ))) # (!\rtl~12_combout  & (\d|ram~71_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~71_q ),
	.datad(\din_dReal[7]~input_o ),
	.cin(gnd),
	.combout(\d|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~190 .lut_mask = 16'hFC30;
defparam \d|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N29
dffeas \d|ram~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~190_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~71 .is_wysiwyg = "true";
defparam \d|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N28
cycloneiv_lcell_comb \d|ram~189 (
// Equation(s):
// \d|ram~189_combout  = (\rtl~10_combout  & (\din_dReal[7]~input_o )) # (!\rtl~10_combout  & ((\d|ram~103_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_dReal[7]~input_o ),
	.datac(\d|ram~103_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~189 .lut_mask = 16'hD8D8;
defparam \d|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N29
dffeas \d|ram~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~189_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~103 .is_wysiwyg = "true";
defparam \d|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N12
cycloneiv_lcell_comb \d|ram~291 (
// Equation(s):
// \d|ram~291_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\d|ram~103_q ))) # (!\readAddrReal[1]~input_o  & (\d|ram~71_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~71_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~103_q ),
	.cin(gnd),
	.combout(\d|ram~291_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~291 .lut_mask = 16'hF4A4;
defparam \d|ram~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N30
cycloneiv_lcell_comb \d|ram~292 (
// Equation(s):
// \d|ram~292_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~291_combout  & ((\d|ram~119_q ))) # (!\d|ram~291_combout  & (\d|ram~87_q )))) # (!\readAddrReal[0]~input_o  & (((\d|ram~291_combout ))))

	.dataa(\d|ram~87_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~119_q ),
	.datad(\d|ram~291_combout ),
	.cin(gnd),
	.combout(\d|ram~292_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~292 .lut_mask = 16'hF388;
defparam \d|ram~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N4
cycloneiv_lcell_comb \d|ram~184 (
// Equation(s):
// \d|ram~184_combout  = (\rtl~0_combout  & (\din_dReal[7]~input_o )) # (!\rtl~0_combout  & ((\d|ram~39_q )))

	.dataa(\rtl~0_combout ),
	.datab(\din_dReal[7]~input_o ),
	.datac(\d|ram~39_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~184 .lut_mask = 16'hD8D8;
defparam \d|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N5
dffeas \d|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~184_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~39 .is_wysiwyg = "true";
defparam \d|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y56_N16
cycloneiv_lcell_comb \d|ram~187 (
// Equation(s):
// \d|ram~187_combout  = (\rtl~6_combout  & (\din_dReal[7]~input_o )) # (!\rtl~6_combout  & ((\d|ram~55_q )))

	.dataa(gnd),
	.datab(\din_dReal[7]~input_o ),
	.datac(\d|ram~55_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\d|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~187 .lut_mask = 16'hCCF0;
defparam \d|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y56_N17
dffeas \d|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~187_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~55 .is_wysiwyg = "true";
defparam \d|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N0
cycloneiv_lcell_comb \d|ram~185 (
// Equation(s):
// \d|ram~185_combout  = (\rtl~2_combout  & (\din_dReal[7]~input_o )) # (!\rtl~2_combout  & ((\d|ram~23_q )))

	.dataa(\din_dReal[7]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~23_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~185 .lut_mask = 16'hB8B8;
defparam \d|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N1
dffeas \d|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~185_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~23 .is_wysiwyg = "true";
defparam \d|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N0
cycloneiv_lcell_comb \d|ram~186 (
// Equation(s):
// \d|ram~186_combout  = (\rtl~4_combout  & (\din_dReal[7]~input_o )) # (!\rtl~4_combout  & ((\d|ram~7_q )))

	.dataa(\rtl~4_combout ),
	.datab(\din_dReal[7]~input_o ),
	.datac(\d|ram~7_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~186 .lut_mask = 16'hD8D8;
defparam \d|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y53_N1
dffeas \d|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~186_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~7 .is_wysiwyg = "true";
defparam \d|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N0
cycloneiv_lcell_comb \d|ram~293 (
// Equation(s):
// \d|ram~293_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~23_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\d|ram~7_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~23_q ),
	.datad(\d|ram~7_q ),
	.cin(gnd),
	.combout(\d|ram~293_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~293 .lut_mask = 16'hB9A8;
defparam \d|ram~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N2
cycloneiv_lcell_comb \d|ram~294 (
// Equation(s):
// \d|ram~294_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~293_combout  & ((\d|ram~55_q ))) # (!\d|ram~293_combout  & (\d|ram~39_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~293_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~39_q ),
	.datac(\d|ram~55_q ),
	.datad(\d|ram~293_combout ),
	.cin(gnd),
	.combout(\d|ram~294_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~294 .lut_mask = 16'hF588;
defparam \d|ram~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N8
cycloneiv_lcell_comb \d|ram~295 (
// Equation(s):
// \d|ram~295_combout  = (\readAddrReal[2]~input_o  & (\d|ram~292_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~294_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~292_combout ),
	.datad(\d|ram~294_combout ),
	.cin(gnd),
	.combout(\d|ram~295_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~295 .lut_mask = 16'hF3C0;
defparam \d|ram~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y54_N9
dffeas \d|dout_a[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[7] .is_wysiwyg = "true";
defparam \d|dout_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N15
cycloneiv_io_ibuf \din_dReal[8]~input (
	.i(din_dReal[8]),
	.ibar(gnd),
	.o(\din_dReal[8]~input_o ));
// synopsys translate_off
defparam \din_dReal[8]~input .bus_hold = "false";
defparam \din_dReal[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N30
cycloneiv_lcell_comb \d|ram~192 (
// Equation(s):
// \d|ram~192_combout  = (\rtl~0_combout  & ((\din_dReal[8]~input_o ))) # (!\rtl~0_combout  & (\d|ram~40_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~40_q ),
	.datad(\din_dReal[8]~input_o ),
	.cin(gnd),
	.combout(\d|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~192 .lut_mask = 16'hFA50;
defparam \d|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N8
cycloneiv_io_ibuf \din_dImag[8]~input (
	.i(din_dImag[8]),
	.ibar(gnd),
	.o(\din_dImag[8]~input_o ));
// synopsys translate_off
defparam \din_dImag[8]~input .bus_hold = "false";
defparam \din_dImag[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y53_N31
dffeas \d|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~192_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~40 .is_wysiwyg = "true";
defparam \d|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y55_N12
cycloneiv_lcell_comb \d|ram~195 (
// Equation(s):
// \d|ram~195_combout  = (\rtl~6_combout  & (\din_dReal[8]~input_o )) # (!\rtl~6_combout  & ((\d|ram~56_q )))

	.dataa(\din_dReal[8]~input_o ),
	.datab(gnd),
	.datac(\d|ram~56_q ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\d|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~195 .lut_mask = 16'hAAF0;
defparam \d|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y55_N13
dffeas \d|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~195_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~56 .is_wysiwyg = "true";
defparam \d|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N8
cycloneiv_lcell_comb \d|ram~194 (
// Equation(s):
// \d|ram~194_combout  = (\rtl~4_combout  & (\din_dReal[8]~input_o )) # (!\rtl~4_combout  & ((\d|ram~8_q )))

	.dataa(\rtl~4_combout ),
	.datab(\din_dReal[8]~input_o ),
	.datac(\d|ram~8_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~194 .lut_mask = 16'hD8D8;
defparam \d|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y53_N9
dffeas \d|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~194_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~8 .is_wysiwyg = "true";
defparam \d|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N14
cycloneiv_lcell_comb \d|ram~193 (
// Equation(s):
// \d|ram~193_combout  = (\rtl~2_combout  & ((\din_dReal[8]~input_o ))) # (!\rtl~2_combout  & (\d|ram~24_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~24_q ),
	.datad(\din_dReal[8]~input_o ),
	.cin(gnd),
	.combout(\d|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~193 .lut_mask = 16'hFC30;
defparam \d|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N15
dffeas \d|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~193_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~24 .is_wysiwyg = "true";
defparam \d|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N28
cycloneiv_lcell_comb \d|ram~298 (
// Equation(s):
// \d|ram~298_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~24_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\d|ram~8_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~8_q ),
	.datad(\d|ram~24_q ),
	.cin(gnd),
	.combout(\d|ram~298_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~298 .lut_mask = 16'hBA98;
defparam \d|ram~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N30
cycloneiv_lcell_comb \d|ram~299 (
// Equation(s):
// \d|ram~299_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~298_combout  & ((\d|ram~56_q ))) # (!\d|ram~298_combout  & (\d|ram~40_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~298_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~40_q ),
	.datac(\d|ram~56_q ),
	.datad(\d|ram~298_combout ),
	.cin(gnd),
	.combout(\d|ram~299_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~299 .lut_mask = 16'hF588;
defparam \d|ram~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N28
cycloneiv_lcell_comb \d|ram~199 (
// Equation(s):
// \d|ram~199_combout  = (\rtl~14_combout  & ((\din_dReal[8]~input_o ))) # (!\rtl~14_combout  & (\d|ram~120_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~120_q ),
	.datad(\din_dReal[8]~input_o ),
	.cin(gnd),
	.combout(\d|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~199 .lut_mask = 16'hFA50;
defparam \d|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y55_N29
dffeas \d|ram~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~199_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~120 .is_wysiwyg = "true";
defparam \d|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y54_N8
cycloneiv_lcell_comb \d|ram~196 (
// Equation(s):
// \d|ram~196_combout  = (\rtl~8_combout  & (\din_dReal[8]~input_o )) # (!\rtl~8_combout  & ((\d|ram~88_q )))

	.dataa(gnd),
	.datab(\din_dReal[8]~input_o ),
	.datac(\d|ram~88_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\d|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~196 .lut_mask = 16'hCCF0;
defparam \d|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y54_N9
dffeas \d|ram~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~196_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~88 .is_wysiwyg = "true";
defparam \d|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N26
cycloneiv_lcell_comb \d|ram~197 (
// Equation(s):
// \d|ram~197_combout  = (\rtl~10_combout  & ((\din_dReal[8]~input_o ))) # (!\rtl~10_combout  & (\d|ram~104_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~104_q ),
	.datad(\din_dReal[8]~input_o ),
	.cin(gnd),
	.combout(\d|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~197 .lut_mask = 16'hFA50;
defparam \d|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N27
dffeas \d|ram~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~197_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~104 .is_wysiwyg = "true";
defparam \d|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N14
cycloneiv_lcell_comb \d|ram~198 (
// Equation(s):
// \d|ram~198_combout  = (\rtl~12_combout  & ((\din_dReal[8]~input_o ))) # (!\rtl~12_combout  & (\d|ram~72_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~72_q ),
	.datad(\din_dReal[8]~input_o ),
	.cin(gnd),
	.combout(\d|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~198 .lut_mask = 16'hFC30;
defparam \d|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N15
dffeas \d|ram~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~198_combout ),
	.asdata(\din_dImag[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~72 .is_wysiwyg = "true";
defparam \d|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N0
cycloneiv_lcell_comb \d|ram~296 (
// Equation(s):
// \d|ram~296_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\d|ram~104_q )) # (!\readAddrReal[1]~input_o  & ((\d|ram~72_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~104_q ),
	.datad(\d|ram~72_q ),
	.cin(gnd),
	.combout(\d|ram~296_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~296 .lut_mask = 16'hD9C8;
defparam \d|ram~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N2
cycloneiv_lcell_comb \d|ram~297 (
// Equation(s):
// \d|ram~297_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~296_combout  & (\d|ram~120_q )) # (!\d|ram~296_combout  & ((\d|ram~88_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~296_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~120_q ),
	.datac(\d|ram~88_q ),
	.datad(\d|ram~296_combout ),
	.cin(gnd),
	.combout(\d|ram~297_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~297 .lut_mask = 16'hDDA0;
defparam \d|ram~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N6
cycloneiv_lcell_comb \d|ram~300 (
// Equation(s):
// \d|ram~300_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~297_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~299_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~299_combout ),
	.datad(\d|ram~297_combout ),
	.cin(gnd),
	.combout(\d|ram~300_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~300 .lut_mask = 16'hFC30;
defparam \d|ram~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y53_N7
dffeas \d|dout_a[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[8] .is_wysiwyg = "true";
defparam \d|dout_a[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \din_dReal[9]~input (
	.i(din_dReal[9]),
	.ibar(gnd),
	.o(\din_dReal[9]~input_o ));
// synopsys translate_off
defparam \din_dReal[9]~input .bus_hold = "false";
defparam \din_dReal[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y55_N14
cycloneiv_lcell_comb \d|ram~203 (
// Equation(s):
// \d|ram~203_combout  = (\rtl~6_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~6_combout  & (\d|ram~57_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\d|ram~57_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~203 .lut_mask = 16'hFA50;
defparam \d|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N1
cycloneiv_io_ibuf \din_dImag[9]~input (
	.i(din_dImag[9]),
	.ibar(gnd),
	.o(\din_dImag[9]~input_o ));
// synopsys translate_off
defparam \din_dImag[9]~input .bus_hold = "false";
defparam \din_dImag[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y55_N15
dffeas \d|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~203_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~57 .is_wysiwyg = "true";
defparam \d|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N16
cycloneiv_lcell_comb \d|ram~201 (
// Equation(s):
// \d|ram~201_combout  = (\rtl~2_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~2_combout  & (\d|ram~25_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~25_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~201 .lut_mask = 16'hFC30;
defparam \d|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N17
dffeas \d|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~201_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~25 .is_wysiwyg = "true";
defparam \d|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N22
cycloneiv_lcell_comb \d|ram~202 (
// Equation(s):
// \d|ram~202_combout  = (\rtl~4_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~4_combout  & (\d|ram~9_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~9_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~202 .lut_mask = 16'hFC30;
defparam \d|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y53_N23
dffeas \d|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~202_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~9 .is_wysiwyg = "true";
defparam \d|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N24
cycloneiv_lcell_comb \d|ram~303 (
// Equation(s):
// \d|ram~303_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~25_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & ((\d|ram~9_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~25_q ),
	.datad(\d|ram~9_q ),
	.cin(gnd),
	.combout(\d|ram~303_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~303 .lut_mask = 16'hB9A8;
defparam \d|ram~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N22
cycloneiv_lcell_comb \d|ram~304 (
// Equation(s):
// \d|ram~304_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~303_combout  & ((\d|ram~57_q ))) # (!\d|ram~303_combout  & (\d|ram~41_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~303_combout ))))

	.dataa(\d|ram~41_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~57_q ),
	.datad(\d|ram~303_combout ),
	.cin(gnd),
	.combout(\d|ram~304_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~304 .lut_mask = 16'hF388;
defparam \d|ram~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y53_N14
cycloneiv_lcell_comb \d|ram~207 (
// Equation(s):
// \d|ram~207_combout  = (\rtl~14_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~14_combout  & (\d|ram~121_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~121_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~207 .lut_mask = 16'hFA50;
defparam \d|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y53_N15
dffeas \d|ram~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~207_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~121 .is_wysiwyg = "true";
defparam \d|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y54_N6
cycloneiv_lcell_comb \d|ram~204 (
// Equation(s):
// \d|ram~204_combout  = (\rtl~8_combout  & (\din_dReal[9]~input_o )) # (!\rtl~8_combout  & ((\d|ram~89_q )))

	.dataa(\din_dReal[9]~input_o ),
	.datab(gnd),
	.datac(\d|ram~89_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\d|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~204 .lut_mask = 16'hAAF0;
defparam \d|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y54_N7
dffeas \d|ram~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~204_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~89 .is_wysiwyg = "true";
defparam \d|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N0
cycloneiv_lcell_comb \d|ram~205 (
// Equation(s):
// \d|ram~205_combout  = (\rtl~10_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~10_combout  & (\d|ram~105_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~105_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~205 .lut_mask = 16'hFA50;
defparam \d|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N1
dffeas \d|ram~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~205_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~105 .is_wysiwyg = "true";
defparam \d|ram~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N0
cycloneiv_lcell_comb \d|ram~206 (
// Equation(s):
// \d|ram~206_combout  = (\rtl~12_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~12_combout  & (\d|ram~73_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~73_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~206 .lut_mask = 16'hFC30;
defparam \d|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N1
dffeas \d|ram~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~206_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~73 .is_wysiwyg = "true";
defparam \d|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N12
cycloneiv_lcell_comb \d|ram~301 (
// Equation(s):
// \d|ram~301_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o )))) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & (\d|ram~105_q )) # (!\readAddrReal[1]~input_o  & ((\d|ram~73_q )))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~105_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~73_q ),
	.cin(gnd),
	.combout(\d|ram~301_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~301 .lut_mask = 16'hE5E0;
defparam \d|ram~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N18
cycloneiv_lcell_comb \d|ram~302 (
// Equation(s):
// \d|ram~302_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~301_combout  & (\d|ram~121_q )) # (!\d|ram~301_combout  & ((\d|ram~89_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~301_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~121_q ),
	.datac(\d|ram~89_q ),
	.datad(\d|ram~301_combout ),
	.cin(gnd),
	.combout(\d|ram~302_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~302 .lut_mask = 16'hDDA0;
defparam \d|ram~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N4
cycloneiv_lcell_comb \d|ram~305 (
// Equation(s):
// \d|ram~305_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~302_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~304_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~304_combout ),
	.datad(\d|ram~302_combout ),
	.cin(gnd),
	.combout(\d|ram~305_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~305 .lut_mask = 16'hFC30;
defparam \d|ram~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y53_N5
dffeas \d|dout_a[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[9] .is_wysiwyg = "true";
defparam \d|dout_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N8
cycloneiv_io_ibuf \din_dReal[10]~input (
	.i(din_dReal[10]),
	.ibar(gnd),
	.o(\din_dReal[10]~input_o ));
// synopsys translate_off
defparam \din_dReal[10]~input .bus_hold = "false";
defparam \din_dReal[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y54_N20
cycloneiv_lcell_comb \d|ram~215 (
// Equation(s):
// \d|ram~215_combout  = (\rtl~14_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~14_combout  & (\d|ram~122_q ))

	.dataa(gnd),
	.datab(\rtl~14_combout ),
	.datac(\d|ram~122_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~215_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~215 .lut_mask = 16'hFC30;
defparam \d|ram~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N1
cycloneiv_io_ibuf \din_dImag[10]~input (
	.i(din_dImag[10]),
	.ibar(gnd),
	.o(\din_dImag[10]~input_o ));
// synopsys translate_off
defparam \din_dImag[10]~input .bus_hold = "false";
defparam \din_dImag[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y54_N21
dffeas \d|ram~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~215_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~122 .is_wysiwyg = "true";
defparam \d|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N8
cycloneiv_lcell_comb \d|ram~212 (
// Equation(s):
// \d|ram~212_combout  = (\rtl~8_combout  & (\din_dReal[10]~input_o )) # (!\rtl~8_combout  & ((\d|ram~90_q )))

	.dataa(\din_dReal[10]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\d|ram~90_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~212_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~212 .lut_mask = 16'hB8B8;
defparam \d|ram~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N9
dffeas \d|ram~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~212_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~90 .is_wysiwyg = "true";
defparam \d|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N26
cycloneiv_lcell_comb \d|ram~214 (
// Equation(s):
// \d|ram~214_combout  = (\rtl~12_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~12_combout  & (\d|ram~74_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~74_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~214_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~214 .lut_mask = 16'hFC30;
defparam \d|ram~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N27
dffeas \d|ram~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~214_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~74 .is_wysiwyg = "true";
defparam \d|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y54_N12
cycloneiv_lcell_comb \d|ram~213 (
// Equation(s):
// \d|ram~213_combout  = (\rtl~10_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~10_combout  & (\d|ram~106_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~106_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~213_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~213 .lut_mask = 16'hFA50;
defparam \d|ram~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y54_N13
dffeas \d|ram~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~213_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~106 .is_wysiwyg = "true";
defparam \d|ram~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N28
cycloneiv_lcell_comb \d|ram~306 (
// Equation(s):
// \d|ram~306_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\d|ram~106_q ))) # (!\readAddrReal[1]~input_o  & (\d|ram~74_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~74_q ),
	.datad(\d|ram~106_q ),
	.cin(gnd),
	.combout(\d|ram~306_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~306 .lut_mask = 16'hDC98;
defparam \d|ram~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N14
cycloneiv_lcell_comb \d|ram~307 (
// Equation(s):
// \d|ram~307_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~306_combout  & (\d|ram~122_q )) # (!\d|ram~306_combout  & ((\d|ram~90_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~306_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~122_q ),
	.datac(\d|ram~90_q ),
	.datad(\d|ram~306_combout ),
	.cin(gnd),
	.combout(\d|ram~307_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~307 .lut_mask = 16'hDDA0;
defparam \d|ram~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N26
cycloneiv_lcell_comb \d|ram~208 (
// Equation(s):
// \d|ram~208_combout  = (\rtl~0_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~0_combout  & (\d|ram~42_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~42_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~208_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~208 .lut_mask = 16'hFA50;
defparam \d|ram~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N27
dffeas \d|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~208_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~42 .is_wysiwyg = "true";
defparam \d|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N4
cycloneiv_lcell_comb \d|ram~210 (
// Equation(s):
// \d|ram~210_combout  = (\rtl~4_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~4_combout  & (\d|ram~10_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~10_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~210_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~210 .lut_mask = 16'hFC30;
defparam \d|ram~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y54_N5
dffeas \d|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~210_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~10 .is_wysiwyg = "true";
defparam \d|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y54_N22
cycloneiv_lcell_comb \d|ram~209 (
// Equation(s):
// \d|ram~209_combout  = (\rtl~2_combout  & ((\din_dReal[10]~input_o ))) # (!\rtl~2_combout  & (\d|ram~26_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~26_q ),
	.datad(\din_dReal[10]~input_o ),
	.cin(gnd),
	.combout(\d|ram~209_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~209 .lut_mask = 16'hFC30;
defparam \d|ram~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y54_N23
dffeas \d|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~209_combout ),
	.asdata(\din_dImag[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~26 .is_wysiwyg = "true";
defparam \d|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N24
cycloneiv_lcell_comb \d|ram~308 (
// Equation(s):
// \d|ram~308_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~26_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\d|ram~10_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~10_q ),
	.datad(\d|ram~26_q ),
	.cin(gnd),
	.combout(\d|ram~308_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~308 .lut_mask = 16'hBA98;
defparam \d|ram~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N6
cycloneiv_lcell_comb \d|ram~309 (
// Equation(s):
// \d|ram~309_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~308_combout  & (\d|ram~58_q )) # (!\d|ram~308_combout  & ((\d|ram~42_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~308_combout ))))

	.dataa(\d|ram~58_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~42_q ),
	.datad(\d|ram~308_combout ),
	.cin(gnd),
	.combout(\d|ram~309_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~309 .lut_mask = 16'hBBC0;
defparam \d|ram~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N26
cycloneiv_lcell_comb \d|ram~310 (
// Equation(s):
// \d|ram~310_combout  = (\readAddrReal[2]~input_o  & (\d|ram~307_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~309_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~307_combout ),
	.datad(\d|ram~309_combout ),
	.cin(gnd),
	.combout(\d|ram~310_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~310 .lut_mask = 16'hF5A0;
defparam \d|ram~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y54_N27
dffeas \d|dout_a[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[10] .is_wysiwyg = "true";
defparam \d|dout_a[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N1
cycloneiv_io_ibuf \din_dReal[11]~input (
	.i(din_dReal[11]),
	.ibar(gnd),
	.o(\din_dReal[11]~input_o ));
// synopsys translate_off
defparam \din_dReal[11]~input .bus_hold = "false";
defparam \din_dReal[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N26
cycloneiv_lcell_comb \d|ram~218 (
// Equation(s):
// \d|ram~218_combout  = (\rtl~4_combout  & ((\din_dReal[11]~input_o ))) # (!\rtl~4_combout  & (\d|ram~11_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\d|ram~11_q ),
	.datad(\din_dReal[11]~input_o ),
	.cin(gnd),
	.combout(\d|ram~218_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~218 .lut_mask = 16'hFA50;
defparam \d|ram~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \din_dImag[11]~input (
	.i(din_dImag[11]),
	.ibar(gnd),
	.o(\din_dImag[11]~input_o ));
// synopsys translate_off
defparam \din_dImag[11]~input .bus_hold = "false";
defparam \din_dImag[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y53_N27
dffeas \d|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~218_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~11 .is_wysiwyg = "true";
defparam \d|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y55_N16
cycloneiv_lcell_comb \d|ram~217 (
// Equation(s):
// \d|ram~217_combout  = (\rtl~2_combout  & ((\din_dReal[11]~input_o ))) # (!\rtl~2_combout  & (\d|ram~27_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~27_q ),
	.datad(\din_dReal[11]~input_o ),
	.cin(gnd),
	.combout(\d|ram~217_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~217 .lut_mask = 16'hFC30;
defparam \d|ram~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y55_N17
dffeas \d|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~217_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~27 .is_wysiwyg = "true";
defparam \d|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N8
cycloneiv_lcell_comb \d|ram~313 (
// Equation(s):
// \d|ram~313_combout  = (\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o ) # ((\d|ram~27_q )))) # (!\readAddrReal[0]~input_o  & (!\readAddrReal[1]~input_o  & (\d|ram~11_q )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~11_q ),
	.datad(\d|ram~27_q ),
	.cin(gnd),
	.combout(\d|ram~313_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~313 .lut_mask = 16'hBA98;
defparam \d|ram~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y56_N6
cycloneiv_lcell_comb \d|ram~219 (
// Equation(s):
// \d|ram~219_combout  = (\rtl~6_combout  & (\din_dReal[11]~input_o )) # (!\rtl~6_combout  & ((\d|ram~59_q )))

	.dataa(\rtl~6_combout ),
	.datab(\din_dReal[11]~input_o ),
	.datac(\d|ram~59_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~219_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~219 .lut_mask = 16'hD8D8;
defparam \d|ram~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y56_N7
dffeas \d|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~219_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~59 .is_wysiwyg = "true";
defparam \d|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N30
cycloneiv_lcell_comb \d|ram~314 (
// Equation(s):
// \d|ram~314_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~313_combout  & ((\d|ram~59_q ))) # (!\d|ram~313_combout  & (\d|ram~43_q )))) # (!\readAddrReal[1]~input_o  & (((\d|ram~313_combout ))))

	.dataa(\d|ram~43_q ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~313_combout ),
	.datad(\d|ram~59_q ),
	.cin(gnd),
	.combout(\d|ram~314_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~314 .lut_mask = 16'hF838;
defparam \d|ram~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N30
cycloneiv_lcell_comb \d|ram~220 (
// Equation(s):
// \d|ram~220_combout  = (\rtl~8_combout  & (\din_dReal[11]~input_o )) # (!\rtl~8_combout  & ((\d|ram~91_q )))

	.dataa(\din_dReal[11]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\d|ram~91_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~220_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~220 .lut_mask = 16'hB8B8;
defparam \d|ram~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N31
dffeas \d|ram~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~220_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~91 .is_wysiwyg = "true";
defparam \d|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N24
cycloneiv_lcell_comb \d|ram~222 (
// Equation(s):
// \d|ram~222_combout  = (\rtl~12_combout  & ((\din_dReal[11]~input_o ))) # (!\rtl~12_combout  & (\d|ram~75_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~75_q ),
	.datad(\din_dReal[11]~input_o ),
	.cin(gnd),
	.combout(\d|ram~222_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~222 .lut_mask = 16'hFC30;
defparam \d|ram~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N25
dffeas \d|ram~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~222_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~75 .is_wysiwyg = "true";
defparam \d|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N2
cycloneiv_lcell_comb \d|ram~221 (
// Equation(s):
// \d|ram~221_combout  = (\rtl~10_combout  & (\din_dReal[11]~input_o )) # (!\rtl~10_combout  & ((\d|ram~107_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_dReal[11]~input_o ),
	.datac(\d|ram~107_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~221_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~221 .lut_mask = 16'hD8D8;
defparam \d|ram~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N3
dffeas \d|ram~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~221_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~107 .is_wysiwyg = "true";
defparam \d|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N20
cycloneiv_lcell_comb \d|ram~311 (
// Equation(s):
// \d|ram~311_combout  = (\readAddrReal[0]~input_o  & (\readAddrReal[1]~input_o )) # (!\readAddrReal[0]~input_o  & ((\readAddrReal[1]~input_o  & ((\d|ram~107_q ))) # (!\readAddrReal[1]~input_o  & (\d|ram~75_q ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\readAddrReal[1]~input_o ),
	.datac(\d|ram~75_q ),
	.datad(\d|ram~107_q ),
	.cin(gnd),
	.combout(\d|ram~311_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~311 .lut_mask = 16'hDC98;
defparam \d|ram~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N18
cycloneiv_lcell_comb \d|ram~312 (
// Equation(s):
// \d|ram~312_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~311_combout  & (\d|ram~123_q )) # (!\d|ram~311_combout  & ((\d|ram~91_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~311_combout ))))

	.dataa(\d|ram~123_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~91_q ),
	.datad(\d|ram~311_combout ),
	.cin(gnd),
	.combout(\d|ram~312_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~312 .lut_mask = 16'hBBC0;
defparam \d|ram~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N12
cycloneiv_lcell_comb \d|ram~315 (
// Equation(s):
// \d|ram~315_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~312_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~314_combout ))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~314_combout ),
	.datad(\d|ram~312_combout ),
	.cin(gnd),
	.combout(\d|ram~315_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~315 .lut_mask = 16'hFA50;
defparam \d|ram~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y54_N13
dffeas \d|dout_a[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[11] .is_wysiwyg = "true";
defparam \d|dout_a[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N1
cycloneiv_io_ibuf \din_dReal[12]~input (
	.i(din_dReal[12]),
	.ibar(gnd),
	.o(\din_dReal[12]~input_o ));
// synopsys translate_off
defparam \din_dReal[12]~input .bus_hold = "false";
defparam \din_dReal[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y54_N16
cycloneiv_lcell_comb \d|ram~228 (
// Equation(s):
// \d|ram~228_combout  = (\rtl~8_combout  & (\din_dReal[12]~input_o )) # (!\rtl~8_combout  & ((\d|ram~92_q )))

	.dataa(\rtl~8_combout ),
	.datab(\din_dReal[12]~input_o ),
	.datac(\d|ram~92_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~228_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~228 .lut_mask = 16'hD8D8;
defparam \d|ram~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N1
cycloneiv_io_ibuf \din_dImag[12]~input (
	.i(din_dImag[12]),
	.ibar(gnd),
	.o(\din_dImag[12]~input_o ));
// synopsys translate_off
defparam \din_dImag[12]~input .bus_hold = "false";
defparam \din_dImag[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y54_N17
dffeas \d|ram~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~228_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~92 .is_wysiwyg = "true";
defparam \d|ram~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N10
cycloneiv_lcell_comb \d|ram~230 (
// Equation(s):
// \d|ram~230_combout  = (\rtl~12_combout  & ((\din_dReal[12]~input_o ))) # (!\rtl~12_combout  & (\d|ram~76_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~76_q ),
	.datad(\din_dReal[12]~input_o ),
	.cin(gnd),
	.combout(\d|ram~230_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~230 .lut_mask = 16'hFC30;
defparam \d|ram~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N11
dffeas \d|ram~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~230_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~76 .is_wysiwyg = "true";
defparam \d|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N4
cycloneiv_lcell_comb \d|ram~229 (
// Equation(s):
// \d|ram~229_combout  = (\rtl~10_combout  & ((\din_dReal[12]~input_o ))) # (!\rtl~10_combout  & (\d|ram~108_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~108_q ),
	.datad(\din_dReal[12]~input_o ),
	.cin(gnd),
	.combout(\d|ram~229_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~229 .lut_mask = 16'hFA50;
defparam \d|ram~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N5
dffeas \d|ram~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~229_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~108 .is_wysiwyg = "true";
defparam \d|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N16
cycloneiv_lcell_comb \d|ram~316 (
// Equation(s):
// \d|ram~316_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\d|ram~108_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\d|ram~76_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~76_q ),
	.datad(\d|ram~108_q ),
	.cin(gnd),
	.combout(\d|ram~316_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~316 .lut_mask = 16'hBA98;
defparam \d|ram~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N22
cycloneiv_lcell_comb \d|ram~317 (
// Equation(s):
// \d|ram~317_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~316_combout  & (\d|ram~124_q )) # (!\d|ram~316_combout  & ((\d|ram~92_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~316_combout ))))

	.dataa(\d|ram~124_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~92_q ),
	.datad(\d|ram~316_combout ),
	.cin(gnd),
	.combout(\d|ram~317_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~317 .lut_mask = 16'hBBC0;
defparam \d|ram~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y54_N2
cycloneiv_lcell_comb \d|ram~227 (
// Equation(s):
// \d|ram~227_combout  = (\rtl~6_combout  & ((\din_dReal[12]~input_o ))) # (!\rtl~6_combout  & (\d|ram~60_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\d|ram~60_q ),
	.datad(\din_dReal[12]~input_o ),
	.cin(gnd),
	.combout(\d|ram~227_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~227 .lut_mask = 16'hFC30;
defparam \d|ram~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y54_N3
dffeas \d|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~227_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~60 .is_wysiwyg = "true";
defparam \d|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N14
cycloneiv_lcell_comb \d|ram~224 (
// Equation(s):
// \d|ram~224_combout  = (\rtl~0_combout  & ((\din_dReal[12]~input_o ))) # (!\rtl~0_combout  & (\d|ram~44_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~44_q ),
	.datad(\din_dReal[12]~input_o ),
	.cin(gnd),
	.combout(\d|ram~224_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~224 .lut_mask = 16'hFA50;
defparam \d|ram~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N15
dffeas \d|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~224_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~44 .is_wysiwyg = "true";
defparam \d|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N8
cycloneiv_lcell_comb \d|ram~226 (
// Equation(s):
// \d|ram~226_combout  = (\rtl~4_combout  & ((\din_dReal[12]~input_o ))) # (!\rtl~4_combout  & (\d|ram~12_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~12_q ),
	.datad(\din_dReal[12]~input_o ),
	.cin(gnd),
	.combout(\d|ram~226_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~226 .lut_mask = 16'hFC30;
defparam \d|ram~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y54_N9
dffeas \d|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~226_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~12 .is_wysiwyg = "true";
defparam \d|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N18
cycloneiv_lcell_comb \d|ram~225 (
// Equation(s):
// \d|ram~225_combout  = (\rtl~2_combout  & ((\din_dReal[12]~input_o ))) # (!\rtl~2_combout  & (\d|ram~28_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~28_q ),
	.datad(\din_dReal[12]~input_o ),
	.cin(gnd),
	.combout(\d|ram~225_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~225 .lut_mask = 16'hFC30;
defparam \d|ram~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N19
dffeas \d|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~225_combout ),
	.asdata(\din_dImag[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~28 .is_wysiwyg = "true";
defparam \d|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N20
cycloneiv_lcell_comb \d|ram~318 (
// Equation(s):
// \d|ram~318_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\d|ram~28_q ))) # (!\readAddrReal[0]~input_o  & (\d|ram~12_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~12_q ),
	.datad(\d|ram~28_q ),
	.cin(gnd),
	.combout(\d|ram~318_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~318 .lut_mask = 16'hDC98;
defparam \d|ram~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N2
cycloneiv_lcell_comb \d|ram~319 (
// Equation(s):
// \d|ram~319_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~318_combout  & (\d|ram~60_q )) # (!\d|ram~318_combout  & ((\d|ram~44_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~318_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~60_q ),
	.datac(\d|ram~44_q ),
	.datad(\d|ram~318_combout ),
	.cin(gnd),
	.combout(\d|ram~319_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~319 .lut_mask = 16'hDDA0;
defparam \d|ram~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N6
cycloneiv_lcell_comb \d|ram~320 (
// Equation(s):
// \d|ram~320_combout  = (\readAddrReal[2]~input_o  & (\d|ram~317_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~319_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~317_combout ),
	.datad(\d|ram~319_combout ),
	.cin(gnd),
	.combout(\d|ram~320_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~320 .lut_mask = 16'hF5A0;
defparam \d|ram~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y54_N7
dffeas \d|dout_a[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[12] .is_wysiwyg = "true";
defparam \d|dout_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \din_dReal[13]~input (
	.i(din_dReal[13]),
	.ibar(gnd),
	.o(\din_dReal[13]~input_o ));
// synopsys translate_off
defparam \din_dReal[13]~input .bus_hold = "false";
defparam \din_dReal[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N6
cycloneiv_lcell_comb \d|ram~239 (
// Equation(s):
// \d|ram~239_combout  = (\rtl~14_combout  & ((\din_dReal[13]~input_o ))) # (!\rtl~14_combout  & (\d|ram~125_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~125_q ),
	.datad(\din_dReal[13]~input_o ),
	.cin(gnd),
	.combout(\d|ram~239_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~239 .lut_mask = 16'hFA50;
defparam \d|ram~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N8
cycloneiv_io_ibuf \din_dImag[13]~input (
	.i(din_dImag[13]),
	.ibar(gnd),
	.o(\din_dImag[13]~input_o ));
// synopsys translate_off
defparam \din_dImag[13]~input .bus_hold = "false";
defparam \din_dImag[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y50_N7
dffeas \d|ram~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~239_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~125 .is_wysiwyg = "true";
defparam \d|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N20
cycloneiv_lcell_comb \d|ram~238 (
// Equation(s):
// \d|ram~238_combout  = (\rtl~12_combout  & ((\din_dReal[13]~input_o ))) # (!\rtl~12_combout  & (\d|ram~77_q ))

	.dataa(gnd),
	.datab(\rtl~12_combout ),
	.datac(\d|ram~77_q ),
	.datad(\din_dReal[13]~input_o ),
	.cin(gnd),
	.combout(\d|ram~238_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~238 .lut_mask = 16'hFC30;
defparam \d|ram~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y54_N21
dffeas \d|ram~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~238_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~77 .is_wysiwyg = "true";
defparam \d|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y52_N18
cycloneiv_lcell_comb \d|ram~237 (
// Equation(s):
// \d|ram~237_combout  = (\rtl~10_combout  & ((\din_dReal[13]~input_o ))) # (!\rtl~10_combout  & (\d|ram~109_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~109_q ),
	.datad(\din_dReal[13]~input_o ),
	.cin(gnd),
	.combout(\d|ram~237_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~237 .lut_mask = 16'hFA50;
defparam \d|ram~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y52_N19
dffeas \d|ram~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~237_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~109 .is_wysiwyg = "true";
defparam \d|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N28
cycloneiv_lcell_comb \d|ram~321 (
// Equation(s):
// \d|ram~321_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\d|ram~109_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\d|ram~77_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~77_q ),
	.datad(\d|ram~109_q ),
	.cin(gnd),
	.combout(\d|ram~321_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~321 .lut_mask = 16'hBA98;
defparam \d|ram~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N14
cycloneiv_lcell_comb \d|ram~322 (
// Equation(s):
// \d|ram~322_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~321_combout  & ((\d|ram~125_q ))) # (!\d|ram~321_combout  & (\d|ram~93_q )))) # (!\readAddrReal[0]~input_o  & (((\d|ram~321_combout ))))

	.dataa(\d|ram~93_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~125_q ),
	.datad(\d|ram~321_combout ),
	.cin(gnd),
	.combout(\d|ram~322_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~322 .lut_mask = 16'hF388;
defparam \d|ram~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N14
cycloneiv_lcell_comb \d|ram~235 (
// Equation(s):
// \d|ram~235_combout  = (\rtl~6_combout  & (\din_dReal[13]~input_o )) # (!\rtl~6_combout  & ((\d|ram~61_q )))

	.dataa(\din_dReal[13]~input_o ),
	.datab(\rtl~6_combout ),
	.datac(\d|ram~61_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~235_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~235 .lut_mask = 16'hB8B8;
defparam \d|ram~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N15
dffeas \d|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~235_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~61 .is_wysiwyg = "true";
defparam \d|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N0
cycloneiv_lcell_comb \d|ram~232 (
// Equation(s):
// \d|ram~232_combout  = (\rtl~0_combout  & ((\din_dReal[13]~input_o ))) # (!\rtl~0_combout  & (\d|ram~45_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~45_q ),
	.datad(\din_dReal[13]~input_o ),
	.cin(gnd),
	.combout(\d|ram~232_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~232 .lut_mask = 16'hFA50;
defparam \d|ram~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N1
dffeas \d|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~232_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~45 .is_wysiwyg = "true";
defparam \d|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N0
cycloneiv_lcell_comb \d|ram~234 (
// Equation(s):
// \d|ram~234_combout  = (\rtl~4_combout  & (\din_dReal[13]~input_o )) # (!\rtl~4_combout  & ((\d|ram~13_q )))

	.dataa(gnd),
	.datab(\din_dReal[13]~input_o ),
	.datac(\d|ram~13_q ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\d|ram~234_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~234 .lut_mask = 16'hCCF0;
defparam \d|ram~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y53_N1
dffeas \d|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~234_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~13 .is_wysiwyg = "true";
defparam \d|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y53_N12
cycloneiv_lcell_comb \d|ram~233 (
// Equation(s):
// \d|ram~233_combout  = (\rtl~2_combout  & ((\din_dReal[13]~input_o ))) # (!\rtl~2_combout  & (\d|ram~29_q ))

	.dataa(gnd),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~29_q ),
	.datad(\din_dReal[13]~input_o ),
	.cin(gnd),
	.combout(\d|ram~233_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~233 .lut_mask = 16'hFC30;
defparam \d|ram~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y53_N13
dffeas \d|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~233_combout ),
	.asdata(\din_dImag[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~29 .is_wysiwyg = "true";
defparam \d|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N24
cycloneiv_lcell_comb \d|ram~323 (
// Equation(s):
// \d|ram~323_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & ((\d|ram~29_q ))) # (!\readAddrReal[0]~input_o  & (\d|ram~13_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~13_q ),
	.datad(\d|ram~29_q ),
	.cin(gnd),
	.combout(\d|ram~323_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~323 .lut_mask = 16'hDC98;
defparam \d|ram~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N10
cycloneiv_lcell_comb \d|ram~324 (
// Equation(s):
// \d|ram~324_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~323_combout  & (\d|ram~61_q )) # (!\d|ram~323_combout  & ((\d|ram~45_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~323_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~61_q ),
	.datac(\d|ram~45_q ),
	.datad(\d|ram~323_combout ),
	.cin(gnd),
	.combout(\d|ram~324_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~324 .lut_mask = 16'hDDA0;
defparam \d|ram~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N4
cycloneiv_lcell_comb \d|ram~325 (
// Equation(s):
// \d|ram~325_combout  = (\readAddrReal[2]~input_o  & (\d|ram~322_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~324_combout )))

	.dataa(\readAddrReal[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~322_combout ),
	.datad(\d|ram~324_combout ),
	.cin(gnd),
	.combout(\d|ram~325_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~325 .lut_mask = 16'hF5A0;
defparam \d|ram~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y54_N5
dffeas \d|dout_a[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[13] .is_wysiwyg = "true";
defparam \d|dout_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \din_dReal[14]~input (
	.i(din_dReal[14]),
	.ibar(gnd),
	.o(\din_dReal[14]~input_o ));
// synopsys translate_off
defparam \din_dReal[14]~input .bus_hold = "false";
defparam \din_dReal[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y52_N4
cycloneiv_lcell_comb \d|ram~243 (
// Equation(s):
// \d|ram~243_combout  = (\rtl~6_combout  & ((\din_dReal[14]~input_o ))) # (!\rtl~6_combout  & (\d|ram~62_q ))

	.dataa(gnd),
	.datab(\rtl~6_combout ),
	.datac(\d|ram~62_q ),
	.datad(\din_dReal[14]~input_o ),
	.cin(gnd),
	.combout(\d|ram~243_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~243 .lut_mask = 16'hFC30;
defparam \d|ram~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N8
cycloneiv_io_ibuf \din_dImag[14]~input (
	.i(din_dImag[14]),
	.ibar(gnd),
	.o(\din_dImag[14]~input_o ));
// synopsys translate_off
defparam \din_dImag[14]~input .bus_hold = "false";
defparam \din_dImag[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y52_N5
dffeas \d|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~243_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~62 .is_wysiwyg = "true";
defparam \d|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N8
cycloneiv_lcell_comb \d|ram~242 (
// Equation(s):
// \d|ram~242_combout  = (\rtl~4_combout  & (\din_dReal[14]~input_o )) # (!\rtl~4_combout  & ((\d|ram~14_q )))

	.dataa(\din_dReal[14]~input_o ),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~14_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~242_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~242 .lut_mask = 16'hB8B8;
defparam \d|ram~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y52_N9
dffeas \d|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~242_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~14 .is_wysiwyg = "true";
defparam \d|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y52_N28
cycloneiv_lcell_comb \d|ram~241 (
// Equation(s):
// \d|ram~241_combout  = (\rtl~2_combout  & (\din_dReal[14]~input_o )) # (!\rtl~2_combout  & ((\d|ram~30_q )))

	.dataa(\din_dReal[14]~input_o ),
	.datab(\rtl~2_combout ),
	.datac(\d|ram~30_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~241_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~241 .lut_mask = 16'hB8B8;
defparam \d|ram~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y52_N29
dffeas \d|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~241_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~30 .is_wysiwyg = "true";
defparam \d|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N4
cycloneiv_lcell_comb \d|ram~328 (
// Equation(s):
// \d|ram~328_combout  = (\readAddrReal[0]~input_o  & (((\readAddrReal[1]~input_o ) # (\d|ram~30_q )))) # (!\readAddrReal[0]~input_o  & (\d|ram~14_q  & (!\readAddrReal[1]~input_o )))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~14_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~30_q ),
	.cin(gnd),
	.combout(\d|ram~328_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~328 .lut_mask = 16'hAEA4;
defparam \d|ram~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y53_N28
cycloneiv_lcell_comb \d|ram~240 (
// Equation(s):
// \d|ram~240_combout  = (\rtl~0_combout  & (\din_dReal[14]~input_o )) # (!\rtl~0_combout  & ((\d|ram~46_q )))

	.dataa(\din_dReal[14]~input_o ),
	.datab(\rtl~0_combout ),
	.datac(\d|ram~46_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~240_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~240 .lut_mask = 16'hB8B8;
defparam \d|ram~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y53_N29
dffeas \d|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~240_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~46 .is_wysiwyg = "true";
defparam \d|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N14
cycloneiv_lcell_comb \d|ram~329 (
// Equation(s):
// \d|ram~329_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~328_combout  & (\d|ram~62_q )) # (!\d|ram~328_combout  & ((\d|ram~46_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~328_combout ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\d|ram~62_q ),
	.datac(\d|ram~328_combout ),
	.datad(\d|ram~46_q ),
	.cin(gnd),
	.combout(\d|ram~329_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~329 .lut_mask = 16'hDAD0;
defparam \d|ram~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y52_N16
cycloneiv_lcell_comb \d|ram~247 (
// Equation(s):
// \d|ram~247_combout  = (\rtl~14_combout  & (\din_dReal[14]~input_o )) # (!\rtl~14_combout  & ((\d|ram~126_q )))

	.dataa(\din_dReal[14]~input_o ),
	.datab(\rtl~14_combout ),
	.datac(\d|ram~126_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~247_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~247 .lut_mask = 16'hB8B8;
defparam \d|ram~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y52_N17
dffeas \d|ram~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~247_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~126 .is_wysiwyg = "true";
defparam \d|ram~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y52_N24
cycloneiv_lcell_comb \d|ram~244 (
// Equation(s):
// \d|ram~244_combout  = (\rtl~8_combout  & ((\din_dReal[14]~input_o ))) # (!\rtl~8_combout  & (\d|ram~94_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\d|ram~94_q ),
	.datad(\din_dReal[14]~input_o ),
	.cin(gnd),
	.combout(\d|ram~244_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~244 .lut_mask = 16'hFA50;
defparam \d|ram~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y52_N25
dffeas \d|ram~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~244_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~94 .is_wysiwyg = "true";
defparam \d|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y52_N16
cycloneiv_lcell_comb \d|ram~245 (
// Equation(s):
// \d|ram~245_combout  = (\rtl~10_combout  & ((\din_dReal[14]~input_o ))) # (!\rtl~10_combout  & (\d|ram~110_q ))

	.dataa(\rtl~10_combout ),
	.datab(gnd),
	.datac(\d|ram~110_q ),
	.datad(\din_dReal[14]~input_o ),
	.cin(gnd),
	.combout(\d|ram~245_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~245 .lut_mask = 16'hFA50;
defparam \d|ram~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y52_N17
dffeas \d|ram~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~245_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~110 .is_wysiwyg = "true";
defparam \d|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N6
cycloneiv_lcell_comb \d|ram~246 (
// Equation(s):
// \d|ram~246_combout  = (\rtl~12_combout  & ((\din_dReal[14]~input_o ))) # (!\rtl~12_combout  & (\d|ram~78_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\d|ram~78_q ),
	.datad(\din_dReal[14]~input_o ),
	.cin(gnd),
	.combout(\d|ram~246_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~246 .lut_mask = 16'hFA50;
defparam \d|ram~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N7
dffeas \d|ram~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~246_combout ),
	.asdata(\din_dImag[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~78 .is_wysiwyg = "true";
defparam \d|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N12
cycloneiv_lcell_comb \d|ram~326 (
// Equation(s):
// \d|ram~326_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\d|ram~110_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & ((\d|ram~78_q ))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~110_q ),
	.datad(\d|ram~78_q ),
	.cin(gnd),
	.combout(\d|ram~326_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~326 .lut_mask = 16'hB9A8;
defparam \d|ram~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N6
cycloneiv_lcell_comb \d|ram~327 (
// Equation(s):
// \d|ram~327_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~326_combout  & (\d|ram~126_q )) # (!\d|ram~326_combout  & ((\d|ram~94_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~326_combout ))))

	.dataa(\readAddrReal[0]~input_o ),
	.datab(\d|ram~126_q ),
	.datac(\d|ram~94_q ),
	.datad(\d|ram~326_combout ),
	.cin(gnd),
	.combout(\d|ram~327_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~327 .lut_mask = 16'hDDA0;
defparam \d|ram~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N30
cycloneiv_lcell_comb \d|ram~330 (
// Equation(s):
// \d|ram~330_combout  = (\readAddrReal[2]~input_o  & ((\d|ram~327_combout ))) # (!\readAddrReal[2]~input_o  & (\d|ram~329_combout ))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~329_combout ),
	.datad(\d|ram~327_combout ),
	.cin(gnd),
	.combout(\d|ram~330_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~330 .lut_mask = 16'hFC30;
defparam \d|ram~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y52_N31
dffeas \d|dout_a[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[14] .is_wysiwyg = "true";
defparam \d|dout_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \din_dReal[15]~input (
	.i(din_dReal[15]),
	.ibar(gnd),
	.o(\din_dReal[15]~input_o ));
// synopsys translate_off
defparam \din_dReal[15]~input .bus_hold = "false";
defparam \din_dReal[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y53_N24
cycloneiv_lcell_comb \d|ram~252 (
// Equation(s):
// \d|ram~252_combout  = (\rtl~8_combout  & ((\din_dReal[15]~input_o ))) # (!\rtl~8_combout  & (\d|ram~95_q ))

	.dataa(\rtl~8_combout ),
	.datab(gnd),
	.datac(\d|ram~95_q ),
	.datad(\din_dReal[15]~input_o ),
	.cin(gnd),
	.combout(\d|ram~252_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~252 .lut_mask = 16'hFA50;
defparam \d|ram~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N15
cycloneiv_io_ibuf \din_dImag[15]~input (
	.i(din_dImag[15]),
	.ibar(gnd),
	.o(\din_dImag[15]~input_o ));
// synopsys translate_off
defparam \din_dImag[15]~input .bus_hold = "false";
defparam \din_dImag[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y53_N25
dffeas \d|ram~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~252_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~95 .is_wysiwyg = "true";
defparam \d|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y52_N28
cycloneiv_lcell_comb \d|ram~254 (
// Equation(s):
// \d|ram~254_combout  = (\rtl~12_combout  & ((\din_dReal[15]~input_o ))) # (!\rtl~12_combout  & (\d|ram~79_q ))

	.dataa(\rtl~12_combout ),
	.datab(gnd),
	.datac(\d|ram~79_q ),
	.datad(\din_dReal[15]~input_o ),
	.cin(gnd),
	.combout(\d|ram~254_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~254 .lut_mask = 16'hFA50;
defparam \d|ram~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y52_N29
dffeas \d|ram~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~254_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~79 .is_wysiwyg = "true";
defparam \d|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y52_N22
cycloneiv_lcell_comb \d|ram~253 (
// Equation(s):
// \d|ram~253_combout  = (\rtl~10_combout  & (\din_dReal[15]~input_o )) # (!\rtl~10_combout  & ((\d|ram~111_q )))

	.dataa(\rtl~10_combout ),
	.datab(\din_dReal[15]~input_o ),
	.datac(\d|ram~111_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~253_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~253 .lut_mask = 16'hD8D8;
defparam \d|ram~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y52_N23
dffeas \d|ram~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~253_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~111 .is_wysiwyg = "true";
defparam \d|ram~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N0
cycloneiv_lcell_comb \d|ram~331 (
// Equation(s):
// \d|ram~331_combout  = (\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o ) # ((\d|ram~111_q )))) # (!\readAddrReal[1]~input_o  & (!\readAddrReal[0]~input_o  & (\d|ram~79_q )))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~79_q ),
	.datad(\d|ram~111_q ),
	.cin(gnd),
	.combout(\d|ram~331_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~331 .lut_mask = 16'hBA98;
defparam \d|ram~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N22
cycloneiv_lcell_comb \d|ram~332 (
// Equation(s):
// \d|ram~332_combout  = (\readAddrReal[0]~input_o  & ((\d|ram~331_combout  & (\d|ram~127_q )) # (!\d|ram~331_combout  & ((\d|ram~95_q ))))) # (!\readAddrReal[0]~input_o  & (((\d|ram~331_combout ))))

	.dataa(\d|ram~127_q ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~95_q ),
	.datad(\d|ram~331_combout ),
	.cin(gnd),
	.combout(\d|ram~332_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~332 .lut_mask = 16'hBBC0;
defparam \d|ram~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y53_N14
cycloneiv_lcell_comb \d|ram~248 (
// Equation(s):
// \d|ram~248_combout  = (\rtl~0_combout  & ((\din_dReal[15]~input_o ))) # (!\rtl~0_combout  & (\d|ram~47_q ))

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(\d|ram~47_q ),
	.datad(\din_dReal[15]~input_o ),
	.cin(gnd),
	.combout(\d|ram~248_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~248 .lut_mask = 16'hFC30;
defparam \d|ram~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y53_N15
dffeas \d|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~248_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~47 .is_wysiwyg = "true";
defparam \d|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N0
cycloneiv_lcell_comb \d|ram~249 (
// Equation(s):
// \d|ram~249_combout  = (\rtl~2_combout  & ((\din_dReal[15]~input_o ))) # (!\rtl~2_combout  & (\d|ram~31_q ))

	.dataa(\rtl~2_combout ),
	.datab(gnd),
	.datac(\d|ram~31_q ),
	.datad(\din_dReal[15]~input_o ),
	.cin(gnd),
	.combout(\d|ram~249_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~249 .lut_mask = 16'hFA50;
defparam \d|ram~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y51_N1
dffeas \d|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~249_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~31 .is_wysiwyg = "true";
defparam \d|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N28
cycloneiv_lcell_comb \d|ram~250 (
// Equation(s):
// \d|ram~250_combout  = (\rtl~4_combout  & ((\din_dReal[15]~input_o ))) # (!\rtl~4_combout  & (\d|ram~15_q ))

	.dataa(\rtl~4_combout ),
	.datab(gnd),
	.datac(\d|ram~15_q ),
	.datad(\din_dReal[15]~input_o ),
	.cin(gnd),
	.combout(\d|ram~250_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~250 .lut_mask = 16'hFA50;
defparam \d|ram~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y53_N29
dffeas \d|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~250_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~15 .is_wysiwyg = "true";
defparam \d|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N24
cycloneiv_lcell_comb \d|ram~333 (
// Equation(s):
// \d|ram~333_combout  = (\readAddrReal[1]~input_o  & (\readAddrReal[0]~input_o )) # (!\readAddrReal[1]~input_o  & ((\readAddrReal[0]~input_o  & (\d|ram~31_q )) # (!\readAddrReal[0]~input_o  & ((\d|ram~15_q )))))

	.dataa(\readAddrReal[1]~input_o ),
	.datab(\readAddrReal[0]~input_o ),
	.datac(\d|ram~31_q ),
	.datad(\d|ram~15_q ),
	.cin(gnd),
	.combout(\d|ram~333_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~333 .lut_mask = 16'hD9C8;
defparam \d|ram~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N10
cycloneiv_lcell_comb \d|ram~334 (
// Equation(s):
// \d|ram~334_combout  = (\readAddrReal[1]~input_o  & ((\d|ram~333_combout  & (\d|ram~63_q )) # (!\d|ram~333_combout  & ((\d|ram~47_q ))))) # (!\readAddrReal[1]~input_o  & (((\d|ram~333_combout ))))

	.dataa(\d|ram~63_q ),
	.datab(\d|ram~47_q ),
	.datac(\readAddrReal[1]~input_o ),
	.datad(\d|ram~333_combout ),
	.cin(gnd),
	.combout(\d|ram~334_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~334 .lut_mask = 16'hAFC0;
defparam \d|ram~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N28
cycloneiv_lcell_comb \d|ram~335 (
// Equation(s):
// \d|ram~335_combout  = (\readAddrReal[2]~input_o  & (\d|ram~332_combout )) # (!\readAddrReal[2]~input_o  & ((\d|ram~334_combout )))

	.dataa(gnd),
	.datab(\readAddrReal[2]~input_o ),
	.datac(\d|ram~332_combout ),
	.datad(\d|ram~334_combout ),
	.cin(gnd),
	.combout(\d|ram~335_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~335 .lut_mask = 16'hF3C0;
defparam \d|ram~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y52_N29
dffeas \d|dout_a[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_a[15] .is_wysiwyg = "true";
defparam \d|dout_a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N2
cycloneiv_lcell_comb \d|ram~338 (
// Equation(s):
// \d|ram~338_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\d|ram~16_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & ((\d|ram~0_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~16_q ),
	.datad(\d|ram~0_q ),
	.cin(gnd),
	.combout(\d|ram~338_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~338 .lut_mask = 16'hB9A8;
defparam \d|ram~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N4
cycloneiv_lcell_comb \d|ram~339 (
// Equation(s):
// \d|ram~339_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~338_combout  & ((\d|ram~48_q ))) # (!\d|ram~338_combout  & (\d|ram~32_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~338_combout ))))

	.dataa(\d|ram~32_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~48_q ),
	.datad(\d|ram~338_combout ),
	.cin(gnd),
	.combout(\d|ram~339_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~339 .lut_mask = 16'hF388;
defparam \d|ram~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N30
cycloneiv_lcell_comb \d|ram~135 (
// Equation(s):
// \d|ram~135_combout  = (\rtl~14_combout  & ((\din_dReal[0]~input_o ))) # (!\rtl~14_combout  & (\d|ram~112_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~112_q ),
	.datad(\din_dReal[0]~input_o ),
	.cin(gnd),
	.combout(\d|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~135 .lut_mask = 16'hFA50;
defparam \d|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y50_N31
dffeas \d|ram~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~135_combout ),
	.asdata(\din_dImag[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~112 .is_wysiwyg = "true";
defparam \d|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N26
cycloneiv_lcell_comb \d|ram~336 (
// Equation(s):
// \d|ram~336_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\d|ram~96_q )) # (!\readAddrImag[1]~input_o  & ((\d|ram~64_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~96_q ),
	.datad(\d|ram~64_q ),
	.cin(gnd),
	.combout(\d|ram~336_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~336 .lut_mask = 16'hD9C8;
defparam \d|ram~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N20
cycloneiv_lcell_comb \d|ram~337 (
// Equation(s):
// \d|ram~337_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~336_combout  & ((\d|ram~112_q ))) # (!\d|ram~336_combout  & (\d|ram~80_q )))) # (!\readAddrImag[0]~input_o  & (((\d|ram~336_combout ))))

	.dataa(\d|ram~80_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~112_q ),
	.datad(\d|ram~336_combout ),
	.cin(gnd),
	.combout(\d|ram~337_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~337 .lut_mask = 16'hF388;
defparam \d|ram~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y51_N14
cycloneiv_lcell_comb \d|ram~340 (
// Equation(s):
// \d|ram~340_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~337_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~339_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~339_combout ),
	.datad(\d|ram~337_combout ),
	.cin(gnd),
	.combout(\d|ram~340_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~340 .lut_mask = 16'hFC30;
defparam \d|ram~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y51_N15
dffeas \d|dout_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[0] .is_wysiwyg = "true";
defparam \d|dout_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y51_N14
cycloneiv_lcell_comb \d|ram~140 (
// Equation(s):
// \d|ram~140_combout  = (\rtl~8_combout  & (\din_dReal[1]~input_o )) # (!\rtl~8_combout  & ((\d|ram~81_q )))

	.dataa(\din_dReal[1]~input_o ),
	.datab(\rtl~8_combout ),
	.datac(\d|ram~81_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~140 .lut_mask = 16'hB8B8;
defparam \d|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y51_N15
dffeas \d|ram~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~140_combout ),
	.asdata(\din_dImag[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~81 .is_wysiwyg = "true";
defparam \d|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N16
cycloneiv_lcell_comb \d|ram~341 (
// Equation(s):
// \d|ram~341_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\d|ram~97_q )) # (!\readAddrImag[1]~input_o  & ((\d|ram~65_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~97_q ),
	.datad(\d|ram~65_q ),
	.cin(gnd),
	.combout(\d|ram~341_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~341 .lut_mask = 16'hD9C8;
defparam \d|ram~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N14
cycloneiv_lcell_comb \d|ram~342 (
// Equation(s):
// \d|ram~342_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~341_combout  & (\d|ram~113_q )) # (!\d|ram~341_combout  & ((\d|ram~81_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~341_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~113_q ),
	.datac(\d|ram~81_q ),
	.datad(\d|ram~341_combout ),
	.cin(gnd),
	.combout(\d|ram~342_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~342 .lut_mask = 16'hDDA0;
defparam \d|ram~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y51_N2
cycloneiv_lcell_comb \d|ram~343 (
// Equation(s):
// \d|ram~343_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & (\d|ram~17_q )) # (!\readAddrImag[0]~input_o  & ((\d|ram~1_q )))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~17_q ),
	.datad(\d|ram~1_q ),
	.cin(gnd),
	.combout(\d|ram~343_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~343 .lut_mask = 16'hD9C8;
defparam \d|ram~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N0
cycloneiv_lcell_comb \d|ram~344 (
// Equation(s):
// \d|ram~344_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~343_combout  & (\d|ram~49_q )) # (!\d|ram~343_combout  & ((\d|ram~33_q ))))) # (!\readAddrImag[1]~input_o  & (((\d|ram~343_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~49_q ),
	.datac(\d|ram~33_q ),
	.datad(\d|ram~343_combout ),
	.cin(gnd),
	.combout(\d|ram~344_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~344 .lut_mask = 16'hDDA0;
defparam \d|ram~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N6
cycloneiv_lcell_comb \d|ram~345 (
// Equation(s):
// \d|ram~345_combout  = (\readAddrImag[2]~input_o  & (\d|ram~342_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~344_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~342_combout ),
	.datad(\d|ram~344_combout ),
	.cin(gnd),
	.combout(\d|ram~345_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~345 .lut_mask = 16'hF5A0;
defparam \d|ram~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y51_N7
dffeas \d|dout_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[1] .is_wysiwyg = "true";
defparam \d|dout_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N22
cycloneiv_lcell_comb \d|ram~146 (
// Equation(s):
// \d|ram~146_combout  = (\rtl~4_combout  & ((\din_dReal[2]~input_o ))) # (!\rtl~4_combout  & (\d|ram~2_q ))

	.dataa(gnd),
	.datab(\rtl~4_combout ),
	.datac(\d|ram~2_q ),
	.datad(\din_dReal[2]~input_o ),
	.cin(gnd),
	.combout(\d|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~146 .lut_mask = 16'hFC30;
defparam \d|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y51_N23
dffeas \d|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~146_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~2 .is_wysiwyg = "true";
defparam \d|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N28
cycloneiv_lcell_comb \d|ram~348 (
// Equation(s):
// \d|ram~348_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~18_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~2_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~2_q ),
	.datad(\d|ram~18_q ),
	.cin(gnd),
	.combout(\d|ram~348_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~348 .lut_mask = 16'hDC98;
defparam \d|ram~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N16
cycloneiv_lcell_comb \d|ram~144 (
// Equation(s):
// \d|ram~144_combout  = (\rtl~0_combout  & (\din_dReal[2]~input_o )) # (!\rtl~0_combout  & ((\d|ram~34_q )))

	.dataa(\rtl~0_combout ),
	.datab(\din_dReal[2]~input_o ),
	.datac(\d|ram~34_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~144 .lut_mask = 16'hD8D8;
defparam \d|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N17
dffeas \d|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~144_combout ),
	.asdata(\din_dImag[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~34 .is_wysiwyg = "true";
defparam \d|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N26
cycloneiv_lcell_comb \d|ram~349 (
// Equation(s):
// \d|ram~349_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~348_combout  & (\d|ram~50_q )) # (!\d|ram~348_combout  & ((\d|ram~34_q ))))) # (!\readAddrImag[1]~input_o  & (\d|ram~348_combout ))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~348_combout ),
	.datac(\d|ram~50_q ),
	.datad(\d|ram~34_q ),
	.cin(gnd),
	.combout(\d|ram~349_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~349 .lut_mask = 16'hE6C4;
defparam \d|ram~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N12
cycloneiv_lcell_comb \d|ram~346 (
// Equation(s):
// \d|ram~346_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\d|ram~98_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\d|ram~66_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~98_q ),
	.datad(\d|ram~66_q ),
	.cin(gnd),
	.combout(\d|ram~346_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~346 .lut_mask = 16'hB9A8;
defparam \d|ram~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N6
cycloneiv_lcell_comb \d|ram~347 (
// Equation(s):
// \d|ram~347_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~346_combout  & (\d|ram~114_q )) # (!\d|ram~346_combout  & ((\d|ram~82_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~346_combout ))))

	.dataa(\d|ram~114_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~82_q ),
	.datad(\d|ram~346_combout ),
	.cin(gnd),
	.combout(\d|ram~347_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~347 .lut_mask = 16'hBBC0;
defparam \d|ram~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y51_N0
cycloneiv_lcell_comb \d|ram~350 (
// Equation(s):
// \d|ram~350_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~347_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~349_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~349_combout ),
	.datad(\d|ram~347_combout ),
	.cin(gnd),
	.combout(\d|ram~350_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~350 .lut_mask = 16'hFC30;
defparam \d|ram~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y51_N1
dffeas \d|dout_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[2] .is_wysiwyg = "true";
defparam \d|dout_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N20
cycloneiv_lcell_comb \d|ram~159 (
// Equation(s):
// \d|ram~159_combout  = (\rtl~14_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~14_combout  & (\d|ram~115_q ))

	.dataa(\rtl~14_combout ),
	.datab(gnd),
	.datac(\d|ram~115_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~159 .lut_mask = 16'hFA50;
defparam \d|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y55_N21
dffeas \d|ram~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~159_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~115 .is_wysiwyg = "true";
defparam \d|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N18
cycloneiv_lcell_comb \d|ram~351 (
// Equation(s):
// \d|ram~351_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\d|ram~99_q ))) # (!\readAddrImag[1]~input_o  & (\d|ram~67_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~67_q ),
	.datad(\d|ram~99_q ),
	.cin(gnd),
	.combout(\d|ram~351_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~351 .lut_mask = 16'hDC98;
defparam \d|ram~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N8
cycloneiv_lcell_comb \d|ram~352 (
// Equation(s):
// \d|ram~352_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~351_combout  & (\d|ram~115_q )) # (!\d|ram~351_combout  & ((\d|ram~83_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~351_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~115_q ),
	.datac(\d|ram~83_q ),
	.datad(\d|ram~351_combout ),
	.cin(gnd),
	.combout(\d|ram~352_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~352 .lut_mask = 16'hDDA0;
defparam \d|ram~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N30
cycloneiv_lcell_comb \d|ram~353 (
// Equation(s):
// \d|ram~353_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~19_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~3_q ))))

	.dataa(\d|ram~3_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\d|ram~19_q ),
	.cin(gnd),
	.combout(\d|ram~353_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~353 .lut_mask = 16'hF2C2;
defparam \d|ram~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N10
cycloneiv_lcell_comb \d|ram~152 (
// Equation(s):
// \d|ram~152_combout  = (\rtl~0_combout  & ((\din_dReal[3]~input_o ))) # (!\rtl~0_combout  & (\d|ram~35_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~35_q ),
	.datad(\din_dReal[3]~input_o ),
	.cin(gnd),
	.combout(\d|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~152 .lut_mask = 16'hFA50;
defparam \d|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N11
dffeas \d|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~152_combout ),
	.asdata(\din_dImag[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~35 .is_wysiwyg = "true";
defparam \d|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N20
cycloneiv_lcell_comb \d|ram~354 (
// Equation(s):
// \d|ram~354_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~353_combout  & (\d|ram~51_q )) # (!\d|ram~353_combout  & ((\d|ram~35_q ))))) # (!\readAddrImag[1]~input_o  & (((\d|ram~353_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~51_q ),
	.datac(\d|ram~353_combout ),
	.datad(\d|ram~35_q ),
	.cin(gnd),
	.combout(\d|ram~354_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~354 .lut_mask = 16'hDAD0;
defparam \d|ram~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N24
cycloneiv_lcell_comb \d|ram~355 (
// Equation(s):
// \d|ram~355_combout  = (\readAddrImag[2]~input_o  & (\d|ram~352_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~354_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~352_combout ),
	.datad(\d|ram~354_combout ),
	.cin(gnd),
	.combout(\d|ram~355_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~355 .lut_mask = 16'hF5A0;
defparam \d|ram~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y51_N25
dffeas \d|dout_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[3] .is_wysiwyg = "true";
defparam \d|dout_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N20
cycloneiv_lcell_comb \d|ram~356 (
// Equation(s):
// \d|ram~356_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\d|ram~100_q )) # (!\readAddrImag[1]~input_o  & ((\d|ram~68_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~100_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\d|ram~68_q ),
	.cin(gnd),
	.combout(\d|ram~356_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~356 .lut_mask = 16'hE5E0;
defparam \d|ram~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N30
cycloneiv_lcell_comb \d|ram~357 (
// Equation(s):
// \d|ram~357_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~356_combout  & (\d|ram~116_q )) # (!\d|ram~356_combout  & ((\d|ram~84_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~356_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~116_q ),
	.datac(\d|ram~84_q ),
	.datad(\d|ram~356_combout ),
	.cin(gnd),
	.combout(\d|ram~357_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~357 .lut_mask = 16'hDDA0;
defparam \d|ram~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N12
cycloneiv_lcell_comb \d|ram~358 (
// Equation(s):
// \d|ram~358_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\d|ram~20_q )))) # (!\readAddrImag[0]~input_o  & (\d|ram~4_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~4_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\d|ram~20_q ),
	.cin(gnd),
	.combout(\d|ram~358_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~358 .lut_mask = 16'hAEA4;
defparam \d|ram~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N18
cycloneiv_lcell_comb \d|ram~359 (
// Equation(s):
// \d|ram~359_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~358_combout  & ((\d|ram~52_q ))) # (!\d|ram~358_combout  & (\d|ram~36_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~358_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~36_q ),
	.datac(\d|ram~52_q ),
	.datad(\d|ram~358_combout ),
	.cin(gnd),
	.combout(\d|ram~359_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~359 .lut_mask = 16'hF588;
defparam \d|ram~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y52_N22
cycloneiv_lcell_comb \d|ram~360 (
// Equation(s):
// \d|ram~360_combout  = (\readAddrImag[2]~input_o  & (\d|ram~357_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~359_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~357_combout ),
	.datad(\d|ram~359_combout ),
	.cin(gnd),
	.combout(\d|ram~360_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~360 .lut_mask = 16'hF5A0;
defparam \d|ram~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y52_N23
dffeas \d|dout_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[4] .is_wysiwyg = "true";
defparam \d|dout_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N2
cycloneiv_lcell_comb \d|ram~361 (
// Equation(s):
// \d|ram~361_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\d|ram~101_q ))) # (!\readAddrImag[1]~input_o  & (\d|ram~69_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~69_q ),
	.datad(\d|ram~101_q ),
	.cin(gnd),
	.combout(\d|ram~361_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~361 .lut_mask = 16'hDC98;
defparam \d|ram~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N4
cycloneiv_lcell_comb \d|ram~362 (
// Equation(s):
// \d|ram~362_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~361_combout  & (\d|ram~117_q )) # (!\d|ram~361_combout  & ((\d|ram~85_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~361_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~117_q ),
	.datac(\d|ram~85_q ),
	.datad(\d|ram~361_combout ),
	.cin(gnd),
	.combout(\d|ram~362_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~362 .lut_mask = 16'hDDA0;
defparam \d|ram~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N12
cycloneiv_lcell_comb \d|ram~168 (
// Equation(s):
// \d|ram~168_combout  = (\rtl~0_combout  & ((\din_dReal[5]~input_o ))) # (!\rtl~0_combout  & (\d|ram~37_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~37_q ),
	.datad(\din_dReal[5]~input_o ),
	.cin(gnd),
	.combout(\d|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~168 .lut_mask = 16'hFA50;
defparam \d|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N13
dffeas \d|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~168_combout ),
	.asdata(\din_dImag[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~37 .is_wysiwyg = "true";
defparam \d|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N20
cycloneiv_lcell_comb \d|ram~363 (
// Equation(s):
// \d|ram~363_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~21_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~5_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~5_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\d|ram~21_q ),
	.cin(gnd),
	.combout(\d|ram~363_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~363 .lut_mask = 16'hF4A4;
defparam \d|ram~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N10
cycloneiv_lcell_comb \d|ram~364 (
// Equation(s):
// \d|ram~364_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~363_combout  & (\d|ram~53_q )) # (!\d|ram~363_combout  & ((\d|ram~37_q ))))) # (!\readAddrImag[1]~input_o  & (((\d|ram~363_combout ))))

	.dataa(\d|ram~53_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~37_q ),
	.datad(\d|ram~363_combout ),
	.cin(gnd),
	.combout(\d|ram~364_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~364 .lut_mask = 16'hBBC0;
defparam \d|ram~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y51_N22
cycloneiv_lcell_comb \d|ram~365 (
// Equation(s):
// \d|ram~365_combout  = (\readAddrImag[2]~input_o  & (\d|ram~362_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~364_combout )))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~362_combout ),
	.datad(\d|ram~364_combout ),
	.cin(gnd),
	.combout(\d|ram~365_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~365 .lut_mask = 16'hF5A0;
defparam \d|ram~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y51_N23
dffeas \d|dout_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[5] .is_wysiwyg = "true";
defparam \d|dout_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N24
cycloneiv_lcell_comb \d|ram~366 (
// Equation(s):
// \d|ram~366_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\d|ram~102_q ))) # (!\readAddrImag[1]~input_o  & (\d|ram~70_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~70_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\d|ram~102_q ),
	.cin(gnd),
	.combout(\d|ram~366_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~366 .lut_mask = 16'hF4A4;
defparam \d|ram~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N22
cycloneiv_lcell_comb \d|ram~367 (
// Equation(s):
// \d|ram~367_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~366_combout  & ((\d|ram~118_q ))) # (!\d|ram~366_combout  & (\d|ram~86_q )))) # (!\readAddrImag[0]~input_o  & (((\d|ram~366_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~86_q ),
	.datac(\d|ram~118_q ),
	.datad(\d|ram~366_combout ),
	.cin(gnd),
	.combout(\d|ram~367_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~367 .lut_mask = 16'hF588;
defparam \d|ram~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y54_N30
cycloneiv_lcell_comb \d|ram~179 (
// Equation(s):
// \d|ram~179_combout  = (\rtl~6_combout  & (\din_dReal[6]~input_o )) # (!\rtl~6_combout  & ((\d|ram~54_q )))

	.dataa(\rtl~6_combout ),
	.datab(\din_dReal[6]~input_o ),
	.datac(\d|ram~54_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~179 .lut_mask = 16'hD8D8;
defparam \d|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y54_N31
dffeas \d|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~179_combout ),
	.asdata(\din_dImag[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~54 .is_wysiwyg = "true";
defparam \d|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N20
cycloneiv_lcell_comb \d|ram~368 (
// Equation(s):
// \d|ram~368_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o ) # (\d|ram~22_q )))) # (!\readAddrImag[0]~input_o  & (\d|ram~6_q  & (!\readAddrImag[1]~input_o )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~6_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\d|ram~22_q ),
	.cin(gnd),
	.combout(\d|ram~368_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~368 .lut_mask = 16'hAEA4;
defparam \d|ram~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N6
cycloneiv_lcell_comb \d|ram~369 (
// Equation(s):
// \d|ram~369_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~368_combout  & ((\d|ram~54_q ))) # (!\d|ram~368_combout  & (\d|ram~38_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~368_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~38_q ),
	.datac(\d|ram~54_q ),
	.datad(\d|ram~368_combout ),
	.cin(gnd),
	.combout(\d|ram~369_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~369 .lut_mask = 16'hF588;
defparam \d|ram~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y54_N14
cycloneiv_lcell_comb \d|ram~370 (
// Equation(s):
// \d|ram~370_combout  = (\readAddrImag[2]~input_o  & (\d|ram~367_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~369_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~367_combout ),
	.datad(\d|ram~369_combout ),
	.cin(gnd),
	.combout(\d|ram~370_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~370 .lut_mask = 16'hF3C0;
defparam \d|ram~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y54_N15
dffeas \d|dout_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[6] .is_wysiwyg = "true";
defparam \d|dout_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N2
cycloneiv_lcell_comb \d|ram~373 (
// Equation(s):
// \d|ram~373_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~23_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~7_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~7_q ),
	.datad(\d|ram~23_q ),
	.cin(gnd),
	.combout(\d|ram~373_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~373 .lut_mask = 16'hDC98;
defparam \d|ram~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N4
cycloneiv_lcell_comb \d|ram~374 (
// Equation(s):
// \d|ram~374_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~373_combout  & ((\d|ram~55_q ))) # (!\d|ram~373_combout  & (\d|ram~39_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~373_combout ))))

	.dataa(\d|ram~39_q ),
	.datab(\d|ram~55_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\d|ram~373_combout ),
	.cin(gnd),
	.combout(\d|ram~374_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~374 .lut_mask = 16'hCFA0;
defparam \d|ram~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y54_N30
cycloneiv_lcell_comb \d|ram~188 (
// Equation(s):
// \d|ram~188_combout  = (\rtl~8_combout  & (\din_dReal[7]~input_o )) # (!\rtl~8_combout  & ((\d|ram~87_q )))

	.dataa(\din_dReal[7]~input_o ),
	.datab(gnd),
	.datac(\d|ram~87_q ),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\d|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~188 .lut_mask = 16'hAAF0;
defparam \d|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y54_N31
dffeas \d|ram~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~188_combout ),
	.asdata(\din_dImag[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~87 .is_wysiwyg = "true";
defparam \d|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N10
cycloneiv_lcell_comb \d|ram~371 (
// Equation(s):
// \d|ram~371_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\d|ram~103_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\d|ram~71_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~103_q ),
	.datad(\d|ram~71_q ),
	.cin(gnd),
	.combout(\d|ram~371_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~371 .lut_mask = 16'hB9A8;
defparam \d|ram~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N16
cycloneiv_lcell_comb \d|ram~372 (
// Equation(s):
// \d|ram~372_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~371_combout  & (\d|ram~119_q )) # (!\d|ram~371_combout  & ((\d|ram~87_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~371_combout ))))

	.dataa(\d|ram~119_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~87_q ),
	.datad(\d|ram~371_combout ),
	.cin(gnd),
	.combout(\d|ram~372_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~372 .lut_mask = 16'hBBC0;
defparam \d|ram~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N30
cycloneiv_lcell_comb \d|ram~375 (
// Equation(s):
// \d|ram~375_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~372_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~374_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~374_combout ),
	.datad(\d|ram~372_combout ),
	.cin(gnd),
	.combout(\d|ram~375_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~375 .lut_mask = 16'hFA50;
defparam \d|ram~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y53_N31
dffeas \d|dout_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[7] .is_wysiwyg = "true";
defparam \d|dout_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N16
cycloneiv_lcell_comb \d|ram~378 (
// Equation(s):
// \d|ram~378_combout  = (\readAddrImag[1]~input_o  & (((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~24_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~8_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~8_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\d|ram~24_q ),
	.cin(gnd),
	.combout(\d|ram~378_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~378 .lut_mask = 16'hF4A4;
defparam \d|ram~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N14
cycloneiv_lcell_comb \d|ram~379 (
// Equation(s):
// \d|ram~379_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~378_combout  & (\d|ram~56_q )) # (!\d|ram~378_combout  & ((\d|ram~40_q ))))) # (!\readAddrImag[1]~input_o  & (\d|ram~378_combout ))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~378_combout ),
	.datac(\d|ram~56_q ),
	.datad(\d|ram~40_q ),
	.cin(gnd),
	.combout(\d|ram~379_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~379 .lut_mask = 16'hE6C4;
defparam \d|ram~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N20
cycloneiv_lcell_comb \d|ram~376 (
// Equation(s):
// \d|ram~376_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & (\d|ram~104_q )) # (!\readAddrImag[1]~input_o  & ((\d|ram~72_q )))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~104_q ),
	.datad(\d|ram~72_q ),
	.cin(gnd),
	.combout(\d|ram~376_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~376 .lut_mask = 16'hD9C8;
defparam \d|ram~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N10
cycloneiv_lcell_comb \d|ram~377 (
// Equation(s):
// \d|ram~377_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~376_combout  & (\d|ram~120_q )) # (!\d|ram~376_combout  & ((\d|ram~88_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~376_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~120_q ),
	.datac(\d|ram~88_q ),
	.datad(\d|ram~376_combout ),
	.cin(gnd),
	.combout(\d|ram~377_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~377 .lut_mask = 16'hDDA0;
defparam \d|ram~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y53_N26
cycloneiv_lcell_comb \d|ram~380 (
// Equation(s):
// \d|ram~380_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~377_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~379_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~379_combout ),
	.datad(\d|ram~377_combout ),
	.cin(gnd),
	.combout(\d|ram~380_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~380 .lut_mask = 16'hFC30;
defparam \d|ram~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y53_N27
dffeas \d|dout_b[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[8] .is_wysiwyg = "true";
defparam \d|dout_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N14
cycloneiv_lcell_comb \d|ram~383 (
// Equation(s):
// \d|ram~383_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~25_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~9_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~9_q ),
	.datad(\d|ram~25_q ),
	.cin(gnd),
	.combout(\d|ram~383_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~383 .lut_mask = 16'hDC98;
defparam \d|ram~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N20
cycloneiv_lcell_comb \d|ram~200 (
// Equation(s):
// \d|ram~200_combout  = (\rtl~0_combout  & ((\din_dReal[9]~input_o ))) # (!\rtl~0_combout  & (\d|ram~41_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~41_q ),
	.datad(\din_dReal[9]~input_o ),
	.cin(gnd),
	.combout(\d|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~200 .lut_mask = 16'hFA50;
defparam \d|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N21
dffeas \d|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~200_combout ),
	.asdata(\din_dImag[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~41 .is_wysiwyg = "true";
defparam \d|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N8
cycloneiv_lcell_comb \d|ram~384 (
// Equation(s):
// \d|ram~384_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~383_combout  & (\d|ram~57_q )) # (!\d|ram~383_combout  & ((\d|ram~41_q ))))) # (!\readAddrImag[1]~input_o  & (((\d|ram~383_combout ))))

	.dataa(\d|ram~57_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~383_combout ),
	.datad(\d|ram~41_q ),
	.cin(gnd),
	.combout(\d|ram~384_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~384 .lut_mask = 16'hBCB0;
defparam \d|ram~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N6
cycloneiv_lcell_comb \d|ram~381 (
// Equation(s):
// \d|ram~381_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~105_q ) # ((\readAddrImag[0]~input_o )))) # (!\readAddrImag[1]~input_o  & (((!\readAddrImag[0]~input_o  & \d|ram~73_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~105_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\d|ram~73_q ),
	.cin(gnd),
	.combout(\d|ram~381_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~381 .lut_mask = 16'hADA8;
defparam \d|ram~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N12
cycloneiv_lcell_comb \d|ram~382 (
// Equation(s):
// \d|ram~382_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~381_combout  & ((\d|ram~121_q ))) # (!\d|ram~381_combout  & (\d|ram~89_q )))) # (!\readAddrImag[0]~input_o  & (((\d|ram~381_combout ))))

	.dataa(\d|ram~89_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~121_q ),
	.datad(\d|ram~381_combout ),
	.cin(gnd),
	.combout(\d|ram~382_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~382 .lut_mask = 16'hF388;
defparam \d|ram~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N24
cycloneiv_lcell_comb \d|ram~385 (
// Equation(s):
// \d|ram~385_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~382_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~384_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~384_combout ),
	.datad(\d|ram~382_combout ),
	.cin(gnd),
	.combout(\d|ram~385_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~385 .lut_mask = 16'hFA50;
defparam \d|ram~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y53_N25
dffeas \d|dout_b[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[9] .is_wysiwyg = "true";
defparam \d|dout_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N0
cycloneiv_lcell_comb \d|ram~386 (
// Equation(s):
// \d|ram~386_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\d|ram~106_q ))) # (!\readAddrImag[1]~input_o  & (\d|ram~74_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~74_q ),
	.datad(\d|ram~106_q ),
	.cin(gnd),
	.combout(\d|ram~386_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~386 .lut_mask = 16'hDC98;
defparam \d|ram~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N22
cycloneiv_lcell_comb \d|ram~387 (
// Equation(s):
// \d|ram~387_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~386_combout  & (\d|ram~122_q )) # (!\d|ram~386_combout  & ((\d|ram~90_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~386_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~122_q ),
	.datac(\d|ram~90_q ),
	.datad(\d|ram~386_combout ),
	.cin(gnd),
	.combout(\d|ram~387_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~387 .lut_mask = 16'hDDA0;
defparam \d|ram~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N16
cycloneiv_lcell_comb \d|ram~388 (
// Equation(s):
// \d|ram~388_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\d|ram~26_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\d|ram~10_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~10_q ),
	.datad(\d|ram~26_q ),
	.cin(gnd),
	.combout(\d|ram~388_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~388 .lut_mask = 16'hBA98;
defparam \d|ram~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N10
cycloneiv_lcell_comb \d|ram~389 (
// Equation(s):
// \d|ram~389_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~388_combout  & (\d|ram~58_q )) # (!\d|ram~388_combout  & ((\d|ram~42_q ))))) # (!\readAddrImag[1]~input_o  & (((\d|ram~388_combout ))))

	.dataa(\d|ram~58_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~42_q ),
	.datad(\d|ram~388_combout ),
	.cin(gnd),
	.combout(\d|ram~389_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~389 .lut_mask = 16'hBBC0;
defparam \d|ram~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y54_N2
cycloneiv_lcell_comb \d|ram~390 (
// Equation(s):
// \d|ram~390_combout  = (\readAddrImag[2]~input_o  & (\d|ram~387_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~389_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~387_combout ),
	.datad(\d|ram~389_combout ),
	.cin(gnd),
	.combout(\d|ram~390_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~390 .lut_mask = 16'hF3C0;
defparam \d|ram~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y54_N3
dffeas \d|dout_b[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[10] .is_wysiwyg = "true";
defparam \d|dout_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y53_N28
cycloneiv_lcell_comb \d|ram~216 (
// Equation(s):
// \d|ram~216_combout  = (\rtl~0_combout  & ((\din_dReal[11]~input_o ))) # (!\rtl~0_combout  & (\d|ram~43_q ))

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(\d|ram~43_q ),
	.datad(\din_dReal[11]~input_o ),
	.cin(gnd),
	.combout(\d|ram~216_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~216 .lut_mask = 16'hFA50;
defparam \d|ram~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y53_N29
dffeas \d|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~216_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~43 .is_wysiwyg = "true";
defparam \d|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N18
cycloneiv_lcell_comb \d|ram~393 (
// Equation(s):
// \d|ram~393_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~27_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~11_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~11_q ),
	.datad(\d|ram~27_q ),
	.cin(gnd),
	.combout(\d|ram~393_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~393 .lut_mask = 16'hDC98;
defparam \d|ram~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N12
cycloneiv_lcell_comb \d|ram~394 (
// Equation(s):
// \d|ram~394_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~393_combout  & ((\d|ram~59_q ))) # (!\d|ram~393_combout  & (\d|ram~43_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~393_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~43_q ),
	.datac(\d|ram~59_q ),
	.datad(\d|ram~393_combout ),
	.cin(gnd),
	.combout(\d|ram~394_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~394 .lut_mask = 16'hF588;
defparam \d|ram~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y54_N30
cycloneiv_lcell_comb \d|ram~391 (
// Equation(s):
// \d|ram~391_combout  = (\readAddrImag[0]~input_o  & (((\readAddrImag[1]~input_o )))) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\d|ram~107_q ))) # (!\readAddrImag[1]~input_o  & (\d|ram~75_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~75_q ),
	.datac(\readAddrImag[1]~input_o ),
	.datad(\d|ram~107_q ),
	.cin(gnd),
	.combout(\d|ram~391_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~391 .lut_mask = 16'hF4A4;
defparam \d|ram~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N30
cycloneiv_lcell_comb \d|ram~223 (
// Equation(s):
// \d|ram~223_combout  = (\rtl~14_combout  & (\din_dReal[11]~input_o )) # (!\rtl~14_combout  & ((\d|ram~123_q )))

	.dataa(\din_dReal[11]~input_o ),
	.datab(gnd),
	.datac(\d|ram~123_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\d|ram~223_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~223 .lut_mask = 16'hAAF0;
defparam \d|ram~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y55_N31
dffeas \d|ram~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~223_combout ),
	.asdata(\din_dImag[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~123 .is_wysiwyg = "true";
defparam \d|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N18
cycloneiv_lcell_comb \d|ram~392 (
// Equation(s):
// \d|ram~392_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~391_combout  & ((\d|ram~123_q ))) # (!\d|ram~391_combout  & (\d|ram~91_q )))) # (!\readAddrImag[0]~input_o  & (((\d|ram~391_combout ))))

	.dataa(\d|ram~91_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~391_combout ),
	.datad(\d|ram~123_q ),
	.cin(gnd),
	.combout(\d|ram~392_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~392 .lut_mask = 16'hF838;
defparam \d|ram~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y53_N26
cycloneiv_lcell_comb \d|ram~395 (
// Equation(s):
// \d|ram~395_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~392_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~394_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~394_combout ),
	.datad(\d|ram~392_combout ),
	.cin(gnd),
	.combout(\d|ram~395_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~395 .lut_mask = 16'hFA50;
defparam \d|ram~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y53_N27
dffeas \d|dout_b[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[11] .is_wysiwyg = "true";
defparam \d|dout_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N0
cycloneiv_lcell_comb \d|ram~396 (
// Equation(s):
// \d|ram~396_combout  = (\readAddrImag[0]~input_o  & (\readAddrImag[1]~input_o )) # (!\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o  & ((\d|ram~108_q ))) # (!\readAddrImag[1]~input_o  & (\d|ram~76_q ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~76_q ),
	.datad(\d|ram~108_q ),
	.cin(gnd),
	.combout(\d|ram~396_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~396 .lut_mask = 16'hDC98;
defparam \d|ram~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N26
cycloneiv_lcell_comb \d|ram~397 (
// Equation(s):
// \d|ram~397_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~396_combout  & (\d|ram~124_q )) # (!\d|ram~396_combout  & ((\d|ram~92_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~396_combout ))))

	.dataa(\d|ram~124_q ),
	.datab(\d|ram~92_q ),
	.datac(\readAddrImag[0]~input_o ),
	.datad(\d|ram~396_combout ),
	.cin(gnd),
	.combout(\d|ram~397_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~397 .lut_mask = 16'hAFC0;
defparam \d|ram~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N12
cycloneiv_lcell_comb \d|ram~398 (
// Equation(s):
// \d|ram~398_combout  = (\readAddrImag[0]~input_o  & ((\readAddrImag[1]~input_o ) # ((\d|ram~28_q )))) # (!\readAddrImag[0]~input_o  & (!\readAddrImag[1]~input_o  & (\d|ram~12_q )))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~12_q ),
	.datad(\d|ram~28_q ),
	.cin(gnd),
	.combout(\d|ram~398_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~398 .lut_mask = 16'hBA98;
defparam \d|ram~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N18
cycloneiv_lcell_comb \d|ram~399 (
// Equation(s):
// \d|ram~399_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~398_combout  & (\d|ram~60_q )) # (!\d|ram~398_combout  & ((\d|ram~44_q ))))) # (!\readAddrImag[1]~input_o  & (((\d|ram~398_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~60_q ),
	.datac(\d|ram~44_q ),
	.datad(\d|ram~398_combout ),
	.cin(gnd),
	.combout(\d|ram~399_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~399 .lut_mask = 16'hDDA0;
defparam \d|ram~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y54_N30
cycloneiv_lcell_comb \d|ram~400 (
// Equation(s):
// \d|ram~400_combout  = (\readAddrImag[2]~input_o  & (\d|ram~397_combout )) # (!\readAddrImag[2]~input_o  & ((\d|ram~399_combout )))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~397_combout ),
	.datad(\d|ram~399_combout ),
	.cin(gnd),
	.combout(\d|ram~400_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~400 .lut_mask = 16'hF3C0;
defparam \d|ram~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y54_N31
dffeas \d|dout_b[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[12] .is_wysiwyg = "true";
defparam \d|dout_b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N30
cycloneiv_lcell_comb \d|ram~403 (
// Equation(s):
// \d|ram~403_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~29_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~13_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~13_q ),
	.datad(\d|ram~29_q ),
	.cin(gnd),
	.combout(\d|ram~403_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~403 .lut_mask = 16'hDC98;
defparam \d|ram~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N8
cycloneiv_lcell_comb \d|ram~404 (
// Equation(s):
// \d|ram~404_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~403_combout  & ((\d|ram~61_q ))) # (!\d|ram~403_combout  & (\d|ram~45_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~403_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~45_q ),
	.datac(\d|ram~403_combout ),
	.datad(\d|ram~61_q ),
	.cin(gnd),
	.combout(\d|ram~404_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~404 .lut_mask = 16'hF858;
defparam \d|ram~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N2
cycloneiv_lcell_comb \d|ram~401 (
// Equation(s):
// \d|ram~401_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\d|ram~109_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\d|ram~77_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~109_q ),
	.datad(\d|ram~77_q ),
	.cin(gnd),
	.combout(\d|ram~401_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~401 .lut_mask = 16'hB9A8;
defparam \d|ram~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N16
cycloneiv_lcell_comb \d|ram~402 (
// Equation(s):
// \d|ram~402_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~401_combout  & ((\d|ram~125_q ))) # (!\d|ram~401_combout  & (\d|ram~93_q )))) # (!\readAddrImag[0]~input_o  & (((\d|ram~401_combout ))))

	.dataa(\d|ram~93_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~125_q ),
	.datad(\d|ram~401_combout ),
	.cin(gnd),
	.combout(\d|ram~402_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~402 .lut_mask = 16'hF388;
defparam \d|ram~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N6
cycloneiv_lcell_comb \d|ram~405 (
// Equation(s):
// \d|ram~405_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~402_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~404_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~404_combout ),
	.datad(\d|ram~402_combout ),
	.cin(gnd),
	.combout(\d|ram~405_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~405 .lut_mask = 16'hFA50;
defparam \d|ram~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y53_N7
dffeas \d|dout_b[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[13] .is_wysiwyg = "true";
defparam \d|dout_b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N16
cycloneiv_lcell_comb \d|ram~408 (
// Equation(s):
// \d|ram~408_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & ((\d|ram~30_q ))) # (!\readAddrImag[0]~input_o  & (\d|ram~14_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~14_q ),
	.datad(\d|ram~30_q ),
	.cin(gnd),
	.combout(\d|ram~408_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~408 .lut_mask = 16'hDC98;
defparam \d|ram~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N26
cycloneiv_lcell_comb \d|ram~409 (
// Equation(s):
// \d|ram~409_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~408_combout  & ((\d|ram~62_q ))) # (!\d|ram~408_combout  & (\d|ram~46_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~408_combout ))))

	.dataa(\d|ram~46_q ),
	.datab(\readAddrImag[1]~input_o ),
	.datac(\d|ram~62_q ),
	.datad(\d|ram~408_combout ),
	.cin(gnd),
	.combout(\d|ram~409_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~409 .lut_mask = 16'hF388;
defparam \d|ram~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N20
cycloneiv_lcell_comb \d|ram~406 (
// Equation(s):
// \d|ram~406_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\d|ram~110_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & ((\d|ram~78_q ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~110_q ),
	.datad(\d|ram~78_q ),
	.cin(gnd),
	.combout(\d|ram~406_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~406 .lut_mask = 16'hB9A8;
defparam \d|ram~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N18
cycloneiv_lcell_comb \d|ram~407 (
// Equation(s):
// \d|ram~407_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~406_combout  & ((\d|ram~126_q ))) # (!\d|ram~406_combout  & (\d|ram~94_q )))) # (!\readAddrImag[0]~input_o  & (((\d|ram~406_combout ))))

	.dataa(\d|ram~94_q ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~126_q ),
	.datad(\d|ram~406_combout ),
	.cin(gnd),
	.combout(\d|ram~407_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~407 .lut_mask = 16'hF388;
defparam \d|ram~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y52_N2
cycloneiv_lcell_comb \d|ram~410 (
// Equation(s):
// \d|ram~410_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~407_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~409_combout ))

	.dataa(gnd),
	.datab(\readAddrImag[2]~input_o ),
	.datac(\d|ram~409_combout ),
	.datad(\d|ram~407_combout ),
	.cin(gnd),
	.combout(\d|ram~410_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~410 .lut_mask = 16'hFC30;
defparam \d|ram~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y52_N3
dffeas \d|dout_b[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[14] .is_wysiwyg = "true";
defparam \d|dout_b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N22
cycloneiv_lcell_comb \d|ram~413 (
// Equation(s):
// \d|ram~413_combout  = (\readAddrImag[1]~input_o  & (\readAddrImag[0]~input_o )) # (!\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o  & (\d|ram~31_q )) # (!\readAddrImag[0]~input_o  & ((\d|ram~15_q )))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~31_q ),
	.datad(\d|ram~15_q ),
	.cin(gnd),
	.combout(\d|ram~413_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~413 .lut_mask = 16'hD9C8;
defparam \d|ram~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y53_N28
cycloneiv_lcell_comb \d|ram~251 (
// Equation(s):
// \d|ram~251_combout  = (\rtl~6_combout  & ((\din_dReal[15]~input_o ))) # (!\rtl~6_combout  & (\d|ram~63_q ))

	.dataa(\rtl~6_combout ),
	.datab(gnd),
	.datac(\d|ram~63_q ),
	.datad(\din_dReal[15]~input_o ),
	.cin(gnd),
	.combout(\d|ram~251_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~251 .lut_mask = 16'hFA50;
defparam \d|ram~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y53_N29
dffeas \d|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~251_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~63 .is_wysiwyg = "true";
defparam \d|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N4
cycloneiv_lcell_comb \d|ram~414 (
// Equation(s):
// \d|ram~414_combout  = (\readAddrImag[1]~input_o  & ((\d|ram~413_combout  & ((\d|ram~63_q ))) # (!\d|ram~413_combout  & (\d|ram~47_q )))) # (!\readAddrImag[1]~input_o  & (((\d|ram~413_combout ))))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\d|ram~47_q ),
	.datac(\d|ram~413_combout ),
	.datad(\d|ram~63_q ),
	.cin(gnd),
	.combout(\d|ram~414_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~414 .lut_mask = 16'hF858;
defparam \d|ram~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y55_N6
cycloneiv_lcell_comb \d|ram~255 (
// Equation(s):
// \d|ram~255_combout  = (\rtl~14_combout  & (\din_dReal[15]~input_o )) # (!\rtl~14_combout  & ((\d|ram~127_q )))

	.dataa(\din_dReal[15]~input_o ),
	.datab(gnd),
	.datac(\d|ram~127_q ),
	.datad(\rtl~14_combout ),
	.cin(gnd),
	.combout(\d|ram~255_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~255 .lut_mask = 16'hAAF0;
defparam \d|ram~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y55_N7
dffeas \d|ram~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~255_combout ),
	.asdata(\din_dImag[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rtl~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d|ram~127 .is_wysiwyg = "true";
defparam \d|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N10
cycloneiv_lcell_comb \d|ram~411 (
// Equation(s):
// \d|ram~411_combout  = (\readAddrImag[1]~input_o  & ((\readAddrImag[0]~input_o ) # ((\d|ram~111_q )))) # (!\readAddrImag[1]~input_o  & (!\readAddrImag[0]~input_o  & (\d|ram~79_q )))

	.dataa(\readAddrImag[1]~input_o ),
	.datab(\readAddrImag[0]~input_o ),
	.datac(\d|ram~79_q ),
	.datad(\d|ram~111_q ),
	.cin(gnd),
	.combout(\d|ram~411_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~411 .lut_mask = 16'hBA98;
defparam \d|ram~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N20
cycloneiv_lcell_comb \d|ram~412 (
// Equation(s):
// \d|ram~412_combout  = (\readAddrImag[0]~input_o  & ((\d|ram~411_combout  & (\d|ram~127_q )) # (!\d|ram~411_combout  & ((\d|ram~95_q ))))) # (!\readAddrImag[0]~input_o  & (((\d|ram~411_combout ))))

	.dataa(\readAddrImag[0]~input_o ),
	.datab(\d|ram~127_q ),
	.datac(\d|ram~95_q ),
	.datad(\d|ram~411_combout ),
	.cin(gnd),
	.combout(\d|ram~412_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~412 .lut_mask = 16'hDDA0;
defparam \d|ram~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y53_N24
cycloneiv_lcell_comb \d|ram~415 (
// Equation(s):
// \d|ram~415_combout  = (\readAddrImag[2]~input_o  & ((\d|ram~412_combout ))) # (!\readAddrImag[2]~input_o  & (\d|ram~414_combout ))

	.dataa(\readAddrImag[2]~input_o ),
	.datab(gnd),
	.datac(\d|ram~414_combout ),
	.datad(\d|ram~412_combout ),
	.cin(gnd),
	.combout(\d|ram~415_combout ),
	.cout());
// synopsys translate_off
defparam \d|ram~415 .lut_mask = 16'hFA50;
defparam \d|ram~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y53_N25
dffeas \d|dout_b[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d|ram~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d|dout_b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d|dout_b[15] .is_wysiwyg = "true";
defparam \d|dout_b[15] .power_up = "low";
// synopsys translate_on

assign dout_aReal[0] = \dout_aReal[0]~output_o ;

assign dout_aReal[1] = \dout_aReal[1]~output_o ;

assign dout_aReal[2] = \dout_aReal[2]~output_o ;

assign dout_aReal[3] = \dout_aReal[3]~output_o ;

assign dout_aReal[4] = \dout_aReal[4]~output_o ;

assign dout_aReal[5] = \dout_aReal[5]~output_o ;

assign dout_aReal[6] = \dout_aReal[6]~output_o ;

assign dout_aReal[7] = \dout_aReal[7]~output_o ;

assign dout_aReal[8] = \dout_aReal[8]~output_o ;

assign dout_aReal[9] = \dout_aReal[9]~output_o ;

assign dout_aReal[10] = \dout_aReal[10]~output_o ;

assign dout_aReal[11] = \dout_aReal[11]~output_o ;

assign dout_aReal[12] = \dout_aReal[12]~output_o ;

assign dout_aReal[13] = \dout_aReal[13]~output_o ;

assign dout_aReal[14] = \dout_aReal[14]~output_o ;

assign dout_aReal[15] = \dout_aReal[15]~output_o ;

assign dout_aImag[0] = \dout_aImag[0]~output_o ;

assign dout_aImag[1] = \dout_aImag[1]~output_o ;

assign dout_aImag[2] = \dout_aImag[2]~output_o ;

assign dout_aImag[3] = \dout_aImag[3]~output_o ;

assign dout_aImag[4] = \dout_aImag[4]~output_o ;

assign dout_aImag[5] = \dout_aImag[5]~output_o ;

assign dout_aImag[6] = \dout_aImag[6]~output_o ;

assign dout_aImag[7] = \dout_aImag[7]~output_o ;

assign dout_aImag[8] = \dout_aImag[8]~output_o ;

assign dout_aImag[9] = \dout_aImag[9]~output_o ;

assign dout_aImag[10] = \dout_aImag[10]~output_o ;

assign dout_aImag[11] = \dout_aImag[11]~output_o ;

assign dout_aImag[12] = \dout_aImag[12]~output_o ;

assign dout_aImag[13] = \dout_aImag[13]~output_o ;

assign dout_aImag[14] = \dout_aImag[14]~output_o ;

assign dout_aImag[15] = \dout_aImag[15]~output_o ;

assign dout_bReal[0] = \dout_bReal[0]~output_o ;

assign dout_bReal[1] = \dout_bReal[1]~output_o ;

assign dout_bReal[2] = \dout_bReal[2]~output_o ;

assign dout_bReal[3] = \dout_bReal[3]~output_o ;

assign dout_bReal[4] = \dout_bReal[4]~output_o ;

assign dout_bReal[5] = \dout_bReal[5]~output_o ;

assign dout_bReal[6] = \dout_bReal[6]~output_o ;

assign dout_bReal[7] = \dout_bReal[7]~output_o ;

assign dout_bReal[8] = \dout_bReal[8]~output_o ;

assign dout_bReal[9] = \dout_bReal[9]~output_o ;

assign dout_bReal[10] = \dout_bReal[10]~output_o ;

assign dout_bReal[11] = \dout_bReal[11]~output_o ;

assign dout_bReal[12] = \dout_bReal[12]~output_o ;

assign dout_bReal[13] = \dout_bReal[13]~output_o ;

assign dout_bReal[14] = \dout_bReal[14]~output_o ;

assign dout_bReal[15] = \dout_bReal[15]~output_o ;

assign dout_bImag[0] = \dout_bImag[0]~output_o ;

assign dout_bImag[1] = \dout_bImag[1]~output_o ;

assign dout_bImag[2] = \dout_bImag[2]~output_o ;

assign dout_bImag[3] = \dout_bImag[3]~output_o ;

assign dout_bImag[4] = \dout_bImag[4]~output_o ;

assign dout_bImag[5] = \dout_bImag[5]~output_o ;

assign dout_bImag[6] = \dout_bImag[6]~output_o ;

assign dout_bImag[7] = \dout_bImag[7]~output_o ;

assign dout_bImag[8] = \dout_bImag[8]~output_o ;

assign dout_bImag[9] = \dout_bImag[9]~output_o ;

assign dout_bImag[10] = \dout_bImag[10]~output_o ;

assign dout_bImag[11] = \dout_bImag[11]~output_o ;

assign dout_bImag[12] = \dout_bImag[12]~output_o ;

assign dout_bImag[13] = \dout_bImag[13]~output_o ;

assign dout_bImag[14] = \dout_bImag[14]~output_o ;

assign dout_bImag[15] = \dout_bImag[15]~output_o ;

assign dout_cReal[0] = \dout_cReal[0]~output_o ;

assign dout_cReal[1] = \dout_cReal[1]~output_o ;

assign dout_cReal[2] = \dout_cReal[2]~output_o ;

assign dout_cReal[3] = \dout_cReal[3]~output_o ;

assign dout_cReal[4] = \dout_cReal[4]~output_o ;

assign dout_cReal[5] = \dout_cReal[5]~output_o ;

assign dout_cReal[6] = \dout_cReal[6]~output_o ;

assign dout_cReal[7] = \dout_cReal[7]~output_o ;

assign dout_cReal[8] = \dout_cReal[8]~output_o ;

assign dout_cReal[9] = \dout_cReal[9]~output_o ;

assign dout_cReal[10] = \dout_cReal[10]~output_o ;

assign dout_cReal[11] = \dout_cReal[11]~output_o ;

assign dout_cReal[12] = \dout_cReal[12]~output_o ;

assign dout_cReal[13] = \dout_cReal[13]~output_o ;

assign dout_cReal[14] = \dout_cReal[14]~output_o ;

assign dout_cReal[15] = \dout_cReal[15]~output_o ;

assign dout_cImag[0] = \dout_cImag[0]~output_o ;

assign dout_cImag[1] = \dout_cImag[1]~output_o ;

assign dout_cImag[2] = \dout_cImag[2]~output_o ;

assign dout_cImag[3] = \dout_cImag[3]~output_o ;

assign dout_cImag[4] = \dout_cImag[4]~output_o ;

assign dout_cImag[5] = \dout_cImag[5]~output_o ;

assign dout_cImag[6] = \dout_cImag[6]~output_o ;

assign dout_cImag[7] = \dout_cImag[7]~output_o ;

assign dout_cImag[8] = \dout_cImag[8]~output_o ;

assign dout_cImag[9] = \dout_cImag[9]~output_o ;

assign dout_cImag[10] = \dout_cImag[10]~output_o ;

assign dout_cImag[11] = \dout_cImag[11]~output_o ;

assign dout_cImag[12] = \dout_cImag[12]~output_o ;

assign dout_cImag[13] = \dout_cImag[13]~output_o ;

assign dout_cImag[14] = \dout_cImag[14]~output_o ;

assign dout_cImag[15] = \dout_cImag[15]~output_o ;

assign dout_dReal[0] = \dout_dReal[0]~output_o ;

assign dout_dReal[1] = \dout_dReal[1]~output_o ;

assign dout_dReal[2] = \dout_dReal[2]~output_o ;

assign dout_dReal[3] = \dout_dReal[3]~output_o ;

assign dout_dReal[4] = \dout_dReal[4]~output_o ;

assign dout_dReal[5] = \dout_dReal[5]~output_o ;

assign dout_dReal[6] = \dout_dReal[6]~output_o ;

assign dout_dReal[7] = \dout_dReal[7]~output_o ;

assign dout_dReal[8] = \dout_dReal[8]~output_o ;

assign dout_dReal[9] = \dout_dReal[9]~output_o ;

assign dout_dReal[10] = \dout_dReal[10]~output_o ;

assign dout_dReal[11] = \dout_dReal[11]~output_o ;

assign dout_dReal[12] = \dout_dReal[12]~output_o ;

assign dout_dReal[13] = \dout_dReal[13]~output_o ;

assign dout_dReal[14] = \dout_dReal[14]~output_o ;

assign dout_dReal[15] = \dout_dReal[15]~output_o ;

assign dout_dImag[0] = \dout_dImag[0]~output_o ;

assign dout_dImag[1] = \dout_dImag[1]~output_o ;

assign dout_dImag[2] = \dout_dImag[2]~output_o ;

assign dout_dImag[3] = \dout_dImag[3]~output_o ;

assign dout_dImag[4] = \dout_dImag[4]~output_o ;

assign dout_dImag[5] = \dout_dImag[5]~output_o ;

assign dout_dImag[6] = \dout_dImag[6]~output_o ;

assign dout_dImag[7] = \dout_dImag[7]~output_o ;

assign dout_dImag[8] = \dout_dImag[8]~output_o ;

assign dout_dImag[9] = \dout_dImag[9]~output_o ;

assign dout_dImag[10] = \dout_dImag[10]~output_o ;

assign dout_dImag[11] = \dout_dImag[11]~output_o ;

assign dout_dImag[12] = \dout_dImag[12]~output_o ;

assign dout_dImag[13] = \dout_dImag[13]~output_o ;

assign dout_dImag[14] = \dout_dImag[14]~output_o ;

assign dout_dImag[15] = \dout_dImag[15]~output_o ;

endmodule
