ncverilog testbench.v alu.v +define+I0 +access+rw 
