////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_25_H
#define flexidag_openseg_prim_split_25_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_25_DAG_NAME 	"flexidag_openseg_prim_split_25"

/* VDG file info */
#define flexidag_openseg_prim_split_25_vdg_name 	"flexidag_openseg_split_25.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_25_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_25_byte_size 	856	/* 0x00000358 */
#define flexidag_openseg_prim_split_25_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_25 VMEM info */
#define flexidag_openseg_prim_split_25_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_25_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_25_VMEM_end 	510480	/* 0x0007ca10 */
#define flexidag_openseg_prim_split_25_image_start 	463200	/* 0x00071160 */
#define flexidag_openseg_prim_split_25_image_size 	48136	/* 0x0000bc08 */
#define flexidag_openseg_prim_split_25_dagbin_start 	510480	/* 0x0007ca10 */

/* flexidag_openseg_prim_split_25 DAG info */
#define flexidag_openseg_prim_split_25_estimated_cycles 	151823
#define flexidag_openseg_prim_split_25_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_25' in source file 'pre_split18_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_25 SMB_input __pvcn_966_ */
#define flexidag_openseg_prim_split_25___pvcn_966__cnngen_demangled_name 	"__pvcn_966_"
#define flexidag_openseg_prim_split_25___pvcn_966__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_966__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_966__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_966__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_966__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_966__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_966__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_25___pvcn_966__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_25___pvcn_966__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_25___pvcn_966__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_25___pvcn_966__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_966__W 	33416
#define flexidag_openseg_prim_split_25___pvcn_966__H 	1
#define flexidag_openseg_prim_split_25___pvcn_966__D 	1
#define flexidag_openseg_prim_split_25___pvcn_966__P 	1
#define flexidag_openseg_prim_split_25___pvcn_966__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_966__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_966__dpitch_num_bytes 	33472
#define flexidag_openseg_prim_split_25___pvcn_966__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_966__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_966__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_966__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_966__vmem_buffer_num_bytes 	33416
#define flexidag_openseg_prim_split_25___pvcn_966__dram_size_num_bytes 	33472

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_967_ */
#define flexidag_openseg_prim_split_25___pvcn_967__cnngen_demangled_name 	"__pvcn_967_"
#define flexidag_openseg_prim_split_25___pvcn_967__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_967__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_967__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_967__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_967__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_967__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_967__byte_offset 	36	/* 0x00000024 */
#define flexidag_openseg_prim_split_25___pvcn_967__vbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_25___pvcn_967__dbase_byte_offset 	64	/* 0x00000040 */
#define flexidag_openseg_prim_split_25___pvcn_967__dpitchm1_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_25___pvcn_967__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_967__W 	640
#define flexidag_openseg_prim_split_25___pvcn_967__H 	1
#define flexidag_openseg_prim_split_25___pvcn_967__D 	1
#define flexidag_openseg_prim_split_25___pvcn_967__P 	1
#define flexidag_openseg_prim_split_25___pvcn_967__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_967__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_967__dpitch_num_bytes 	640
#define flexidag_openseg_prim_split_25___pvcn_967__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_967__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_967__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_967__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_967__vmem_buffer_num_bytes 	640
#define flexidag_openseg_prim_split_25___pvcn_967__dram_size_num_bytes 	640

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_972_ */
#define flexidag_openseg_prim_split_25___pvcn_972__cnngen_demangled_name 	"__pvcn_972_"
#define flexidag_openseg_prim_split_25___pvcn_972__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_972__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_972__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_972__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_972__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_972__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_972__byte_offset 	88	/* 0x00000058 */
#define flexidag_openseg_prim_split_25___pvcn_972__vbase_byte_offset 	92	/* 0x0000005c */
#define flexidag_openseg_prim_split_25___pvcn_972__dbase_byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_25___pvcn_972__dpitchm1_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_25___pvcn_972__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_972__W 	5752
#define flexidag_openseg_prim_split_25___pvcn_972__H 	1
#define flexidag_openseg_prim_split_25___pvcn_972__D 	1
#define flexidag_openseg_prim_split_25___pvcn_972__P 	1
#define flexidag_openseg_prim_split_25___pvcn_972__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_972__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_972__dpitch_num_bytes 	5760
#define flexidag_openseg_prim_split_25___pvcn_972__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_972__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_972__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_972__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_972__vmem_buffer_num_bytes 	5752
#define flexidag_openseg_prim_split_25___pvcn_972__dram_size_num_bytes 	5760

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_973_ */
#define flexidag_openseg_prim_split_25___pvcn_973__cnngen_demangled_name 	"__pvcn_973_"
#define flexidag_openseg_prim_split_25___pvcn_973__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_973__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_973__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_973__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_973__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_973__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_973__byte_offset 	128	/* 0x00000080 */
#define flexidag_openseg_prim_split_25___pvcn_973__vbase_byte_offset 	132	/* 0x00000084 */
#define flexidag_openseg_prim_split_25___pvcn_973__dbase_byte_offset 	156	/* 0x0000009c */
#define flexidag_openseg_prim_split_25___pvcn_973__dpitchm1_byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_25___pvcn_973__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_973__W 	96
#define flexidag_openseg_prim_split_25___pvcn_973__H 	1
#define flexidag_openseg_prim_split_25___pvcn_973__D 	1
#define flexidag_openseg_prim_split_25___pvcn_973__P 	1
#define flexidag_openseg_prim_split_25___pvcn_973__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_973__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_973__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_25___pvcn_973__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_973__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_973__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_973__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_973__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_25___pvcn_973__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_975_ */
#define flexidag_openseg_prim_split_25___pvcn_975__cnngen_demangled_name 	"__pvcn_975_"
#define flexidag_openseg_prim_split_25___pvcn_975__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_975__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_975__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_975__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_975__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_975__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_975__byte_offset 	168	/* 0x000000a8 */
#define flexidag_openseg_prim_split_25___pvcn_975__vbase_byte_offset 	172	/* 0x000000ac */
#define flexidag_openseg_prim_split_25___pvcn_975__dbase_byte_offset 	196	/* 0x000000c4 */
#define flexidag_openseg_prim_split_25___pvcn_975__dpitchm1_byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_25___pvcn_975__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_975__W 	1436
#define flexidag_openseg_prim_split_25___pvcn_975__H 	1
#define flexidag_openseg_prim_split_25___pvcn_975__D 	1
#define flexidag_openseg_prim_split_25___pvcn_975__P 	1
#define flexidag_openseg_prim_split_25___pvcn_975__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_975__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_975__dpitch_num_bytes 	1472
#define flexidag_openseg_prim_split_25___pvcn_975__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_975__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_975__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_975__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_975__vmem_buffer_num_bytes 	1436
#define flexidag_openseg_prim_split_25___pvcn_975__dram_size_num_bytes 	1472

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_976_ */
#define flexidag_openseg_prim_split_25___pvcn_976__cnngen_demangled_name 	"__pvcn_976_"
#define flexidag_openseg_prim_split_25___pvcn_976__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_976__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_976__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_976__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_976__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_976__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_976__byte_offset 	208	/* 0x000000d0 */
#define flexidag_openseg_prim_split_25___pvcn_976__vbase_byte_offset 	212	/* 0x000000d4 */
#define flexidag_openseg_prim_split_25___pvcn_976__dbase_byte_offset 	236	/* 0x000000ec */
#define flexidag_openseg_prim_split_25___pvcn_976__dpitchm1_byte_offset 	240	/* 0x000000f0 */
#define flexidag_openseg_prim_split_25___pvcn_976__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_976__W 	96
#define flexidag_openseg_prim_split_25___pvcn_976__H 	1
#define flexidag_openseg_prim_split_25___pvcn_976__D 	1
#define flexidag_openseg_prim_split_25___pvcn_976__P 	1
#define flexidag_openseg_prim_split_25___pvcn_976__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_976__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_976__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_25___pvcn_976__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_976__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_976__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_976__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_976__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_25___pvcn_976__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_979_ */
#define flexidag_openseg_prim_split_25___pvcn_979__cnngen_demangled_name 	"__pvcn_979_"
#define flexidag_openseg_prim_split_25___pvcn_979__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_979__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_979__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_979__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_979__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_979__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_979__byte_offset 	248	/* 0x000000f8 */
#define flexidag_openseg_prim_split_25___pvcn_979__vbase_byte_offset 	252	/* 0x000000fc */
#define flexidag_openseg_prim_split_25___pvcn_979__dbase_byte_offset 	276	/* 0x00000114 */
#define flexidag_openseg_prim_split_25___pvcn_979__dpitchm1_byte_offset 	280	/* 0x00000118 */
#define flexidag_openseg_prim_split_25___pvcn_979__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_979__W 	5756
#define flexidag_openseg_prim_split_25___pvcn_979__H 	1
#define flexidag_openseg_prim_split_25___pvcn_979__D 	1
#define flexidag_openseg_prim_split_25___pvcn_979__P 	1
#define flexidag_openseg_prim_split_25___pvcn_979__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_979__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_979__dpitch_num_bytes 	5760
#define flexidag_openseg_prim_split_25___pvcn_979__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_979__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_979__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_979__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_979__vmem_buffer_num_bytes 	5756
#define flexidag_openseg_prim_split_25___pvcn_979__dram_size_num_bytes 	5760

/* flexidag_openseg_prim_split_25 SMB_input __pvcn_980_ */
#define flexidag_openseg_prim_split_25___pvcn_980__cnngen_demangled_name 	"__pvcn_980_"
#define flexidag_openseg_prim_split_25___pvcn_980__is_constant 	1
#define flexidag_openseg_prim_split_25___pvcn_980__has_init_data 	1
#define flexidag_openseg_prim_split_25___pvcn_980__is_variable_scalar 	0
#define flexidag_openseg_prim_split_25___pvcn_980__is_bitvector 	0
#define flexidag_openseg_prim_split_25___pvcn_980__is_rlz 	0
#define flexidag_openseg_prim_split_25___pvcn_980__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___pvcn_980__byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_25___pvcn_980__vbase_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_25___pvcn_980__dbase_byte_offset 	316	/* 0x0000013c */
#define flexidag_openseg_prim_split_25___pvcn_980__dpitchm1_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_25___pvcn_980__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25___pvcn_980__W 	88
#define flexidag_openseg_prim_split_25___pvcn_980__H 	1
#define flexidag_openseg_prim_split_25___pvcn_980__D 	1
#define flexidag_openseg_prim_split_25___pvcn_980__P 	1
#define flexidag_openseg_prim_split_25___pvcn_980__data_num_bytes 	1
#define flexidag_openseg_prim_split_25___pvcn_980__denable 	1
#define flexidag_openseg_prim_split_25___pvcn_980__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_25___pvcn_980__dram_format 	0
#define flexidag_openseg_prim_split_25___pvcn_980__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_25___pvcn_980__tile_width 	1
#define flexidag_openseg_prim_split_25___pvcn_980__tile_height 	1
#define flexidag_openseg_prim_split_25___pvcn_980__vmem_buffer_num_bytes 	88
#define flexidag_openseg_prim_split_25___pvcn_980__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_25 HMB_input PeleeNet__stage_3_dense_block_4__concat______muli___481 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_4__concat______muli___481"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_is_main_input_output 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_is_constant 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_has_init_data 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_is_variable_scalar 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_byte_offset 	328	/* 0x00000148 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vbase_byte_offset 	332	/* 0x0000014c */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dbase_byte_offset 	356	/* 0x00000164 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dpitchm1_byte_offset 	360	/* 0x00000168 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vwidth_minus_one_byte_offset 	344	/* 0x00000158 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vheight_minus_one_byte_offset 	346	/* 0x0000015a */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_drotate_bit_offset 	2822	/* 0x00000b06 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_hflip_bit_offset 	2823	/* 0x00000b07 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vflip_bit_offset 	2824	/* 0x00000b08 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dflip_bit_offset 	2825	/* 0x00000b09 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_pflip_bit_offset 	2826	/* 0x00000b0a */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_W 	80
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_H 	32
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_D 	416
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_P 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_data_num_bytes 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_denable 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dram_format 	3
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_tile_width 	4
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_tile_height 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vmem_buffer_num_bytes 	139776
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dram_size_num_bytes 	1064960
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_sign 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_datasize 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_expoffset 	5
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_expbits 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_drotate 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_hflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_vflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_dflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_pflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_4__concat______muli___481_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_25 VCB PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	380	/* 0x0000017c */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	388	/* 0x00000184 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	81920

/* flexidag_openseg_prim_split_25 VCB PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_byte_offset 	428	/* 0x000001ac */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_vbase_byte_offset 	436	/* 0x000001b4 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___muli___482___3_vmem_buffer_num_bytes 	61440

/* flexidag_openseg_prim_split_25 VCB PeleeNet__stage_3_dense_block_5__conv_right_0__Relu */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_right_0__Relu"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_byte_offset 	512	/* 0x00000200 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_vbase_byte_offset 	520	/* 0x00000208 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_0__Relu_vmem_buffer_num_bytes 	78848

/* flexidag_openseg_prim_split_25 VCB PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	560	/* 0x00000230 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	568	/* 0x00000238 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	25344

/* flexidag_openseg_prim_split_25 HMB_output PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	608	/* 0x00000260 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	612	/* 0x00000264 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	636	/* 0x0000027c */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	640	/* 0x00000280 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	624	/* 0x00000270 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	626	/* 0x00000272 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	5062	/* 0x000013c6 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	5063	/* 0x000013c7 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	5064	/* 0x000013c8 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	5065	/* 0x000013c9 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	5066	/* 0x000013ca */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	80
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	32
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_denable 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	10240
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	40960
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_right_2__Conv2D___BatchNorm__FusedBatchNorm___Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_25 VCB PeleeNet__stage_3_dense_block_5__conv_left_0__Relu */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_left_0__Relu"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_byte_offset 	692	/* 0x000002b4 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_vbase_byte_offset 	700	/* 0x000002bc */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_0__Relu_vmem_buffer_num_bytes 	56320

/* flexidag_openseg_prim_split_25 HMB_output PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	740	/* 0x000002e4 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	744	/* 0x000002e8 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	768	/* 0x00000300 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	772	/* 0x00000304 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	756	/* 0x000002f4 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	758	/* 0x000002f6 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	6118	/* 0x000017e6 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	6119	/* 0x000017e7 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	6120	/* 0x000017e8 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	6121	/* 0x000017e9 */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	6122	/* 0x000017ea */
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	80
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	32
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_denable 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	5120
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	40960
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0
#define flexidag_openseg_prim_split_25_PeleeNet__stage_3_dense_block_5__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_25 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_byte_offset 	780	/* 0x0000030c */
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_vbase_byte_offset 	784	/* 0x00000310 */
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_25___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_25_H */
