#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Sep 17 23:33:57 2021
# Process ID: 3764
# Current directory: C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.runs/synth_1
# Command line: vivado.exe -log FSM_OneHot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_OneHot.tcl
# Log file: C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.runs/synth_1/FSM_OneHot.vds
# Journal file: C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM_OneHot.tcl -notrace
Command: synth_design -top FSM_OneHot -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14884 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 311.402 ; gain = 101.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_OneHot' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:46]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_0' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:80]
INFO: [Synth 8-638] synthesizing module 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FlipFlop' (1#1) [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:42]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_1' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:86]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_2' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:92]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_3' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:98]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_4' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:104]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_5' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:110]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/D_FlipFlop.vhd:34' bound to instance 'FF_6' of component 'D_FlipFlop' [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'FSM_OneHot' (2#1) [C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.srcs/sources_1/new/FSM_OneHot.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.863 ; gain = 138.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.863 ; gain = 138.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.863 ; gain = 138.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 355.730 ; gain = 145.633
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'FF_1' (D_FlipFlop) to 'FF_3'
INFO: [Synth 8-223] decloning instance 'FF_1' (D_FlipFlop) to 'FF_4'
INFO: [Synth 8-223] decloning instance 'FF_1' (D_FlipFlop) to 'FF_5'
INFO: [Synth 8-223] decloning instance 'FF_1' (D_FlipFlop) to 'FF_6'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_1/Q_reg )
WARNING: [Synth 8-3332] Sequential element (FF_0/Q_reg) is unused and will be removed from module FSM_OneHot.
WARNING: [Synth 8-3332] Sequential element (FF_1/Q_reg) is unused and will be removed from module FSM_OneHot.
WARNING: [Synth 8-3332] Sequential element (FF_2/Q_reg) is unused and will be removed from module FSM_OneHot.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 463.809 ; gain = 253.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 463.809 ; gain = 253.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 465.133 ; gain = 228.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 465.133 ; gain = 255.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 542.242 ; gain = 312.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vihan/FSM_CoinDetector/FSM_CoinDetector.runs/synth_1/FSM_OneHot.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 542.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 17 23:34:05 2021...
