\hypertarget{intelmp_8hh}{
\section{arch/x86/bios/intelmp.hh}
\label{intelmp_8hh}\index{arch/x86/bios/intelmp.hh@{arch/x86/bios/intelmp.hh}}
}
{\ttfamily \#include $<$string$>$}\par
{\ttfamily \#include $<$vector$>$}\par
{\ttfamily \#include \char`\"{}base/bitfield.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}enums/X86IntelMPAddressType.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}enums/X86IntelMPInterruptType.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}enums/X86IntelMPPolarity.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}enums/X86IntelMPRangeList.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}enums/X86IntelMPTriggerMode.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-object.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1FloatingPointer}{FloatingPointer}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1BaseConfigEntry}{BaseConfigEntry}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1ExtConfigEntry}{ExtConfigEntry}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1ConfigTable}{ConfigTable}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1Processor}{Processor}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1Bus}{Bus}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1IOAPIC}{IOAPIC}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1IntAssignment}{IntAssignment}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1IOIntAssignment}{IOIntAssignment}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1LocalIntAssignment}{LocalIntAssignment}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1AddrSpaceMapping}{AddrSpaceMapping}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1BusHierarchy}{BusHierarchy}
\item 
class \hyperlink{classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod}{CompatAddrSpaceMod}
\end{DoxyCompactItemize}
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceX86ISA}{X86ISA}
\item 
namespace \hyperlink{namespaceX86ISA_1_1IntelMP}{X86ISA::IntelMP}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$class T $>$ }\\uint8\_\-t \hyperlink{intelmp_8hh_ab3e94577548c6c5fe3f19157088c400c}{writeOutField} (\hyperlink{classPortProxy}{PortProxy} \&proxy, \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, T val)
\item 
uint8\_\-t \hyperlink{intelmp_8hh_a93b3fdf88faeff3328c156461d346a7a}{writeOutString} (\hyperlink{classPortProxy}{PortProxy} \&proxy, \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, std::string str, int length)
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{intelmp_8hh_ab3e94577548c6c5fe3f19157088c400c}{
\index{intelmp.hh@{intelmp.hh}!writeOutField@{writeOutField}}
\index{writeOutField@{writeOutField}!intelmp.hh@{intelmp.hh}}
\subsubsection[{writeOutField}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t writeOutField ({\bf PortProxy} \& {\em proxy}, \/  {\bf Addr} {\em addr}, \/  T {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{intelmp_8hh_ab3e94577548c6c5fe3f19157088c400c}



\begin{DoxyCode}
74 {
75     uint64_t guestVal = X86ISA::htog(val);
76     proxy.writeBlob(addr, (uint8_t *)(&guestVal), sizeof(T));
77 
78     uint8_t checkSum = 0;
79     while(guestVal) {
80         checkSum += guestVal;
81         guestVal >>= 8;
82     }
83     return checkSum;
84 }
\end{DoxyCode}
\hypertarget{intelmp_8hh_a93b3fdf88faeff3328c156461d346a7a}{
\index{intelmp.hh@{intelmp.hh}!writeOutString@{writeOutString}}
\index{writeOutString@{writeOutString}!intelmp.hh@{intelmp.hh}}
\subsubsection[{writeOutString}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t writeOutString ({\bf PortProxy} \& {\em proxy}, \/  {\bf Addr} {\em addr}, \/  std::string {\em str}, \/  int {\em length})}}
\label{intelmp_8hh_a93b3fdf88faeff3328c156461d346a7a}
