$date
	Sat Oct  8 16:44:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FF_Tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 5 $ delay1 [4:0] $end
$var reg 1 % reset $end
$var real 1 & i $end
$scope module f1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0 &
0%
bx $
0#
0"
x!
$end
#3
0!
1#
#6
0#
#9
1#
#12
0#
#15
1#
#18
0#
1"
#21
1!
1#
#24
0#
#27
1#
#29
0!
1%
#30
0#
#33
1#
#36
0#
#39
1!
1#
b100 $
0%
#42
0#
#43
0"
b1 $
r1 &
#44
1"
b1001 $
r2 &
#45
1#
#48
0#
#51
1#
#53
0"
b11 $
r3 &
#54
0#
#56
1"
b1101 $
r4 &
#57
1#
#60
0#
#63
1#
#66
0#
#69
0"
1#
r5 &
#72
0#
#75
0!
1#
#78
0#
#81
1#
#84
0#
#87
1#
#89
