
RTOS task 8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c94  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003da4  08003da4  00004da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e80  08003e80  00005014  2**0
                  CONTENTS
  4 .ARM          00000000  08003e80  08003e80  00005014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e80  08003e80  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e80  08003e80  00004e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e84  08003e84  00004e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08003e88  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001024  20000014  08003e9c  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001038  08003e9c  00005038  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c9bd  00000000  00000000  0000503d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002400  00000000  00000000  000119fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  00013e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000906  00000000  00000000  000149d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018518  00000000  00000000  000152d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dad3  00000000  00000000  0002d7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ac3f  00000000  00000000  0003b2c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5f00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f24  00000000  00000000  000c5f44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000c8e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08003d8c 	.word	0x08003d8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08003d8c 	.word	0x08003d8c

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000030 	.word	0x20000030
 800017c:	20000084 	.word	0x20000084

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b09e      	sub	sp, #120	@ 0x78
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fa7d 	bl	8000684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f871 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f8d5 	bl	800033c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000192:	f000 f8a9 	bl	80002e8 <MX_USART1_UART_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of CriticalResourceSemaphore */
  osSemaphoreDef(CriticalResourceSemaphore);
 8000196:	2300      	movs	r3, #0
 8000198:	673b      	str	r3, [r7, #112]	@ 0x70
 800019a:	2300      	movs	r3, #0
 800019c:	677b      	str	r3, [r7, #116]	@ 0x74
  CriticalResourceSemaphoreHandle = osSemaphoreCreate(osSemaphore(CriticalResourceSemaphore), 1);
 800019e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80001a2:	2101      	movs	r1, #1
 80001a4:	4618      	mov	r0, r3
 80001a6:	f001 fae6 	bl	8001776 <osSemaphoreCreate>
 80001aa:	4603      	mov	r3, r0
 80001ac:	4a27      	ldr	r2, [pc, #156]	@ (800024c <main+0xcc>)
 80001ae:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001b0:	4b27      	ldr	r3, [pc, #156]	@ (8000250 <main+0xd0>)
 80001b2:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80001b6:	461d      	mov	r5, r3
 80001b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f001 fa73 	bl	80016b6 <osThreadCreate>
 80001d0:	4603      	mov	r3, r0
 80001d2:	4a20      	ldr	r2, [pc, #128]	@ (8000254 <main+0xd4>)
 80001d4:	6013      	str	r3, [r2, #0]

  /* definition and creation of GreenLEDTask */
  osThreadDef(GreenLEDTask, green_led, osPriorityNormal, 0, 128);
 80001d6:	4b20      	ldr	r3, [pc, #128]	@ (8000258 <main+0xd8>)
 80001d8:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80001dc:	461d      	mov	r5, r3
 80001de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GreenLEDTaskHandle = osThreadCreate(osThread(GreenLEDTask), NULL);
 80001ea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80001ee:	2100      	movs	r1, #0
 80001f0:	4618      	mov	r0, r3
 80001f2:	f001 fa60 	bl	80016b6 <osThreadCreate>
 80001f6:	4603      	mov	r3, r0
 80001f8:	4a18      	ldr	r2, [pc, #96]	@ (800025c <main+0xdc>)
 80001fa:	6013      	str	r3, [r2, #0]

  /* definition and creation of RedLEDTask */
  osThreadDef(RedLEDTask, red_led, osPriorityNormal, 0, 128);
 80001fc:	4b18      	ldr	r3, [pc, #96]	@ (8000260 <main+0xe0>)
 80001fe:	f107 041c 	add.w	r4, r7, #28
 8000202:	461d      	mov	r5, r3
 8000204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000208:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800020c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RedLEDTaskHandle = osThreadCreate(osThread(RedLEDTask), NULL);
 8000210:	f107 031c 	add.w	r3, r7, #28
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f001 fa4d 	bl	80016b6 <osThreadCreate>
 800021c:	4603      	mov	r3, r0
 800021e:	4a11      	ldr	r2, [pc, #68]	@ (8000264 <main+0xe4>)
 8000220:	6013      	str	r3, [r2, #0]

  /* definition and creation of YellowLEDTask */
  osThreadDef(YellowLEDTask, yellow_led, osPriorityAboveNormal, 0, 128);
 8000222:	4b11      	ldr	r3, [pc, #68]	@ (8000268 <main+0xe8>)
 8000224:	463c      	mov	r4, r7
 8000226:	461d      	mov	r5, r3
 8000228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800022a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800022c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000230:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  YellowLEDTaskHandle = osThreadCreate(osThread(YellowLEDTask), NULL);
 8000234:	463b      	mov	r3, r7
 8000236:	2100      	movs	r1, #0
 8000238:	4618      	mov	r0, r3
 800023a:	f001 fa3c 	bl	80016b6 <osThreadCreate>
 800023e:	4603      	mov	r3, r0
 8000240:	4a0a      	ldr	r2, [pc, #40]	@ (800026c <main+0xec>)
 8000242:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000244:	f001 fa30 	bl	80016a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	bf00      	nop
 800024a:	e7fd      	b.n	8000248 <main+0xc8>
 800024c:	200002dc 	.word	0x200002dc
 8000250:	08003db0 	.word	0x08003db0
 8000254:	200002cc 	.word	0x200002cc
 8000258:	08003ddc 	.word	0x08003ddc
 800025c:	200002d0 	.word	0x200002d0
 8000260:	08003e04 	.word	0x08003e04
 8000264:	200002d4 	.word	0x200002d4
 8000268:	08003e30 	.word	0x08003e30
 800026c:	200002d8 	.word	0x200002d8

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b090      	sub	sp, #64	@ 0x40
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	2228      	movs	r2, #40	@ 0x28
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f003 fd4a 	bl	8003d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	605a      	str	r2, [r3, #4]
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	60da      	str	r2, [r3, #12]
 8000290:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000292:	2302      	movs	r3, #2
 8000294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000296:	2301      	movs	r3, #1
 8000298:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029a:	2310      	movs	r3, #16
 800029c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800029e:	2300      	movs	r3, #0
 80002a0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a2:	f107 0318 	add.w	r3, r7, #24
 80002a6:	4618      	mov	r0, r3
 80002a8:	f000 fce8 	bl	8000c7c <HAL_RCC_OscConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002b2:	f000 f909 	bl	80004c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b6:	230f      	movs	r3, #15
 80002b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ba:	2300      	movs	r3, #0
 80002bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c6:	2300      	movs	r3, #0
 80002c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 ff56 	bl	8001180 <HAL_RCC_ClockConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002da:	f000 f8f5 	bl	80004c8 <Error_Handler>
  }
}
 80002de:	bf00      	nop
 80002e0:	3740      	adds	r7, #64	@ 0x40
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002ec:	4b11      	ldr	r3, [pc, #68]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 80002ee:	4a12      	ldr	r2, [pc, #72]	@ (8000338 <MX_USART1_UART_Init+0x50>)
 80002f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002f2:	4b10      	ldr	r3, [pc, #64]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 80002f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000300:	4b0c      	ldr	r3, [pc, #48]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000306:	4b0b      	ldr	r3, [pc, #44]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800030c:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 800030e:	220c      	movs	r2, #12
 8000310:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000312:	4b08      	ldr	r3, [pc, #32]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000314:	2200      	movs	r2, #0
 8000316:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000318:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 800031a:	2200      	movs	r2, #0
 800031c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800031e:	4805      	ldr	r0, [pc, #20]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000320:	f001 f8bc 	bl	800149c <HAL_UART_Init>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800032a:	f000 f8cd 	bl	80004c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	20000284 	.word	0x20000284
 8000338:	40013800 	.word	0x40013800

0800033c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b086      	sub	sp, #24
 8000340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000342:	f107 0308 	add.w	r3, r7, #8
 8000346:	2200      	movs	r2, #0
 8000348:	601a      	str	r2, [r3, #0]
 800034a:	605a      	str	r2, [r3, #4]
 800034c:	609a      	str	r2, [r3, #8]
 800034e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000350:	4b11      	ldr	r3, [pc, #68]	@ (8000398 <MX_GPIO_Init+0x5c>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	4a10      	ldr	r2, [pc, #64]	@ (8000398 <MX_GPIO_Init+0x5c>)
 8000356:	f043 0304 	orr.w	r3, r3, #4
 800035a:	6193      	str	r3, [r2, #24]
 800035c:	4b0e      	ldr	r3, [pc, #56]	@ (8000398 <MX_GPIO_Init+0x5c>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	f003 0304 	and.w	r3, r3, #4
 8000364:	607b      	str	r3, [r7, #4]
 8000366:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000368:	2200      	movs	r2, #0
 800036a:	210f      	movs	r1, #15
 800036c:	480b      	ldr	r0, [pc, #44]	@ (800039c <MX_GPIO_Init+0x60>)
 800036e:	f000 fc53 	bl	8000c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 8000372:	230f      	movs	r3, #15
 8000374:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000376:	2301      	movs	r3, #1
 8000378:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037a:	2300      	movs	r3, #0
 800037c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800037e:	2302      	movs	r3, #2
 8000380:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000382:	f107 0308 	add.w	r3, r7, #8
 8000386:	4619      	mov	r1, r3
 8000388:	4804      	ldr	r0, [pc, #16]	@ (800039c <MX_GPIO_Init+0x60>)
 800038a:	f000 fac1 	bl	8000910 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800038e:	bf00      	nop
 8000390:	3718      	adds	r7, #24
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000
 800039c:	40010800 	.word	0x40010800

080003a0 <accessSharedData>:

/* USER CODE BEGIN 4 */
void accessSharedData(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
    if (startFlag == 1)
 80003a4:	4b0d      	ldr	r3, [pc, #52]	@ (80003dc <accessSharedData+0x3c>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	2b01      	cmp	r3, #1
 80003ac:	d103      	bne.n	80003b6 <accessSharedData+0x16>
    {
        startFlag = 0;  // Set flag ke 0
 80003ae:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <accessSharedData+0x3c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
 80003b4:	e004      	b.n	80003c0 <accessSharedData+0x20>
    }
    else
    {
        // Nyalakan LED Biru jika konflik
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80003b6:	2201      	movs	r2, #1
 80003b8:	2108      	movs	r1, #8
 80003ba:	4809      	ldr	r0, [pc, #36]	@ (80003e0 <accessSharedData+0x40>)
 80003bc:	f000 fc2c 	bl	8000c18 <HAL_GPIO_WritePin>
    }

    // Simulasi operasi baca/tulis selama 1000 ms
    osDelay(1000);
 80003c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003c4:	f001 f9c3 	bl	800174e <osDelay>

    // Set flag kembali ke 1
    startFlag = 1;
 80003c8:	4b04      	ldr	r3, [pc, #16]	@ (80003dc <accessSharedData+0x3c>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	701a      	strb	r2, [r3, #0]

    // Matikan LED Biru
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	2108      	movs	r1, #8
 80003d2:	4803      	ldr	r0, [pc, #12]	@ (80003e0 <accessSharedData+0x40>)
 80003d4:	f000 fc20 	bl	8000c18 <HAL_GPIO_WritePin>
}
 80003d8:	bf00      	nop
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	20000000 	.word	0x20000000
 80003e0:	40010800 	.word	0x40010800

080003e4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	for(;;)
	  {
	    osDelay(1);
 80003ec:	2001      	movs	r0, #1
 80003ee:	f001 f9ae 	bl	800174e <osDelay>
 80003f2:	e7fb      	b.n	80003ec <StartDefaultTask+0x8>

080003f4 <green_led>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_green_led */
void green_led(void const * argument)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN green_led */
  /* Infinite loop */
	for(;;)
	    {
	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);  // Nyalakan Green LED
 80003fc:	2201      	movs	r2, #1
 80003fe:	2101      	movs	r1, #1
 8000400:	480f      	ldr	r0, [pc, #60]	@ (8000440 <green_led+0x4c>)
 8000402:	f000 fc09 	bl	8000c18 <HAL_GPIO_WritePin>

	        osSemaphoreWait(CriticalResourceSemaphoreHandle,WaitTimeMilliseconds);
 8000406:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <green_led+0x50>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a0f      	ldr	r2, [pc, #60]	@ (8000448 <green_led+0x54>)
 800040c:	8812      	ldrh	r2, [r2, #0]
 800040e:	b292      	uxth	r2, r2
 8000410:	4611      	mov	r1, r2
 8000412:	4618      	mov	r0, r3
 8000414:	f001 f9e2 	bl	80017dc <osSemaphoreWait>
	        accessSharedData();
 8000418:	f7ff ffc2 	bl	80003a0 <accessSharedData>
	        osSemaphoreRelease(CriticalResourceSemaphoreHandle);
 800041c:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <green_led+0x50>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4618      	mov	r0, r3
 8000422:	f001 fa29 	bl	8001878 <osSemaphoreRelease>
	        osDelay(200);
 8000426:	20c8      	movs	r0, #200	@ 0xc8
 8000428:	f001 f991 	bl	800174e <osDelay>

	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);  // Matikan Green LED
 800042c:	2200      	movs	r2, #0
 800042e:	2101      	movs	r1, #1
 8000430:	4803      	ldr	r0, [pc, #12]	@ (8000440 <green_led+0x4c>)
 8000432:	f000 fbf1 	bl	8000c18 <HAL_GPIO_WritePin>
	        osDelay(200);
 8000436:	20c8      	movs	r0, #200	@ 0xc8
 8000438:	f001 f989 	bl	800174e <osDelay>
	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);  // Nyalakan Green LED
 800043c:	bf00      	nop
 800043e:	e7dd      	b.n	80003fc <green_led+0x8>
 8000440:	40010800 	.word	0x40010800
 8000444:	200002dc 	.word	0x200002dc
 8000448:	20000002 	.word	0x20000002

0800044c <red_led>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_red_led */
void red_led(void const * argument)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN red_led */
  /* Infinite loop */
	for(;;)
	    {
	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);  // Nyalakan Red LED
 8000454:	2201      	movs	r2, #1
 8000456:	2102      	movs	r1, #2
 8000458:	4810      	ldr	r0, [pc, #64]	@ (800049c <red_led+0x50>)
 800045a:	f000 fbdd 	bl	8000c18 <HAL_GPIO_WritePin>

	        osSemaphoreWait(CriticalResourceSemaphoreHandle,WaitTimeMilliseconds);
 800045e:	4b10      	ldr	r3, [pc, #64]	@ (80004a0 <red_led+0x54>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a10      	ldr	r2, [pc, #64]	@ (80004a4 <red_led+0x58>)
 8000464:	8812      	ldrh	r2, [r2, #0]
 8000466:	b292      	uxth	r2, r2
 8000468:	4611      	mov	r1, r2
 800046a:	4618      	mov	r0, r3
 800046c:	f001 f9b6 	bl	80017dc <osSemaphoreWait>
	        accessSharedData();
 8000470:	f7ff ff96 	bl	80003a0 <accessSharedData>
	        osSemaphoreRelease(CriticalResourceSemaphoreHandle);
 8000474:	4b0a      	ldr	r3, [pc, #40]	@ (80004a0 <red_led+0x54>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4618      	mov	r0, r3
 800047a:	f001 f9fd 	bl	8001878 <osSemaphoreRelease>
	        osDelay(550);
 800047e:	f240 2026 	movw	r0, #550	@ 0x226
 8000482:	f001 f964 	bl	800174e <osDelay>

	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);  // Matikan Red LED
 8000486:	2200      	movs	r2, #0
 8000488:	2102      	movs	r1, #2
 800048a:	4804      	ldr	r0, [pc, #16]	@ (800049c <red_led+0x50>)
 800048c:	f000 fbc4 	bl	8000c18 <HAL_GPIO_WritePin>
	        osDelay(550);
 8000490:	f240 2026 	movw	r0, #550	@ 0x226
 8000494:	f001 f95b 	bl	800174e <osDelay>
	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);  // Nyalakan Red LED
 8000498:	bf00      	nop
 800049a:	e7db      	b.n	8000454 <red_led+0x8>
 800049c:	40010800 	.word	0x40010800
 80004a0:	200002dc 	.word	0x200002dc
 80004a4:	20000002 	.word	0x20000002

080004a8 <yellow_led>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_yellow_led */
void yellow_led(void const * argument)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN yellow_led */
  /* Infinite loop */
	for(;;)
		    {
		        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);  // Toggle Orange LED
 80004b0:	2104      	movs	r1, #4
 80004b2:	4804      	ldr	r0, [pc, #16]	@ (80004c4 <yellow_led+0x1c>)
 80004b4:	f000 fbc8 	bl	8000c48 <HAL_GPIO_TogglePin>
		        osDelay(50);  // 10 Hz flashing rate
 80004b8:	2032      	movs	r0, #50	@ 0x32
 80004ba:	f001 f948 	bl	800174e <osDelay>
		        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);  // Toggle Orange LED
 80004be:	bf00      	nop
 80004c0:	e7f6      	b.n	80004b0 <yellow_led+0x8>
 80004c2:	bf00      	nop
 80004c4:	40010800 	.word	0x40010800

080004c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004cc:	b672      	cpsid	i
}
 80004ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <Error_Handler+0x8>

080004d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004da:	4b18      	ldr	r3, [pc, #96]	@ (800053c <HAL_MspInit+0x68>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	4a17      	ldr	r2, [pc, #92]	@ (800053c <HAL_MspInit+0x68>)
 80004e0:	f043 0301 	orr.w	r3, r3, #1
 80004e4:	6193      	str	r3, [r2, #24]
 80004e6:	4b15      	ldr	r3, [pc, #84]	@ (800053c <HAL_MspInit+0x68>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	f003 0301 	and.w	r3, r3, #1
 80004ee:	60bb      	str	r3, [r7, #8]
 80004f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f2:	4b12      	ldr	r3, [pc, #72]	@ (800053c <HAL_MspInit+0x68>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	4a11      	ldr	r2, [pc, #68]	@ (800053c <HAL_MspInit+0x68>)
 80004f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004fc:	61d3      	str	r3, [r2, #28]
 80004fe:	4b0f      	ldr	r3, [pc, #60]	@ (800053c <HAL_MspInit+0x68>)
 8000500:	69db      	ldr	r3, [r3, #28]
 8000502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800050a:	2200      	movs	r2, #0
 800050c:	210f      	movs	r1, #15
 800050e:	f06f 0001 	mvn.w	r0, #1
 8000512:	f000 f9d4 	bl	80008be <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000516:	4b0a      	ldr	r3, [pc, #40]	@ (8000540 <HAL_MspInit+0x6c>)
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000522:	60fb      	str	r3, [r7, #12]
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	4a04      	ldr	r2, [pc, #16]	@ (8000540 <HAL_MspInit+0x6c>)
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000532:	bf00      	nop
 8000534:	3710      	adds	r7, #16
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40021000 	.word	0x40021000
 8000540:	40010000 	.word	0x40010000

08000544 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b088      	sub	sp, #32
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054c:	f107 0310 	add.w	r3, r7, #16
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	605a      	str	r2, [r3, #4]
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a1c      	ldr	r2, [pc, #112]	@ (80005d0 <HAL_UART_MspInit+0x8c>)
 8000560:	4293      	cmp	r3, r2
 8000562:	d131      	bne.n	80005c8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000564:	4b1b      	ldr	r3, [pc, #108]	@ (80005d4 <HAL_UART_MspInit+0x90>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a1a      	ldr	r2, [pc, #104]	@ (80005d4 <HAL_UART_MspInit+0x90>)
 800056a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b18      	ldr	r3, [pc, #96]	@ (80005d4 <HAL_UART_MspInit+0x90>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000578:	60fb      	str	r3, [r7, #12]
 800057a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800057c:	4b15      	ldr	r3, [pc, #84]	@ (80005d4 <HAL_UART_MspInit+0x90>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a14      	ldr	r2, [pc, #80]	@ (80005d4 <HAL_UART_MspInit+0x90>)
 8000582:	f043 0304 	orr.w	r3, r3, #4
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <HAL_UART_MspInit+0x90>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0304 	and.w	r3, r3, #4
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000598:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800059a:	2302      	movs	r3, #2
 800059c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800059e:	2303      	movs	r3, #3
 80005a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a2:	f107 0310 	add.w	r3, r7, #16
 80005a6:	4619      	mov	r1, r3
 80005a8:	480b      	ldr	r0, [pc, #44]	@ (80005d8 <HAL_UART_MspInit+0x94>)
 80005aa:	f000 f9b1 	bl	8000910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b4:	2300      	movs	r3, #0
 80005b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005bc:	f107 0310 	add.w	r3, r7, #16
 80005c0:	4619      	mov	r1, r3
 80005c2:	4805      	ldr	r0, [pc, #20]	@ (80005d8 <HAL_UART_MspInit+0x94>)
 80005c4:	f000 f9a4 	bl	8000910 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80005c8:	bf00      	nop
 80005ca:	3720      	adds	r7, #32
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40013800 	.word	0x40013800
 80005d4:	40021000 	.word	0x40021000
 80005d8:	40010800 	.word	0x40010800

080005dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005e0:	bf00      	nop
 80005e2:	e7fd      	b.n	80005e0 <NMI_Handler+0x4>

080005e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <HardFault_Handler+0x4>

080005ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <MemManage_Handler+0x4>

080005f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <BusFault_Handler+0x4>

080005fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <UsageFault_Handler+0x4>

08000604 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr

08000610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000614:	f000 f87c 	bl	8000710 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000618:	f002 fd78 	bl	800310c <xTaskGetSchedulerState>
 800061c:	4603      	mov	r3, r0
 800061e:	2b01      	cmp	r3, #1
 8000620:	d001      	beq.n	8000626 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000622:	f003 f909 	bl	8003838 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}

0800062a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
	...

08000638 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000638:	f7ff fff7 	bl	800062a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800063c:	480b      	ldr	r0, [pc, #44]	@ (800066c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800063e:	490c      	ldr	r1, [pc, #48]	@ (8000670 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000640:	4a0c      	ldr	r2, [pc, #48]	@ (8000674 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000644:	e002      	b.n	800064c <LoopCopyDataInit>

08000646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800064a:	3304      	adds	r3, #4

0800064c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800064c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000650:	d3f9      	bcc.n	8000646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000652:	4a09      	ldr	r2, [pc, #36]	@ (8000678 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000654:	4c09      	ldr	r4, [pc, #36]	@ (800067c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000658:	e001      	b.n	800065e <LoopFillZerobss>

0800065a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800065a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800065c:	3204      	adds	r2, #4

0800065e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000660:	d3fb      	bcc.n	800065a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000662:	f003 fb61 	bl	8003d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000666:	f7ff fd8b 	bl	8000180 <main>
  bx lr
 800066a:	4770      	bx	lr
  ldr r0, =_sdata
 800066c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000670:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000674:	08003e88 	.word	0x08003e88
  ldr r2, =_sbss
 8000678:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800067c:	20001038 	.word	0x20001038

08000680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000680:	e7fe      	b.n	8000680 <ADC1_2_IRQHandler>
	...

08000684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000688:	4b08      	ldr	r3, [pc, #32]	@ (80006ac <HAL_Init+0x28>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <HAL_Init+0x28>)
 800068e:	f043 0310 	orr.w	r3, r3, #16
 8000692:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000694:	2003      	movs	r0, #3
 8000696:	f000 f907 	bl	80008a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800069a:	200f      	movs	r0, #15
 800069c:	f000 f808 	bl	80006b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a0:	f7ff ff18 	bl	80004d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40022000 	.word	0x40022000

080006b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b8:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <HAL_InitTick+0x54>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <HAL_InitTick+0x58>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f911 	bl	80008f6 <HAL_SYSTICK_Config>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	e00e      	b.n	80006fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	d80a      	bhi.n	80006fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e4:	2200      	movs	r2, #0
 80006e6:	6879      	ldr	r1, [r7, #4]
 80006e8:	f04f 30ff 	mov.w	r0, #4294967295
 80006ec:	f000 f8e7 	bl	80008be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f0:	4a06      	ldr	r2, [pc, #24]	@ (800070c <HAL_InitTick+0x5c>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006f6:	2300      	movs	r3, #0
 80006f8:	e000      	b.n	80006fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000004 	.word	0x20000004
 8000708:	2000000c 	.word	0x2000000c
 800070c:	20000008 	.word	0x20000008

08000710 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <HAL_IncTick+0x1c>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	461a      	mov	r2, r3
 800071a:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <HAL_IncTick+0x20>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a03      	ldr	r2, [pc, #12]	@ (8000730 <HAL_IncTick+0x20>)
 8000722:	6013      	str	r3, [r2, #0]
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr
 800072c:	2000000c 	.word	0x2000000c
 8000730:	200002e0 	.word	0x200002e0

08000734 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  return uwTick;
 8000738:	4b02      	ldr	r3, [pc, #8]	@ (8000744 <HAL_GetTick+0x10>)
 800073a:	681b      	ldr	r3, [r3, #0]
}
 800073c:	4618      	mov	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	bc80      	pop	{r7}
 8000742:	4770      	bx	lr
 8000744:	200002e0 	.word	0x200002e0

08000748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000748:	b480      	push	{r7}
 800074a:	b085      	sub	sp, #20
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f003 0307 	and.w	r3, r3, #7
 8000756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000758:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <__NVIC_SetPriorityGrouping+0x44>)
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800075e:	68ba      	ldr	r2, [r7, #8]
 8000760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000764:	4013      	ands	r3, r2
 8000766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800077a:	4a04      	ldr	r2, [pc, #16]	@ (800078c <__NVIC_SetPriorityGrouping+0x44>)
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	60d3      	str	r3, [r2, #12]
}
 8000780:	bf00      	nop
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000794:	4b04      	ldr	r3, [pc, #16]	@ (80007a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000796:	68db      	ldr	r3, [r3, #12]
 8000798:	0a1b      	lsrs	r3, r3, #8
 800079a:	f003 0307 	and.w	r3, r3, #7
}
 800079e:	4618      	mov	r0, r3
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	6039      	str	r1, [r7, #0]
 80007b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	db0a      	blt.n	80007d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	490c      	ldr	r1, [pc, #48]	@ (80007f8 <__NVIC_SetPriority+0x4c>)
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	0112      	lsls	r2, r2, #4
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	440b      	add	r3, r1
 80007d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007d4:	e00a      	b.n	80007ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4908      	ldr	r1, [pc, #32]	@ (80007fc <__NVIC_SetPriority+0x50>)
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	f003 030f 	and.w	r3, r3, #15
 80007e2:	3b04      	subs	r3, #4
 80007e4:	0112      	lsls	r2, r2, #4
 80007e6:	b2d2      	uxtb	r2, r2
 80007e8:	440b      	add	r3, r1
 80007ea:	761a      	strb	r2, [r3, #24]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	e000e100 	.word	0xe000e100
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000800:	b480      	push	{r7}
 8000802:	b089      	sub	sp, #36	@ 0x24
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	f003 0307 	and.w	r3, r3, #7
 8000812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000814:	69fb      	ldr	r3, [r7, #28]
 8000816:	f1c3 0307 	rsb	r3, r3, #7
 800081a:	2b04      	cmp	r3, #4
 800081c:	bf28      	it	cs
 800081e:	2304      	movcs	r3, #4
 8000820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	3304      	adds	r3, #4
 8000826:	2b06      	cmp	r3, #6
 8000828:	d902      	bls.n	8000830 <NVIC_EncodePriority+0x30>
 800082a:	69fb      	ldr	r3, [r7, #28]
 800082c:	3b03      	subs	r3, #3
 800082e:	e000      	b.n	8000832 <NVIC_EncodePriority+0x32>
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000834:	f04f 32ff 	mov.w	r2, #4294967295
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	fa02 f303 	lsl.w	r3, r2, r3
 800083e:	43da      	mvns	r2, r3
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	401a      	ands	r2, r3
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000848:	f04f 31ff 	mov.w	r1, #4294967295
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	fa01 f303 	lsl.w	r3, r1, r3
 8000852:	43d9      	mvns	r1, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000858:	4313      	orrs	r3, r2
         );
}
 800085a:	4618      	mov	r0, r3
 800085c:	3724      	adds	r7, #36	@ 0x24
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr

08000864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	3b01      	subs	r3, #1
 8000870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000874:	d301      	bcc.n	800087a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000876:	2301      	movs	r3, #1
 8000878:	e00f      	b.n	800089a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800087a:	4a0a      	ldr	r2, [pc, #40]	@ (80008a4 <SysTick_Config+0x40>)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3b01      	subs	r3, #1
 8000880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000882:	210f      	movs	r1, #15
 8000884:	f04f 30ff 	mov.w	r0, #4294967295
 8000888:	f7ff ff90 	bl	80007ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800088c:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <SysTick_Config+0x40>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000892:	4b04      	ldr	r3, [pc, #16]	@ (80008a4 <SysTick_Config+0x40>)
 8000894:	2207      	movs	r2, #7
 8000896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000898:	2300      	movs	r3, #0
}
 800089a:	4618      	mov	r0, r3
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	e000e010 	.word	0xe000e010

080008a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f7ff ff49 	bl	8000748 <__NVIC_SetPriorityGrouping>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008be:	b580      	push	{r7, lr}
 80008c0:	b086      	sub	sp, #24
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	4603      	mov	r3, r0
 80008c6:	60b9      	str	r1, [r7, #8]
 80008c8:	607a      	str	r2, [r7, #4]
 80008ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008d0:	f7ff ff5e 	bl	8000790 <__NVIC_GetPriorityGrouping>
 80008d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008d6:	687a      	ldr	r2, [r7, #4]
 80008d8:	68b9      	ldr	r1, [r7, #8]
 80008da:	6978      	ldr	r0, [r7, #20]
 80008dc:	f7ff ff90 	bl	8000800 <NVIC_EncodePriority>
 80008e0:	4602      	mov	r2, r0
 80008e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008e6:	4611      	mov	r1, r2
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff ff5f 	bl	80007ac <__NVIC_SetPriority>
}
 80008ee:	bf00      	nop
 80008f0:	3718      	adds	r7, #24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b082      	sub	sp, #8
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f7ff ffb0 	bl	8000864 <SysTick_Config>
 8000904:	4603      	mov	r3, r0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000910:	b480      	push	{r7}
 8000912:	b08b      	sub	sp, #44	@ 0x2c
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800091e:	2300      	movs	r3, #0
 8000920:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000922:	e169      	b.n	8000bf8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000924:	2201      	movs	r2, #1
 8000926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	69fa      	ldr	r2, [r7, #28]
 8000934:	4013      	ands	r3, r2
 8000936:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000938:	69ba      	ldr	r2, [r7, #24]
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	429a      	cmp	r2, r3
 800093e:	f040 8158 	bne.w	8000bf2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	4a9a      	ldr	r2, [pc, #616]	@ (8000bb0 <HAL_GPIO_Init+0x2a0>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d05e      	beq.n	8000a0a <HAL_GPIO_Init+0xfa>
 800094c:	4a98      	ldr	r2, [pc, #608]	@ (8000bb0 <HAL_GPIO_Init+0x2a0>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d875      	bhi.n	8000a3e <HAL_GPIO_Init+0x12e>
 8000952:	4a98      	ldr	r2, [pc, #608]	@ (8000bb4 <HAL_GPIO_Init+0x2a4>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d058      	beq.n	8000a0a <HAL_GPIO_Init+0xfa>
 8000958:	4a96      	ldr	r2, [pc, #600]	@ (8000bb4 <HAL_GPIO_Init+0x2a4>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d86f      	bhi.n	8000a3e <HAL_GPIO_Init+0x12e>
 800095e:	4a96      	ldr	r2, [pc, #600]	@ (8000bb8 <HAL_GPIO_Init+0x2a8>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d052      	beq.n	8000a0a <HAL_GPIO_Init+0xfa>
 8000964:	4a94      	ldr	r2, [pc, #592]	@ (8000bb8 <HAL_GPIO_Init+0x2a8>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d869      	bhi.n	8000a3e <HAL_GPIO_Init+0x12e>
 800096a:	4a94      	ldr	r2, [pc, #592]	@ (8000bbc <HAL_GPIO_Init+0x2ac>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d04c      	beq.n	8000a0a <HAL_GPIO_Init+0xfa>
 8000970:	4a92      	ldr	r2, [pc, #584]	@ (8000bbc <HAL_GPIO_Init+0x2ac>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d863      	bhi.n	8000a3e <HAL_GPIO_Init+0x12e>
 8000976:	4a92      	ldr	r2, [pc, #584]	@ (8000bc0 <HAL_GPIO_Init+0x2b0>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d046      	beq.n	8000a0a <HAL_GPIO_Init+0xfa>
 800097c:	4a90      	ldr	r2, [pc, #576]	@ (8000bc0 <HAL_GPIO_Init+0x2b0>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d85d      	bhi.n	8000a3e <HAL_GPIO_Init+0x12e>
 8000982:	2b12      	cmp	r3, #18
 8000984:	d82a      	bhi.n	80009dc <HAL_GPIO_Init+0xcc>
 8000986:	2b12      	cmp	r3, #18
 8000988:	d859      	bhi.n	8000a3e <HAL_GPIO_Init+0x12e>
 800098a:	a201      	add	r2, pc, #4	@ (adr r2, 8000990 <HAL_GPIO_Init+0x80>)
 800098c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000990:	08000a0b 	.word	0x08000a0b
 8000994:	080009e5 	.word	0x080009e5
 8000998:	080009f7 	.word	0x080009f7
 800099c:	08000a39 	.word	0x08000a39
 80009a0:	08000a3f 	.word	0x08000a3f
 80009a4:	08000a3f 	.word	0x08000a3f
 80009a8:	08000a3f 	.word	0x08000a3f
 80009ac:	08000a3f 	.word	0x08000a3f
 80009b0:	08000a3f 	.word	0x08000a3f
 80009b4:	08000a3f 	.word	0x08000a3f
 80009b8:	08000a3f 	.word	0x08000a3f
 80009bc:	08000a3f 	.word	0x08000a3f
 80009c0:	08000a3f 	.word	0x08000a3f
 80009c4:	08000a3f 	.word	0x08000a3f
 80009c8:	08000a3f 	.word	0x08000a3f
 80009cc:	08000a3f 	.word	0x08000a3f
 80009d0:	08000a3f 	.word	0x08000a3f
 80009d4:	080009ed 	.word	0x080009ed
 80009d8:	08000a01 	.word	0x08000a01
 80009dc:	4a79      	ldr	r2, [pc, #484]	@ (8000bc4 <HAL_GPIO_Init+0x2b4>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d013      	beq.n	8000a0a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009e2:	e02c      	b.n	8000a3e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	68db      	ldr	r3, [r3, #12]
 80009e8:	623b      	str	r3, [r7, #32]
          break;
 80009ea:	e029      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	3304      	adds	r3, #4
 80009f2:	623b      	str	r3, [r7, #32]
          break;
 80009f4:	e024      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	68db      	ldr	r3, [r3, #12]
 80009fa:	3308      	adds	r3, #8
 80009fc:	623b      	str	r3, [r7, #32]
          break;
 80009fe:	e01f      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	330c      	adds	r3, #12
 8000a06:	623b      	str	r3, [r7, #32]
          break;
 8000a08:	e01a      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	689b      	ldr	r3, [r3, #8]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d102      	bne.n	8000a18 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a12:	2304      	movs	r3, #4
 8000a14:	623b      	str	r3, [r7, #32]
          break;
 8000a16:	e013      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d105      	bne.n	8000a2c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a20:	2308      	movs	r3, #8
 8000a22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	611a      	str	r2, [r3, #16]
          break;
 8000a2a:	e009      	b.n	8000a40 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a2c:	2308      	movs	r3, #8
 8000a2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	69fa      	ldr	r2, [r7, #28]
 8000a34:	615a      	str	r2, [r3, #20]
          break;
 8000a36:	e003      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	623b      	str	r3, [r7, #32]
          break;
 8000a3c:	e000      	b.n	8000a40 <HAL_GPIO_Init+0x130>
          break;
 8000a3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	2bff      	cmp	r3, #255	@ 0xff
 8000a44:	d801      	bhi.n	8000a4a <HAL_GPIO_Init+0x13a>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	e001      	b.n	8000a4e <HAL_GPIO_Init+0x13e>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a50:	69bb      	ldr	r3, [r7, #24]
 8000a52:	2bff      	cmp	r3, #255	@ 0xff
 8000a54:	d802      	bhi.n	8000a5c <HAL_GPIO_Init+0x14c>
 8000a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	e002      	b.n	8000a62 <HAL_GPIO_Init+0x152>
 8000a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a5e:	3b08      	subs	r3, #8
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	210f      	movs	r1, #15
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a70:	43db      	mvns	r3, r3
 8000a72:	401a      	ands	r2, r3
 8000a74:	6a39      	ldr	r1, [r7, #32]
 8000a76:	693b      	ldr	r3, [r7, #16]
 8000a78:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7c:	431a      	orrs	r2, r3
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	f000 80b1 	beq.w	8000bf2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a90:	4b4d      	ldr	r3, [pc, #308]	@ (8000bc8 <HAL_GPIO_Init+0x2b8>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a4c      	ldr	r2, [pc, #304]	@ (8000bc8 <HAL_GPIO_Init+0x2b8>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b4a      	ldr	r3, [pc, #296]	@ (8000bc8 <HAL_GPIO_Init+0x2b8>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	60bb      	str	r3, [r7, #8]
 8000aa6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000aa8:	4a48      	ldr	r2, [pc, #288]	@ (8000bcc <HAL_GPIO_Init+0x2bc>)
 8000aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aac:	089b      	lsrs	r3, r3, #2
 8000aae:	3302      	adds	r3, #2
 8000ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab8:	f003 0303 	and.w	r3, r3, #3
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	220f      	movs	r2, #15
 8000ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	68fa      	ldr	r2, [r7, #12]
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a40      	ldr	r2, [pc, #256]	@ (8000bd0 <HAL_GPIO_Init+0x2c0>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d013      	beq.n	8000afc <HAL_GPIO_Init+0x1ec>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8000bd4 <HAL_GPIO_Init+0x2c4>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d00d      	beq.n	8000af8 <HAL_GPIO_Init+0x1e8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd8 <HAL_GPIO_Init+0x2c8>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d007      	beq.n	8000af4 <HAL_GPIO_Init+0x1e4>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a3d      	ldr	r2, [pc, #244]	@ (8000bdc <HAL_GPIO_Init+0x2cc>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d101      	bne.n	8000af0 <HAL_GPIO_Init+0x1e0>
 8000aec:	2303      	movs	r3, #3
 8000aee:	e006      	b.n	8000afe <HAL_GPIO_Init+0x1ee>
 8000af0:	2304      	movs	r3, #4
 8000af2:	e004      	b.n	8000afe <HAL_GPIO_Init+0x1ee>
 8000af4:	2302      	movs	r3, #2
 8000af6:	e002      	b.n	8000afe <HAL_GPIO_Init+0x1ee>
 8000af8:	2301      	movs	r3, #1
 8000afa:	e000      	b.n	8000afe <HAL_GPIO_Init+0x1ee>
 8000afc:	2300      	movs	r3, #0
 8000afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b00:	f002 0203 	and.w	r2, r2, #3
 8000b04:	0092      	lsls	r2, r2, #2
 8000b06:	4093      	lsls	r3, r2
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b0e:	492f      	ldr	r1, [pc, #188]	@ (8000bcc <HAL_GPIO_Init+0x2bc>)
 8000b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b12:	089b      	lsrs	r3, r3, #2
 8000b14:	3302      	adds	r3, #2
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d006      	beq.n	8000b36 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b28:	4b2d      	ldr	r3, [pc, #180]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b2a:	689a      	ldr	r2, [r3, #8]
 8000b2c:	492c      	ldr	r1, [pc, #176]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b2e:	69bb      	ldr	r3, [r7, #24]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	608b      	str	r3, [r1, #8]
 8000b34:	e006      	b.n	8000b44 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b36:	4b2a      	ldr	r3, [pc, #168]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b38:	689a      	ldr	r2, [r3, #8]
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	4928      	ldr	r1, [pc, #160]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b40:	4013      	ands	r3, r2
 8000b42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d006      	beq.n	8000b5e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b50:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	4922      	ldr	r1, [pc, #136]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	60cb      	str	r3, [r1, #12]
 8000b5c:	e006      	b.n	8000b6c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b5e:	4b20      	ldr	r3, [pc, #128]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b60:	68da      	ldr	r2, [r3, #12]
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	43db      	mvns	r3, r3
 8000b66:	491e      	ldr	r1, [pc, #120]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b68:	4013      	ands	r3, r2
 8000b6a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d006      	beq.n	8000b86 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b78:	4b19      	ldr	r3, [pc, #100]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b7a:	685a      	ldr	r2, [r3, #4]
 8000b7c:	4918      	ldr	r1, [pc, #96]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	604b      	str	r3, [r1, #4]
 8000b84:	e006      	b.n	8000b94 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b86:	4b16      	ldr	r3, [pc, #88]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b88:	685a      	ldr	r2, [r3, #4]
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	4914      	ldr	r1, [pc, #80]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b90:	4013      	ands	r3, r2
 8000b92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d021      	beq.n	8000be4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	490e      	ldr	r1, [pc, #56]	@ (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	600b      	str	r3, [r1, #0]
 8000bac:	e021      	b.n	8000bf2 <HAL_GPIO_Init+0x2e2>
 8000bae:	bf00      	nop
 8000bb0:	10320000 	.word	0x10320000
 8000bb4:	10310000 	.word	0x10310000
 8000bb8:	10220000 	.word	0x10220000
 8000bbc:	10210000 	.word	0x10210000
 8000bc0:	10120000 	.word	0x10120000
 8000bc4:	10110000 	.word	0x10110000
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40010000 	.word	0x40010000
 8000bd0:	40010800 	.word	0x40010800
 8000bd4:	40010c00 	.word	0x40010c00
 8000bd8:	40011000 	.word	0x40011000
 8000bdc:	40011400 	.word	0x40011400
 8000be0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000be4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c14 <HAL_GPIO_Init+0x304>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	43db      	mvns	r3, r3
 8000bec:	4909      	ldr	r1, [pc, #36]	@ (8000c14 <HAL_GPIO_Init+0x304>)
 8000bee:	4013      	ands	r3, r2
 8000bf0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f47f ae8e 	bne.w	8000924 <HAL_GPIO_Init+0x14>
  }
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	372c      	adds	r7, #44	@ 0x2c
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr
 8000c14:	40010400 	.word	0x40010400

08000c18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	807b      	strh	r3, [r7, #2]
 8000c24:	4613      	mov	r3, r2
 8000c26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c28:	787b      	ldrb	r3, [r7, #1]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d003      	beq.n	8000c36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c2e:	887a      	ldrh	r2, [r7, #2]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c34:	e003      	b.n	8000c3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c36:	887b      	ldrh	r3, [r7, #2]
 8000c38:	041a      	lsls	r2, r3, #16
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	611a      	str	r2, [r3, #16]
}
 8000c3e:	bf00      	nop
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bc80      	pop	{r7}
 8000c46:	4770      	bx	lr

08000c48 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	460b      	mov	r3, r1
 8000c52:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c5a:	887a      	ldrh	r2, [r7, #2]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4013      	ands	r3, r2
 8000c60:	041a      	lsls	r2, r3, #16
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	43d9      	mvns	r1, r3
 8000c66:	887b      	ldrh	r3, [r7, #2]
 8000c68:	400b      	ands	r3, r1
 8000c6a:	431a      	orrs	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	611a      	str	r2, [r3, #16]
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr
	...

08000c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e272      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	f000 8087 	beq.w	8000daa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c9c:	4b92      	ldr	r3, [pc, #584]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f003 030c 	and.w	r3, r3, #12
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d00c      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ca8:	4b8f      	ldr	r3, [pc, #572]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f003 030c 	and.w	r3, r3, #12
 8000cb0:	2b08      	cmp	r3, #8
 8000cb2:	d112      	bne.n	8000cda <HAL_RCC_OscConfig+0x5e>
 8000cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cc0:	d10b      	bne.n	8000cda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc2:	4b89      	ldr	r3, [pc, #548]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d06c      	beq.n	8000da8 <HAL_RCC_OscConfig+0x12c>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d168      	bne.n	8000da8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e24c      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ce2:	d106      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x76>
 8000ce4:	4b80      	ldr	r3, [pc, #512]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a7f      	ldr	r2, [pc, #508]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cee:	6013      	str	r3, [r2, #0]
 8000cf0:	e02e      	b.n	8000d50 <HAL_RCC_OscConfig+0xd4>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d10c      	bne.n	8000d14 <HAL_RCC_OscConfig+0x98>
 8000cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a7a      	ldr	r2, [pc, #488]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d04:	6013      	str	r3, [r2, #0]
 8000d06:	4b78      	ldr	r3, [pc, #480]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a77      	ldr	r2, [pc, #476]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	e01d      	b.n	8000d50 <HAL_RCC_OscConfig+0xd4>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d1c:	d10c      	bne.n	8000d38 <HAL_RCC_OscConfig+0xbc>
 8000d1e:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a71      	ldr	r2, [pc, #452]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e00b      	b.n	8000d50 <HAL_RCC_OscConfig+0xd4>
 8000d38:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a6a      	ldr	r2, [pc, #424]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	4b68      	ldr	r3, [pc, #416]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a67      	ldr	r2, [pc, #412]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d013      	beq.n	8000d80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d58:	f7ff fcec 	bl	8000734 <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d60:	f7ff fce8 	bl	8000734 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b64      	cmp	r3, #100	@ 0x64
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e200      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d72:	4b5d      	ldr	r3, [pc, #372]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d0f0      	beq.n	8000d60 <HAL_RCC_OscConfig+0xe4>
 8000d7e:	e014      	b.n	8000daa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d80:	f7ff fcd8 	bl	8000734 <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d88:	f7ff fcd4 	bl	8000734 <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b64      	cmp	r3, #100	@ 0x64
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e1ec      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d9a:	4b53      	ldr	r3, [pc, #332]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1f0      	bne.n	8000d88 <HAL_RCC_OscConfig+0x10c>
 8000da6:	e000      	b.n	8000daa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d063      	beq.n	8000e7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000db6:	4b4c      	ldr	r3, [pc, #304]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 030c 	and.w	r3, r3, #12
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d00b      	beq.n	8000dda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dc2:	4b49      	ldr	r3, [pc, #292]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f003 030c 	and.w	r3, r3, #12
 8000dca:	2b08      	cmp	r3, #8
 8000dcc:	d11c      	bne.n	8000e08 <HAL_RCC_OscConfig+0x18c>
 8000dce:	4b46      	ldr	r3, [pc, #280]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d116      	bne.n	8000e08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dda:	4b43      	ldr	r3, [pc, #268]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d005      	beq.n	8000df2 <HAL_RCC_OscConfig+0x176>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	691b      	ldr	r3, [r3, #16]
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d001      	beq.n	8000df2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e1c0      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000df2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	00db      	lsls	r3, r3, #3
 8000e00:	4939      	ldr	r1, [pc, #228]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000e02:	4313      	orrs	r3, r2
 8000e04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e06:	e03a      	b.n	8000e7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	691b      	ldr	r3, [r3, #16]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d020      	beq.n	8000e52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e10:	4b36      	ldr	r3, [pc, #216]	@ (8000eec <HAL_RCC_OscConfig+0x270>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e16:	f7ff fc8d 	bl	8000734 <HAL_GetTick>
 8000e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1c:	e008      	b.n	8000e30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e1e:	f7ff fc89 	bl	8000734 <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d901      	bls.n	8000e30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	e1a1      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e30:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 0302 	and.w	r3, r3, #2
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d0f0      	beq.n	8000e1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	00db      	lsls	r3, r3, #3
 8000e4a:	4927      	ldr	r1, [pc, #156]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	600b      	str	r3, [r1, #0]
 8000e50:	e015      	b.n	8000e7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e52:	4b26      	ldr	r3, [pc, #152]	@ (8000eec <HAL_RCC_OscConfig+0x270>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e58:	f7ff fc6c 	bl	8000734 <HAL_GetTick>
 8000e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5e:	e008      	b.n	8000e72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e60:	f7ff fc68 	bl	8000734 <HAL_GetTick>
 8000e64:	4602      	mov	r2, r0
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d901      	bls.n	8000e72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	e180      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d1f0      	bne.n	8000e60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 0308 	and.w	r3, r3, #8
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d03a      	beq.n	8000f00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	699b      	ldr	r3, [r3, #24]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d019      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e92:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <HAL_RCC_OscConfig+0x274>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e98:	f7ff fc4c 	bl	8000734 <HAL_GetTick>
 8000e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e9e:	e008      	b.n	8000eb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ea0:	f7ff fc48 	bl	8000734 <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d901      	bls.n	8000eb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e160      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d0f0      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	f000 face 	bl	8001460 <RCC_Delay>
 8000ec4:	e01c      	b.n	8000f00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <HAL_RCC_OscConfig+0x274>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ecc:	f7ff fc32 	bl	8000734 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ed2:	e00f      	b.n	8000ef4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ed4:	f7ff fc2e 	bl	8000734 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d908      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e146      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
 8000ee6:	bf00      	nop
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	42420000 	.word	0x42420000
 8000ef0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ef4:	4b92      	ldr	r3, [pc, #584]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d1e9      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	f000 80a6 	beq.w	800105a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f12:	4b8b      	ldr	r3, [pc, #556]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d10d      	bne.n	8000f3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	4b88      	ldr	r3, [pc, #544]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	4a87      	ldr	r2, [pc, #540]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f28:	61d3      	str	r3, [r2, #28]
 8000f2a:	4b85      	ldr	r3, [pc, #532]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f36:	2301      	movs	r3, #1
 8000f38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f3a:	4b82      	ldr	r3, [pc, #520]	@ (8001144 <HAL_RCC_OscConfig+0x4c8>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d118      	bne.n	8000f78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f46:	4b7f      	ldr	r3, [pc, #508]	@ (8001144 <HAL_RCC_OscConfig+0x4c8>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a7e      	ldr	r2, [pc, #504]	@ (8001144 <HAL_RCC_OscConfig+0x4c8>)
 8000f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f52:	f7ff fbef 	bl	8000734 <HAL_GetTick>
 8000f56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f58:	e008      	b.n	8000f6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f5a:	f7ff fbeb 	bl	8000734 <HAL_GetTick>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	2b64      	cmp	r3, #100	@ 0x64
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e103      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6c:	4b75      	ldr	r3, [pc, #468]	@ (8001144 <HAL_RCC_OscConfig+0x4c8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d0f0      	beq.n	8000f5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d106      	bne.n	8000f8e <HAL_RCC_OscConfig+0x312>
 8000f80:	4b6f      	ldr	r3, [pc, #444]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	4a6e      	ldr	r2, [pc, #440]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f86:	f043 0301 	orr.w	r3, r3, #1
 8000f8a:	6213      	str	r3, [r2, #32]
 8000f8c:	e02d      	b.n	8000fea <HAL_RCC_OscConfig+0x36e>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d10c      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x334>
 8000f96:	4b6a      	ldr	r3, [pc, #424]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	6a1b      	ldr	r3, [r3, #32]
 8000f9a:	4a69      	ldr	r2, [pc, #420]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000f9c:	f023 0301 	bic.w	r3, r3, #1
 8000fa0:	6213      	str	r3, [r2, #32]
 8000fa2:	4b67      	ldr	r3, [pc, #412]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fa4:	6a1b      	ldr	r3, [r3, #32]
 8000fa6:	4a66      	ldr	r2, [pc, #408]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fa8:	f023 0304 	bic.w	r3, r3, #4
 8000fac:	6213      	str	r3, [r2, #32]
 8000fae:	e01c      	b.n	8000fea <HAL_RCC_OscConfig+0x36e>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	2b05      	cmp	r3, #5
 8000fb6:	d10c      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x356>
 8000fb8:	4b61      	ldr	r3, [pc, #388]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fba:	6a1b      	ldr	r3, [r3, #32]
 8000fbc:	4a60      	ldr	r2, [pc, #384]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fbe:	f043 0304 	orr.w	r3, r3, #4
 8000fc2:	6213      	str	r3, [r2, #32]
 8000fc4:	4b5e      	ldr	r3, [pc, #376]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fc6:	6a1b      	ldr	r3, [r3, #32]
 8000fc8:	4a5d      	ldr	r2, [pc, #372]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fca:	f043 0301 	orr.w	r3, r3, #1
 8000fce:	6213      	str	r3, [r2, #32]
 8000fd0:	e00b      	b.n	8000fea <HAL_RCC_OscConfig+0x36e>
 8000fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	6a1b      	ldr	r3, [r3, #32]
 8000fd6:	4a5a      	ldr	r2, [pc, #360]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fd8:	f023 0301 	bic.w	r3, r3, #1
 8000fdc:	6213      	str	r3, [r2, #32]
 8000fde:	4b58      	ldr	r3, [pc, #352]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fe0:	6a1b      	ldr	r3, [r3, #32]
 8000fe2:	4a57      	ldr	r2, [pc, #348]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	f023 0304 	bic.w	r3, r3, #4
 8000fe8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	68db      	ldr	r3, [r3, #12]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d015      	beq.n	800101e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff2:	f7ff fb9f 	bl	8000734 <HAL_GetTick>
 8000ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ff8:	e00a      	b.n	8001010 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ffa:	f7ff fb9b 	bl	8000734 <HAL_GetTick>
 8000ffe:	4602      	mov	r2, r0
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001008:	4293      	cmp	r3, r2
 800100a:	d901      	bls.n	8001010 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e0b1      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001010:	4b4b      	ldr	r3, [pc, #300]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8001012:	6a1b      	ldr	r3, [r3, #32]
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	2b00      	cmp	r3, #0
 800101a:	d0ee      	beq.n	8000ffa <HAL_RCC_OscConfig+0x37e>
 800101c:	e014      	b.n	8001048 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800101e:	f7ff fb89 	bl	8000734 <HAL_GetTick>
 8001022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001024:	e00a      	b.n	800103c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001026:	f7ff fb85 	bl	8000734 <HAL_GetTick>
 800102a:	4602      	mov	r2, r0
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001034:	4293      	cmp	r3, r2
 8001036:	d901      	bls.n	800103c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e09b      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800103c:	4b40      	ldr	r3, [pc, #256]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	2b00      	cmp	r3, #0
 8001046:	d1ee      	bne.n	8001026 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001048:	7dfb      	ldrb	r3, [r7, #23]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d105      	bne.n	800105a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800104e:	4b3c      	ldr	r3, [pc, #240]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	4a3b      	ldr	r2, [pc, #236]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001058:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	2b00      	cmp	r3, #0
 8001060:	f000 8087 	beq.w	8001172 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001064:	4b36      	ldr	r3, [pc, #216]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 030c 	and.w	r3, r3, #12
 800106c:	2b08      	cmp	r3, #8
 800106e:	d061      	beq.n	8001134 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69db      	ldr	r3, [r3, #28]
 8001074:	2b02      	cmp	r3, #2
 8001076:	d146      	bne.n	8001106 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001078:	4b33      	ldr	r3, [pc, #204]	@ (8001148 <HAL_RCC_OscConfig+0x4cc>)
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107e:	f7ff fb59 	bl	8000734 <HAL_GetTick>
 8001082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001084:	e008      	b.n	8001098 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001086:	f7ff fb55 	bl	8000734 <HAL_GetTick>
 800108a:	4602      	mov	r2, r0
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	2b02      	cmp	r3, #2
 8001092:	d901      	bls.n	8001098 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e06d      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001098:	4b29      	ldr	r3, [pc, #164]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1f0      	bne.n	8001086 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010ac:	d108      	bne.n	80010c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010ae:	4b24      	ldr	r3, [pc, #144]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	4921      	ldr	r1, [pc, #132]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6a19      	ldr	r1, [r3, #32]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d0:	430b      	orrs	r3, r1
 80010d2:	491b      	ldr	r1, [pc, #108]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 80010d4:	4313      	orrs	r3, r2
 80010d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <HAL_RCC_OscConfig+0x4cc>)
 80010da:	2201      	movs	r2, #1
 80010dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010de:	f7ff fb29 	bl	8000734 <HAL_GetTick>
 80010e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e6:	f7ff fb25 	bl	8000734 <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e03d      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010f8:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d0f0      	beq.n	80010e6 <HAL_RCC_OscConfig+0x46a>
 8001104:	e035      	b.n	8001172 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001106:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <HAL_RCC_OscConfig+0x4cc>)
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110c:	f7ff fb12 	bl	8000734 <HAL_GetTick>
 8001110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001112:	e008      	b.n	8001126 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001114:	f7ff fb0e 	bl	8000734 <HAL_GetTick>
 8001118:	4602      	mov	r2, r0
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	2b02      	cmp	r3, #2
 8001120:	d901      	bls.n	8001126 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e026      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d1f0      	bne.n	8001114 <HAL_RCC_OscConfig+0x498>
 8001132:	e01e      	b.n	8001172 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	69db      	ldr	r3, [r3, #28]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d107      	bne.n	800114c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e019      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
 8001140:	40021000 	.word	0x40021000
 8001144:	40007000 	.word	0x40007000
 8001148:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800114c:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <HAL_RCC_OscConfig+0x500>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a1b      	ldr	r3, [r3, #32]
 800115c:	429a      	cmp	r2, r3
 800115e:	d106      	bne.n	800116e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800116a:	429a      	cmp	r2, r3
 800116c:	d001      	beq.n	8001172 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40021000 	.word	0x40021000

08001180 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d101      	bne.n	8001194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e0d0      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001194:	4b6a      	ldr	r3, [pc, #424]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d910      	bls.n	80011c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011a2:	4b67      	ldr	r3, [pc, #412]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f023 0207 	bic.w	r2, r3, #7
 80011aa:	4965      	ldr	r1, [pc, #404]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011b2:	4b63      	ldr	r3, [pc, #396]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d001      	beq.n	80011c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e0b8      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0302 	and.w	r3, r3, #2
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d020      	beq.n	8001212 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d005      	beq.n	80011e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011dc:	4b59      	ldr	r3, [pc, #356]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	4a58      	ldr	r2, [pc, #352]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80011e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80011e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0308 	and.w	r3, r3, #8
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011f4:	4b53      	ldr	r3, [pc, #332]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	4a52      	ldr	r2, [pc, #328]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80011fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80011fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001200:	4b50      	ldr	r3, [pc, #320]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	494d      	ldr	r1, [pc, #308]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 800120e:	4313      	orrs	r3, r2
 8001210:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	2b00      	cmp	r3, #0
 800121c:	d040      	beq.n	80012a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d107      	bne.n	8001236 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001226:	4b47      	ldr	r3, [pc, #284]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d115      	bne.n	800125e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e07f      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	2b02      	cmp	r3, #2
 800123c:	d107      	bne.n	800124e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800123e:	4b41      	ldr	r3, [pc, #260]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d109      	bne.n	800125e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e073      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124e:	4b3d      	ldr	r3, [pc, #244]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e06b      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800125e:	4b39      	ldr	r3, [pc, #228]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f023 0203 	bic.w	r2, r3, #3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	4936      	ldr	r1, [pc, #216]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 800126c:	4313      	orrs	r3, r2
 800126e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001270:	f7ff fa60 	bl	8000734 <HAL_GetTick>
 8001274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001276:	e00a      	b.n	800128e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001278:	f7ff fa5c 	bl	8000734 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001286:	4293      	cmp	r3, r2
 8001288:	d901      	bls.n	800128e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e053      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800128e:	4b2d      	ldr	r3, [pc, #180]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 020c 	and.w	r2, r3, #12
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	429a      	cmp	r2, r3
 800129e:	d1eb      	bne.n	8001278 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012a0:	4b27      	ldr	r3, [pc, #156]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0307 	and.w	r3, r3, #7
 80012a8:	683a      	ldr	r2, [r7, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d210      	bcs.n	80012d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ae:	4b24      	ldr	r3, [pc, #144]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 0207 	bic.w	r2, r3, #7
 80012b6:	4922      	ldr	r1, [pc, #136]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012be:	4b20      	ldr	r3, [pc, #128]	@ (8001340 <HAL_RCC_ClockConfig+0x1c0>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d001      	beq.n	80012d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e032      	b.n	8001336 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d008      	beq.n	80012ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012dc:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	4916      	ldr	r1, [pc, #88]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0308 	and.w	r3, r3, #8
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d009      	beq.n	800130e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	00db      	lsls	r3, r3, #3
 8001308:	490e      	ldr	r1, [pc, #56]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 800130a:	4313      	orrs	r3, r2
 800130c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800130e:	f000 f821 	bl	8001354 <HAL_RCC_GetSysClockFreq>
 8001312:	4602      	mov	r2, r0
 8001314:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <HAL_RCC_ClockConfig+0x1c4>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	091b      	lsrs	r3, r3, #4
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	490a      	ldr	r1, [pc, #40]	@ (8001348 <HAL_RCC_ClockConfig+0x1c8>)
 8001320:	5ccb      	ldrb	r3, [r1, r3]
 8001322:	fa22 f303 	lsr.w	r3, r2, r3
 8001326:	4a09      	ldr	r2, [pc, #36]	@ (800134c <HAL_RCC_ClockConfig+0x1cc>)
 8001328:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <HAL_RCC_ClockConfig+0x1d0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff f9be 	bl	80006b0 <HAL_InitTick>

  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40022000 	.word	0x40022000
 8001344:	40021000 	.word	0x40021000
 8001348:	08003e54 	.word	0x08003e54
 800134c:	20000004 	.word	0x20000004
 8001350:	20000008 	.word	0x20000008

08001354 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001354:	b480      	push	{r7}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	2300      	movs	r3, #0
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	2300      	movs	r3, #0
 8001368:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800136e:	4b1e      	ldr	r3, [pc, #120]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b04      	cmp	r3, #4
 800137c:	d002      	beq.n	8001384 <HAL_RCC_GetSysClockFreq+0x30>
 800137e:	2b08      	cmp	r3, #8
 8001380:	d003      	beq.n	800138a <HAL_RCC_GetSysClockFreq+0x36>
 8001382:	e027      	b.n	80013d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001384:	4b19      	ldr	r3, [pc, #100]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x98>)
 8001386:	613b      	str	r3, [r7, #16]
      break;
 8001388:	e027      	b.n	80013da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	0c9b      	lsrs	r3, r3, #18
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	4a17      	ldr	r2, [pc, #92]	@ (80013f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001394:	5cd3      	ldrb	r3, [r2, r3]
 8001396:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d010      	beq.n	80013c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	0c5b      	lsrs	r3, r3, #17
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	4a11      	ldr	r2, [pc, #68]	@ (80013f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013ae:	5cd3      	ldrb	r3, [r2, r3]
 80013b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a0d      	ldr	r2, [pc, #52]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x98>)
 80013b6:	fb03 f202 	mul.w	r2, r3, r2
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	e004      	b.n	80013ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a0c      	ldr	r2, [pc, #48]	@ (80013f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013c8:	fb02 f303 	mul.w	r3, r2, r3
 80013cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	613b      	str	r3, [r7, #16]
      break;
 80013d2:	e002      	b.n	80013da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013d4:	4b05      	ldr	r3, [pc, #20]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x98>)
 80013d6:	613b      	str	r3, [r7, #16]
      break;
 80013d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013da:	693b      	ldr	r3, [r7, #16]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	371c      	adds	r7, #28
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	40021000 	.word	0x40021000
 80013ec:	007a1200 	.word	0x007a1200
 80013f0:	08003e6c 	.word	0x08003e6c
 80013f4:	08003e7c 	.word	0x08003e7c
 80013f8:	003d0900 	.word	0x003d0900

080013fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001400:	4b02      	ldr	r3, [pc, #8]	@ (800140c <HAL_RCC_GetHCLKFreq+0x10>)
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	4618      	mov	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr
 800140c:	20000004 	.word	0x20000004

08001410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001414:	f7ff fff2 	bl	80013fc <HAL_RCC_GetHCLKFreq>
 8001418:	4602      	mov	r2, r0
 800141a:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <HAL_RCC_GetPCLK1Freq+0x20>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	0a1b      	lsrs	r3, r3, #8
 8001420:	f003 0307 	and.w	r3, r3, #7
 8001424:	4903      	ldr	r1, [pc, #12]	@ (8001434 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001426:	5ccb      	ldrb	r3, [r1, r3]
 8001428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800142c:	4618      	mov	r0, r3
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40021000 	.word	0x40021000
 8001434:	08003e64 	.word	0x08003e64

08001438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800143c:	f7ff ffde 	bl	80013fc <HAL_RCC_GetHCLKFreq>
 8001440:	4602      	mov	r2, r0
 8001442:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	0adb      	lsrs	r3, r3, #11
 8001448:	f003 0307 	and.w	r3, r3, #7
 800144c:	4903      	ldr	r1, [pc, #12]	@ (800145c <HAL_RCC_GetPCLK2Freq+0x24>)
 800144e:	5ccb      	ldrb	r3, [r1, r3]
 8001450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001454:	4618      	mov	r0, r3
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40021000 	.word	0x40021000
 800145c:	08003e64 	.word	0x08003e64

08001460 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001468:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <RCC_Delay+0x34>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <RCC_Delay+0x38>)
 800146e:	fba2 2303 	umull	r2, r3, r2, r3
 8001472:	0a5b      	lsrs	r3, r3, #9
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	fb02 f303 	mul.w	r3, r2, r3
 800147a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800147c:	bf00      	nop
  }
  while (Delay --);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	1e5a      	subs	r2, r3, #1
 8001482:	60fa      	str	r2, [r7, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f9      	bne.n	800147c <RCC_Delay+0x1c>
}
 8001488:	bf00      	nop
 800148a:	bf00      	nop
 800148c:	3714      	adds	r7, #20
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr
 8001494:	20000004 	.word	0x20000004
 8001498:	10624dd3 	.word	0x10624dd3

0800149c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e042      	b.n	8001534 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d106      	bne.n	80014c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff f83e 	bl	8000544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2224      	movs	r2, #36	@ 0x24
 80014cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80014de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 f82b 	bl	800153c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	691a      	ldr	r2, [r3, #16]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80014f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	695a      	ldr	r2, [r3, #20]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001504:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001514:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2220      	movs	r2, #32
 8001520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2220      	movs	r2, #32
 8001528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68da      	ldr	r2, [r3, #12]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	430a      	orrs	r2, r1
 8001558:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689a      	ldr	r2, [r3, #8]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	431a      	orrs	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	695b      	ldr	r3, [r3, #20]
 8001568:	4313      	orrs	r3, r2
 800156a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001576:	f023 030c 	bic.w	r3, r3, #12
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	68b9      	ldr	r1, [r7, #8]
 8001580:	430b      	orrs	r3, r1
 8001582:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	699a      	ldr	r2, [r3, #24]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	430a      	orrs	r2, r1
 8001598:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a2c      	ldr	r2, [pc, #176]	@ (8001650 <UART_SetConfig+0x114>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d103      	bne.n	80015ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80015a4:	f7ff ff48 	bl	8001438 <HAL_RCC_GetPCLK2Freq>
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	e002      	b.n	80015b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80015ac:	f7ff ff30 	bl	8001410 <HAL_RCC_GetPCLK1Freq>
 80015b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	4613      	mov	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	009a      	lsls	r2, r3, #2
 80015bc:	441a      	add	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c8:	4a22      	ldr	r2, [pc, #136]	@ (8001654 <UART_SetConfig+0x118>)
 80015ca:	fba2 2303 	umull	r2, r3, r2, r3
 80015ce:	095b      	lsrs	r3, r3, #5
 80015d0:	0119      	lsls	r1, r3, #4
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009a      	lsls	r2, r3, #2
 80015dc:	441a      	add	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <UART_SetConfig+0x118>)
 80015ea:	fba3 0302 	umull	r0, r3, r3, r2
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	2064      	movs	r0, #100	@ 0x64
 80015f2:	fb00 f303 	mul.w	r3, r0, r3
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	3332      	adds	r3, #50	@ 0x32
 80015fc:	4a15      	ldr	r2, [pc, #84]	@ (8001654 <UART_SetConfig+0x118>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001608:	4419      	add	r1, r3
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	4613      	mov	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	009a      	lsls	r2, r3, #2
 8001614:	441a      	add	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <UART_SetConfig+0x118>)
 8001622:	fba3 0302 	umull	r0, r3, r3, r2
 8001626:	095b      	lsrs	r3, r3, #5
 8001628:	2064      	movs	r0, #100	@ 0x64
 800162a:	fb00 f303 	mul.w	r3, r0, r3
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	011b      	lsls	r3, r3, #4
 8001632:	3332      	adds	r3, #50	@ 0x32
 8001634:	4a07      	ldr	r2, [pc, #28]	@ (8001654 <UART_SetConfig+0x118>)
 8001636:	fba2 2303 	umull	r2, r3, r2, r3
 800163a:	095b      	lsrs	r3, r3, #5
 800163c:	f003 020f 	and.w	r2, r3, #15
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	440a      	add	r2, r1
 8001646:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001648:	bf00      	nop
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40013800 	.word	0x40013800
 8001654:	51eb851f 	.word	0x51eb851f

08001658 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800166a:	2b84      	cmp	r3, #132	@ 0x84
 800166c:	d005      	beq.n	800167a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800166e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4413      	add	r3, r2
 8001676:	3303      	adds	r3, #3
 8001678:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800167a:	68fb      	ldr	r3, [r7, #12]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr

08001686 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8001686:	b480      	push	{r7}
 8001688:	b083      	sub	sp, #12
 800168a:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800168c:	f3ef 8305 	mrs	r3, IPSR
 8001690:	607b      	str	r3, [r7, #4]
  return(result);
 8001692:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8001694:	2b00      	cmp	r3, #0
 8001696:	bf14      	ite	ne
 8001698:	2301      	movne	r3, #1
 800169a:	2300      	moveq	r3, #0
 800169c:	b2db      	uxtb	r3, r3
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr

080016a8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80016ac:	f001 f924 	bl	80028f8 <vTaskStartScheduler>
  
  return osOK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80016b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016b8:	b089      	sub	sp, #36	@ 0x24
 80016ba:	af04      	add	r7, sp, #16
 80016bc:	6078      	str	r0, [r7, #4]
 80016be:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	695b      	ldr	r3, [r3, #20]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d020      	beq.n	800170a <osThreadCreate+0x54>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d01c      	beq.n	800170a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685c      	ldr	r4, [r3, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	691e      	ldr	r6, [r3, #16]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff ffb8 	bl	8001658 <makeFreeRtosPriority>
 80016e8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80016f2:	9202      	str	r2, [sp, #8]
 80016f4:	9301      	str	r3, [sp, #4]
 80016f6:	9100      	str	r1, [sp, #0]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	4632      	mov	r2, r6
 80016fc:	4629      	mov	r1, r5
 80016fe:	4620      	mov	r0, r4
 8001700:	f000 ff2d 	bl	800255e <xTaskCreateStatic>
 8001704:	4603      	mov	r3, r0
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	e01c      	b.n	8001744 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685c      	ldr	r4, [r3, #4]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001716:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff9a 	bl	8001658 <makeFreeRtosPriority>
 8001724:	4602      	mov	r2, r0
 8001726:	f107 030c 	add.w	r3, r7, #12
 800172a:	9301      	str	r3, [sp, #4]
 800172c:	9200      	str	r2, [sp, #0]
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	4632      	mov	r2, r6
 8001732:	4629      	mov	r1, r5
 8001734:	4620      	mov	r0, r4
 8001736:	f000 ff72 	bl	800261e <xTaskCreate>
 800173a:	4603      	mov	r3, r0
 800173c:	2b01      	cmp	r3, #1
 800173e:	d001      	beq.n	8001744 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001740:	2300      	movs	r3, #0
 8001742:	e000      	b.n	8001746 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001744:	68fb      	ldr	r3, [r7, #12]
}
 8001746:	4618      	mov	r0, r3
 8001748:	3714      	adds	r7, #20
 800174a:	46bd      	mov	sp, r7
 800174c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800174e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b084      	sub	sp, #16
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <osDelay+0x16>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	e000      	b.n	8001766 <osDelay+0x18>
 8001764:	2301      	movs	r3, #1
 8001766:	4618      	mov	r0, r3
 8001768:	f001 f890 	bl	800288c <vTaskDelay>
  
  return osOK;
 800176c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8001776:	b580      	push	{r7, lr}
 8001778:	b086      	sub	sp, #24
 800177a:	af02      	add	r7, sp, #8
 800177c:	6078      	str	r0, [r7, #4]
 800177e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00f      	beq.n	80017a8 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d10a      	bne.n	80017a4 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2203      	movs	r2, #3
 8001794:	9200      	str	r2, [sp, #0]
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	2001      	movs	r0, #1
 800179c:	f000 f9bc 	bl	8001b18 <xQueueGenericCreateStatic>
 80017a0:	4603      	mov	r3, r0
 80017a2:	e016      	b.n	80017d2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	e014      	b.n	80017d2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d110      	bne.n	80017d0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80017ae:	2203      	movs	r2, #3
 80017b0:	2100      	movs	r1, #0
 80017b2:	2001      	movs	r0, #1
 80017b4:	f000 fa2d 	bl	8001c12 <xQueueGenericCreate>
 80017b8:	60f8      	str	r0, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <osSemaphoreCreate+0x56>
 80017c0:	2300      	movs	r3, #0
 80017c2:	2200      	movs	r2, #0
 80017c4:	2100      	movs	r1, #0
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f000 fa7e 	bl	8001cc8 <xQueueGenericSend>
      return sema;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	e000      	b.n	80017d2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80017d0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80017e6:	2300      	movs	r3, #0
 80017e8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80017f0:	2380      	movs	r3, #128	@ 0x80
 80017f2:	e03a      	b.n	800186a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017fe:	d103      	bne.n	8001808 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8001800:	f04f 33ff 	mov.w	r3, #4294967295
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	e009      	b.n	800181c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d006      	beq.n	800181c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d101      	bne.n	800181c <osSemaphoreWait+0x40>
      ticks = 1;
 8001818:	2301      	movs	r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800181c:	f7ff ff33 	bl	8001686 <inHandlerMode>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d017      	beq.n	8001856 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8001826:	f107 0308 	add.w	r3, r7, #8
 800182a:	461a      	mov	r2, r3
 800182c:	2100      	movs	r1, #0
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 fcec 	bl	800220c <xQueueReceiveFromISR>
 8001834:	4603      	mov	r3, r0
 8001836:	2b01      	cmp	r3, #1
 8001838:	d001      	beq.n	800183e <osSemaphoreWait+0x62>
      return osErrorOS;
 800183a:	23ff      	movs	r3, #255	@ 0xff
 800183c:	e015      	b.n	800186a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d011      	beq.n	8001868 <osSemaphoreWait+0x8c>
 8001844:	4b0b      	ldr	r3, [pc, #44]	@ (8001874 <osSemaphoreWait+0x98>)
 8001846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	f3bf 8f4f 	dsb	sy
 8001850:	f3bf 8f6f 	isb	sy
 8001854:	e008      	b.n	8001868 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8001856:	68f9      	ldr	r1, [r7, #12]
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 fbc7 	bl	8001fec <xQueueSemaphoreTake>
 800185e:	4603      	mov	r3, r0
 8001860:	2b01      	cmp	r3, #1
 8001862:	d001      	beq.n	8001868 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8001864:	23ff      	movs	r3, #255	@ 0xff
 8001866:	e000      	b.n	800186a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	e000ed04 	.word	0xe000ed04

08001878 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8001884:	2300      	movs	r3, #0
 8001886:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8001888:	f7ff fefd 	bl	8001686 <inHandlerMode>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d016      	beq.n	80018c0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8001892:	f107 0308 	add.w	r3, r7, #8
 8001896:	4619      	mov	r1, r3
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 fb17 	bl	8001ecc <xQueueGiveFromISR>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d001      	beq.n	80018a8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80018a4:	23ff      	movs	r3, #255	@ 0xff
 80018a6:	e017      	b.n	80018d8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d013      	beq.n	80018d6 <osSemaphoreRelease+0x5e>
 80018ae:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <osSemaphoreRelease+0x68>)
 80018b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	f3bf 8f4f 	dsb	sy
 80018ba:	f3bf 8f6f 	isb	sy
 80018be:	e00a      	b.n	80018d6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80018c0:	2300      	movs	r3, #0
 80018c2:	2200      	movs	r2, #0
 80018c4:	2100      	movs	r1, #0
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 f9fe 	bl	8001cc8 <xQueueGenericSend>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d001      	beq.n	80018d6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80018d2:	23ff      	movs	r3, #255	@ 0xff
 80018d4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80018d6:	68fb      	ldr	r3, [r7, #12]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	e000ed04 	.word	0xe000ed04

080018e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f103 0208 	add.w	r2, r3, #8
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295
 80018fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f103 0208 	add.w	r2, r3, #8
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f103 0208 	add.w	r2, r3, #8
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr

0800193a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800193a:	b480      	push	{r7}
 800193c:	b085      	sub	sp, #20
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
 8001942:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	601a      	str	r2, [r3, #0]
}
 8001976:	bf00      	nop
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr

08001980 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001996:	d103      	bne.n	80019a0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	e00c      	b.n	80019ba <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3308      	adds	r3, #8
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	e002      	b.n	80019ae <vListInsert+0x2e>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d2f6      	bcs.n	80019a8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	68fa      	ldr	r2, [r7, #12]
 80019ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	1c5a      	adds	r2, r3, #1
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	601a      	str	r2, [r3, #0]
}
 80019e6:	bf00      	nop
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6892      	ldr	r2, [r2, #8]
 8001a06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6852      	ldr	r2, [r2, #4]
 8001a10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d103      	bne.n	8001a24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
	...

08001a44 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10b      	bne.n	8001a70 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a5c:	f383 8811 	msr	BASEPRI, r3
 8001a60:	f3bf 8f6f 	isb	sy
 8001a64:	f3bf 8f4f 	dsb	sy
 8001a68:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001a6a:	bf00      	nop
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001a70:	f001 fe64 	bl	800373c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a7c:	68f9      	ldr	r1, [r7, #12]
 8001a7e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001a80:	fb01 f303 	mul.w	r3, r1, r3
 8001a84:	441a      	add	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	68f9      	ldr	r1, [r7, #12]
 8001aa4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001aa6:	fb01 f303 	mul.w	r3, r1, r3
 8001aaa:	441a      	add	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	22ff      	movs	r2, #255	@ 0xff
 8001ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	22ff      	movs	r2, #255	@ 0xff
 8001abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d114      	bne.n	8001af0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d01a      	beq.n	8001b04 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	3310      	adds	r3, #16
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f001 f95a 	bl	8002d8c <xTaskRemoveFromEventList>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d012      	beq.n	8001b04 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001ade:	4b0d      	ldr	r3, [pc, #52]	@ (8001b14 <xQueueGenericReset+0xd0>)
 8001ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	f3bf 8f4f 	dsb	sy
 8001aea:	f3bf 8f6f 	isb	sy
 8001aee:	e009      	b.n	8001b04 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3310      	adds	r3, #16
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fef5 	bl	80018e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	3324      	adds	r3, #36	@ 0x24
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fef0 	bl	80018e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001b04:	f001 fe4a 	bl	800379c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	e000ed04 	.word	0xe000ed04

08001b18 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08e      	sub	sp, #56	@ 0x38
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d10b      	bne.n	8001b44 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b30:	f383 8811 	msr	BASEPRI, r3
 8001b34:	f3bf 8f6f 	isb	sy
 8001b38:	f3bf 8f4f 	dsb	sy
 8001b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001b3e:	bf00      	nop
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10b      	bne.n	8001b62 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b4e:	f383 8811 	msr	BASEPRI, r3
 8001b52:	f3bf 8f6f 	isb	sy
 8001b56:	f3bf 8f4f 	dsb	sy
 8001b5a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001b5c:	bf00      	nop
 8001b5e:	bf00      	nop
 8001b60:	e7fd      	b.n	8001b5e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <xQueueGenericCreateStatic+0x56>
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <xQueueGenericCreateStatic+0x5a>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <xQueueGenericCreateStatic+0x5c>
 8001b72:	2300      	movs	r3, #0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10b      	bne.n	8001b90 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b7c:	f383 8811 	msr	BASEPRI, r3
 8001b80:	f3bf 8f6f 	isb	sy
 8001b84:	f3bf 8f4f 	dsb	sy
 8001b88:	623b      	str	r3, [r7, #32]
}
 8001b8a:	bf00      	nop
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d102      	bne.n	8001b9c <xQueueGenericCreateStatic+0x84>
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <xQueueGenericCreateStatic+0x88>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e000      	b.n	8001ba2 <xQueueGenericCreateStatic+0x8a>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d10b      	bne.n	8001bbe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001baa:	f383 8811 	msr	BASEPRI, r3
 8001bae:	f3bf 8f6f 	isb	sy
 8001bb2:	f3bf 8f4f 	dsb	sy
 8001bb6:	61fb      	str	r3, [r7, #28]
}
 8001bb8:	bf00      	nop
 8001bba:	bf00      	nop
 8001bbc:	e7fd      	b.n	8001bba <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001bbe:	2348      	movs	r3, #72	@ 0x48
 8001bc0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	2b48      	cmp	r3, #72	@ 0x48
 8001bc6:	d00b      	beq.n	8001be0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bcc:	f383 8811 	msr	BASEPRI, r3
 8001bd0:	f3bf 8f6f 	isb	sy
 8001bd4:	f3bf 8f4f 	dsb	sy
 8001bd8:	61bb      	str	r3, [r7, #24]
}
 8001bda:	bf00      	nop
 8001bdc:	bf00      	nop
 8001bde:	e7fd      	b.n	8001bdc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001be0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d00d      	beq.n	8001c08 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001bf4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	68b9      	ldr	r1, [r7, #8]
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 f840 	bl	8001c88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3730      	adds	r7, #48	@ 0x30
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b08a      	sub	sp, #40	@ 0x28
 8001c16:	af02      	add	r7, sp, #8
 8001c18:	60f8      	str	r0, [r7, #12]
 8001c1a:	60b9      	str	r1, [r7, #8]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d10b      	bne.n	8001c3e <xQueueGenericCreate+0x2c>
	__asm volatile
 8001c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c2a:	f383 8811 	msr	BASEPRI, r3
 8001c2e:	f3bf 8f6f 	isb	sy
 8001c32:	f3bf 8f4f 	dsb	sy
 8001c36:	613b      	str	r3, [r7, #16]
}
 8001c38:	bf00      	nop
 8001c3a:	bf00      	nop
 8001c3c:	e7fd      	b.n	8001c3a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	fb02 f303 	mul.w	r3, r2, r3
 8001c46:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	3348      	adds	r3, #72	@ 0x48
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f001 fe77 	bl	8003940 <pvPortMalloc>
 8001c52:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d011      	beq.n	8001c7e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	3348      	adds	r3, #72	@ 0x48
 8001c62:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001c6c:	79fa      	ldrb	r2, [r7, #7]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	4613      	mov	r3, r2
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	68b9      	ldr	r1, [r7, #8]
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 f805 	bl	8001c88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001c7e:	69bb      	ldr	r3, [r7, #24]
	}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3720      	adds	r7, #32
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
 8001c94:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d103      	bne.n	8001ca4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	e002      	b.n	8001caa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	69b8      	ldr	r0, [r7, #24]
 8001cba:	f7ff fec3 	bl	8001a44 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08e      	sub	sp, #56	@ 0x38
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
 8001cd4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10b      	bne.n	8001cfc <xQueueGenericSend+0x34>
	__asm volatile
 8001ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ce8:	f383 8811 	msr	BASEPRI, r3
 8001cec:	f3bf 8f6f 	isb	sy
 8001cf0:	f3bf 8f4f 	dsb	sy
 8001cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001cf6:	bf00      	nop
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <xQueueGenericSend+0x42>
 8001d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <xQueueGenericSend+0x46>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e000      	b.n	8001d10 <xQueueGenericSend+0x48>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10b      	bne.n	8001d2c <xQueueGenericSend+0x64>
	__asm volatile
 8001d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d18:	f383 8811 	msr	BASEPRI, r3
 8001d1c:	f3bf 8f6f 	isb	sy
 8001d20:	f3bf 8f4f 	dsb	sy
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001d26:	bf00      	nop
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d103      	bne.n	8001d3a <xQueueGenericSend+0x72>
 8001d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d101      	bne.n	8001d3e <xQueueGenericSend+0x76>
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e000      	b.n	8001d40 <xQueueGenericSend+0x78>
 8001d3e:	2300      	movs	r3, #0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d10b      	bne.n	8001d5c <xQueueGenericSend+0x94>
	__asm volatile
 8001d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d48:	f383 8811 	msr	BASEPRI, r3
 8001d4c:	f3bf 8f6f 	isb	sy
 8001d50:	f3bf 8f4f 	dsb	sy
 8001d54:	623b      	str	r3, [r7, #32]
}
 8001d56:	bf00      	nop
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d5c:	f001 f9d6 	bl	800310c <xTaskGetSchedulerState>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d102      	bne.n	8001d6c <xQueueGenericSend+0xa4>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <xQueueGenericSend+0xa8>
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e000      	b.n	8001d72 <xQueueGenericSend+0xaa>
 8001d70:	2300      	movs	r3, #0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10b      	bne.n	8001d8e <xQueueGenericSend+0xc6>
	__asm volatile
 8001d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d7a:	f383 8811 	msr	BASEPRI, r3
 8001d7e:	f3bf 8f6f 	isb	sy
 8001d82:	f3bf 8f4f 	dsb	sy
 8001d86:	61fb      	str	r3, [r7, #28]
}
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
 8001d8c:	e7fd      	b.n	8001d8a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001d8e:	f001 fcd5 	bl	800373c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d302      	bcc.n	8001da4 <xQueueGenericSend+0xdc>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d129      	bne.n	8001df8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	68b9      	ldr	r1, [r7, #8]
 8001da8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001daa:	f000 fac8 	bl	800233e <prvCopyDataToQueue>
 8001dae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d010      	beq.n	8001dda <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dba:	3324      	adds	r3, #36	@ 0x24
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f000 ffe5 	bl	8002d8c <xTaskRemoveFromEventList>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d013      	beq.n	8001df0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001dc8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ec8 <xQueueGenericSend+0x200>)
 8001dca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	f3bf 8f4f 	dsb	sy
 8001dd4:	f3bf 8f6f 	isb	sy
 8001dd8:	e00a      	b.n	8001df0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001de0:	4b39      	ldr	r3, [pc, #228]	@ (8001ec8 <xQueueGenericSend+0x200>)
 8001de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	f3bf 8f4f 	dsb	sy
 8001dec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001df0:	f001 fcd4 	bl	800379c <vPortExitCritical>
				return pdPASS;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e063      	b.n	8001ec0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d103      	bne.n	8001e06 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001dfe:	f001 fccd 	bl	800379c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	e05c      	b.n	8001ec0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d106      	bne.n	8001e1a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	4618      	mov	r0, r3
 8001e12:	f001 f81f 	bl	8002e54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001e16:	2301      	movs	r3, #1
 8001e18:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001e1a:	f001 fcbf 	bl	800379c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001e1e:	f000 fdcd 	bl	80029bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001e22:	f001 fc8b 	bl	800373c <vPortEnterCritical>
 8001e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001e2c:	b25b      	sxtb	r3, r3
 8001e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e32:	d103      	bne.n	8001e3c <xQueueGenericSend+0x174>
 8001e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001e42:	b25b      	sxtb	r3, r3
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d103      	bne.n	8001e52 <xQueueGenericSend+0x18a>
 8001e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001e52:	f001 fca3 	bl	800379c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e56:	1d3a      	adds	r2, r7, #4
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4611      	mov	r1, r2
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f001 f80e 	bl	8002e80 <xTaskCheckForTimeOut>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d124      	bne.n	8001eb4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001e6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e6c:	f000 fb5f 	bl	800252e <prvIsQueueFull>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d018      	beq.n	8001ea8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e78:	3310      	adds	r3, #16
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 ff5e 	bl	8002d40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001e84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e86:	f000 faea 	bl	800245e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001e8a:	f000 fda5 	bl	80029d8 <xTaskResumeAll>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f47f af7c 	bne.w	8001d8e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001e96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <xQueueGenericSend+0x200>)
 8001e98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	f3bf 8f4f 	dsb	sy
 8001ea2:	f3bf 8f6f 	isb	sy
 8001ea6:	e772      	b.n	8001d8e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001ea8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001eaa:	f000 fad8 	bl	800245e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001eae:	f000 fd93 	bl	80029d8 <xTaskResumeAll>
 8001eb2:	e76c      	b.n	8001d8e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001eb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001eb6:	f000 fad2 	bl	800245e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001eba:	f000 fd8d 	bl	80029d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001ebe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3738      	adds	r7, #56	@ 0x38
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	e000ed04 	.word	0xe000ed04

08001ecc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08e      	sub	sp, #56	@ 0x38
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8001eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d10b      	bne.n	8001ef8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8001ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ee4:	f383 8811 	msr	BASEPRI, r3
 8001ee8:	f3bf 8f6f 	isb	sy
 8001eec:	f3bf 8f4f 	dsb	sy
 8001ef0:	623b      	str	r3, [r7, #32]
}
 8001ef2:	bf00      	nop
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d00b      	beq.n	8001f18 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8001f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f04:	f383 8811 	msr	BASEPRI, r3
 8001f08:	f3bf 8f6f 	isb	sy
 8001f0c:	f3bf 8f4f 	dsb	sy
 8001f10:	61fb      	str	r3, [r7, #28]
}
 8001f12:	bf00      	nop
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8001f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d103      	bne.n	8001f28 <xQueueGiveFromISR+0x5c>
 8001f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <xQueueGiveFromISR+0x60>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <xQueueGiveFromISR+0x62>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10b      	bne.n	8001f4a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8001f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f36:	f383 8811 	msr	BASEPRI, r3
 8001f3a:	f3bf 8f6f 	isb	sy
 8001f3e:	f3bf 8f4f 	dsb	sy
 8001f42:	61bb      	str	r3, [r7, #24]
}
 8001f44:	bf00      	nop
 8001f46:	bf00      	nop
 8001f48:	e7fd      	b.n	8001f46 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001f4a:	f001 fcb9 	bl	80038c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001f4e:	f3ef 8211 	mrs	r2, BASEPRI
 8001f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f56:	f383 8811 	msr	BASEPRI, r3
 8001f5a:	f3bf 8f6f 	isb	sy
 8001f5e:	f3bf 8f4f 	dsb	sy
 8001f62:	617a      	str	r2, [r7, #20]
 8001f64:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001f66:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f6e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d22b      	bcs.n	8001fd2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001f80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f86:	1c5a      	adds	r2, r3, #1
 8001f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f8a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001f8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d112      	bne.n	8001fbc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d016      	beq.n	8001fcc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa0:	3324      	adds	r3, #36	@ 0x24
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 fef2 	bl	8002d8c <xTaskRemoveFromEventList>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00e      	beq.n	8001fcc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00b      	beq.n	8001fcc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	e007      	b.n	8001fcc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	b25a      	sxtb	r2, r3
 8001fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fd0:	e001      	b.n	8001fd6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001fe0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3738      	adds	r7, #56	@ 0x38
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08e      	sub	sp, #56	@ 0x38
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10b      	bne.n	8002020 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8002008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800200c:	f383 8811 	msr	BASEPRI, r3
 8002010:	f3bf 8f6f 	isb	sy
 8002014:	f3bf 8f4f 	dsb	sy
 8002018:	623b      	str	r3, [r7, #32]
}
 800201a:	bf00      	nop
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002024:	2b00      	cmp	r3, #0
 8002026:	d00b      	beq.n	8002040 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8002028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800202c:	f383 8811 	msr	BASEPRI, r3
 8002030:	f3bf 8f6f 	isb	sy
 8002034:	f3bf 8f4f 	dsb	sy
 8002038:	61fb      	str	r3, [r7, #28]
}
 800203a:	bf00      	nop
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002040:	f001 f864 	bl	800310c <xTaskGetSchedulerState>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d102      	bne.n	8002050 <xQueueSemaphoreTake+0x64>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <xQueueSemaphoreTake+0x68>
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <xQueueSemaphoreTake+0x6a>
 8002054:	2300      	movs	r3, #0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10b      	bne.n	8002072 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800205a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800205e:	f383 8811 	msr	BASEPRI, r3
 8002062:	f3bf 8f6f 	isb	sy
 8002066:	f3bf 8f4f 	dsb	sy
 800206a:	61bb      	str	r3, [r7, #24]
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	e7fd      	b.n	800206e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002072:	f001 fb63 	bl	800373c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800207a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800207c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207e:	2b00      	cmp	r3, #0
 8002080:	d024      	beq.n	80020cc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002084:	1e5a      	subs	r2, r3, #1
 8002086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002088:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800208a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d104      	bne.n	800209c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002092:	f001 f9e7 	bl	8003464 <pvTaskIncrementMutexHeldCount>
 8002096:	4602      	mov	r2, r0
 8002098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800209a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800209c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00f      	beq.n	80020c4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80020a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a6:	3310      	adds	r3, #16
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fe6f 	bl	8002d8c <xTaskRemoveFromEventList>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d007      	beq.n	80020c4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80020b4:	4b54      	ldr	r3, [pc, #336]	@ (8002208 <xQueueSemaphoreTake+0x21c>)
 80020b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	f3bf 8f4f 	dsb	sy
 80020c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80020c4:	f001 fb6a 	bl	800379c <vPortExitCritical>
				return pdPASS;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e098      	b.n	80021fe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d112      	bne.n	80020f8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80020d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00b      	beq.n	80020f0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80020d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020dc:	f383 8811 	msr	BASEPRI, r3
 80020e0:	f3bf 8f6f 	isb	sy
 80020e4:	f3bf 8f4f 	dsb	sy
 80020e8:	617b      	str	r3, [r7, #20]
}
 80020ea:	bf00      	nop
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80020f0:	f001 fb54 	bl	800379c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80020f4:	2300      	movs	r3, #0
 80020f6:	e082      	b.n	80021fe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80020f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d106      	bne.n	800210c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80020fe:	f107 030c 	add.w	r3, r7, #12
 8002102:	4618      	mov	r0, r3
 8002104:	f000 fea6 	bl	8002e54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002108:	2301      	movs	r3, #1
 800210a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800210c:	f001 fb46 	bl	800379c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002110:	f000 fc54 	bl	80029bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002114:	f001 fb12 	bl	800373c <vPortEnterCritical>
 8002118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800211a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800211e:	b25b      	sxtb	r3, r3
 8002120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002124:	d103      	bne.n	800212e <xQueueSemaphoreTake+0x142>
 8002126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800212e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002130:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002134:	b25b      	sxtb	r3, r3
 8002136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800213a:	d103      	bne.n	8002144 <xQueueSemaphoreTake+0x158>
 800213c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800213e:	2200      	movs	r2, #0
 8002140:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002144:	f001 fb2a 	bl	800379c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002148:	463a      	mov	r2, r7
 800214a:	f107 030c 	add.w	r3, r7, #12
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f000 fe95 	bl	8002e80 <xTaskCheckForTimeOut>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d132      	bne.n	80021c2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800215c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800215e:	f000 f9d0 	bl	8002502 <prvIsQueueEmpty>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d026      	beq.n	80021b6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d109      	bne.n	8002184 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8002170:	f001 fae4 	bl	800373c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	4618      	mov	r0, r3
 800217a:	f000 ffe5 	bl	8003148 <xTaskPriorityInherit>
 800217e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8002180:	f001 fb0c 	bl	800379c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002186:	3324      	adds	r3, #36	@ 0x24
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	4611      	mov	r1, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f000 fdd7 	bl	8002d40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002192:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002194:	f000 f963 	bl	800245e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002198:	f000 fc1e 	bl	80029d8 <xTaskResumeAll>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f47f af67 	bne.w	8002072 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80021a4:	4b18      	ldr	r3, [pc, #96]	@ (8002208 <xQueueSemaphoreTake+0x21c>)
 80021a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	f3bf 8f4f 	dsb	sy
 80021b0:	f3bf 8f6f 	isb	sy
 80021b4:	e75d      	b.n	8002072 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80021b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021b8:	f000 f951 	bl	800245e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80021bc:	f000 fc0c 	bl	80029d8 <xTaskResumeAll>
 80021c0:	e757      	b.n	8002072 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80021c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021c4:	f000 f94b 	bl	800245e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80021c8:	f000 fc06 	bl	80029d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021ce:	f000 f998 	bl	8002502 <prvIsQueueEmpty>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f43f af4c 	beq.w	8002072 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80021da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00d      	beq.n	80021fc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80021e0:	f001 faac 	bl	800373c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80021e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021e6:	f000 f893 	bl	8002310 <prvGetDisinheritPriorityAfterTimeout>
 80021ea:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80021ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021f2:	4618      	mov	r0, r3
 80021f4:	f001 f8a6 	bl	8003344 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80021f8:	f001 fad0 	bl	800379c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80021fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3738      	adds	r7, #56	@ 0x38
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	e000ed04 	.word	0xe000ed04

0800220c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08e      	sub	sp, #56	@ 0x38
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800221c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10b      	bne.n	800223a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8002222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002226:	f383 8811 	msr	BASEPRI, r3
 800222a:	f3bf 8f6f 	isb	sy
 800222e:	f3bf 8f4f 	dsb	sy
 8002232:	623b      	str	r3, [r7, #32]
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	e7fd      	b.n	8002236 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d103      	bne.n	8002248 <xQueueReceiveFromISR+0x3c>
 8002240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <xQueueReceiveFromISR+0x40>
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <xQueueReceiveFromISR+0x42>
 800224c:	2300      	movs	r3, #0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10b      	bne.n	800226a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8002252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002256:	f383 8811 	msr	BASEPRI, r3
 800225a:	f3bf 8f6f 	isb	sy
 800225e:	f3bf 8f4f 	dsb	sy
 8002262:	61fb      	str	r3, [r7, #28]
}
 8002264:	bf00      	nop
 8002266:	bf00      	nop
 8002268:	e7fd      	b.n	8002266 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800226a:	f001 fb29 	bl	80038c0 <vPortValidateInterruptPriority>
	__asm volatile
 800226e:	f3ef 8211 	mrs	r2, BASEPRI
 8002272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002276:	f383 8811 	msr	BASEPRI, r3
 800227a:	f3bf 8f6f 	isb	sy
 800227e:	f3bf 8f4f 	dsb	sy
 8002282:	61ba      	str	r2, [r7, #24]
 8002284:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002286:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002288:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800228a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800228c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002292:	2b00      	cmp	r3, #0
 8002294:	d02f      	beq.n	80022f6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002298:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800229c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80022a0:	68b9      	ldr	r1, [r7, #8]
 80022a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022a4:	f000 f8b5 	bl	8002412 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80022a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022aa:	1e5a      	subs	r2, r3, #1
 80022ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ae:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80022b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b8:	d112      	bne.n	80022e0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d016      	beq.n	80022f0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c4:	3310      	adds	r3, #16
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 fd60 	bl	8002d8c <xTaskRemoveFromEventList>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00e      	beq.n	80022f0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00b      	beq.n	80022f0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	e007      	b.n	80022f0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80022e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80022e4:	3301      	adds	r3, #1
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	b25a      	sxtb	r2, r3
 80022ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80022f0:	2301      	movs	r3, #1
 80022f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80022f4:	e001      	b.n	80022fa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80022fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f383 8811 	msr	BASEPRI, r3
}
 8002304:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002308:	4618      	mov	r0, r3
 800230a:	3738      	adds	r7, #56	@ 0x38
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231c:	2b00      	cmp	r3, #0
 800231e:	d006      	beq.n	800232e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f1c3 0307 	rsb	r3, r3, #7
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	e001      	b.n	8002332 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8002332:	68fb      	ldr	r3, [r7, #12]
	}
 8002334:	4618      	mov	r0, r3
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr

0800233e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002352:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10d      	bne.n	8002378 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d14d      	bne.n	8002400 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	4618      	mov	r0, r3
 800236a:	f000 ff63 	bl	8003234 <xTaskPriorityDisinherit>
 800236e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	e043      	b.n	8002400 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d119      	bne.n	80023b2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6858      	ldr	r0, [r3, #4]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	461a      	mov	r2, r3
 8002388:	68b9      	ldr	r1, [r7, #8]
 800238a:	f001 fcf1 	bl	8003d70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	441a      	add	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d32b      	bcc.n	8002400 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	e026      	b.n	8002400 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	68d8      	ldr	r0, [r3, #12]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	461a      	mov	r2, r3
 80023bc:	68b9      	ldr	r1, [r7, #8]
 80023be:	f001 fcd7 	bl	8003d70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	425b      	negs	r3, r3
 80023cc:	441a      	add	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d207      	bcs.n	80023ee <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e6:	425b      	negs	r3, r3
 80023e8:	441a      	add	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d105      	bne.n	8002400 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d002      	beq.n	8002400 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	3b01      	subs	r3, #1
 80023fe:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002408:	697b      	ldr	r3, [r7, #20]
}
 800240a:	4618      	mov	r0, r3
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
 800241a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002420:	2b00      	cmp	r3, #0
 8002422:	d018      	beq.n	8002456 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	68da      	ldr	r2, [r3, #12]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242c:	441a      	add	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	429a      	cmp	r2, r3
 800243c:	d303      	bcc.n	8002446 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68d9      	ldr	r1, [r3, #12]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	461a      	mov	r2, r3
 8002450:	6838      	ldr	r0, [r7, #0]
 8002452:	f001 fc8d 	bl	8003d70 <memcpy>
	}
}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b084      	sub	sp, #16
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002466:	f001 f969 	bl	800373c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002470:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002472:	e011      	b.n	8002498 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	2b00      	cmp	r3, #0
 800247a:	d012      	beq.n	80024a2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3324      	adds	r3, #36	@ 0x24
 8002480:	4618      	mov	r0, r3
 8002482:	f000 fc83 	bl	8002d8c <xTaskRemoveFromEventList>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800248c:	f000 fd5c 	bl	8002f48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
 8002492:	3b01      	subs	r3, #1
 8002494:	b2db      	uxtb	r3, r3
 8002496:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002498:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249c:	2b00      	cmp	r3, #0
 800249e:	dce9      	bgt.n	8002474 <prvUnlockQueue+0x16>
 80024a0:	e000      	b.n	80024a4 <prvUnlockQueue+0x46>
					break;
 80024a2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	22ff      	movs	r2, #255	@ 0xff
 80024a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80024ac:	f001 f976 	bl	800379c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80024b0:	f001 f944 	bl	800373c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80024ba:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80024bc:	e011      	b.n	80024e2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d012      	beq.n	80024ec <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3310      	adds	r3, #16
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 fc5e 	bl	8002d8c <xTaskRemoveFromEventList>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80024d6:	f000 fd37 	bl	8002f48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80024da:	7bbb      	ldrb	r3, [r7, #14]
 80024dc:	3b01      	subs	r3, #1
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80024e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	dce9      	bgt.n	80024be <prvUnlockQueue+0x60>
 80024ea:	e000      	b.n	80024ee <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80024ec:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	22ff      	movs	r2, #255	@ 0xff
 80024f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80024f6:	f001 f951 	bl	800379c <vPortExitCritical>
}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800250a:	f001 f917 	bl	800373c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002512:	2b00      	cmp	r3, #0
 8002514:	d102      	bne.n	800251c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002516:	2301      	movs	r3, #1
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	e001      	b.n	8002520 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800251c:	2300      	movs	r3, #0
 800251e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002520:	f001 f93c 	bl	800379c <vPortExitCritical>

	return xReturn;
 8002524:	68fb      	ldr	r3, [r7, #12]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002536:	f001 f901 	bl	800373c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002542:	429a      	cmp	r2, r3
 8002544:	d102      	bne.n	800254c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002546:	2301      	movs	r3, #1
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	e001      	b.n	8002550 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800254c:	2300      	movs	r3, #0
 800254e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002550:	f001 f924 	bl	800379c <vPortExitCritical>

	return xReturn;
 8002554:	68fb      	ldr	r3, [r7, #12]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800255e:	b580      	push	{r7, lr}
 8002560:	b08e      	sub	sp, #56	@ 0x38
 8002562:	af04      	add	r7, sp, #16
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800256c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10b      	bne.n	800258a <xTaskCreateStatic+0x2c>
	__asm volatile
 8002572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002576:	f383 8811 	msr	BASEPRI, r3
 800257a:	f3bf 8f6f 	isb	sy
 800257e:	f3bf 8f4f 	dsb	sy
 8002582:	623b      	str	r3, [r7, #32]
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	e7fd      	b.n	8002586 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800258a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800258c:	2b00      	cmp	r3, #0
 800258e:	d10b      	bne.n	80025a8 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002594:	f383 8811 	msr	BASEPRI, r3
 8002598:	f3bf 8f6f 	isb	sy
 800259c:	f3bf 8f4f 	dsb	sy
 80025a0:	61fb      	str	r3, [r7, #28]
}
 80025a2:	bf00      	nop
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80025a8:	2354      	movs	r3, #84	@ 0x54
 80025aa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	2b54      	cmp	r3, #84	@ 0x54
 80025b0:	d00b      	beq.n	80025ca <xTaskCreateStatic+0x6c>
	__asm volatile
 80025b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b6:	f383 8811 	msr	BASEPRI, r3
 80025ba:	f3bf 8f6f 	isb	sy
 80025be:	f3bf 8f4f 	dsb	sy
 80025c2:	61bb      	str	r3, [r7, #24]
}
 80025c4:	bf00      	nop
 80025c6:	bf00      	nop
 80025c8:	e7fd      	b.n	80025c6 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80025ca:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80025cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d01e      	beq.n	8002610 <xTaskCreateStatic+0xb2>
 80025d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d01b      	beq.n	8002610 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80025e0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	2202      	movs	r2, #2
 80025e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80025ea:	2300      	movs	r3, #0
 80025ec:	9303      	str	r3, [sp, #12]
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	9302      	str	r3, [sp, #8]
 80025f2:	f107 0314 	add.w	r3, r7, #20
 80025f6:	9301      	str	r3, [sp, #4]
 80025f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	68b9      	ldr	r1, [r7, #8]
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 f850 	bl	80026a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002608:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800260a:	f000 f8d5 	bl	80027b8 <prvAddNewTaskToReadyList>
 800260e:	e001      	b.n	8002614 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002614:	697b      	ldr	r3, [r7, #20]
	}
 8002616:	4618      	mov	r0, r3
 8002618:	3728      	adds	r7, #40	@ 0x28
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800261e:	b580      	push	{r7, lr}
 8002620:	b08c      	sub	sp, #48	@ 0x30
 8002622:	af04      	add	r7, sp, #16
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	603b      	str	r3, [r7, #0]
 800262a:	4613      	mov	r3, r2
 800262c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4618      	mov	r0, r3
 8002634:	f001 f984 	bl	8003940 <pvPortMalloc>
 8002638:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00e      	beq.n	800265e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002640:	2054      	movs	r0, #84	@ 0x54
 8002642:	f001 f97d 	bl	8003940 <pvPortMalloc>
 8002646:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	631a      	str	r2, [r3, #48]	@ 0x30
 8002654:	e005      	b.n	8002662 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002656:	6978      	ldr	r0, [r7, #20]
 8002658:	f001 fa40 	bl	8003adc <vPortFree>
 800265c:	e001      	b.n	8002662 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d017      	beq.n	8002698 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002670:	88fa      	ldrh	r2, [r7, #6]
 8002672:	2300      	movs	r3, #0
 8002674:	9303      	str	r3, [sp, #12]
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	9302      	str	r3, [sp, #8]
 800267a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 f80e 	bl	80026a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800268c:	69f8      	ldr	r0, [r7, #28]
 800268e:	f000 f893 	bl	80027b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002692:	2301      	movs	r3, #1
 8002694:	61bb      	str	r3, [r7, #24]
 8002696:	e002      	b.n	800269e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002698:	f04f 33ff 	mov.w	r3, #4294967295
 800269c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800269e:	69bb      	ldr	r3, [r7, #24]
	}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3720      	adds	r7, #32
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
 80026b4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80026b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80026c0:	3b01      	subs	r3, #1
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	f023 0307 	bic.w	r3, r3, #7
 80026ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00b      	beq.n	80026f2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80026da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026de:	f383 8811 	msr	BASEPRI, r3
 80026e2:	f3bf 8f6f 	isb	sy
 80026e6:	f3bf 8f4f 	dsb	sy
 80026ea:	617b      	str	r3, [r7, #20]
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	e7fd      	b.n	80026ee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d01f      	beq.n	8002738 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026f8:	2300      	movs	r3, #0
 80026fa:	61fb      	str	r3, [r7, #28]
 80026fc:	e012      	b.n	8002724 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	4413      	add	r3, r2
 8002704:	7819      	ldrb	r1, [r3, #0]
 8002706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	4413      	add	r3, r2
 800270c:	3334      	adds	r3, #52	@ 0x34
 800270e:	460a      	mov	r2, r1
 8002710:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	4413      	add	r3, r2
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d006      	beq.n	800272c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3301      	adds	r3, #1
 8002722:	61fb      	str	r3, [r7, #28]
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	2b0f      	cmp	r3, #15
 8002728:	d9e9      	bls.n	80026fe <prvInitialiseNewTask+0x56>
 800272a:	e000      	b.n	800272e <prvInitialiseNewTask+0x86>
			{
				break;
 800272c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800272e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002736:	e003      	b.n	8002740 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002742:	2b06      	cmp	r3, #6
 8002744:	d901      	bls.n	800274a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002746:	2306      	movs	r3, #6
 8002748:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800274a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800274c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800274e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002752:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002754:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002758:	2200      	movs	r2, #0
 800275a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800275c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800275e:	3304      	adds	r3, #4
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff f8de 	bl	8001922 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002768:	3318      	adds	r3, #24
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff f8d9 	bl	8001922 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002774:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002778:	f1c3 0207 	rsb	r2, r3, #7
 800277c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800277e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002784:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002788:	2200      	movs	r2, #0
 800278a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	68f9      	ldr	r1, [r7, #12]
 8002798:	69b8      	ldr	r0, [r7, #24]
 800279a:	f000 fedd 	bl	8003558 <pxPortInitialiseStack>
 800279e:	4602      	mov	r2, r0
 80027a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80027a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80027aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027b0:	bf00      	nop
 80027b2:	3720      	adds	r7, #32
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80027c0:	f000 ffbc 	bl	800373c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80027c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002870 <prvAddNewTaskToReadyList+0xb8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	3301      	adds	r3, #1
 80027ca:	4a29      	ldr	r2, [pc, #164]	@ (8002870 <prvAddNewTaskToReadyList+0xb8>)
 80027cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80027ce:	4b29      	ldr	r3, [pc, #164]	@ (8002874 <prvAddNewTaskToReadyList+0xbc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d109      	bne.n	80027ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80027d6:	4a27      	ldr	r2, [pc, #156]	@ (8002874 <prvAddNewTaskToReadyList+0xbc>)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027dc:	4b24      	ldr	r3, [pc, #144]	@ (8002870 <prvAddNewTaskToReadyList+0xb8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d110      	bne.n	8002806 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80027e4:	f000 fbd4 	bl	8002f90 <prvInitialiseTaskLists>
 80027e8:	e00d      	b.n	8002806 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80027ea:	4b23      	ldr	r3, [pc, #140]	@ (8002878 <prvAddNewTaskToReadyList+0xc0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027f2:	4b20      	ldr	r3, [pc, #128]	@ (8002874 <prvAddNewTaskToReadyList+0xbc>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d802      	bhi.n	8002806 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002800:	4a1c      	ldr	r2, [pc, #112]	@ (8002874 <prvAddNewTaskToReadyList+0xbc>)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002806:	4b1d      	ldr	r3, [pc, #116]	@ (800287c <prvAddNewTaskToReadyList+0xc4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	3301      	adds	r3, #1
 800280c:	4a1b      	ldr	r2, [pc, #108]	@ (800287c <prvAddNewTaskToReadyList+0xc4>)
 800280e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002814:	2201      	movs	r2, #1
 8002816:	409a      	lsls	r2, r3
 8002818:	4b19      	ldr	r3, [pc, #100]	@ (8002880 <prvAddNewTaskToReadyList+0xc8>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4313      	orrs	r3, r2
 800281e:	4a18      	ldr	r2, [pc, #96]	@ (8002880 <prvAddNewTaskToReadyList+0xc8>)
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002826:	4613      	mov	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4a15      	ldr	r2, [pc, #84]	@ (8002884 <prvAddNewTaskToReadyList+0xcc>)
 8002830:	441a      	add	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	3304      	adds	r3, #4
 8002836:	4619      	mov	r1, r3
 8002838:	4610      	mov	r0, r2
 800283a:	f7ff f87e 	bl	800193a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800283e:	f000 ffad 	bl	800379c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002842:	4b0d      	ldr	r3, [pc, #52]	@ (8002878 <prvAddNewTaskToReadyList+0xc0>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d00e      	beq.n	8002868 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800284a:	4b0a      	ldr	r3, [pc, #40]	@ (8002874 <prvAddNewTaskToReadyList+0xbc>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002854:	429a      	cmp	r2, r3
 8002856:	d207      	bcs.n	8002868 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002858:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <prvAddNewTaskToReadyList+0xd0>)
 800285a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	f3bf 8f4f 	dsb	sy
 8002864:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	200003e4 	.word	0x200003e4
 8002874:	200002e4 	.word	0x200002e4
 8002878:	200003f0 	.word	0x200003f0
 800287c:	20000400 	.word	0x20000400
 8002880:	200003ec 	.word	0x200003ec
 8002884:	200002e8 	.word	0x200002e8
 8002888:	e000ed04 	.word	0xe000ed04

0800288c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d018      	beq.n	80028d0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800289e:	4b14      	ldr	r3, [pc, #80]	@ (80028f0 <vTaskDelay+0x64>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00b      	beq.n	80028be <vTaskDelay+0x32>
	__asm volatile
 80028a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028aa:	f383 8811 	msr	BASEPRI, r3
 80028ae:	f3bf 8f6f 	isb	sy
 80028b2:	f3bf 8f4f 	dsb	sy
 80028b6:	60bb      	str	r3, [r7, #8]
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	e7fd      	b.n	80028ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80028be:	f000 f87d 	bl	80029bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80028c2:	2100      	movs	r1, #0
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 fde1 	bl	800348c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80028ca:	f000 f885 	bl	80029d8 <xTaskResumeAll>
 80028ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d107      	bne.n	80028e6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80028d6:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <vTaskDelay+0x68>)
 80028d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	f3bf 8f4f 	dsb	sy
 80028e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	2000040c 	.word	0x2000040c
 80028f4:	e000ed04 	.word	0xe000ed04

080028f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b08a      	sub	sp, #40	@ 0x28
 80028fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002902:	2300      	movs	r3, #0
 8002904:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002906:	463a      	mov	r2, r7
 8002908:	1d39      	adds	r1, r7, #4
 800290a:	f107 0308 	add.w	r3, r7, #8
 800290e:	4618      	mov	r0, r3
 8002910:	f7fd fc1e 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002914:	6839      	ldr	r1, [r7, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	9202      	str	r2, [sp, #8]
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	2300      	movs	r3, #0
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	2300      	movs	r3, #0
 8002924:	460a      	mov	r2, r1
 8002926:	491f      	ldr	r1, [pc, #124]	@ (80029a4 <vTaskStartScheduler+0xac>)
 8002928:	481f      	ldr	r0, [pc, #124]	@ (80029a8 <vTaskStartScheduler+0xb0>)
 800292a:	f7ff fe18 	bl	800255e <xTaskCreateStatic>
 800292e:	4603      	mov	r3, r0
 8002930:	4a1e      	ldr	r2, [pc, #120]	@ (80029ac <vTaskStartScheduler+0xb4>)
 8002932:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002934:	4b1d      	ldr	r3, [pc, #116]	@ (80029ac <vTaskStartScheduler+0xb4>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d002      	beq.n	8002942 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800293c:	2301      	movs	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	e001      	b.n	8002946 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002942:	2300      	movs	r3, #0
 8002944:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d116      	bne.n	800297a <vTaskStartScheduler+0x82>
	__asm volatile
 800294c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002950:	f383 8811 	msr	BASEPRI, r3
 8002954:	f3bf 8f6f 	isb	sy
 8002958:	f3bf 8f4f 	dsb	sy
 800295c:	613b      	str	r3, [r7, #16]
}
 800295e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002960:	4b13      	ldr	r3, [pc, #76]	@ (80029b0 <vTaskStartScheduler+0xb8>)
 8002962:	f04f 32ff 	mov.w	r2, #4294967295
 8002966:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002968:	4b12      	ldr	r3, [pc, #72]	@ (80029b4 <vTaskStartScheduler+0xbc>)
 800296a:	2201      	movs	r2, #1
 800296c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800296e:	4b12      	ldr	r3, [pc, #72]	@ (80029b8 <vTaskStartScheduler+0xc0>)
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002974:	f000 fe70 	bl	8003658 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002978:	e00f      	b.n	800299a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002980:	d10b      	bne.n	800299a <vTaskStartScheduler+0xa2>
	__asm volatile
 8002982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002986:	f383 8811 	msr	BASEPRI, r3
 800298a:	f3bf 8f6f 	isb	sy
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	60fb      	str	r3, [r7, #12]
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	e7fd      	b.n	8002996 <vTaskStartScheduler+0x9e>
}
 800299a:	bf00      	nop
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	08003e4c 	.word	0x08003e4c
 80029a8:	08002f61 	.word	0x08002f61
 80029ac:	20000408 	.word	0x20000408
 80029b0:	20000404 	.word	0x20000404
 80029b4:	200003f0 	.word	0x200003f0
 80029b8:	200003e8 	.word	0x200003e8

080029bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80029c0:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <vTaskSuspendAll+0x18>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	3301      	adds	r3, #1
 80029c6:	4a03      	ldr	r2, [pc, #12]	@ (80029d4 <vTaskSuspendAll+0x18>)
 80029c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80029ca:	bf00      	nop
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	2000040c 	.word	0x2000040c

080029d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80029e6:	4b42      	ldr	r3, [pc, #264]	@ (8002af0 <xTaskResumeAll+0x118>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10b      	bne.n	8002a06 <xTaskResumeAll+0x2e>
	__asm volatile
 80029ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	603b      	str	r3, [r7, #0]
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	e7fd      	b.n	8002a02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002a06:	f000 fe99 	bl	800373c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002a0a:	4b39      	ldr	r3, [pc, #228]	@ (8002af0 <xTaskResumeAll+0x118>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	4a37      	ldr	r2, [pc, #220]	@ (8002af0 <xTaskResumeAll+0x118>)
 8002a12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a14:	4b36      	ldr	r3, [pc, #216]	@ (8002af0 <xTaskResumeAll+0x118>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d161      	bne.n	8002ae0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002a1c:	4b35      	ldr	r3, [pc, #212]	@ (8002af4 <xTaskResumeAll+0x11c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d05d      	beq.n	8002ae0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a24:	e02e      	b.n	8002a84 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a26:	4b34      	ldr	r3, [pc, #208]	@ (8002af8 <xTaskResumeAll+0x120>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3318      	adds	r3, #24
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe ffdc 	bl	80019f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7fe ffd7 	bl	80019f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	2201      	movs	r2, #1
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8002afc <xTaskResumeAll+0x124>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	4a2a      	ldr	r2, [pc, #168]	@ (8002afc <xTaskResumeAll+0x124>)
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a58:	4613      	mov	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4a27      	ldr	r2, [pc, #156]	@ (8002b00 <xTaskResumeAll+0x128>)
 8002a62:	441a      	add	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3304      	adds	r3, #4
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	f7fe ff65 	bl	800193a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a74:	4b23      	ldr	r3, [pc, #140]	@ (8002b04 <xTaskResumeAll+0x12c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d302      	bcc.n	8002a84 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002a7e:	4b22      	ldr	r3, [pc, #136]	@ (8002b08 <xTaskResumeAll+0x130>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a84:	4b1c      	ldr	r3, [pc, #112]	@ (8002af8 <xTaskResumeAll+0x120>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1cc      	bne.n	8002a26 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a92:	f000 fb1b 	bl	80030cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a96:	4b1d      	ldr	r3, [pc, #116]	@ (8002b0c <xTaskResumeAll+0x134>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d010      	beq.n	8002ac4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002aa2:	f000 f837 	bl	8002b14 <xTaskIncrementTick>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002aac:	4b16      	ldr	r3, [pc, #88]	@ (8002b08 <xTaskResumeAll+0x130>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f1      	bne.n	8002aa2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002abe:	4b13      	ldr	r3, [pc, #76]	@ (8002b0c <xTaskResumeAll+0x134>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002ac4:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <xTaskResumeAll+0x130>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002acc:	2301      	movs	r3, #1
 8002ace:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <xTaskResumeAll+0x138>)
 8002ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	f3bf 8f4f 	dsb	sy
 8002adc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002ae0:	f000 fe5c 	bl	800379c <vPortExitCritical>

	return xAlreadyYielded;
 8002ae4:	68bb      	ldr	r3, [r7, #8]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	2000040c 	.word	0x2000040c
 8002af4:	200003e4 	.word	0x200003e4
 8002af8:	200003a4 	.word	0x200003a4
 8002afc:	200003ec 	.word	0x200003ec
 8002b00:	200002e8 	.word	0x200002e8
 8002b04:	200002e4 	.word	0x200002e4
 8002b08:	200003f8 	.word	0x200003f8
 8002b0c:	200003f4 	.word	0x200003f4
 8002b10:	e000ed04 	.word	0xe000ed04

08002b14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8002c5c <xTaskIncrementTick+0x148>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f040 808f 	bne.w	8002c46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b28:	4b4d      	ldr	r3, [pc, #308]	@ (8002c60 <xTaskIncrementTick+0x14c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002b30:	4a4b      	ldr	r2, [pc, #300]	@ (8002c60 <xTaskIncrementTick+0x14c>)
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d121      	bne.n	8002b80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002b3c:	4b49      	ldr	r3, [pc, #292]	@ (8002c64 <xTaskIncrementTick+0x150>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <xTaskIncrementTick+0x4a>
	__asm volatile
 8002b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b4a:	f383 8811 	msr	BASEPRI, r3
 8002b4e:	f3bf 8f6f 	isb	sy
 8002b52:	f3bf 8f4f 	dsb	sy
 8002b56:	603b      	str	r3, [r7, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	e7fd      	b.n	8002b5a <xTaskIncrementTick+0x46>
 8002b5e:	4b41      	ldr	r3, [pc, #260]	@ (8002c64 <xTaskIncrementTick+0x150>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	4b40      	ldr	r3, [pc, #256]	@ (8002c68 <xTaskIncrementTick+0x154>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a3e      	ldr	r2, [pc, #248]	@ (8002c64 <xTaskIncrementTick+0x150>)
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4a3e      	ldr	r2, [pc, #248]	@ (8002c68 <xTaskIncrementTick+0x154>)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	4b3e      	ldr	r3, [pc, #248]	@ (8002c6c <xTaskIncrementTick+0x158>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	3301      	adds	r3, #1
 8002b78:	4a3c      	ldr	r2, [pc, #240]	@ (8002c6c <xTaskIncrementTick+0x158>)
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	f000 faa6 	bl	80030cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b80:	4b3b      	ldr	r3, [pc, #236]	@ (8002c70 <xTaskIncrementTick+0x15c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d348      	bcc.n	8002c1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b8a:	4b36      	ldr	r3, [pc, #216]	@ (8002c64 <xTaskIncrementTick+0x150>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d104      	bne.n	8002b9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b94:	4b36      	ldr	r3, [pc, #216]	@ (8002c70 <xTaskIncrementTick+0x15c>)
 8002b96:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9a:	601a      	str	r2, [r3, #0]
					break;
 8002b9c:	e03e      	b.n	8002c1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b9e:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <xTaskIncrementTick+0x150>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d203      	bcs.n	8002bbe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8002c70 <xTaskIncrementTick+0x15c>)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002bbc:	e02e      	b.n	8002c1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe ff14 	bl	80019f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d004      	beq.n	8002bda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	3318      	adds	r3, #24
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe ff0b 	bl	80019f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bde:	2201      	movs	r2, #1
 8002be0:	409a      	lsls	r2, r3
 8002be2:	4b24      	ldr	r3, [pc, #144]	@ (8002c74 <xTaskIncrementTick+0x160>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	4a22      	ldr	r2, [pc, #136]	@ (8002c74 <xTaskIncrementTick+0x160>)
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4413      	add	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4a1f      	ldr	r2, [pc, #124]	@ (8002c78 <xTaskIncrementTick+0x164>)
 8002bfa:	441a      	add	r2, r3
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	3304      	adds	r3, #4
 8002c00:	4619      	mov	r1, r3
 8002c02:	4610      	mov	r0, r2
 8002c04:	f7fe fe99 	bl	800193a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c7c <xTaskIncrementTick+0x168>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d3b9      	bcc.n	8002b8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002c16:	2301      	movs	r3, #1
 8002c18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c1a:	e7b6      	b.n	8002b8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c1c:	4b17      	ldr	r3, [pc, #92]	@ (8002c7c <xTaskIncrementTick+0x168>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c22:	4915      	ldr	r1, [pc, #84]	@ (8002c78 <xTaskIncrementTick+0x164>)
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d901      	bls.n	8002c38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002c34:	2301      	movs	r3, #1
 8002c36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002c38:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <xTaskIncrementTick+0x16c>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d007      	beq.n	8002c50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002c40:	2301      	movs	r3, #1
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	e004      	b.n	8002c50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002c46:	4b0f      	ldr	r3, [pc, #60]	@ (8002c84 <xTaskIncrementTick+0x170>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c84 <xTaskIncrementTick+0x170>)
 8002c4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002c50:	697b      	ldr	r3, [r7, #20]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	2000040c 	.word	0x2000040c
 8002c60:	200003e8 	.word	0x200003e8
 8002c64:	2000039c 	.word	0x2000039c
 8002c68:	200003a0 	.word	0x200003a0
 8002c6c:	200003fc 	.word	0x200003fc
 8002c70:	20000404 	.word	0x20000404
 8002c74:	200003ec 	.word	0x200003ec
 8002c78:	200002e8 	.word	0x200002e8
 8002c7c:	200002e4 	.word	0x200002e4
 8002c80:	200003f8 	.word	0x200003f8
 8002c84:	200003f4 	.word	0x200003f4

08002c88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b087      	sub	sp, #28
 8002c8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c8e:	4b27      	ldr	r3, [pc, #156]	@ (8002d2c <vTaskSwitchContext+0xa4>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c96:	4b26      	ldr	r3, [pc, #152]	@ (8002d30 <vTaskSwitchContext+0xa8>)
 8002c98:	2201      	movs	r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c9c:	e040      	b.n	8002d20 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8002c9e:	4b24      	ldr	r3, [pc, #144]	@ (8002d30 <vTaskSwitchContext+0xa8>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ca4:	4b23      	ldr	r3, [pc, #140]	@ (8002d34 <vTaskSwitchContext+0xac>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	fab3 f383 	clz	r3, r3
 8002cb0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002cb2:	7afb      	ldrb	r3, [r7, #11]
 8002cb4:	f1c3 031f 	rsb	r3, r3, #31
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	491f      	ldr	r1, [pc, #124]	@ (8002d38 <vTaskSwitchContext+0xb0>)
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10b      	bne.n	8002ce6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8002cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd2:	f383 8811 	msr	BASEPRI, r3
 8002cd6:	f3bf 8f6f 	isb	sy
 8002cda:	f3bf 8f4f 	dsb	sy
 8002cde:	607b      	str	r3, [r7, #4]
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	e7fd      	b.n	8002ce2 <vTaskSwitchContext+0x5a>
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4a11      	ldr	r2, [pc, #68]	@ (8002d38 <vTaskSwitchContext+0xb0>)
 8002cf2:	4413      	add	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	605a      	str	r2, [r3, #4]
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	3308      	adds	r3, #8
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d104      	bne.n	8002d16 <vTaskSwitchContext+0x8e>
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	605a      	str	r2, [r3, #4]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4a07      	ldr	r2, [pc, #28]	@ (8002d3c <vTaskSwitchContext+0xb4>)
 8002d1e:	6013      	str	r3, [r2, #0]
}
 8002d20:	bf00      	nop
 8002d22:	371c      	adds	r7, #28
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	2000040c 	.word	0x2000040c
 8002d30:	200003f8 	.word	0x200003f8
 8002d34:	200003ec 	.word	0x200003ec
 8002d38:	200002e8 	.word	0x200002e8
 8002d3c:	200002e4 	.word	0x200002e4

08002d40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10b      	bne.n	8002d68 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d54:	f383 8811 	msr	BASEPRI, r3
 8002d58:	f3bf 8f6f 	isb	sy
 8002d5c:	f3bf 8f4f 	dsb	sy
 8002d60:	60fb      	str	r3, [r7, #12]
}
 8002d62:	bf00      	nop
 8002d64:	bf00      	nop
 8002d66:	e7fd      	b.n	8002d64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d68:	4b07      	ldr	r3, [pc, #28]	@ (8002d88 <vTaskPlaceOnEventList+0x48>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3318      	adds	r3, #24
 8002d6e:	4619      	mov	r1, r3
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7fe fe05 	bl	8001980 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002d76:	2101      	movs	r1, #1
 8002d78:	6838      	ldr	r0, [r7, #0]
 8002d7a:	f000 fb87 	bl	800348c <prvAddCurrentTaskToDelayedList>
}
 8002d7e:	bf00      	nop
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	200002e4 	.word	0x200002e4

08002d8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10b      	bne.n	8002dba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da6:	f383 8811 	msr	BASEPRI, r3
 8002daa:	f3bf 8f6f 	isb	sy
 8002dae:	f3bf 8f4f 	dsb	sy
 8002db2:	60fb      	str	r3, [r7, #12]
}
 8002db4:	bf00      	nop
 8002db6:	bf00      	nop
 8002db8:	e7fd      	b.n	8002db6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	3318      	adds	r3, #24
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe fe16 	bl	80019f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e3c <xTaskRemoveFromEventList+0xb0>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d11c      	bne.n	8002e06 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	3304      	adds	r3, #4
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fe fe0d 	bl	80019f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dda:	2201      	movs	r2, #1
 8002ddc:	409a      	lsls	r2, r3
 8002dde:	4b18      	ldr	r3, [pc, #96]	@ (8002e40 <xTaskRemoveFromEventList+0xb4>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	4a16      	ldr	r2, [pc, #88]	@ (8002e40 <xTaskRemoveFromEventList+0xb4>)
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4a13      	ldr	r2, [pc, #76]	@ (8002e44 <xTaskRemoveFromEventList+0xb8>)
 8002df6:	441a      	add	r2, r3
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4610      	mov	r0, r2
 8002e00:	f7fe fd9b 	bl	800193a <vListInsertEnd>
 8002e04:	e005      	b.n	8002e12 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	3318      	adds	r3, #24
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	480e      	ldr	r0, [pc, #56]	@ (8002e48 <xTaskRemoveFromEventList+0xbc>)
 8002e0e:	f7fe fd94 	bl	800193a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e16:	4b0d      	ldr	r3, [pc, #52]	@ (8002e4c <xTaskRemoveFromEventList+0xc0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d905      	bls.n	8002e2c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002e20:	2301      	movs	r3, #1
 8002e22:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002e24:	4b0a      	ldr	r3, [pc, #40]	@ (8002e50 <xTaskRemoveFromEventList+0xc4>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	e001      	b.n	8002e30 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002e30:	697b      	ldr	r3, [r7, #20]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3718      	adds	r7, #24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	2000040c 	.word	0x2000040c
 8002e40:	200003ec 	.word	0x200003ec
 8002e44:	200002e8 	.word	0x200002e8
 8002e48:	200003a4 	.word	0x200003a4
 8002e4c:	200002e4 	.word	0x200002e4
 8002e50:	200003f8 	.word	0x200003f8

08002e54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <vTaskInternalSetTimeOutState+0x24>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002e64:	4b05      	ldr	r3, [pc, #20]	@ (8002e7c <vTaskInternalSetTimeOutState+0x28>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	605a      	str	r2, [r3, #4]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bc80      	pop	{r7}
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	200003fc 	.word	0x200003fc
 8002e7c:	200003e8 	.word	0x200003e8

08002e80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10b      	bne.n	8002ea8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8002e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e94:	f383 8811 	msr	BASEPRI, r3
 8002e98:	f3bf 8f6f 	isb	sy
 8002e9c:	f3bf 8f4f 	dsb	sy
 8002ea0:	613b      	str	r3, [r7, #16]
}
 8002ea2:	bf00      	nop
 8002ea4:	bf00      	nop
 8002ea6:	e7fd      	b.n	8002ea4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10b      	bne.n	8002ec6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8002eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb2:	f383 8811 	msr	BASEPRI, r3
 8002eb6:	f3bf 8f6f 	isb	sy
 8002eba:	f3bf 8f4f 	dsb	sy
 8002ebe:	60fb      	str	r3, [r7, #12]
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	e7fd      	b.n	8002ec2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002ec6:	f000 fc39 	bl	800373c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002eca:	4b1d      	ldr	r3, [pc, #116]	@ (8002f40 <xTaskCheckForTimeOut+0xc0>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee2:	d102      	bne.n	8002eea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61fb      	str	r3, [r7, #28]
 8002ee8:	e023      	b.n	8002f32 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	4b15      	ldr	r3, [pc, #84]	@ (8002f44 <xTaskCheckForTimeOut+0xc4>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d007      	beq.n	8002f06 <xTaskCheckForTimeOut+0x86>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d302      	bcc.n	8002f06 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002f00:	2301      	movs	r3, #1
 8002f02:	61fb      	str	r3, [r7, #28]
 8002f04:	e015      	b.n	8002f32 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d20b      	bcs.n	8002f28 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	1ad2      	subs	r2, r2, r3
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff ff99 	bl	8002e54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
 8002f26:	e004      	b.n	8002f32 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002f32:	f000 fc33 	bl	800379c <vPortExitCritical>

	return xReturn;
 8002f36:	69fb      	ldr	r3, [r7, #28]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3720      	adds	r7, #32
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	200003e8 	.word	0x200003e8
 8002f44:	200003fc 	.word	0x200003fc

08002f48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002f4c:	4b03      	ldr	r3, [pc, #12]	@ (8002f5c <vTaskMissedYield+0x14>)
 8002f4e:	2201      	movs	r2, #1
 8002f50:	601a      	str	r2, [r3, #0]
}
 8002f52:	bf00      	nop
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	200003f8 	.word	0x200003f8

08002f60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f68:	f000 f852 	bl	8003010 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f6c:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <prvIdleTask+0x28>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d9f9      	bls.n	8002f68 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f74:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <prvIdleTask+0x2c>)
 8002f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	f3bf 8f4f 	dsb	sy
 8002f80:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f84:	e7f0      	b.n	8002f68 <prvIdleTask+0x8>
 8002f86:	bf00      	nop
 8002f88:	200002e8 	.word	0x200002e8
 8002f8c:	e000ed04 	.word	0xe000ed04

08002f90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f96:	2300      	movs	r3, #0
 8002f98:	607b      	str	r3, [r7, #4]
 8002f9a:	e00c      	b.n	8002fb6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4a12      	ldr	r2, [pc, #72]	@ (8002ff0 <prvInitialiseTaskLists+0x60>)
 8002fa8:	4413      	add	r3, r2
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7fe fc9a 	bl	80018e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	607b      	str	r3, [r7, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b06      	cmp	r3, #6
 8002fba:	d9ef      	bls.n	8002f9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002fbc:	480d      	ldr	r0, [pc, #52]	@ (8002ff4 <prvInitialiseTaskLists+0x64>)
 8002fbe:	f7fe fc91 	bl	80018e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002fc2:	480d      	ldr	r0, [pc, #52]	@ (8002ff8 <prvInitialiseTaskLists+0x68>)
 8002fc4:	f7fe fc8e 	bl	80018e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002fc8:	480c      	ldr	r0, [pc, #48]	@ (8002ffc <prvInitialiseTaskLists+0x6c>)
 8002fca:	f7fe fc8b 	bl	80018e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002fce:	480c      	ldr	r0, [pc, #48]	@ (8003000 <prvInitialiseTaskLists+0x70>)
 8002fd0:	f7fe fc88 	bl	80018e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002fd4:	480b      	ldr	r0, [pc, #44]	@ (8003004 <prvInitialiseTaskLists+0x74>)
 8002fd6:	f7fe fc85 	bl	80018e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002fda:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <prvInitialiseTaskLists+0x78>)
 8002fdc:	4a05      	ldr	r2, [pc, #20]	@ (8002ff4 <prvInitialiseTaskLists+0x64>)
 8002fde:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800300c <prvInitialiseTaskLists+0x7c>)
 8002fe2:	4a05      	ldr	r2, [pc, #20]	@ (8002ff8 <prvInitialiseTaskLists+0x68>)
 8002fe4:	601a      	str	r2, [r3, #0]
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	200002e8 	.word	0x200002e8
 8002ff4:	20000374 	.word	0x20000374
 8002ff8:	20000388 	.word	0x20000388
 8002ffc:	200003a4 	.word	0x200003a4
 8003000:	200003b8 	.word	0x200003b8
 8003004:	200003d0 	.word	0x200003d0
 8003008:	2000039c 	.word	0x2000039c
 800300c:	200003a0 	.word	0x200003a0

08003010 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003016:	e019      	b.n	800304c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003018:	f000 fb90 	bl	800373c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800301c:	4b10      	ldr	r3, [pc, #64]	@ (8003060 <prvCheckTasksWaitingTermination+0x50>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3304      	adds	r3, #4
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fce1 	bl	80019f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800302e:	4b0d      	ldr	r3, [pc, #52]	@ (8003064 <prvCheckTasksWaitingTermination+0x54>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	3b01      	subs	r3, #1
 8003034:	4a0b      	ldr	r2, [pc, #44]	@ (8003064 <prvCheckTasksWaitingTermination+0x54>)
 8003036:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003038:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <prvCheckTasksWaitingTermination+0x58>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	3b01      	subs	r3, #1
 800303e:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <prvCheckTasksWaitingTermination+0x58>)
 8003040:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003042:	f000 fbab 	bl	800379c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f810 	bl	800306c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <prvCheckTasksWaitingTermination+0x58>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e1      	bne.n	8003018 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003054:	bf00      	nop
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200003b8 	.word	0x200003b8
 8003064:	200003e4 	.word	0x200003e4
 8003068:	200003cc 	.word	0x200003cc

0800306c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800307a:	2b00      	cmp	r3, #0
 800307c:	d108      	bne.n	8003090 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fd2a 	bl	8003adc <vPortFree>
				vPortFree( pxTCB );
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 fd27 	bl	8003adc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800308e:	e019      	b.n	80030c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003096:	2b01      	cmp	r3, #1
 8003098:	d103      	bne.n	80030a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 fd1e 	bl	8003adc <vPortFree>
	}
 80030a0:	e010      	b.n	80030c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d00b      	beq.n	80030c4 <prvDeleteTCB+0x58>
	__asm volatile
 80030ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b0:	f383 8811 	msr	BASEPRI, r3
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	f3bf 8f4f 	dsb	sy
 80030bc:	60fb      	str	r3, [r7, #12]
}
 80030be:	bf00      	nop
 80030c0:	bf00      	nop
 80030c2:	e7fd      	b.n	80030c0 <prvDeleteTCB+0x54>
	}
 80030c4:	bf00      	nop
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003104 <prvResetNextTaskUnblockTime+0x38>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d104      	bne.n	80030e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80030dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003108 <prvResetNextTaskUnblockTime+0x3c>)
 80030de:	f04f 32ff 	mov.w	r2, #4294967295
 80030e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80030e4:	e008      	b.n	80030f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030e6:	4b07      	ldr	r3, [pc, #28]	@ (8003104 <prvResetNextTaskUnblockTime+0x38>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <prvResetNextTaskUnblockTime+0x3c>)
 80030f6:	6013      	str	r3, [r2, #0]
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	2000039c 	.word	0x2000039c
 8003108:	20000404 	.word	0x20000404

0800310c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003112:	4b0b      	ldr	r3, [pc, #44]	@ (8003140 <xTaskGetSchedulerState+0x34>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d102      	bne.n	8003120 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800311a:	2301      	movs	r3, #1
 800311c:	607b      	str	r3, [r7, #4]
 800311e:	e008      	b.n	8003132 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003120:	4b08      	ldr	r3, [pc, #32]	@ (8003144 <xTaskGetSchedulerState+0x38>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d102      	bne.n	800312e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003128:	2302      	movs	r3, #2
 800312a:	607b      	str	r3, [r7, #4]
 800312c:	e001      	b.n	8003132 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800312e:	2300      	movs	r3, #0
 8003130:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003132:	687b      	ldr	r3, [r7, #4]
	}
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	200003f0 	.word	0x200003f0
 8003144:	2000040c 	.word	0x2000040c

08003148 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003154:	2300      	movs	r3, #0
 8003156:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d05e      	beq.n	800321c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003162:	4b31      	ldr	r3, [pc, #196]	@ (8003228 <xTaskPriorityInherit+0xe0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003168:	429a      	cmp	r2, r3
 800316a:	d24e      	bcs.n	800320a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	2b00      	cmp	r3, #0
 8003172:	db06      	blt.n	8003182 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003174:	4b2c      	ldr	r3, [pc, #176]	@ (8003228 <xTaskPriorityInherit+0xe0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800317a:	f1c3 0207 	rsb	r2, r3, #7
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	6959      	ldr	r1, [r3, #20]
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	4a26      	ldr	r2, [pc, #152]	@ (800322c <xTaskPriorityInherit+0xe4>)
 8003194:	4413      	add	r3, r2
 8003196:	4299      	cmp	r1, r3
 8003198:	d12f      	bne.n	80031fa <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	3304      	adds	r3, #4
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fe fc26 	bl	80019f0 <uxListRemove>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10a      	bne.n	80031c0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ae:	2201      	movs	r2, #1
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	43da      	mvns	r2, r3
 80031b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003230 <xTaskPriorityInherit+0xe8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4013      	ands	r3, r2
 80031bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003230 <xTaskPriorityInherit+0xe8>)
 80031be:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80031c0:	4b19      	ldr	r3, [pc, #100]	@ (8003228 <xTaskPriorityInherit+0xe0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ce:	2201      	movs	r2, #1
 80031d0:	409a      	lsls	r2, r3
 80031d2:	4b17      	ldr	r3, [pc, #92]	@ (8003230 <xTaskPriorityInherit+0xe8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	4a15      	ldr	r2, [pc, #84]	@ (8003230 <xTaskPriorityInherit+0xe8>)
 80031da:	6013      	str	r3, [r2, #0]
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031e0:	4613      	mov	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4413      	add	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4a10      	ldr	r2, [pc, #64]	@ (800322c <xTaskPriorityInherit+0xe4>)
 80031ea:	441a      	add	r2, r3
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	3304      	adds	r3, #4
 80031f0:	4619      	mov	r1, r3
 80031f2:	4610      	mov	r0, r2
 80031f4:	f7fe fba1 	bl	800193a <vListInsertEnd>
 80031f8:	e004      	b.n	8003204 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80031fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003228 <xTaskPriorityInherit+0xe0>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003204:	2301      	movs	r3, #1
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	e008      	b.n	800321c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800320e:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <xTaskPriorityInherit+0xe0>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003214:	429a      	cmp	r2, r3
 8003216:	d201      	bcs.n	800321c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8003218:	2301      	movs	r3, #1
 800321a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800321c:	68fb      	ldr	r3, [r7, #12]
	}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	200002e4 	.word	0x200002e4
 800322c:	200002e8 	.word	0x200002e8
 8003230:	200003ec 	.word	0x200003ec

08003234 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d070      	beq.n	800332c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800324a:	4b3b      	ldr	r3, [pc, #236]	@ (8003338 <xTaskPriorityDisinherit+0x104>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	429a      	cmp	r2, r3
 8003252:	d00b      	beq.n	800326c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003258:	f383 8811 	msr	BASEPRI, r3
 800325c:	f3bf 8f6f 	isb	sy
 8003260:	f3bf 8f4f 	dsb	sy
 8003264:	60fb      	str	r3, [r7, #12]
}
 8003266:	bf00      	nop
 8003268:	bf00      	nop
 800326a:	e7fd      	b.n	8003268 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10b      	bne.n	800328c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003278:	f383 8811 	msr	BASEPRI, r3
 800327c:	f3bf 8f6f 	isb	sy
 8003280:	f3bf 8f4f 	dsb	sy
 8003284:	60bb      	str	r3, [r7, #8]
}
 8003286:	bf00      	nop
 8003288:	bf00      	nop
 800328a:	e7fd      	b.n	8003288 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003290:	1e5a      	subs	r2, r3, #1
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329e:	429a      	cmp	r2, r3
 80032a0:	d044      	beq.n	800332c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d140      	bne.n	800332c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	3304      	adds	r3, #4
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fe fb9e 	bl	80019f0 <uxListRemove>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d115      	bne.n	80032e6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032be:	491f      	ldr	r1, [pc, #124]	@ (800333c <xTaskPriorityDisinherit+0x108>)
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10a      	bne.n	80032e6 <xTaskPriorityDisinherit+0xb2>
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d4:	2201      	movs	r2, #1
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43da      	mvns	r2, r3
 80032dc:	4b18      	ldr	r3, [pc, #96]	@ (8003340 <xTaskPriorityDisinherit+0x10c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4013      	ands	r3, r2
 80032e2:	4a17      	ldr	r2, [pc, #92]	@ (8003340 <xTaskPriorityDisinherit+0x10c>)
 80032e4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	f1c3 0207 	rsb	r2, r3, #7
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fe:	2201      	movs	r2, #1
 8003300:	409a      	lsls	r2, r3
 8003302:	4b0f      	ldr	r3, [pc, #60]	@ (8003340 <xTaskPriorityDisinherit+0x10c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4313      	orrs	r3, r2
 8003308:	4a0d      	ldr	r2, [pc, #52]	@ (8003340 <xTaskPriorityDisinherit+0x10c>)
 800330a:	6013      	str	r3, [r2, #0]
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4a08      	ldr	r2, [pc, #32]	@ (800333c <xTaskPriorityDisinherit+0x108>)
 800331a:	441a      	add	r2, r3
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	3304      	adds	r3, #4
 8003320:	4619      	mov	r1, r3
 8003322:	4610      	mov	r0, r2
 8003324:	f7fe fb09 	bl	800193a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003328:	2301      	movs	r3, #1
 800332a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800332c:	697b      	ldr	r3, [r7, #20]
	}
 800332e:	4618      	mov	r0, r3
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	200002e4 	.word	0x200002e4
 800333c:	200002e8 	.word	0x200002e8
 8003340:	200003ec 	.word	0x200003ec

08003344 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003352:	2301      	movs	r3, #1
 8003354:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d079      	beq.n	8003450 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10b      	bne.n	800337c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8003364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003368:	f383 8811 	msr	BASEPRI, r3
 800336c:	f3bf 8f6f 	isb	sy
 8003370:	f3bf 8f4f 	dsb	sy
 8003374:	60fb      	str	r3, [r7, #12]
}
 8003376:	bf00      	nop
 8003378:	bf00      	nop
 800337a:	e7fd      	b.n	8003378 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d902      	bls.n	800338c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	61fb      	str	r3, [r7, #28]
 800338a:	e002      	b.n	8003392 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003390:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003396:	69fa      	ldr	r2, [r7, #28]
 8003398:	429a      	cmp	r2, r3
 800339a:	d059      	beq.n	8003450 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d154      	bne.n	8003450 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80033a6:	4b2c      	ldr	r3, [pc, #176]	@ (8003458 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d10b      	bne.n	80033c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80033b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033b4:	f383 8811 	msr	BASEPRI, r3
 80033b8:	f3bf 8f6f 	isb	sy
 80033bc:	f3bf 8f4f 	dsb	sy
 80033c0:	60bb      	str	r3, [r7, #8]
}
 80033c2:	bf00      	nop
 80033c4:	bf00      	nop
 80033c6:	e7fd      	b.n	80033c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	69fa      	ldr	r2, [r7, #28]
 80033d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	db04      	blt.n	80033e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f1c3 0207 	rsb	r2, r3, #7
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	6959      	ldr	r1, [r3, #20]
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	4613      	mov	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4413      	add	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4a19      	ldr	r2, [pc, #100]	@ (800345c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80033f6:	4413      	add	r3, r2
 80033f8:	4299      	cmp	r1, r3
 80033fa:	d129      	bne.n	8003450 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	3304      	adds	r3, #4
 8003400:	4618      	mov	r0, r3
 8003402:	f7fe faf5 	bl	80019f0 <uxListRemove>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10a      	bne.n	8003422 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003410:	2201      	movs	r2, #1
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43da      	mvns	r2, r3
 8003418:	4b11      	ldr	r3, [pc, #68]	@ (8003460 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4013      	ands	r3, r2
 800341e:	4a10      	ldr	r2, [pc, #64]	@ (8003460 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003420:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	2201      	movs	r2, #1
 8003428:	409a      	lsls	r2, r3
 800342a:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4313      	orrs	r3, r2
 8003430:	4a0b      	ldr	r2, [pc, #44]	@ (8003460 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4a06      	ldr	r2, [pc, #24]	@ (800345c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003442:	441a      	add	r2, r3
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f7fe fa75 	bl	800193a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003450:	bf00      	nop
 8003452:	3720      	adds	r7, #32
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	200002e4 	.word	0x200002e4
 800345c:	200002e8 	.word	0x200002e8
 8003460:	200003ec 	.word	0x200003ec

08003464 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003468:	4b07      	ldr	r3, [pc, #28]	@ (8003488 <pvTaskIncrementMutexHeldCount+0x24>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d004      	beq.n	800347a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003470:	4b05      	ldr	r3, [pc, #20]	@ (8003488 <pvTaskIncrementMutexHeldCount+0x24>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003476:	3201      	adds	r2, #1
 8003478:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800347a:	4b03      	ldr	r3, [pc, #12]	@ (8003488 <pvTaskIncrementMutexHeldCount+0x24>)
 800347c:	681b      	ldr	r3, [r3, #0]
	}
 800347e:	4618      	mov	r0, r3
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	200002e4 	.word	0x200002e4

0800348c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003496:	4b29      	ldr	r3, [pc, #164]	@ (800353c <prvAddCurrentTaskToDelayedList+0xb0>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800349c:	4b28      	ldr	r3, [pc, #160]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xb4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	3304      	adds	r3, #4
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fe faa4 	bl	80019f0 <uxListRemove>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10b      	bne.n	80034c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80034ae:	4b24      	ldr	r3, [pc, #144]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b4:	2201      	movs	r2, #1
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43da      	mvns	r2, r3
 80034bc:	4b21      	ldr	r3, [pc, #132]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xb8>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4013      	ands	r3, r2
 80034c2:	4a20      	ldr	r2, [pc, #128]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xb8>)
 80034c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034cc:	d10a      	bne.n	80034e4 <prvAddCurrentTaskToDelayedList+0x58>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d007      	beq.n	80034e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	3304      	adds	r3, #4
 80034da:	4619      	mov	r1, r3
 80034dc:	481a      	ldr	r0, [pc, #104]	@ (8003548 <prvAddCurrentTaskToDelayedList+0xbc>)
 80034de:	f7fe fa2c 	bl	800193a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80034e2:	e026      	b.n	8003532 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4413      	add	r3, r2
 80034ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80034ec:	4b14      	ldr	r3, [pc, #80]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d209      	bcs.n	8003510 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034fc:	4b13      	ldr	r3, [pc, #76]	@ (800354c <prvAddCurrentTaskToDelayedList+0xc0>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	4b0f      	ldr	r3, [pc, #60]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	3304      	adds	r3, #4
 8003506:	4619      	mov	r1, r3
 8003508:	4610      	mov	r0, r2
 800350a:	f7fe fa39 	bl	8001980 <vListInsert>
}
 800350e:	e010      	b.n	8003532 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003510:	4b0f      	ldr	r3, [pc, #60]	@ (8003550 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	3304      	adds	r3, #4
 800351a:	4619      	mov	r1, r3
 800351c:	4610      	mov	r0, r2
 800351e:	f7fe fa2f 	bl	8001980 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003522:	4b0c      	ldr	r3, [pc, #48]	@ (8003554 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	429a      	cmp	r2, r3
 800352a:	d202      	bcs.n	8003532 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800352c:	4a09      	ldr	r2, [pc, #36]	@ (8003554 <prvAddCurrentTaskToDelayedList+0xc8>)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	6013      	str	r3, [r2, #0]
}
 8003532:	bf00      	nop
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	200003e8 	.word	0x200003e8
 8003540:	200002e4 	.word	0x200002e4
 8003544:	200003ec 	.word	0x200003ec
 8003548:	200003d0 	.word	0x200003d0
 800354c:	200003a0 	.word	0x200003a0
 8003550:	2000039c 	.word	0x2000039c
 8003554:	20000404 	.word	0x20000404

08003558 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	3b04      	subs	r3, #4
 8003568:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003570:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	3b04      	subs	r3, #4
 8003576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	f023 0201 	bic.w	r2, r3, #1
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3b04      	subs	r3, #4
 8003586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003588:	4a08      	ldr	r2, [pc, #32]	@ (80035ac <pxPortInitialiseStack+0x54>)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	3b14      	subs	r3, #20
 8003592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	3b20      	subs	r3, #32
 800359e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80035a0:	68fb      	ldr	r3, [r7, #12]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bc80      	pop	{r7}
 80035aa:	4770      	bx	lr
 80035ac:	080035b1 	.word	0x080035b1

080035b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80035ba:	4b12      	ldr	r3, [pc, #72]	@ (8003604 <prvTaskExitError+0x54>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c2:	d00b      	beq.n	80035dc <prvTaskExitError+0x2c>
	__asm volatile
 80035c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035c8:	f383 8811 	msr	BASEPRI, r3
 80035cc:	f3bf 8f6f 	isb	sy
 80035d0:	f3bf 8f4f 	dsb	sy
 80035d4:	60fb      	str	r3, [r7, #12]
}
 80035d6:	bf00      	nop
 80035d8:	bf00      	nop
 80035da:	e7fd      	b.n	80035d8 <prvTaskExitError+0x28>
	__asm volatile
 80035dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035e0:	f383 8811 	msr	BASEPRI, r3
 80035e4:	f3bf 8f6f 	isb	sy
 80035e8:	f3bf 8f4f 	dsb	sy
 80035ec:	60bb      	str	r3, [r7, #8]
}
 80035ee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80035f0:	bf00      	nop
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0fc      	beq.n	80035f2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80035f8:	bf00      	nop
 80035fa:	bf00      	nop
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr
 8003604:	20000010 	.word	0x20000010
	...

08003610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003610:	4b07      	ldr	r3, [pc, #28]	@ (8003630 <pxCurrentTCBConst2>)
 8003612:	6819      	ldr	r1, [r3, #0]
 8003614:	6808      	ldr	r0, [r1, #0]
 8003616:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800361a:	f380 8809 	msr	PSP, r0
 800361e:	f3bf 8f6f 	isb	sy
 8003622:	f04f 0000 	mov.w	r0, #0
 8003626:	f380 8811 	msr	BASEPRI, r0
 800362a:	f04e 0e0d 	orr.w	lr, lr, #13
 800362e:	4770      	bx	lr

08003630 <pxCurrentTCBConst2>:
 8003630:	200002e4 	.word	0x200002e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003634:	bf00      	nop
 8003636:	bf00      	nop

08003638 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003638:	4806      	ldr	r0, [pc, #24]	@ (8003654 <prvPortStartFirstTask+0x1c>)
 800363a:	6800      	ldr	r0, [r0, #0]
 800363c:	6800      	ldr	r0, [r0, #0]
 800363e:	f380 8808 	msr	MSP, r0
 8003642:	b662      	cpsie	i
 8003644:	b661      	cpsie	f
 8003646:	f3bf 8f4f 	dsb	sy
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	df00      	svc	0
 8003650:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003652:	bf00      	nop
 8003654:	e000ed08 	.word	0xe000ed08

08003658 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800365e:	4b32      	ldr	r3, [pc, #200]	@ (8003728 <xPortStartScheduler+0xd0>)
 8003660:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	22ff      	movs	r2, #255	@ 0xff
 800366e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003680:	b2da      	uxtb	r2, r3
 8003682:	4b2a      	ldr	r3, [pc, #168]	@ (800372c <xPortStartScheduler+0xd4>)
 8003684:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003686:	4b2a      	ldr	r3, [pc, #168]	@ (8003730 <xPortStartScheduler+0xd8>)
 8003688:	2207      	movs	r2, #7
 800368a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800368c:	e009      	b.n	80036a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800368e:	4b28      	ldr	r3, [pc, #160]	@ (8003730 <xPortStartScheduler+0xd8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3b01      	subs	r3, #1
 8003694:	4a26      	ldr	r2, [pc, #152]	@ (8003730 <xPortStartScheduler+0xd8>)
 8003696:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	b2db      	uxtb	r3, r3
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80036a2:	78fb      	ldrb	r3, [r7, #3]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036aa:	2b80      	cmp	r3, #128	@ 0x80
 80036ac:	d0ef      	beq.n	800368e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80036ae:	4b20      	ldr	r3, [pc, #128]	@ (8003730 <xPortStartScheduler+0xd8>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f1c3 0307 	rsb	r3, r3, #7
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d00b      	beq.n	80036d2 <xPortStartScheduler+0x7a>
	__asm volatile
 80036ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036be:	f383 8811 	msr	BASEPRI, r3
 80036c2:	f3bf 8f6f 	isb	sy
 80036c6:	f3bf 8f4f 	dsb	sy
 80036ca:	60bb      	str	r3, [r7, #8]
}
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
 80036d0:	e7fd      	b.n	80036ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80036d2:	4b17      	ldr	r3, [pc, #92]	@ (8003730 <xPortStartScheduler+0xd8>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	4a15      	ldr	r2, [pc, #84]	@ (8003730 <xPortStartScheduler+0xd8>)
 80036da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80036dc:	4b14      	ldr	r3, [pc, #80]	@ (8003730 <xPortStartScheduler+0xd8>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80036e4:	4a12      	ldr	r2, [pc, #72]	@ (8003730 <xPortStartScheduler+0xd8>)
 80036e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	b2da      	uxtb	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80036f0:	4b10      	ldr	r3, [pc, #64]	@ (8003734 <xPortStartScheduler+0xdc>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003734 <xPortStartScheduler+0xdc>)
 80036f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80036fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80036fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003734 <xPortStartScheduler+0xdc>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a0c      	ldr	r2, [pc, #48]	@ (8003734 <xPortStartScheduler+0xdc>)
 8003702:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003706:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003708:	f000 f8b8 	bl	800387c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800370c:	4b0a      	ldr	r3, [pc, #40]	@ (8003738 <xPortStartScheduler+0xe0>)
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003712:	f7ff ff91 	bl	8003638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003716:	f7ff fab7 	bl	8002c88 <vTaskSwitchContext>
	prvTaskExitError();
 800371a:	f7ff ff49 	bl	80035b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3710      	adds	r7, #16
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	e000e400 	.word	0xe000e400
 800372c:	20000410 	.word	0x20000410
 8003730:	20000414 	.word	0x20000414
 8003734:	e000ed20 	.word	0xe000ed20
 8003738:	20000010 	.word	0x20000010

0800373c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
	__asm volatile
 8003742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	607b      	str	r3, [r7, #4]
}
 8003754:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003756:	4b0f      	ldr	r3, [pc, #60]	@ (8003794 <vPortEnterCritical+0x58>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	3301      	adds	r3, #1
 800375c:	4a0d      	ldr	r2, [pc, #52]	@ (8003794 <vPortEnterCritical+0x58>)
 800375e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <vPortEnterCritical+0x58>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d110      	bne.n	800378a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003768:	4b0b      	ldr	r3, [pc, #44]	@ (8003798 <vPortEnterCritical+0x5c>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00b      	beq.n	800378a <vPortEnterCritical+0x4e>
	__asm volatile
 8003772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003776:	f383 8811 	msr	BASEPRI, r3
 800377a:	f3bf 8f6f 	isb	sy
 800377e:	f3bf 8f4f 	dsb	sy
 8003782:	603b      	str	r3, [r7, #0]
}
 8003784:	bf00      	nop
 8003786:	bf00      	nop
 8003788:	e7fd      	b.n	8003786 <vPortEnterCritical+0x4a>
	}
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	bc80      	pop	{r7}
 8003792:	4770      	bx	lr
 8003794:	20000010 	.word	0x20000010
 8003798:	e000ed04 	.word	0xe000ed04

0800379c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80037a2:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <vPortExitCritical+0x50>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10b      	bne.n	80037c2 <vPortExitCritical+0x26>
	__asm volatile
 80037aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ae:	f383 8811 	msr	BASEPRI, r3
 80037b2:	f3bf 8f6f 	isb	sy
 80037b6:	f3bf 8f4f 	dsb	sy
 80037ba:	607b      	str	r3, [r7, #4]
}
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	e7fd      	b.n	80037be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80037c2:	4b0a      	ldr	r3, [pc, #40]	@ (80037ec <vPortExitCritical+0x50>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	4a08      	ldr	r2, [pc, #32]	@ (80037ec <vPortExitCritical+0x50>)
 80037ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80037cc:	4b07      	ldr	r3, [pc, #28]	@ (80037ec <vPortExitCritical+0x50>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d105      	bne.n	80037e0 <vPortExitCritical+0x44>
 80037d4:	2300      	movs	r3, #0
 80037d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	f383 8811 	msr	BASEPRI, r3
}
 80037de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000010 	.word	0x20000010

080037f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80037f0:	f3ef 8009 	mrs	r0, PSP
 80037f4:	f3bf 8f6f 	isb	sy
 80037f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003830 <pxCurrentTCBConst>)
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003800:	6010      	str	r0, [r2, #0]
 8003802:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003806:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800380a:	f380 8811 	msr	BASEPRI, r0
 800380e:	f7ff fa3b 	bl	8002c88 <vTaskSwitchContext>
 8003812:	f04f 0000 	mov.w	r0, #0
 8003816:	f380 8811 	msr	BASEPRI, r0
 800381a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800381e:	6819      	ldr	r1, [r3, #0]
 8003820:	6808      	ldr	r0, [r1, #0]
 8003822:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003826:	f380 8809 	msr	PSP, r0
 800382a:	f3bf 8f6f 	isb	sy
 800382e:	4770      	bx	lr

08003830 <pxCurrentTCBConst>:
 8003830:	200002e4 	.word	0x200002e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003834:	bf00      	nop
 8003836:	bf00      	nop

08003838 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
	__asm volatile
 800383e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003842:	f383 8811 	msr	BASEPRI, r3
 8003846:	f3bf 8f6f 	isb	sy
 800384a:	f3bf 8f4f 	dsb	sy
 800384e:	607b      	str	r3, [r7, #4]
}
 8003850:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003852:	f7ff f95f 	bl	8002b14 <xTaskIncrementTick>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800385c:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <xPortSysTickHandler+0x40>)
 800385e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	2300      	movs	r3, #0
 8003866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	f383 8811 	msr	BASEPRI, r3
}
 800386e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003870:	bf00      	nop
 8003872:	3708      	adds	r7, #8
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	e000ed04 	.word	0xe000ed04

0800387c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003880:	4b0a      	ldr	r3, [pc, #40]	@ (80038ac <vPortSetupTimerInterrupt+0x30>)
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003886:	4b0a      	ldr	r3, [pc, #40]	@ (80038b0 <vPortSetupTimerInterrupt+0x34>)
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800388c:	4b09      	ldr	r3, [pc, #36]	@ (80038b4 <vPortSetupTimerInterrupt+0x38>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a09      	ldr	r2, [pc, #36]	@ (80038b8 <vPortSetupTimerInterrupt+0x3c>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	099b      	lsrs	r3, r3, #6
 8003898:	4a08      	ldr	r2, [pc, #32]	@ (80038bc <vPortSetupTimerInterrupt+0x40>)
 800389a:	3b01      	subs	r3, #1
 800389c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800389e:	4b03      	ldr	r3, [pc, #12]	@ (80038ac <vPortSetupTimerInterrupt+0x30>)
 80038a0:	2207      	movs	r2, #7
 80038a2:	601a      	str	r2, [r3, #0]
}
 80038a4:	bf00      	nop
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr
 80038ac:	e000e010 	.word	0xe000e010
 80038b0:	e000e018 	.word	0xe000e018
 80038b4:	20000004 	.word	0x20000004
 80038b8:	10624dd3 	.word	0x10624dd3
 80038bc:	e000e014 	.word	0xe000e014

080038c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80038c6:	f3ef 8305 	mrs	r3, IPSR
 80038ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2b0f      	cmp	r3, #15
 80038d0:	d915      	bls.n	80038fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80038d2:	4a17      	ldr	r2, [pc, #92]	@ (8003930 <vPortValidateInterruptPriority+0x70>)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	4413      	add	r3, r2
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80038dc:	4b15      	ldr	r3, [pc, #84]	@ (8003934 <vPortValidateInterruptPriority+0x74>)
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	7afa      	ldrb	r2, [r7, #11]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d20b      	bcs.n	80038fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80038e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ea:	f383 8811 	msr	BASEPRI, r3
 80038ee:	f3bf 8f6f 	isb	sy
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	607b      	str	r3, [r7, #4]
}
 80038f8:	bf00      	nop
 80038fa:	bf00      	nop
 80038fc:	e7fd      	b.n	80038fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80038fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003938 <vPortValidateInterruptPriority+0x78>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003906:	4b0d      	ldr	r3, [pc, #52]	@ (800393c <vPortValidateInterruptPriority+0x7c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	429a      	cmp	r2, r3
 800390c:	d90b      	bls.n	8003926 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	603b      	str	r3, [r7, #0]
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <vPortValidateInterruptPriority+0x62>
	}
 8003926:	bf00      	nop
 8003928:	3714      	adds	r7, #20
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr
 8003930:	e000e3f0 	.word	0xe000e3f0
 8003934:	20000410 	.word	0x20000410
 8003938:	e000ed0c 	.word	0xe000ed0c
 800393c:	20000414 	.word	0x20000414

08003940 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08a      	sub	sp, #40	@ 0x28
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003948:	2300      	movs	r3, #0
 800394a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800394c:	f7ff f836 	bl	80029bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003950:	4b5c      	ldr	r3, [pc, #368]	@ (8003ac4 <pvPortMalloc+0x184>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003958:	f000 f924 	bl	8003ba4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800395c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ac8 <pvPortMalloc+0x188>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4013      	ands	r3, r2
 8003964:	2b00      	cmp	r3, #0
 8003966:	f040 8095 	bne.w	8003a94 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01e      	beq.n	80039ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003970:	2208      	movs	r2, #8
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4413      	add	r3, r2
 8003976:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	2b00      	cmp	r3, #0
 8003980:	d015      	beq.n	80039ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f023 0307 	bic.w	r3, r3, #7
 8003988:	3308      	adds	r3, #8
 800398a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f003 0307 	and.w	r3, r3, #7
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <pvPortMalloc+0x6e>
	__asm volatile
 8003996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399a:	f383 8811 	msr	BASEPRI, r3
 800399e:	f3bf 8f6f 	isb	sy
 80039a2:	f3bf 8f4f 	dsb	sy
 80039a6:	617b      	str	r3, [r7, #20]
}
 80039a8:	bf00      	nop
 80039aa:	bf00      	nop
 80039ac:	e7fd      	b.n	80039aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d06f      	beq.n	8003a94 <pvPortMalloc+0x154>
 80039b4:	4b45      	ldr	r3, [pc, #276]	@ (8003acc <pvPortMalloc+0x18c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d86a      	bhi.n	8003a94 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80039be:	4b44      	ldr	r3, [pc, #272]	@ (8003ad0 <pvPortMalloc+0x190>)
 80039c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80039c2:	4b43      	ldr	r3, [pc, #268]	@ (8003ad0 <pvPortMalloc+0x190>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039c8:	e004      	b.n	80039d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80039ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80039ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d903      	bls.n	80039e6 <pvPortMalloc+0xa6>
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f1      	bne.n	80039ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80039e6:	4b37      	ldr	r3, [pc, #220]	@ (8003ac4 <pvPortMalloc+0x184>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d051      	beq.n	8003a94 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80039f0:	6a3b      	ldr	r3, [r7, #32]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2208      	movs	r2, #8
 80039f6:	4413      	add	r3, r2
 80039f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	6a3b      	ldr	r3, [r7, #32]
 8003a00:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	1ad2      	subs	r2, r2, r3
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d920      	bls.n	8003a54 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4413      	add	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00b      	beq.n	8003a3c <pvPortMalloc+0xfc>
	__asm volatile
 8003a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a28:	f383 8811 	msr	BASEPRI, r3
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	613b      	str	r3, [r7, #16]
}
 8003a36:	bf00      	nop
 8003a38:	bf00      	nop
 8003a3a:	e7fd      	b.n	8003a38 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	1ad2      	subs	r2, r2, r3
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a4e:	69b8      	ldr	r0, [r7, #24]
 8003a50:	f000 f90a 	bl	8003c68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a54:	4b1d      	ldr	r3, [pc, #116]	@ (8003acc <pvPortMalloc+0x18c>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	4a1b      	ldr	r2, [pc, #108]	@ (8003acc <pvPortMalloc+0x18c>)
 8003a60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a62:	4b1a      	ldr	r3, [pc, #104]	@ (8003acc <pvPortMalloc+0x18c>)
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad4 <pvPortMalloc+0x194>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d203      	bcs.n	8003a76 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a6e:	4b17      	ldr	r3, [pc, #92]	@ (8003acc <pvPortMalloc+0x18c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a18      	ldr	r2, [pc, #96]	@ (8003ad4 <pvPortMalloc+0x194>)
 8003a74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	4b13      	ldr	r3, [pc, #76]	@ (8003ac8 <pvPortMalloc+0x188>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a86:	2200      	movs	r2, #0
 8003a88:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003a8a:	4b13      	ldr	r3, [pc, #76]	@ (8003ad8 <pvPortMalloc+0x198>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	3301      	adds	r3, #1
 8003a90:	4a11      	ldr	r2, [pc, #68]	@ (8003ad8 <pvPortMalloc+0x198>)
 8003a92:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003a94:	f7fe ffa0 	bl	80029d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00b      	beq.n	8003aba <pvPortMalloc+0x17a>
	__asm volatile
 8003aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa6:	f383 8811 	msr	BASEPRI, r3
 8003aaa:	f3bf 8f6f 	isb	sy
 8003aae:	f3bf 8f4f 	dsb	sy
 8003ab2:	60fb      	str	r3, [r7, #12]
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop
 8003ab8:	e7fd      	b.n	8003ab6 <pvPortMalloc+0x176>
	return pvReturn;
 8003aba:	69fb      	ldr	r3, [r7, #28]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3728      	adds	r7, #40	@ 0x28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	20001020 	.word	0x20001020
 8003ac8:	20001034 	.word	0x20001034
 8003acc:	20001024 	.word	0x20001024
 8003ad0:	20001018 	.word	0x20001018
 8003ad4:	20001028 	.word	0x20001028
 8003ad8:	2000102c 	.word	0x2000102c

08003adc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d04f      	beq.n	8003b8e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003aee:	2308      	movs	r3, #8
 8003af0:	425b      	negs	r3, r3
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4413      	add	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	4b25      	ldr	r3, [pc, #148]	@ (8003b98 <vPortFree+0xbc>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d10b      	bne.n	8003b22 <vPortFree+0x46>
	__asm volatile
 8003b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b0e:	f383 8811 	msr	BASEPRI, r3
 8003b12:	f3bf 8f6f 	isb	sy
 8003b16:	f3bf 8f4f 	dsb	sy
 8003b1a:	60fb      	str	r3, [r7, #12]
}
 8003b1c:	bf00      	nop
 8003b1e:	bf00      	nop
 8003b20:	e7fd      	b.n	8003b1e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <vPortFree+0x66>
	__asm volatile
 8003b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b2e:	f383 8811 	msr	BASEPRI, r3
 8003b32:	f3bf 8f6f 	isb	sy
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	60bb      	str	r3, [r7, #8]
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	e7fd      	b.n	8003b3e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	4b14      	ldr	r3, [pc, #80]	@ (8003b98 <vPortFree+0xbc>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d01e      	beq.n	8003b8e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d11a      	bne.n	8003b8e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b98 <vPortFree+0xbc>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	43db      	mvns	r3, r3
 8003b62:	401a      	ands	r2, r3
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003b68:	f7fe ff28 	bl	80029bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	4b0a      	ldr	r3, [pc, #40]	@ (8003b9c <vPortFree+0xc0>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4413      	add	r3, r2
 8003b76:	4a09      	ldr	r2, [pc, #36]	@ (8003b9c <vPortFree+0xc0>)
 8003b78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003b7a:	6938      	ldr	r0, [r7, #16]
 8003b7c:	f000 f874 	bl	8003c68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003b80:	4b07      	ldr	r3, [pc, #28]	@ (8003ba0 <vPortFree+0xc4>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	3301      	adds	r3, #1
 8003b86:	4a06      	ldr	r2, [pc, #24]	@ (8003ba0 <vPortFree+0xc4>)
 8003b88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003b8a:	f7fe ff25 	bl	80029d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003b8e:	bf00      	nop
 8003b90:	3718      	adds	r7, #24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20001034 	.word	0x20001034
 8003b9c:	20001024 	.word	0x20001024
 8003ba0:	20001030 	.word	0x20001030

08003ba4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003baa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003bae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003bb0:	4b27      	ldr	r3, [pc, #156]	@ (8003c50 <prvHeapInit+0xac>)
 8003bb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00c      	beq.n	8003bd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	3307      	adds	r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 0307 	bic.w	r3, r3, #7
 8003bca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c50 <prvHeapInit+0xac>)
 8003bd4:	4413      	add	r3, r2
 8003bd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c54 <prvHeapInit+0xb0>)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003be2:	4b1c      	ldr	r3, [pc, #112]	@ (8003c54 <prvHeapInit+0xb0>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	4413      	add	r3, r2
 8003bee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003bf0:	2208      	movs	r2, #8
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	1a9b      	subs	r3, r3, r2
 8003bf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f023 0307 	bic.w	r3, r3, #7
 8003bfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4a15      	ldr	r2, [pc, #84]	@ (8003c58 <prvHeapInit+0xb4>)
 8003c04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003c06:	4b14      	ldr	r3, [pc, #80]	@ (8003c58 <prvHeapInit+0xb4>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003c0e:	4b12      	ldr	r3, [pc, #72]	@ (8003c58 <prvHeapInit+0xb4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	1ad2      	subs	r2, r2, r3
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003c24:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <prvHeapInit+0xb4>)
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a0a      	ldr	r2, [pc, #40]	@ (8003c5c <prvHeapInit+0xb8>)
 8003c32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4a09      	ldr	r2, [pc, #36]	@ (8003c60 <prvHeapInit+0xbc>)
 8003c3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003c3c:	4b09      	ldr	r3, [pc, #36]	@ (8003c64 <prvHeapInit+0xc0>)
 8003c3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003c42:	601a      	str	r2, [r3, #0]
}
 8003c44:	bf00      	nop
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20000418 	.word	0x20000418
 8003c54:	20001018 	.word	0x20001018
 8003c58:	20001020 	.word	0x20001020
 8003c5c:	20001028 	.word	0x20001028
 8003c60:	20001024 	.word	0x20001024
 8003c64:	20001034 	.word	0x20001034

08003c68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003c70:	4b27      	ldr	r3, [pc, #156]	@ (8003d10 <prvInsertBlockIntoFreeList+0xa8>)
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	e002      	b.n	8003c7c <prvInsertBlockIntoFreeList+0x14>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d8f7      	bhi.n	8003c76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	4413      	add	r3, r2
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d108      	bne.n	8003caa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	441a      	add	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	441a      	add	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d118      	bne.n	8003cf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	4b14      	ldr	r3, [pc, #80]	@ (8003d14 <prvInsertBlockIntoFreeList+0xac>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d00d      	beq.n	8003ce6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	441a      	add	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	e008      	b.n	8003cf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <prvInsertBlockIntoFreeList+0xac>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e003      	b.n	8003cf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d002      	beq.n	8003d06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d06:	bf00      	nop
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	20001018 	.word	0x20001018
 8003d14:	20001020 	.word	0x20001020

08003d18 <memset>:
 8003d18:	4603      	mov	r3, r0
 8003d1a:	4402      	add	r2, r0
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d100      	bne.n	8003d22 <memset+0xa>
 8003d20:	4770      	bx	lr
 8003d22:	f803 1b01 	strb.w	r1, [r3], #1
 8003d26:	e7f9      	b.n	8003d1c <memset+0x4>

08003d28 <__libc_init_array>:
 8003d28:	b570      	push	{r4, r5, r6, lr}
 8003d2a:	2600      	movs	r6, #0
 8003d2c:	4d0c      	ldr	r5, [pc, #48]	@ (8003d60 <__libc_init_array+0x38>)
 8003d2e:	4c0d      	ldr	r4, [pc, #52]	@ (8003d64 <__libc_init_array+0x3c>)
 8003d30:	1b64      	subs	r4, r4, r5
 8003d32:	10a4      	asrs	r4, r4, #2
 8003d34:	42a6      	cmp	r6, r4
 8003d36:	d109      	bne.n	8003d4c <__libc_init_array+0x24>
 8003d38:	f000 f828 	bl	8003d8c <_init>
 8003d3c:	2600      	movs	r6, #0
 8003d3e:	4d0a      	ldr	r5, [pc, #40]	@ (8003d68 <__libc_init_array+0x40>)
 8003d40:	4c0a      	ldr	r4, [pc, #40]	@ (8003d6c <__libc_init_array+0x44>)
 8003d42:	1b64      	subs	r4, r4, r5
 8003d44:	10a4      	asrs	r4, r4, #2
 8003d46:	42a6      	cmp	r6, r4
 8003d48:	d105      	bne.n	8003d56 <__libc_init_array+0x2e>
 8003d4a:	bd70      	pop	{r4, r5, r6, pc}
 8003d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d50:	4798      	blx	r3
 8003d52:	3601      	adds	r6, #1
 8003d54:	e7ee      	b.n	8003d34 <__libc_init_array+0xc>
 8003d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5a:	4798      	blx	r3
 8003d5c:	3601      	adds	r6, #1
 8003d5e:	e7f2      	b.n	8003d46 <__libc_init_array+0x1e>
 8003d60:	08003e80 	.word	0x08003e80
 8003d64:	08003e80 	.word	0x08003e80
 8003d68:	08003e80 	.word	0x08003e80
 8003d6c:	08003e84 	.word	0x08003e84

08003d70 <memcpy>:
 8003d70:	440a      	add	r2, r1
 8003d72:	4291      	cmp	r1, r2
 8003d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d78:	d100      	bne.n	8003d7c <memcpy+0xc>
 8003d7a:	4770      	bx	lr
 8003d7c:	b510      	push	{r4, lr}
 8003d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d82:	4291      	cmp	r1, r2
 8003d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d88:	d1f9      	bne.n	8003d7e <memcpy+0xe>
 8003d8a:	bd10      	pop	{r4, pc}

08003d8c <_init>:
 8003d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d8e:	bf00      	nop
 8003d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d92:	bc08      	pop	{r3}
 8003d94:	469e      	mov	lr, r3
 8003d96:	4770      	bx	lr

08003d98 <_fini>:
 8003d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9a:	bf00      	nop
 8003d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d9e:	bc08      	pop	{r3}
 8003da0:	469e      	mov	lr, r3
 8003da2:	4770      	bx	lr
