# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4 {D:/QuartusCode/Lab4/Top8051.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4" D:/QuartusCode/Lab4/Top8051.v 
# -- Compiling module Top8051
# 
# Top level modules:
# 	Top8051
# End time: 18:55:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_alu.v 
# -- Compiling module DW8051_alu
# 
# Top level modules:
# 	DW8051_alu
# End time: 18:55:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_biu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_biu.v 
# -- Compiling module DW8051_biu
# 
# Top level modules:
# 	DW8051_biu
# End time: 18:55:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_control.v 
# -- Compiling module DW8051_control
# 
# Top level modules:
# 	DW8051_control
# End time: 18:55:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_core.v 
# -- Compiling module DW8051_core
# 
# Top level modules:
# 	DW8051_core
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v 
# -- Compiling module DW8051_cpu
# 
# Top level modules:
# 	DW8051_cpu
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v 
# -- Compiling module DW8051_intr_0
# 
# Top level modules:
# 	DW8051_intr_0
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v 
# -- Compiling module DW8051_intr_1
# 
# Top level modules:
# 	DW8051_intr_1
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v 
# -- Compiling module DW8051_main_regs
# 
# Top level modules:
# 	DW8051_main_regs
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v 
# -- Compiling module DW8051_op_decoder
# 
# Top level modules:
# 	DW8051_op_decoder
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_serial.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_serial.v 
# -- Compiling module DW8051_serial
# 
# Top level modules:
# 	DW8051_serial
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_shftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_shftreg.v 
# -- Compiling module DW8051_shftreg
# 
# Top level modules:
# 	DW8051_shftreg
# End time: 18:55:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:28 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_timer.v 
# -- Compiling module DW8051_timer
# 
# Top level modules:
# 	DW8051_timer
# End time: 18:55:29 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:29 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v 
# -- Compiling module DW8051_timer_ctr
# 
# Top level modules:
# 	DW8051_timer_ctr
# End time: 18:55:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:29 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v 
# -- Compiling module DW8051_timer2
# 
# Top level modules:
# 	DW8051_timer2
# End time: 18:55:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:29 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v 
# -- Compiling module DW8051_u_ctr_clr
# 
# Top level modules:
# 	DW8051_u_ctr_clr
# End time: 18:55:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QuartusCode/Lab4/DW8051 {D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:29 on Jun 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusCode/Lab4/DW8051" D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v 
# -- Compiling module DW8051_updn_ctr
# 
# Top level modules:
# 	DW8051_updn_ctr
# End time: 18:55:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
