// Copyright 2024 Google LLC
//
// This source code is licensed under the BSD-style license found in the
// LICENSE file in the root directory of this source tree.
//

#ifndef __XNNPACK_SRC_XNNPACK_SIMD_S8_SSE41_H_
#define __XNNPACK_SRC_XNNPACK_SIMD_S8_SSE41_H_

#include <assert.h>
#include <smmintrin.h>
#include <stddef.h>
#include <stdint.h>

#include "src/xnnpack/common.h"
#include "src/xnnpack/unaligned.h"

// SIMD vector type for s8 using SSE41.
typedef __m128i xnn_simd_s8_t;
#define xnn_simd_size_s8 16
#define xnn_simd_log2_size_s8 0
#define xnn_simd_bytes_s8 (xnn_simd_size_s8 * sizeof(int8_t))

#define XNN_SIMD_CONST_S8(var, val) \
  const xnn_simd_s8_t var = _mm_set1_epi8(val);

// Arithmetic operations.

static XNN_INLINE xnn_simd_s8_t xnn_add_s8(xnn_simd_s8_t a, xnn_simd_s8_t b) {
  return _mm_add_epi8(a, b);
}

static XNN_INLINE xnn_simd_s8_t xnn_max_s8(xnn_simd_s8_t a, xnn_simd_s8_t b) {
  return _mm_max_epi8(a, b);
}

static XNN_INLINE xnn_simd_s8_t xnn_min_s8(xnn_simd_s8_t a, xnn_simd_s8_t b) {
  return _mm_min_epi8(a, b);
}

static XNN_INLINE int8_t xnn_reduce_max_s8(xnn_simd_s8_t a) {
  xnn_simd_s8_t vmax = _mm_max_epi8(a, _mm_unpackhi_epi64(a, a));
  vmax = _mm_max_epi8(vmax, _mm_srli_epi64(vmax, 32));
  vmax = _mm_max_epi8(vmax, _mm_srli_epi32(vmax, 16));
  vmax = _mm_max_epi8(vmax, _mm_srli_epi16(vmax, 8));
  return (int8_t)_mm_cvtsi128_si32(vmax);
}

static XNN_INLINE int8_t xnn_reduce_min_s8(xnn_simd_s8_t a) {
  xnn_simd_s8_t vmin = _mm_min_epi8(a, _mm_unpackhi_epi64(a, a));
  vmin = _mm_min_epi8(vmin, _mm_srli_epi64(vmin, 32));
  vmin = _mm_min_epi8(vmin, _mm_srli_epi32(vmin, 16));
  vmin = _mm_min_epi8(vmin, _mm_srli_epi16(vmin, 8));
  return (int8_t)_mm_cvtsi128_si32(vmin);
}

// Load/store operations.

static XNN_INLINE xnn_simd_s8_t xnn_loadu_s8(const int8_t* ptr) {
  return _mm_loadu_si128((const __m128i*)ptr);
}

static XNN_INLINE xnn_simd_s8_t xnn_load_s8(const int8_t* ptr) {
  return _mm_load_si128((const __m128i*)ptr);
}

static XNN_INLINE void xnn_storeu_s8(int8_t* ptr, xnn_simd_s8_t v) {
  _mm_storeu_si128((__m128i*)ptr, v);
}

static XNN_INLINE void xnn_store_s8(int8_t* ptr, xnn_simd_s8_t v) {
  _mm_store_si128((__m128i*)ptr, v);
}

static XNN_INLINE xnn_simd_s8_t xnn_set1_s8(int8_t v) {
  return _mm_set1_epi8(v);
}

// Tail load/store operations.

static XNN_INLINE xnn_simd_s8_t
xnn_load_tail_s8(const int8_t* input, size_t num_elements) XNN_OOB_READS {
  assert(num_elements > 0);
  assert(num_elements < xnn_simd_size_s8);
  return _mm_loadu_si128((const __m128i*)input);
}

static XNN_INLINE xnn_simd_s8_t xnn_load_tail_safe_s8(const int8_t* input,
                                                      size_t num_elements) {
  assert(num_elements > 0);
  assert(num_elements < xnn_simd_size_s8);

  XNN_ALIGN(16) int8_t padded[16];
  int8_t* d = &padded[0];
  switch (num_elements) {
    case 15:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 14:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 13:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 12:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 11:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 10:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 9:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 8:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 7:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 6:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 5:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 4:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 3:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 2:
      *d++ = *input++;
      XNN_FALLTHROUGH
    case 1:
      *d++ = *input++;
  }
  return _mm_load_si128((const __m128i*)&padded[0]);
}

static XNN_INLINE void xnn_store_tail_s8(int8_t* output, xnn_simd_s8_t v,
                                         size_t num_elements) {
  assert(num_elements > 0);
  assert(num_elements < xnn_simd_size_s8);

  if (num_elements & 8) {
    _mm_storel_epi64((__m128i*)output, v);
    output += 8;
    v = _mm_unpackhi_epi64(v, v);
  }
  if (num_elements & 4) {
    unaligned_store_u32(output, (uint32_t)_mm_cvtsi128_si32(v));
    output += 4;
    v = _mm_srli_epi64(v, 32);
  }
  if (num_elements & 2) {
    unaligned_store_u16(output, (uint16_t)_mm_cvtsi128_si32(v));
    output += 2;
    v = _mm_srli_epi32(v, 16);
  }
  if (num_elements & 1) {
    *output = (uint8_t)_mm_cvtsi128_si32(v);
  }
}

#endif  // __XNNPACK_SRC_XNNPACK_SIMD_S8_SSE41_H_
