{"Lei Jiang": [0, ["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Youtao Zhang": [0, ["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Bruce R. Childers": [0, ["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Jun Yang": [0.07243934646248817, ["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Niladrish Chatterjee": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Manjunath Shevgoor": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Rajeev Balasubramonian": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Al Davis": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Zhen Fang": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Ramesh Illikkal": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Ravi Iyer": [0, ["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Christian Jacobi": [0, ["Transactional Memory Architecture and Implementation for IBM System Z", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12", "micro", 2012]], "Timothy J. Slegel": [0, ["Transactional Memory Architecture and Implementation for IBM System Z", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12", "micro", 2012]], "Dan F. Greiner": [0, ["Transactional Memory Architecture and Implementation for IBM System Z", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12", "micro", 2012]], "Hyeran Jeon": [0.9832432568073273, ["Warped-DMR: Light-weight Error Detection for GPGPU", ["Hyeran Jeon", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.13", "micro", 2012]], "Murali Annavaram": [0, ["Warped-DMR: Light-weight Error Detection for GPGPU", ["Hyeran Jeon", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.13", "micro", 2012], ["KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.20", "micro", 2012]], "Damien Hardy": [0, ["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012]], "Isidoros Sideris": [0, ["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012]], "Nikolas Ladas": [0, ["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012]], "Yiannakis Sazeides": [0, ["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012], ["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Andreas Prodromou": [0, ["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Andreas Panteli": [0, ["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Chrysostomos Nicopoulos": [0, ["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Timothy G. Rogers": [0, ["Cache-Conscious Wavefront Scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16", "micro", 2012]], "Mike OConnor": [0, ["Cache-Conscious Wavefront Scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16", "micro", 2012], ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Tor M. Aamodt": [0, ["Cache-Conscious Wavefront Scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16", "micro", 2012]], "Yongjun Park": [0.6659563481807709, ["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012]], "Jason Jong Kyu Park": [0.0015154699212871492, ["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012]], "Hyunchul Park": [0.999739021062851, ["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012], ["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Scott A. Mahlke": [0, ["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012], ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Mark Gebhart": [0, ["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Stephen W. Keckler": [0, ["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Brucek Khailany": [0, ["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Ronny Krashinsky": [0, ["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "William J. Dally": [0, ["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Haicheng Wu": [0.00016471930575789884, ["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Gregory Frederick Diamos": [0, ["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Srihari Cadambi": [0, ["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Sudhakar Yalamanchili": [0, ["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Daniel Wong": [0, ["KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.20", "micro", 2012]], "Krishna T. Malladi": [0, ["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Ian Shaeffer": [0, ["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Liji Gopalakrishnan": [0, ["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "David Lo": [0, ["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Benjamin C. Lee": [4.3665677367243916e-05, ["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012], ["Inferred Models for Dynamic and Sparse Hardware-Software Spaces", ["Weidan Wu", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2012.45", "micro", 2012]], "Mark Horowitz": [0, ["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Qingyuan Deng": [0, ["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012]], "David Meisner": [0, ["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012]], "Abhishek Bhattacharjee": [0, ["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012], ["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Thomas F. Wenisch": [0, ["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012], ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Ricardo Bianchini": [0, ["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012]], "Rustam Miftakhutdinov": [0, ["Predicting Performance Impact of DVFS for Realistic Memory Systems", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23", "micro", 2012]], "Eiman Ebrahimi": [0, ["Predicting Performance Impact of DVFS for Realistic Memory Systems", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23", "micro", 2012]], "Yale N. Patt": [0, ["Predicting Performance Impact of DVFS for Realistic Memory Systems", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23", "micro", 2012], ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Timothy Hayes": [0, ["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Oscar Palomar": [0, ["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Osman S. Unsal": [0, ["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Adrian Cristal": [0, ["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Mateo Valero": [0, ["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012], ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Pejman Lotfi-Kamran": [0, ["NOC-Out: Microarchitecting a Scale-Out Processor", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25", "micro", 2012]], "Boris Grot": [0, ["NOC-Out: Microarchitecting a Scale-Out Processor", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25", "micro", 2012]], "Babak Falsafi": [0, ["NOC-Out: Microarchitecting a Scale-Out Processor", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25", "micro", 2012]], "Islam Atta": [0, ["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Pinar Tozun": [0, ["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Anastasia Ailamaki": [0, ["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Andreas Moshovos": [0, ["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Ramon Bertran": [0, ["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Alper Buyuktosunoglu": [0, ["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012], ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Meeta Sharma Gupta": [0, ["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Marc Gonzalez": [0, ["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Pradip Bose": [0, ["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Youngtaek Kim": [0.9959305077791214, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Lizy Kurian John": [0, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Sanjay Pant": [0, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Srilatha Manne": [0, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Michael J. Schulte": [0, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "William Lloyd Bircher": [0, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Madhu Saravana Sibi Govindan": [0, ["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Wei Huang": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Charles Lefurgy": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "William Kuk": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Michael S. Floyd": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Karthick Rajamani": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Malcolm Allen-Ware": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Bishop Brock": [0, ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Moinuddin K. Qureshi": [0, ["Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2012.30", "micro", 2012]], "Gabriel H. Loh": [0, ["Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2012.30", "micro", 2012], ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Jaewoong Sim": [0.9996712952852249, ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Hyesoon Kim": [0.997093603014946, ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Mithuna Thottethodi": [0, ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Binh Pham": [0, ["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Viswanathan Vaidyanathan": [0, ["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Aamer Jaleel": [0, ["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Lizhong Chen": [0, ["NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/MICRO.2012.33", "micro", 2012]], "Timothy Mark Pinkston": [0, ["NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/MICRO.2012.33", "micro", 2012]], "Randy Morris": [0, ["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34", "micro", 2012]], "Avinash Karanth Kodi": [0, ["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34", "micro", 2012]], "Ahmed Louri": [0, ["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34", "micro", 2012]], "Akbar Sharifi": [0, ["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Emre Kultursay": [0, ["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Mahmut T. Kandemir": [0, ["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Chita R. Das": [0, ["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Khubaib": [0, ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "M. Aater Suleman": [0, ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Milad Hashemi": [0, ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Chris Wilkerson": [0, ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Andrew Lukefahr": [0, ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Shruti Padmanabha": [0, ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Reetuparna Das": [0, ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Faissal M. Sleiman": [0, ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Ronald G. Dreslinski": [0, ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Rami Sheikh": [0, ["Control-Flow Decoupling", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38", "micro", 2012]], "James Tuck": [0, ["Control-Flow Decoupling", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38", "micro", 2012]], "Eric Rotenberg": [0, ["Control-Flow Decoupling", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38", "micro", 2012]], "Mohammad Alisafaee": [0, ["Spatiotemporal Coherence Tracking", ["Mohammad Alisafaee"], "https://doi.org/10.1109/MICRO.2012.39", "micro", 2012]], "Socrates Demetriades": [0, ["Predicting Coherence Communication by Tracking Synchronization Points at Run Time", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/MICRO.2012.40", "micro", 2012]], "Sangyeun Cho": [0.9954122602939606, ["Predicting Coherence Communication by Tracking Synchronization Points at Run Time", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/MICRO.2012.40", "micro", 2012]], "Abdullah Muzahid": [0, ["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41", "micro", 2012]], "Shanxiang Qi": [0, ["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41", "micro", 2012]], "Josep Torrellas": [0, ["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41", "micro", 2012]], "Snehasish Kumar": [0, ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Hongzhou Zhao": [0, ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Arrvindh Shriraman": [0, ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Eric Matthews": [0, ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Sandhya Dwarkadas": [0, ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Lesley Shannon": [0, ["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Nam Duong": [0, ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Dali Zhao": [0, ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Taesu Kim": [0.9277801811695099, ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Rosario Cammarota": [0, ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Alexander V. Veidenbaum": [0, ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Petar Radojkovic": [0, ["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Paul M. Carpenter": [0, ["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Miquel Moreto": [0, ["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Alex Ramirez": [0, ["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Francisco J. Cazorla": [0, ["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Weidan Wu": [3.2379761250922456e-05, ["Inferred Models for Dynamic and Sparse Hardware-Software Spaces", ["Weidan Wu", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2012.45", "micro", 2012]], "Cheng Wang": [0.002650905924383551, ["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Youfeng Wu": [1.0021792888892378e-06, ["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Hongbo Rong": [0, ["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Alain Ketterlin": [0, ["Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization", ["Alain Ketterlin", "Philippe Clauss"], "https://doi.org/10.1109/MICRO.2012.47", "micro", 2012]], "Philippe Clauss": [0, ["Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization", ["Alain Ketterlin", "Philippe Clauss"], "https://doi.org/10.1109/MICRO.2012.47", "micro", 2012]], "Hadi Esmaeilzadeh": [0, ["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Adrian Sampson": [0, ["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Luis Ceze": [0, ["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Doug Burger": [0, ["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Jan van Lunteren": [0, ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Christoph Hagleitner": [0, ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Timothy Heil": [0, ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Giora Biran": [0, ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Uzi Shvadron": [0, ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Kubilay Atasu": [0, ["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]]}