

================================================================
== Vitis HLS Report for 'invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:45:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.793 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  0.416 us|  0.416 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1                                       |      103|      103|        13|          -|          -|     8|        no|
        | + invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2  |        3|        3|         1|          1|          1|     4|       yes|
        | + invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3   |        5|        5|         3|          1|          1|     4|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 5 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_colProcOutStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_colProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0 = alloca i64 1"   --->   Operation 13 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_0' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1 = alloca i64 1"   --->   Operation 14 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_1' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2 = alloca i64 1"   --->   Operation 15 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_2' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3 = alloca i64 1"   --->   Operation 16 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4 = alloca i64 1"   --->   Operation 17 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_4' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5 = alloca i64 1"   --->   Operation 18 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_5' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6 = alloca i64 1"   --->   Operation 19 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_6' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7 = alloca i64 1"   --->   Operation 20 'alloca' 'l_memWidePipoBuff_superSample_M_real_V_7' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0 = alloca i64 1"   --->   Operation 21 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_0' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1 = alloca i64 1"   --->   Operation 22 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_1' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2 = alloca i64 1"   --->   Operation 23 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_2' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3 = alloca i64 1"   --->   Operation 24 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4 = alloca i64 1"   --->   Operation 25 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_4' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5 = alloca i64 1"   --->   Operation 26 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_5' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6 = alloca i64 1"   --->   Operation 27 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_6' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7 = alloca i64 1"   --->   Operation 28 'alloca' 'l_memWidePipoBuff_superSample_M_imag_V_7' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i32 %l_memWidePipoBuff_superSample_M_real_V_0, i32 %l_memWidePipoBuff_superSample_M_real_V_1, i32 %l_memWidePipoBuff_superSample_M_real_V_2, i32 %l_memWidePipoBuff_superSample_M_real_V_3, i32 %l_memWidePipoBuff_superSample_M_real_V_4, i32 %l_memWidePipoBuff_superSample_M_real_V_5, i32 %l_memWidePipoBuff_superSample_M_real_V_6, i32 %l_memWidePipoBuff_superSample_M_real_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:134]   --->   Operation 29 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i32 %l_memWidePipoBuff_superSample_M_imag_V_0, i32 %l_memWidePipoBuff_superSample_M_imag_V_1, i32 %l_memWidePipoBuff_superSample_M_imag_V_2, i32 %l_memWidePipoBuff_superSample_M_imag_V_3, i32 %l_memWidePipoBuff_superSample_M_imag_V_4, i32 %l_memWidePipoBuff_superSample_M_imag_V_5, i32 %l_memWidePipoBuff_superSample_M_imag_V_6, i32 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:134]   --->   Operation 30 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln138 = br void %.split8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 31 'br' 'br_ln138' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%blk208 = phi i3 0, void %arrayctor.loop, i3 %blk, void"   --->   Operation 32 'phi' 'blk208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 34 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.57ns)   --->   "%blk = add i3 %blk208, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 35 'add' 'blk' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split2"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln144207 = phi i2 1, void %.split8, i2 %add_ln144, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 37 'phi' 'add_ln144207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%icmp_ln145206 = phi i1 0, void %.split8, i1 %icmp_ln145, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:145]   --->   Operation 38 'phi' 'icmp_ln145206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_17205 = phi i2 0, void %.split8, i2 %r, void %.split2"   --->   Operation 39 'phi' 'r_17205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%c204 = phi i2 0, void %.split8, i2 %c, void %.split2"   --->   Operation 40 'phi' 'c204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten203 = phi i2 0, void %.split8, i2 %add_ln144_1, void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 41 'phi' 'indvar_flatten203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_241 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 43 'speclooptripcount' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln144 = select i1 %icmp_ln145206, i2 0, i2 %r_17205" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 44 'select' 'select_ln144' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.27ns)   --->   "%c = select i1 %icmp_ln145206, i2 %add_ln144207, i2 %c204" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 45 'select' 'c' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.14ns)   --->   "%l_colProcOutStream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %l_colProcOutStream" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'l_colProcOutStream_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %l_colProcOutStream_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_81 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 64, i32 95" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_82 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 96, i32 127" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_83 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 128, i32 159" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_84 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 160, i32 191" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_85 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 192, i32 223" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_86 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 224, i32 255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_87 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 256, i32 287" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145_88 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 288, i32 319" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'trunc_ln145_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln145_89 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 320, i32 351" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'trunc_ln145_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_90 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 352, i32 383" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'trunc_ln145_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_91 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 384, i32 415" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln145_92 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 416, i32 447" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'trunc_ln145_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln145_93 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 448, i32 479" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'trunc_ln145_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln145_94 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %l_colProcOutStream_read, i32 480, i32 511" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'trunc_ln145_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln149)   --->   "%shl_ln149 = shl i2 %select_ln144, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 65 'shl' 'shl_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln149 = add i2 %shl_ln149, i2 %c" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 66 'add' 'add_ln149' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i2 %add_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 67 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 68 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145, i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 69 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 70 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_s, i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 71 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 72 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_81, i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 73 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 74 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_82, i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 75 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 76 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_83, i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 77 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 78 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_84, i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 79 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 80 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_85, i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 81 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 82 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_86, i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 83 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 84 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_87, i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 85 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 86 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_88, i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 87 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 88 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_89, i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 89 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 90 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_90, i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 91 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 92 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_91, i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 93 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 94 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_92, i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 95 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 96 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_93, i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 97 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln149" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 98 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 %trunc_ln145_94, i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:149]   --->   Operation 99 'store' 'store_ln149' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 100 [1/1] (0.43ns)   --->   "%r = add i2 %select_ln144, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:145]   --->   Operation 100 'add' 'r' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.43ns)   --->   "%add_ln144_1 = add i2 %indvar_flatten203, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 101 'add' 'add_ln144_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.34ns)   --->   "%icmp_ln145 = icmp_eq  i2 %r, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:145]   --->   Operation 102 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.43ns)   --->   "%add_ln144 = add i2 %c, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 103 'add' 'add_ln144' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.34ns)   --->   "%icmp_ln144 = icmp_eq  i2 %indvar_flatten203, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 104 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %.split2, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:144]   --->   Operation 105 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln154 = br void %.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 106 'br' 'br_ln154' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%add_ln154202 = phi i2 %add_ln154, void %.preheader, i2 1, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 107 'phi' 'add_ln154202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%icmp_ln155201 = phi i1 %icmp_ln155, void %.preheader, i1 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 108 'phi' 'icmp_ln155201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%c_3200 = phi i2 %c_3, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 109 'phi' 'c_3200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%r199 = phi i2 %r_19, void %.preheader, i2 0, void %.preheader.preheader"   --->   Operation 110 'phi' 'r199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten7198 = phi i2 %add_ln154_1, void %.preheader, i2 0, void %.preheader.preheader" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 111 'phi' 'indvar_flatten7198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.27ns)   --->   "%select_ln154 = select i1 %icmp_ln155201, i2 0, i2 %c_3200" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 112 'select' 'select_ln154' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.27ns)   --->   "%r_19 = select i1 %icmp_ln155201, i2 %add_ln154202, i2 %r199" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 113 'select' 'r_19' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln159)   --->   "%shl_ln154 = shl i2 %r_19, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 114 'shl' 'shl_ln154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln159 = add i2 %select_ln154, i2 %shl_ln154" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 115 'add' 'add_ln159' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i2 %add_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 116 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 117 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 118 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 119 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 120 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 121 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 122 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 123 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 124 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 125 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 126 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 127 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 128 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 129 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 130 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 131 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 132 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 133 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 134 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 135 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 136 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 137 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 138 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 139 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 140 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 141 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 142 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 143 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 144 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 145 'getelementptr' 'l_memWidePipoBuff_superSample_M_real_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 146 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_addr_3 = getelementptr i32 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln159" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 147 'getelementptr' 'l_memWidePipoBuff_superSample_M_imag_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [3/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 148 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 149 [1/1] (0.43ns)   --->   "%c_3 = add i2 %select_ln154, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 149 'add' 'c_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.43ns)   --->   "%add_ln154_1 = add i2 %indvar_flatten7198, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 150 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.34ns)   --->   "%icmp_ln155 = icmp_eq  i2 %c_3, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 151 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.43ns)   --->   "%add_ln154 = add i2 %r_19, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 152 'add' 'add_ln154' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.34ns)   --->   "%icmp_ln154 = icmp_eq  i2 %indvar_flatten7198, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 153 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.preheader, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:154]   --->   Operation 154 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 155 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 155 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 156 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 156 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 157 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 157 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 158 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 158 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 159 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 159 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 160 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 160 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 161 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 161 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 162 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 162 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 163 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 163 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 164 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 164 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 165 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 165 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 166 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 166 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 167 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 167 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 168 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 168 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 169 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 169 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 170 [2/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 170 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.79>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3_str"   --->   Operation 171 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%empty_242 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 172 'speclooptripcount' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 173 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:155]   --->   Operation 174 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 175 'load' 'l_memWidePipoBuff_superSample_M_real_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 176 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 176 'load' 'l_memWidePipoBuff_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 177 'load' 'l_memWidePipoBuff_superSample_M_real_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 178 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 178 'load' 'l_memWidePipoBuff_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 179 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 179 'load' 'l_memWidePipoBuff_superSample_M_real_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 180 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 180 'load' 'l_memWidePipoBuff_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 181 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 181 'load' 'l_memWidePipoBuff_superSample_M_real_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 182 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 182 'load' 'l_memWidePipoBuff_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 183 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 183 'load' 'l_memWidePipoBuff_superSample_M_real_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 184 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 184 'load' 'l_memWidePipoBuff_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 185 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 185 'load' 'l_memWidePipoBuff_superSample_M_real_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 186 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 186 'load' 'l_memWidePipoBuff_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 187 'load' 'l_memWidePipoBuff_superSample_M_real_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 188 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 188 'load' 'l_memWidePipoBuff_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 189 'load' 'l_memWidePipoBuff_superSample_M_real_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 190 [1/3] (1.64ns)   --->   "%l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:159]   --->   Operation 190 'load' 'l_memWidePipoBuff_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 1.64> <CoreInst = "XPM_MEMORY_Ultra">   --->   Core 115 'XPM_MEMORY_Ultra' <Latency = 2> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %l_memWidePipoBuff_superSample_M_imag_V_7_load, i32 %l_memWidePipoBuff_superSample_M_real_V_7_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_6_load, i32 %l_memWidePipoBuff_superSample_M_real_V_6_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_5_load, i32 %l_memWidePipoBuff_superSample_M_real_V_5_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_4_load, i32 %l_memWidePipoBuff_superSample_M_real_V_4_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_3_load, i32 %l_memWidePipoBuff_superSample_M_real_V_3_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_2_load, i32 %l_memWidePipoBuff_superSample_M_real_V_2_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_1_load, i32 %l_memWidePipoBuff_superSample_M_real_V_1_load, i32 %l_memWidePipoBuff_superSample_M_imag_V_0_load, i32 %l_memWidePipoBuff_superSample_M_real_V_0_load" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_invTranspBlkMatrixStream2, i512 %or_ln174_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 0.49>
ST_8 : Operation 193 [1/1] (0.49ns)   --->   "%icmp_ln138 = icmp_eq  i3 %blk208, i3 7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 193 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %.split8, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:138]   --->   Operation 194 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_matrix_commutors.hpp:168]   --->   Operation 195 'ret' 'ret_ln168' <Predicate = (icmp_ln138)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_colProcOutStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_invTranspBlkMatrixStream2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000]
specinterface_ln0                               (specinterface    ) [ 000000000]
specinterface_ln0                               (specinterface    ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_1        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_2        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_3        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_4        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_5        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_6        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_real_V_7        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_0        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_1        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_2        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_3        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_4        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_5        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_6        (alloca           ) [ 001111111]
l_memWidePipoBuff_superSample_M_imag_V_7        (alloca           ) [ 001111111]
specmemcore_ln134                               (specmemcore      ) [ 000000000]
specmemcore_ln134                               (specmemcore      ) [ 000000000]
br_ln138                                        (br               ) [ 011111111]
blk208                                          (phi              ) [ 001111111]
empty                                           (speclooptripcount) [ 000000000]
specloopname_ln138                              (specloopname     ) [ 000000000]
blk                                             (add              ) [ 011111111]
br_ln0                                          (br               ) [ 001111111]
add_ln144207                                    (phi              ) [ 000100000]
icmp_ln145206                                   (phi              ) [ 000100000]
r_17205                                         (phi              ) [ 000100000]
c204                                            (phi              ) [ 000100000]
indvar_flatten203                               (phi              ) [ 000100000]
specloopname_ln0                                (specloopname     ) [ 000000000]
empty_241                                       (speclooptripcount) [ 000000000]
select_ln144                                    (select           ) [ 000000000]
c                                               (select           ) [ 001111111]
specpipeline_ln0                                (specpipeline     ) [ 000000000]
specloopname_ln0                                (specloopname     ) [ 000000000]
l_colProcOutStream_read                         (read             ) [ 000000000]
trunc_ln145                                     (trunc            ) [ 000000000]
trunc_ln145_s                                   (partselect       ) [ 000000000]
trunc_ln145_81                                  (partselect       ) [ 000000000]
trunc_ln145_82                                  (partselect       ) [ 000000000]
trunc_ln145_83                                  (partselect       ) [ 000000000]
trunc_ln145_84                                  (partselect       ) [ 000000000]
trunc_ln145_85                                  (partselect       ) [ 000000000]
trunc_ln145_86                                  (partselect       ) [ 000000000]
trunc_ln145_87                                  (partselect       ) [ 000000000]
trunc_ln145_88                                  (partselect       ) [ 000000000]
trunc_ln145_89                                  (partselect       ) [ 000000000]
trunc_ln145_90                                  (partselect       ) [ 000000000]
trunc_ln145_91                                  (partselect       ) [ 000000000]
trunc_ln145_92                                  (partselect       ) [ 000000000]
trunc_ln145_93                                  (partselect       ) [ 000000000]
trunc_ln145_94                                  (partselect       ) [ 000000000]
shl_ln149                                       (shl              ) [ 000000000]
add_ln149                                       (add              ) [ 000000000]
zext_ln149                                      (zext             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_0_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_1_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_1_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_2_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_2_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_3_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_3_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_4_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_4_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_5_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_5_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_6_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_6_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_7_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_7_addr   (getelementptr    ) [ 000000000]
store_ln149                                     (store            ) [ 000000000]
r                                               (add              ) [ 001111111]
add_ln144_1                                     (add              ) [ 001111111]
icmp_ln145                                      (icmp             ) [ 001111111]
add_ln144                                       (add              ) [ 001111111]
icmp_ln144                                      (icmp             ) [ 001111111]
br_ln144                                        (br               ) [ 001111111]
br_ln154                                        (br               ) [ 001111111]
add_ln154202                                    (phi              ) [ 000001110]
icmp_ln155201                                   (phi              ) [ 000001110]
c_3200                                          (phi              ) [ 000001110]
r199                                            (phi              ) [ 000001110]
indvar_flatten7198                              (phi              ) [ 000001110]
select_ln154                                    (select           ) [ 000000000]
r_19                                            (select           ) [ 001111111]
shl_ln154                                       (shl              ) [ 000000000]
add_ln159                                       (add              ) [ 000000000]
zext_ln159                                      (zext             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_0_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_1_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_1_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_2_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_2_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_3_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_3_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_4_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_4_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_5_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_5_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_6_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_6_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_real_V_7_addr_3 (getelementptr    ) [ 000001110]
l_memWidePipoBuff_superSample_M_imag_V_7_addr_3 (getelementptr    ) [ 000001110]
c_3                                             (add              ) [ 001111111]
add_ln154_1                                     (add              ) [ 001111111]
icmp_ln155                                      (icmp             ) [ 001111111]
add_ln154                                       (add              ) [ 001111111]
icmp_ln154                                      (icmp             ) [ 001111111]
br_ln154                                        (br               ) [ 001111111]
specloopname_ln0                                (specloopname     ) [ 000000000]
empty_242                                       (speclooptripcount) [ 000000000]
specpipeline_ln155                              (specpipeline     ) [ 000000000]
specloopname_ln155                              (specloopname     ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_0_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_0_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_1_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_1_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_2_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_2_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_3_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_3_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_4_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_4_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_5_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_5_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_6_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_6_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_real_V_7_load   (load             ) [ 000000000]
l_memWidePipoBuff_superSample_M_imag_V_7_load   (load             ) [ 000000000]
or_ln174_s                                      (bitconcatenate   ) [ 000000000]
write_ln174                                     (write            ) [ 000000000]
icmp_ln138                                      (icmp             ) [ 001111111]
br_ln138                                        (br               ) [ 011111111]
ret_ln168                                       (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_colProcOutStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_colProcOutStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_invTranspBlkMatrixStream2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_invTranspBlkMatrixStream2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_4_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_5_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_6_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_7_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_0_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_2_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_6_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_7_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="l_colProcOutStream_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="512" slack="0"/>
<pin id="198" dir="0" index="1" bw="512" slack="0"/>
<pin id="199" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_colProcOutStream_read/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln174_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="512" slack="0"/>
<pin id="205" dir="0" index="2" bw="512" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_0_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="2" slack="0"/>
<pin id="213" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_0_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_0_load/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0_addr/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_0_load/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_1_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_1_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_1_load/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="2" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_1_load/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_2_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="2" slack="0"/>
<pin id="261" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_2_addr/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_2_load/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2_addr/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_2_load/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_3_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="2" slack="0"/>
<pin id="285" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_3_addr/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_3_load/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="2" slack="0"/>
<pin id="297" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3_addr/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_3_load/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_4_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="2" slack="0"/>
<pin id="309" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_4_addr/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_4_load/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="2" slack="0"/>
<pin id="321" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_4_load/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_5_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_5_addr/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_5_load/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="2" slack="0"/>
<pin id="345" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5_addr/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_5_load/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_6_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="2" slack="0"/>
<pin id="357" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_6_addr/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_6_load/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="2" slack="0"/>
<pin id="369" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6_addr/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_6_load/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_7_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="2" slack="0"/>
<pin id="381" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_7_addr/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_real_V_7_load/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="2" slack="0"/>
<pin id="393" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7_addr/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln149/3 l_memWidePipoBuff_superSample_M_imag_V_7_load/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_0_addr_3_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="2" slack="0"/>
<pin id="405" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_0_addr_3/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_3_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="2" slack="0"/>
<pin id="412" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0_addr_3/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_1_addr_3_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="2" slack="0"/>
<pin id="419" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_1_addr_3/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_3_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="0"/>
<pin id="426" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1_addr_3/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_2_addr_3_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="2" slack="0"/>
<pin id="433" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_2_addr_3/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_3_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="2" slack="0"/>
<pin id="440" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2_addr_3/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_3_addr_3_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="2" slack="0"/>
<pin id="447" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_3_addr_3/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_3_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="2" slack="0"/>
<pin id="454" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3_addr_3/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_4_addr_3_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="2" slack="0"/>
<pin id="461" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_4_addr_3/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_3_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="2" slack="0"/>
<pin id="468" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4_addr_3/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_5_addr_3_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="2" slack="0"/>
<pin id="475" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_5_addr_3/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_3_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="2" slack="0"/>
<pin id="482" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5_addr_3/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_6_addr_3_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="2" slack="0"/>
<pin id="489" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_6_addr_3/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_3_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="2" slack="0"/>
<pin id="496" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6_addr_3/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="l_memWidePipoBuff_superSample_M_real_V_7_addr_3_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="2" slack="0"/>
<pin id="503" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_real_V_7_addr_3/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_3_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="2" slack="0"/>
<pin id="510" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7_addr_3/5 "/>
</bind>
</comp>

<comp id="513" class="1005" name="blk208_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="blk208 (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="blk208_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="3" slack="0"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="blk208/2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln144207_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="1"/>
<pin id="527" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144207 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln144207_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="2" slack="0"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln144207/3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln145206_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln145206 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln145206_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln145206/3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="r_17205_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="1"/>
<pin id="549" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_17205 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="r_17205_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="2" slack="0"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_17205/3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="c204_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="1"/>
<pin id="560" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c204 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="c204_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="2" slack="0"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c204/3 "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar_flatten203_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="1"/>
<pin id="571" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten203 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="indvar_flatten203_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="2" slack="0"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten203/3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="add_ln154202_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="1"/>
<pin id="582" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln154202 (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln154202_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="1" slack="1"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln154202/5 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln155201_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln155201 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln155201_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln155201/5 "/>
</bind>
</comp>

<comp id="602" class="1005" name="c_3200_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="1"/>
<pin id="604" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_3200 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="c_3200_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="1"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_3200/5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="r199_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="1"/>
<pin id="615" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r199 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="r199_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="1" slack="1"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r199/5 "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten7198_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="1"/>
<pin id="626" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7198 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="indvar_flatten7198_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="1" slack="1"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7198/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="blk_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="blk/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln144_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="2" slack="0"/>
<pin id="645" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="c_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="0" index="2" bw="2" slack="0"/>
<pin id="653" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln145_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="512" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln145_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="512" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="0" index="3" bw="7" slack="0"/>
<pin id="667" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln145_81_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="512" slack="0"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="0" index="3" bw="8" slack="0"/>
<pin id="678" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_81/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln145_82_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="512" slack="0"/>
<pin id="687" dir="0" index="2" bw="8" slack="0"/>
<pin id="688" dir="0" index="3" bw="8" slack="0"/>
<pin id="689" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_82/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln145_83_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="512" slack="0"/>
<pin id="698" dir="0" index="2" bw="9" slack="0"/>
<pin id="699" dir="0" index="3" bw="9" slack="0"/>
<pin id="700" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_83/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln145_84_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="512" slack="0"/>
<pin id="709" dir="0" index="2" bw="9" slack="0"/>
<pin id="710" dir="0" index="3" bw="9" slack="0"/>
<pin id="711" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_84/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln145_85_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="512" slack="0"/>
<pin id="720" dir="0" index="2" bw="9" slack="0"/>
<pin id="721" dir="0" index="3" bw="9" slack="0"/>
<pin id="722" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_85/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln145_86_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="512" slack="0"/>
<pin id="731" dir="0" index="2" bw="9" slack="0"/>
<pin id="732" dir="0" index="3" bw="9" slack="0"/>
<pin id="733" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_86/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln145_87_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="512" slack="0"/>
<pin id="742" dir="0" index="2" bw="10" slack="0"/>
<pin id="743" dir="0" index="3" bw="10" slack="0"/>
<pin id="744" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_87/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln145_88_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="512" slack="0"/>
<pin id="753" dir="0" index="2" bw="10" slack="0"/>
<pin id="754" dir="0" index="3" bw="10" slack="0"/>
<pin id="755" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_88/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln145_89_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="512" slack="0"/>
<pin id="764" dir="0" index="2" bw="10" slack="0"/>
<pin id="765" dir="0" index="3" bw="10" slack="0"/>
<pin id="766" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_89/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln145_90_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="512" slack="0"/>
<pin id="775" dir="0" index="2" bw="10" slack="0"/>
<pin id="776" dir="0" index="3" bw="10" slack="0"/>
<pin id="777" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_90/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln145_91_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="512" slack="0"/>
<pin id="786" dir="0" index="2" bw="10" slack="0"/>
<pin id="787" dir="0" index="3" bw="10" slack="0"/>
<pin id="788" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_91/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln145_92_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="512" slack="0"/>
<pin id="797" dir="0" index="2" bw="10" slack="0"/>
<pin id="798" dir="0" index="3" bw="10" slack="0"/>
<pin id="799" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_92/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln145_93_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="512" slack="0"/>
<pin id="808" dir="0" index="2" bw="10" slack="0"/>
<pin id="809" dir="0" index="3" bw="10" slack="0"/>
<pin id="810" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_93/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln145_94_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="512" slack="0"/>
<pin id="819" dir="0" index="2" bw="10" slack="0"/>
<pin id="820" dir="0" index="3" bw="10" slack="0"/>
<pin id="821" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_94/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln149_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln149/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln149_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="0"/>
<pin id="835" dir="0" index="1" bw="2" slack="0"/>
<pin id="836" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln149_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="r_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln144_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/3 "/>
</bind>
</comp>

<comp id="871" class="1004" name="icmp_ln145_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="2" slack="0"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln144_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="icmp_ln144_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="select_ln154_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="0" index="2" bw="2" slack="0"/>
<pin id="893" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="r_19_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="2" slack="0"/>
<pin id="900" dir="0" index="2" bw="2" slack="0"/>
<pin id="901" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_19/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="shl_ln154_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln159_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="0"/>
<pin id="914" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln159_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="2" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="c_3_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln154_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="2" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_1/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="icmp_ln155_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="2" slack="0"/>
<pin id="951" dir="0" index="1" bw="2" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln154_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="icmp_ln154_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="2" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="or_ln174_s_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="512" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="0" index="2" bw="32" slack="0"/>
<pin id="971" dir="0" index="3" bw="32" slack="0"/>
<pin id="972" dir="0" index="4" bw="32" slack="0"/>
<pin id="973" dir="0" index="5" bw="32" slack="0"/>
<pin id="974" dir="0" index="6" bw="32" slack="0"/>
<pin id="975" dir="0" index="7" bw="32" slack="0"/>
<pin id="976" dir="0" index="8" bw="32" slack="0"/>
<pin id="977" dir="0" index="9" bw="32" slack="0"/>
<pin id="978" dir="0" index="10" bw="32" slack="0"/>
<pin id="979" dir="0" index="11" bw="32" slack="0"/>
<pin id="980" dir="0" index="12" bw="32" slack="0"/>
<pin id="981" dir="0" index="13" bw="32" slack="0"/>
<pin id="982" dir="0" index="14" bw="32" slack="0"/>
<pin id="983" dir="0" index="15" bw="32" slack="0"/>
<pin id="984" dir="0" index="16" bw="32" slack="0"/>
<pin id="985" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="icmp_ln138_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="6"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/8 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="blk_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="0"/>
<pin id="1012" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="blk "/>
</bind>
</comp>

<comp id="1015" class="1005" name="c_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="2" slack="0"/>
<pin id="1017" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1020" class="1005" name="r_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="2" slack="0"/>
<pin id="1022" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln144_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="2" slack="0"/>
<pin id="1027" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln144_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="icmp_ln145_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="add_ln144_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="2" slack="0"/>
<pin id="1037" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="r_19_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="2" slack="0"/>
<pin id="1045" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_19 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_0_addr_3_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="2" slack="1"/>
<pin id="1050" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_0_addr_3 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_3_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="2" slack="1"/>
<pin id="1055" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_0_addr_3 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_1_addr_3_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="2" slack="1"/>
<pin id="1060" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_1_addr_3 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="1"/>
<pin id="1065" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_1_addr_3 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_2_addr_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="2" slack="1"/>
<pin id="1070" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_2_addr_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_3_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="1"/>
<pin id="1075" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_2_addr_3 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_3_addr_3_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="2" slack="1"/>
<pin id="1080" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_3_addr_3 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_3_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="2" slack="1"/>
<pin id="1085" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_3_addr_3 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_4_addr_3_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="2" slack="1"/>
<pin id="1090" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_4_addr_3 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_3_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="2" slack="1"/>
<pin id="1095" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_4_addr_3 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_5_addr_3_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="1"/>
<pin id="1100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_5_addr_3 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_3_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="2" slack="1"/>
<pin id="1105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_5_addr_3 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_6_addr_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="2" slack="1"/>
<pin id="1110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_6_addr_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_3_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="2" slack="1"/>
<pin id="1115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_6_addr_3 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="l_memWidePipoBuff_superSample_M_real_V_7_addr_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="2" slack="1"/>
<pin id="1120" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_real_V_7_addr_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="2" slack="1"/>
<pin id="1125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l_memWidePipoBuff_superSample_M_imag_V_7_addr_3 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="c_3_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="2" slack="0"/>
<pin id="1130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="add_ln154_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="2" slack="0"/>
<pin id="1135" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln154_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="icmp_ln155_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="add_ln154_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="2" slack="0"/>
<pin id="1145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln154 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="icmp_ln154_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="128" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="116" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="116" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="116" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="116" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="116" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="116" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="116" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="116" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="116" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="116" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="116" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="116" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="116" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="116" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="116" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="116" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="116" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="413"><net_src comp="116" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="408" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="420"><net_src comp="116" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="415" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="427"><net_src comp="116" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="422" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="434"><net_src comp="116" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="429" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="441"><net_src comp="116" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="448"><net_src comp="116" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="443" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="455"><net_src comp="116" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="450" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="462"><net_src comp="116" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="457" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="469"><net_src comp="116" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="464" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="476"><net_src comp="116" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="471" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="483"><net_src comp="116" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="478" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="490"><net_src comp="116" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="497"><net_src comp="116" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="504"><net_src comp="116" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="499" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="511"><net_src comp="116" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="516"><net_src comp="24" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="517" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="38" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="40" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="40" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="40" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="36" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="38" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="40" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="517" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="34" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="540" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="551" pin="4"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="540" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="529" pin="4"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="562" pin="4"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="196" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="668"><net_src comp="54" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="196" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="56" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="58" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="672"><net_src comp="662" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="679"><net_src comp="54" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="196" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="60" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="62" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="683"><net_src comp="673" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="690"><net_src comp="54" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="196" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="64" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="694"><net_src comp="684" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="701"><net_src comp="54" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="196" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="68" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="705"><net_src comp="695" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="712"><net_src comp="54" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="196" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="72" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="74" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="716"><net_src comp="706" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="723"><net_src comp="54" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="196" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="76" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="78" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="727"><net_src comp="717" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="734"><net_src comp="54" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="196" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="80" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="82" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="738"><net_src comp="728" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="745"><net_src comp="54" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="196" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="84" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="86" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="749"><net_src comp="739" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="756"><net_src comp="54" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="196" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="88" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="90" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="760"><net_src comp="750" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="767"><net_src comp="54" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="196" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="94" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="771"><net_src comp="761" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="778"><net_src comp="54" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="196" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="96" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="782"><net_src comp="772" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="789"><net_src comp="54" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="196" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="100" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="102" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="793"><net_src comp="783" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="800"><net_src comp="54" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="196" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="104" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="804"><net_src comp="794" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="811"><net_src comp="54" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="196" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="108" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="110" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="815"><net_src comp="805" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="822"><net_src comp="54" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="196" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="112" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="825"><net_src comp="114" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="826"><net_src comp="816" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="831"><net_src comp="641" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="36" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="649" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="849"><net_src comp="839" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="850"><net_src comp="839" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="851"><net_src comp="839" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="852"><net_src comp="839" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="853"><net_src comp="839" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="854"><net_src comp="839" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="855"><net_src comp="839" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="856"><net_src comp="839" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="857"><net_src comp="839" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="858"><net_src comp="839" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="863"><net_src comp="641" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="36" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="573" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="36" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="859" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="118" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="649" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="36" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="573" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="120" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="894"><net_src comp="595" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="40" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="606" pin="4"/><net_sink comp="889" pin=2"/></net>

<net id="902"><net_src comp="595" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="584" pin="4"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="617" pin="4"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="897" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="36" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="889" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="905" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="926"><net_src comp="917" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="927"><net_src comp="917" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="928"><net_src comp="917" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="929"><net_src comp="917" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="930"><net_src comp="917" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="931"><net_src comp="917" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="932"><net_src comp="917" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="933"><net_src comp="917" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="934"><net_src comp="917" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="935"><net_src comp="917" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="936"><net_src comp="917" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="941"><net_src comp="889" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="36" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="628" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="36" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="937" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="118" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="897" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="36" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="628" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="120" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="986"><net_src comp="126" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="987"><net_src comp="395" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="988"><net_src comp="383" pin="3"/><net_sink comp="967" pin=2"/></net>

<net id="989"><net_src comp="371" pin="3"/><net_sink comp="967" pin=3"/></net>

<net id="990"><net_src comp="359" pin="3"/><net_sink comp="967" pin=4"/></net>

<net id="991"><net_src comp="347" pin="3"/><net_sink comp="967" pin=5"/></net>

<net id="992"><net_src comp="335" pin="3"/><net_sink comp="967" pin=6"/></net>

<net id="993"><net_src comp="323" pin="3"/><net_sink comp="967" pin=7"/></net>

<net id="994"><net_src comp="311" pin="3"/><net_sink comp="967" pin=8"/></net>

<net id="995"><net_src comp="299" pin="3"/><net_sink comp="967" pin=9"/></net>

<net id="996"><net_src comp="287" pin="3"/><net_sink comp="967" pin=10"/></net>

<net id="997"><net_src comp="275" pin="3"/><net_sink comp="967" pin=11"/></net>

<net id="998"><net_src comp="263" pin="3"/><net_sink comp="967" pin=12"/></net>

<net id="999"><net_src comp="251" pin="3"/><net_sink comp="967" pin=13"/></net>

<net id="1000"><net_src comp="239" pin="3"/><net_sink comp="967" pin=14"/></net>

<net id="1001"><net_src comp="227" pin="3"/><net_sink comp="967" pin=15"/></net>

<net id="1002"><net_src comp="215" pin="3"/><net_sink comp="967" pin=16"/></net>

<net id="1003"><net_src comp="967" pin="17"/><net_sink comp="202" pin=2"/></net>

<net id="1008"><net_src comp="513" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="130" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="635" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1018"><net_src comp="649" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1023"><net_src comp="859" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1028"><net_src comp="865" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1033"><net_src comp="871" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1038"><net_src comp="877" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1046"><net_src comp="897" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1051"><net_src comp="401" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1056"><net_src comp="408" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1061"><net_src comp="415" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1066"><net_src comp="422" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1071"><net_src comp="429" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1076"><net_src comp="436" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1081"><net_src comp="443" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1086"><net_src comp="450" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1091"><net_src comp="457" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1096"><net_src comp="464" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1101"><net_src comp="471" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1106"><net_src comp="478" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1111"><net_src comp="485" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1116"><net_src comp="492" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1121"><net_src comp="499" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1126"><net_src comp="506" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1131"><net_src comp="937" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1136"><net_src comp="943" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1141"><net_src comp="949" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1146"><net_src comp="955" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1151"><net_src comp="961" pin="2"/><net_sink comp="1148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_invTranspBlkMatrixStream2 | {7 }
 - Input state : 
	Port: invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > > : l_colProcOutStream | {3 }
  - Chain level:
	State 1
		specmemcore_ln134 : 1
		specmemcore_ln134 : 1
	State 2
		blk : 1
	State 3
		select_ln144 : 1
		c : 1
		shl_ln149 : 2
		add_ln149 : 2
		zext_ln149 : 3
		l_memWidePipoBuff_superSample_M_real_V_0_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_0_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_1_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_1_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_2_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_2_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_3_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_3_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_4_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_4_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_5_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_5_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_6_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_6_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_real_V_7_addr : 4
		store_ln149 : 5
		l_memWidePipoBuff_superSample_M_imag_V_7_addr : 4
		store_ln149 : 5
		r : 2
		add_ln144_1 : 1
		icmp_ln145 : 3
		add_ln144 : 2
		icmp_ln144 : 1
		br_ln144 : 2
	State 4
	State 5
		select_ln154 : 1
		r_19 : 1
		shl_ln154 : 2
		add_ln159 : 2
		zext_ln159 : 3
		l_memWidePipoBuff_superSample_M_real_V_0_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_0_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_0_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_0_load : 5
		l_memWidePipoBuff_superSample_M_real_V_1_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_1_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_1_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_1_load : 5
		l_memWidePipoBuff_superSample_M_real_V_2_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_2_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_2_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_2_load : 5
		l_memWidePipoBuff_superSample_M_real_V_3_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_3_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_3_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_3_load : 5
		l_memWidePipoBuff_superSample_M_real_V_4_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_4_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_4_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_4_load : 5
		l_memWidePipoBuff_superSample_M_real_V_5_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_5_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_5_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_5_load : 5
		l_memWidePipoBuff_superSample_M_real_V_6_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_6_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_6_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_6_load : 5
		l_memWidePipoBuff_superSample_M_real_V_7_addr_3 : 4
		l_memWidePipoBuff_superSample_M_real_V_7_load : 5
		l_memWidePipoBuff_superSample_M_imag_V_7_addr_3 : 4
		l_memWidePipoBuff_superSample_M_imag_V_7_load : 5
		c_3 : 2
		add_ln154_1 : 1
		icmp_ln155 : 3
		add_ln154 : 2
		icmp_ln154 : 1
		br_ln154 : 2
	State 6
	State 7
		or_ln174_s : 1
		write_ln174 : 2
	State 8
		br_ln138 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |              blk_fu_635             |    0    |    10   |
|          |           add_ln149_fu_833          |    0    |    9    |
|          |               r_fu_859              |    0    |    9    |
|          |          add_ln144_1_fu_865         |    0    |    9    |
|    add   |           add_ln144_fu_877          |    0    |    9    |
|          |           add_ln159_fu_911          |    0    |    9    |
|          |              c_3_fu_937             |    0    |    9    |
|          |          add_ln154_1_fu_943         |    0    |    9    |
|          |           add_ln154_fu_955          |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln145_fu_871          |    0    |    8    |
|          |          icmp_ln144_fu_883          |    0    |    8    |
|   icmp   |          icmp_ln155_fu_949          |    0    |    8    |
|          |          icmp_ln154_fu_961          |    0    |    8    |
|          |          icmp_ln138_fu_1004         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |         select_ln144_fu_641         |    0    |    2    |
|  select  |               c_fu_649              |    0    |    2    |
|          |         select_ln154_fu_889         |    0    |    2    |
|          |             r_19_fu_897             |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|   read   | l_colProcOutStream_read_read_fu_196 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_202      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln145_fu_657         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |         trunc_ln145_s_fu_662        |    0    |    0    |
|          |        trunc_ln145_81_fu_673        |    0    |    0    |
|          |        trunc_ln145_82_fu_684        |    0    |    0    |
|          |        trunc_ln145_83_fu_695        |    0    |    0    |
|          |        trunc_ln145_84_fu_706        |    0    |    0    |
|          |        trunc_ln145_85_fu_717        |    0    |    0    |
|          |        trunc_ln145_86_fu_728        |    0    |    0    |
|partselect|        trunc_ln145_87_fu_739        |    0    |    0    |
|          |        trunc_ln145_88_fu_750        |    0    |    0    |
|          |        trunc_ln145_89_fu_761        |    0    |    0    |
|          |        trunc_ln145_90_fu_772        |    0    |    0    |
|          |        trunc_ln145_91_fu_783        |    0    |    0    |
|          |        trunc_ln145_92_fu_794        |    0    |    0    |
|          |        trunc_ln145_93_fu_805        |    0    |    0    |
|          |        trunc_ln145_94_fu_816        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|    shl   |           shl_ln149_fu_827          |    0    |    0    |
|          |           shl_ln154_fu_905          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln149_fu_839          |    0    |    0    |
|          |          zext_ln159_fu_917          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|          or_ln174_s_fu_967          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   130   |
|----------|-------------------------------------|---------|---------|

Memories:
+----------------------------------------+--------+
|                                        |  URAM  |
+----------------------------------------+--------+
|l_memWidePipoBuff_superSample_M_imag_V_0|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_1|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_2|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_3|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_4|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_5|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_6|    1   |
|l_memWidePipoBuff_superSample_M_imag_V_7|    1   |
|l_memWidePipoBuff_superSample_M_real_V_0|    1   |
|l_memWidePipoBuff_superSample_M_real_V_1|    1   |
|l_memWidePipoBuff_superSample_M_real_V_2|    1   |
|l_memWidePipoBuff_superSample_M_real_V_3|    1   |
|l_memWidePipoBuff_superSample_M_real_V_4|    1   |
|l_memWidePipoBuff_superSample_M_real_V_5|    1   |
|l_memWidePipoBuff_superSample_M_real_V_6|    1   |
|l_memWidePipoBuff_superSample_M_real_V_7|    1   |
+----------------------------------------+--------+
|                  Total                 |   16   |
+----------------------------------------+--------+

* Register list:
+--------------------------------------------------------+--------+
|                                                        |   FF   |
+--------------------------------------------------------+--------+
|                  add_ln144207_reg_525                  |    2   |
|                  add_ln144_1_reg_1025                  |    2   |
|                   add_ln144_reg_1035                   |    2   |
|                  add_ln154202_reg_580                  |    2   |
|                  add_ln154_1_reg_1133                  |    2   |
|                   add_ln154_reg_1143                   |    2   |
|                     blk208_reg_513                     |    3   |
|                      blk_reg_1010                      |    3   |
|                      c204_reg_558                      |    2   |
|                     c_3200_reg_602                     |    2   |
|                      c_3_reg_1128                      |    2   |
|                       c_reg_1015                       |    2   |
|                  icmp_ln145206_reg_536                 |    1   |
|                   icmp_ln145_reg_1030                  |    1   |
|                   icmp_ln154_reg_1148                  |    1   |
|                  icmp_ln155201_reg_591                 |    1   |
|                   icmp_ln155_reg_1138                  |    1   |
|                indvar_flatten203_reg_569               |    2   |
|               indvar_flatten7198_reg_624               |    2   |
|l_memWidePipoBuff_superSample_M_imag_V_0_addr_3_reg_1053|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_1_addr_3_reg_1063|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_2_addr_3_reg_1073|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_3_addr_3_reg_1083|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_4_addr_3_reg_1093|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_5_addr_3_reg_1103|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_6_addr_3_reg_1113|    2   |
|l_memWidePipoBuff_superSample_M_imag_V_7_addr_3_reg_1123|    2   |
|l_memWidePipoBuff_superSample_M_real_V_0_addr_3_reg_1048|    2   |
|l_memWidePipoBuff_superSample_M_real_V_1_addr_3_reg_1058|    2   |
|l_memWidePipoBuff_superSample_M_real_V_2_addr_3_reg_1068|    2   |
|l_memWidePipoBuff_superSample_M_real_V_3_addr_3_reg_1078|    2   |
|l_memWidePipoBuff_superSample_M_real_V_4_addr_3_reg_1088|    2   |
|l_memWidePipoBuff_superSample_M_real_V_5_addr_3_reg_1098|    2   |
|l_memWidePipoBuff_superSample_M_real_V_6_addr_3_reg_1108|    2   |
|l_memWidePipoBuff_superSample_M_real_V_7_addr_3_reg_1118|    2   |
|                      r199_reg_613                      |    2   |
|                     r_17205_reg_547                    |    2   |
|                      r_19_reg_1043                     |    2   |
|                       r_reg_1020                       |    2   |
+--------------------------------------------------------+--------+
|                          Total                         |   75   |
+--------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_227 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_239 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_251 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_263 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_275 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_287 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_299 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_311 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_323 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_335 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_347 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_359 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_371 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_383 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_395 |  p0  |   3  |   2  |    6   ||    14   |
|   blk208_reg_513  |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  || 7.10471 ||   233   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   130  |    -   |
|   Memory  |    -   |    -   |    -   |   16   |
|Multiplexer|    7   |    -   |   233  |    -   |
|  Register |    -   |   75   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   75   |   363  |   16   |
+-----------+--------+--------+--------+--------+
