module devider
#(
	parameter TIME_N = 26'd10000000
)
(
	input clk,
	input rst_n,

	output reg [25:0] d_clk
);

always @(posedge clk or negedge rst_n) begin //将时钟分频，目的是使三个数码管的速度不同
	if (rst_n == 1'b0) 
		d_clk <= 26'b0;
	else if ( d_clk == TIME_N )
		d_clk <= 26'b0;
	else
		d_clk <= d_clk + 26'b1;
end

endmodule