package core

import chisel3._

class Pc extends Module {
    val io = IO(new Bundle {
        val in = Input(SInt(32.W))
        val stall = Input(UInt(1.W))
        val out = Output(SInt(32.W))
        val pc4 = Output(SInt(32.W))
    })

    val reg = RegInit(0.S(32.W))
    when(io.stall =/= 1.U) {
        reg := io.in

    } .otherwise {
        reg := reg
    }

    io.out := reg
    io.pc4 := reg + 4.S

}