// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module encode_upzero (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dlt,
        dlti_address0,
        dlti_ce0,
        dlti_we0,
        dlti_d0,
        dlti_q0,
        dlti_address1,
        dlti_ce1,
        dlti_we1,
        dlti_d1,
        dlti_q1,
        dlti_offset,
        bli_offset
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 65'b1;
parameter    ap_ST_st2_fsm_1 = 65'b10;
parameter    ap_ST_st3_fsm_2 = 65'b100;
parameter    ap_ST_st4_fsm_3 = 65'b1000;
parameter    ap_ST_st5_fsm_4 = 65'b10000;
parameter    ap_ST_st6_fsm_5 = 65'b100000;
parameter    ap_ST_st7_fsm_6 = 65'b1000000;
parameter    ap_ST_st8_fsm_7 = 65'b10000000;
parameter    ap_ST_st9_fsm_8 = 65'b100000000;
parameter    ap_ST_st10_fsm_9 = 65'b1000000000;
parameter    ap_ST_st11_fsm_10 = 65'b10000000000;
parameter    ap_ST_st12_fsm_11 = 65'b100000000000;
parameter    ap_ST_st13_fsm_12 = 65'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 65'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 65'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 65'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 65'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 65'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 65'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 65'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 65'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 65'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 65'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 65'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 65'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 65'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 65'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 65'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 65'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 65'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 65'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 65'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 65'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 65'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 65'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 65'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 65'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 65'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 65'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 65'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 65'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 65'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 65'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 65'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 65'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 65'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 65'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 65'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 65'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 65'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 65'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 65'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 65'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 65'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 65'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 65'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 65'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 65'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 65'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 65'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 65'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 65'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 65'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_63 = 65'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_64 = 65'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_2 = 6'b10;
parameter    ap_const_lv6_3 = 6'b11;
parameter    ap_const_lv6_4 = 6'b100;
parameter    ap_const_lv32_FFFFFF80 = 32'b11111111111111111111111110000000;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv6_5 = 6'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] dlt;
output  [6:0] dlti_address0;
output   dlti_ce0;
output   dlti_we0;
output  [31:0] dlti_d0;
input  [31:0] dlti_q0;
output  [6:0] dlti_address1;
output   dlti_ce1;
output   dlti_we1;
output  [31:0] dlti_d1;
input  [31:0] dlti_q1;
input  [6:0] dlti_offset;
input  [6:0] bli_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] dlti_address0;
reg dlti_ce0;
reg dlti_we0;
reg[31:0] dlti_d0;
reg[6:0] dlti_address1;
reg dlti_ce1;
reg dlti_we1;
reg[31:0] dlti_d1;
(* fsm_encoding = "none" *) reg   [64:0] ap_CS_fsm = 65'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_83;
reg  signed [31:0] reg_252;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_110;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_117;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_124;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_bdd_132;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_140;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_bdd_148;
reg    ap_sig_cseq_ST_st57_fsm_56;
reg    ap_sig_bdd_156;
reg    ap_sig_cseq_ST_st61_fsm_60;
reg    ap_sig_bdd_164;
reg    ap_sig_cseq_ST_st62_fsm_61;
reg    ap_sig_bdd_172;
reg    ap_sig_cseq_ST_st63_fsm_62;
reg    ap_sig_bdd_180;
reg  signed [31:0] reg_259;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_189;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_196;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_204;
reg   [31:0] reg_265;
reg    ap_sig_cseq_ST_st56_fsm_55;
reg    ap_sig_bdd_215;
reg   [31:0] reg_271;
reg   [6:0] dlti_addr_reg_1049;
wire   [0:0] tmp_fu_286_p2;
reg   [0:0] tmp_reg_1055;
reg   [6:0] bli_addr_6_reg_1059;
wire   [5:0] tmp_11_fu_292_p1;
reg   [5:0] tmp_11_reg_1065;
reg   [6:0] bli_addr_reg_1074;
wire   [5:0] tmp_3_30_fu_296_p1;
reg   [5:0] tmp_3_30_reg_1079;
reg   [6:0] bli_addr_1_reg_1087;
wire  signed [63:0] tmp_1_fu_311_p1;
reg  signed [63:0] tmp_1_reg_1092;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_253;
reg   [6:0] bli_addr_8_reg_1107;
reg   [6:0] bli_addr_10_reg_1113;
reg   [0:0] tmp_5_reg_1118;
reg   [6:0] bli_addr_12_reg_1123;
reg   [6:0] bli_addr_14_reg_1129;
reg   [6:0] bli_addr_16_reg_1134;
wire   [5:0] tmp_7_fu_424_p1;
reg   [5:0] tmp_7_reg_1139;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_276;
reg   [31:0] bli_load_16_reg_1152;
reg  signed [31:0] bli_load_7_reg_1158;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_287;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_296;
reg   [0:0] tmp_10_reg_1168;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_305;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_314;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_323;
reg   [0:0] tmp_12_reg_1183;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_332;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_341;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_350;
reg   [0:0] tmp_13_reg_1198;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_bdd_359;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_bdd_368;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_bdd_377;
reg   [0:0] tmp_14_reg_1213;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_386;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_395;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_404;
reg   [0:0] tmp_15_reg_1228;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_bdd_413;
wire   [5:0] tmp_16_fu_770_p1;
reg   [5:0] tmp_16_reg_1233;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_bdd_422;
reg   [6:0] bli_addr_2_reg_1242;
reg   [6:0] bli_addr_3_reg_1247;
reg   [6:0] bli_addr_4_reg_1252;
reg   [6:0] bli_addr_5_reg_1257;
reg   [6:0] bli_addr_17_reg_1262;
reg    ap_sig_cseq_ST_st60_fsm_59;
reg    ap_sig_bdd_439;
reg   [6:0] bli_addr_19_reg_1267;
reg   [6:0] bli_addr_20_reg_1272;
reg   [6:0] bli_addr_21_reg_1277;
wire   [63:0] dlti_offset_cast1_fu_281_p1;
wire   [63:0] bli_offset_cast_fu_275_p1;
wire   [63:0] sum13_1_cast_fu_306_p1;
wire   [63:0] sum15_1_cast_fu_329_p1;
wire   [63:0] sum15_2_cast_fu_339_p1;
wire   [63:0] sum15_3_cast_fu_357_p1;
wire   [63:0] sum15_4_cast_fu_367_p1;
wire   [63:0] sum15_5_cast_fu_419_p1;
wire   [63:0] sum_1_cast_fu_433_p1;
wire   [63:0] sum_2_cast_fu_501_p1;
wire   [63:0] sum_3_cast_fu_570_p1;
wire   [63:0] sum_4_cast_fu_639_p1;
wire   [63:0] sum_5_cast_fu_708_p1;
wire   [63:0] sum13_2_cast_fu_778_p1;
wire   [63:0] sum13_3_cast_fu_788_p1;
wire   [63:0] sum13_4_cast_fu_798_p1;
wire   [63:0] sum13_5_cast_fu_808_p1;
wire   [63:0] sum2_cast_fu_992_p1;
wire   [63:0] sum6_cast_fu_1002_p1;
wire   [63:0] sum8_cast_fu_1012_p1;
wire   [63:0] sum_cast_fu_1022_p1;
wire   [63:0] sum4_cast_fu_1032_p1;
wire   [31:0] tmp_8_fu_407_p2;
reg    ap_sig_cseq_ST_st58_fsm_57;
reg    ap_sig_bdd_491;
reg    ap_sig_cseq_ST_st59_fsm_58;
reg    ap_sig_bdd_500;
reg    ap_sig_cseq_ST_st64_fsm_63;
reg    ap_sig_bdd_513;
reg    ap_sig_cseq_ST_st65_fsm_64;
reg    ap_sig_bdd_521;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_537;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_548;
wire   [31:0] tmp_13_1_fu_489_p2;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_556;
wire   [31:0] tmp_13_2_fu_558_p2;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_bdd_565;
wire   [31:0] tmp_13_3_fu_627_p2;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_574;
wire   [31:0] tmp_13_4_fu_696_p2;
wire   [31:0] tmp_13_5_fu_763_p2;
wire   [5:0] sum13_1_fu_300_p2;
wire   [5:0] sum15_1_fu_324_p2;
wire   [5:0] sum15_2_fu_334_p2;
wire   [63:0] grp_fu_318_p2;
wire   [5:0] sum15_3_fu_352_p2;
wire   [5:0] sum15_4_fu_362_p2;
wire   [39:0] p_shl1_fu_383_p3;
wire  signed [39:0] tmp_8_cast_fu_379_p1;
wire   [39:0] tmp_9_fu_391_p2;
wire   [31:0] wd3_fu_397_p4;
wire   [31:0] wd2_cast_cast_fu_372_p3;
wire   [5:0] sum15_5_fu_414_p2;
wire   [5:0] sum_1_fu_427_p2;
wire  signed [31:0] grp_fu_441_p1;
wire   [63:0] grp_fu_441_p2;
wire   [39:0] p_shl17_1_fu_465_p3;
wire  signed [39:0] tmp_10_1_cast_fu_461_p1;
wire   [39:0] tmp_11_1_fu_473_p2;
wire   [31:0] wd3_1_fu_479_p4;
wire   [31:0] wd2_1_cast_cast_fu_454_p3;
wire   [5:0] sum_2_fu_496_p2;
wire  signed [31:0] grp_fu_510_p1;
wire   [63:0] grp_fu_510_p2;
wire   [39:0] p_shl17_2_fu_534_p3;
wire  signed [39:0] tmp_10_2_cast_fu_530_p1;
wire   [39:0] tmp_11_2_fu_542_p2;
wire   [31:0] wd3_2_fu_548_p4;
wire   [31:0] wd2_2_cast_cast_fu_523_p3;
wire   [5:0] sum_3_fu_565_p2;
wire  signed [31:0] grp_fu_579_p1;
wire   [63:0] grp_fu_579_p2;
wire   [39:0] p_shl17_3_fu_603_p3;
wire  signed [39:0] tmp_10_3_cast_fu_599_p1;
wire   [39:0] tmp_11_3_fu_611_p2;
wire   [31:0] wd3_3_fu_617_p4;
wire   [31:0] wd2_3_cast_cast_fu_592_p3;
wire   [5:0] sum_4_fu_634_p2;
wire  signed [31:0] grp_fu_648_p1;
wire   [63:0] grp_fu_648_p2;
wire   [39:0] p_shl17_4_fu_672_p3;
wire  signed [39:0] tmp_10_4_cast_fu_668_p1;
wire   [39:0] tmp_11_4_fu_680_p2;
wire   [31:0] wd3_4_fu_686_p4;
wire   [31:0] wd2_4_cast_cast_fu_661_p3;
wire   [5:0] sum_5_fu_703_p2;
wire  signed [31:0] grp_fu_717_p1;
wire   [63:0] grp_fu_717_p2;
wire   [39:0] p_shl17_5_fu_740_p3;
wire  signed [39:0] tmp_10_5_cast_fu_737_p1;
wire   [39:0] tmp_11_5_fu_747_p2;
wire   [31:0] wd3_5_fu_753_p4;
wire   [31:0] wd2_5_cast_cast_fu_730_p3;
wire   [5:0] sum13_2_fu_773_p2;
wire   [5:0] sum13_3_fu_783_p2;
wire   [5:0] sum13_4_fu_793_p2;
wire   [5:0] sum13_5_fu_803_p2;
wire   [39:0] p_shl_fu_817_p3;
wire  signed [39:0] tmp_3_cast_fu_813_p1;
wire   [39:0] tmp_4_29_fu_825_p2;
wire   [39:0] p_shl_1_fu_846_p3;
wire  signed [39:0] tmp_3_1_cast_fu_842_p1;
wire   [39:0] tmp_4_1_fu_854_p2;
wire   [39:0] p_shl_2_fu_875_p3;
wire  signed [39:0] tmp_3_2_cast_fu_871_p1;
wire   [39:0] tmp_4_2_fu_883_p2;
wire   [39:0] p_shl_3_fu_904_p3;
wire  signed [39:0] tmp_3_3_cast_fu_900_p1;
wire   [39:0] tmp_4_3_fu_912_p2;
wire   [39:0] p_shl_4_fu_933_p3;
wire  signed [39:0] tmp_3_4_cast_fu_929_p1;
wire   [39:0] tmp_4_4_fu_941_p2;
wire   [39:0] p_shl_5_fu_962_p3;
wire  signed [39:0] tmp_3_5_cast_fu_958_p1;
wire   [39:0] tmp_4_5_fu_970_p2;
wire   [5:0] sum2_fu_987_p2;
wire   [5:0] sum6_fu_997_p2;
wire   [5:0] sum8_fu_1007_p2;
wire   [5:0] sum_fu_1017_p2;
wire   [5:0] sum4_fu_1027_p2;
wire    grp_fu_318_ce;
wire    grp_fu_441_ce;
wire    grp_fu_510_ce;
wire    grp_fu_579_ce;
wire    grp_fu_648_ce;
wire    grp_fu_717_ce;
reg   [64:0] ap_NS_fsm;


encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U48(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_252 ),
    .din1( dlt ),
    .ce( grp_fu_318_ce ),
    .dout( grp_fu_318_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U49(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( bli_load_7_reg_1158 ),
    .din1( grp_fu_441_p1 ),
    .ce( grp_fu_441_ce ),
    .dout( grp_fu_441_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U50(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_259 ),
    .din1( grp_fu_510_p1 ),
    .ce( grp_fu_510_ce ),
    .dout( grp_fu_510_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U51(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_259 ),
    .din1( grp_fu_579_p1 ),
    .ce( grp_fu_579_ce ),
    .dout( grp_fu_579_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U52(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_252 ),
    .din1( grp_fu_648_p1 ),
    .ce( grp_fu_648_ce ),
    .dout( grp_fu_648_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U53(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_252 ),
    .din1( grp_fu_717_p1 ),
    .ce( grp_fu_717_ce ),
    .dout( grp_fu_717_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        reg_252 <= dlti_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46) | (ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60) | (ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61))) begin
        reg_252 <= dlti_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        reg_259 <= dlti_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28))) begin
        reg_259 <= dlti_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        reg_265 <= dlti_q0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        reg_265 <= dlti_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        bli_addr_10_reg_1113[5 : 0] <= sum15_2_cast_fu_339_p1[5 : 0];
        bli_addr_8_reg_1107[5 : 0] <= sum15_1_cast_fu_329_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        bli_addr_12_reg_1123[5 : 0] <= sum15_3_cast_fu_357_p1[5 : 0];
        bli_addr_14_reg_1129[5 : 0] <= sum15_4_cast_fu_367_p1[5 : 0];
        tmp_5_reg_1118 <= grp_fu_318_p2[ap_const_lv32_3F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        bli_addr_16_reg_1134[5 : 0] <= sum15_5_cast_fu_419_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59)) begin
        bli_addr_17_reg_1262[5 : 0] <= sum2_cast_fu_992_p1[5 : 0];
        bli_addr_19_reg_1267[5 : 0] <= sum6_cast_fu_1002_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(tmp_fu_286_p2 == ap_const_lv1_0))) begin
        bli_addr_1_reg_1087[5 : 0] <= sum13_1_cast_fu_306_p1[5 : 0];
        bli_addr_reg_1074 <= bli_offset_cast_fu_275_p1;
        tmp_3_30_reg_1079 <= tmp_3_30_fu_296_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60)) begin
        bli_addr_20_reg_1272[5 : 0] <= sum8_cast_fu_1012_p1[5 : 0];
        bli_addr_21_reg_1277[5 : 0] <= sum_cast_fu_1022_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        bli_addr_2_reg_1242[5 : 0] <= sum13_2_cast_fu_778_p1[5 : 0];
        bli_addr_3_reg_1247[5 : 0] <= sum13_3_cast_fu_788_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        bli_addr_4_reg_1252[5 : 0] <= sum13_4_cast_fu_798_p1[5 : 0];
        bli_addr_5_reg_1257[5 : 0] <= sum13_5_cast_fu_808_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_286_p2 == ap_const_lv1_0))) begin
        bli_addr_6_reg_1059 <= bli_offset_cast_fu_275_p1;
        tmp_11_reg_1065 <= tmp_11_fu_292_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        bli_load_16_reg_1152 <= dlti_q1;
        tmp_7_reg_1139 <= tmp_7_fu_424_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        bli_load_7_reg_1158 <= dlti_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        dlti_addr_reg_1049 <= dlti_offset_cast1_fu_281_p1;
        tmp_reg_1055 <= tmp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55))) begin
        reg_271 <= dlti_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        tmp_10_reg_1168 <= grp_fu_441_p2[ap_const_lv32_3F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        tmp_12_reg_1183 <= grp_fu_510_p2[ap_const_lv32_3F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        tmp_13_reg_1198 <= grp_fu_579_p2[ap_const_lv32_3F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        tmp_14_reg_1213 <= grp_fu_648_p2[ap_const_lv32_3F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        tmp_15_reg_1228 <= grp_fu_717_p2[ap_const_lv32_3F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        tmp_16_reg_1233 <= tmp_16_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_1_reg_1092 <= tmp_1_fu_311_p1;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st65_fsm_64) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st65_fsm_64) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_276) begin
    if (ap_sig_bdd_276) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_287) begin
    if (ap_sig_bdd_287) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_296) begin
    if (ap_sig_bdd_296) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_305) begin
    if (ap_sig_bdd_305) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_548) begin
    if (ap_sig_bdd_548) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_314) begin
    if (ap_sig_bdd_314) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_83) begin
    if (ap_sig_bdd_83) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_196) begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_323) begin
    if (ap_sig_bdd_323) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_332) begin
    if (ap_sig_bdd_332) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_556) begin
    if (ap_sig_bdd_556) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_341) begin
    if (ap_sig_bdd_341) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_204) begin
    if (ap_sig_bdd_204) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_110) begin
    if (ap_sig_bdd_110) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_350) begin
    if (ap_sig_bdd_350) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_359) begin
    if (ap_sig_bdd_359) begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_565) begin
    if (ap_sig_bdd_565) begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_368) begin
    if (ap_sig_bdd_368) begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_132) begin
    if (ap_sig_bdd_132) begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_377) begin
    if (ap_sig_bdd_377) begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_253) begin
    if (ap_sig_bdd_253) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_386) begin
    if (ap_sig_bdd_386) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_574) begin
    if (ap_sig_bdd_574) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_395) begin
    if (ap_sig_bdd_395) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_140) begin
    if (ap_sig_bdd_140) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_404) begin
    if (ap_sig_bdd_404) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_413) begin
    if (ap_sig_bdd_413) begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_422) begin
    if (ap_sig_bdd_422) begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_148) begin
    if (ap_sig_bdd_148) begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_215) begin
    if (ap_sig_bdd_215) begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_156) begin
    if (ap_sig_bdd_156) begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_491) begin
    if (ap_sig_bdd_491) begin
        ap_sig_cseq_ST_st58_fsm_57 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_57 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_500) begin
    if (ap_sig_bdd_500) begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_439) begin
    if (ap_sig_bdd_439) begin
        ap_sig_cseq_ST_st60_fsm_59 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_59 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_164) begin
    if (ap_sig_bdd_164) begin
        ap_sig_cseq_ST_st61_fsm_60 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st61_fsm_60 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_172) begin
    if (ap_sig_bdd_172) begin
        ap_sig_cseq_ST_st62_fsm_61 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_61 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_180) begin
    if (ap_sig_bdd_180) begin
        ap_sig_cseq_ST_st63_fsm_62 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_62 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_513) begin
    if (ap_sig_bdd_513) begin
        ap_sig_cseq_ST_st64_fsm_63 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st64_fsm_63 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_521) begin
    if (ap_sig_bdd_521) begin
        ap_sig_cseq_ST_st65_fsm_64 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st65_fsm_64 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_537) begin
    if (ap_sig_bdd_537) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_117) begin
    if (ap_sig_bdd_117) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_189) begin
    if (ap_sig_bdd_189) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_124) begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st56_fsm_55 or dlti_addr_reg_1049 or tmp_fu_286_p2 or bli_addr_6_reg_1059 or bli_addr_reg_1074 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st46_fsm_45 or bli_addr_2_reg_1242 or bli_addr_4_reg_1252 or bli_addr_17_reg_1262 or ap_sig_cseq_ST_st60_fsm_59 or bli_addr_20_reg_1272 or dlti_offset_cast1_fu_281_p1 or bli_offset_cast_fu_275_p1 or sum15_1_cast_fu_329_p1 or sum15_3_cast_fu_357_p1 or sum_1_cast_fu_433_p1 or sum_2_cast_fu_501_p1 or sum_3_cast_fu_570_p1 or sum_4_cast_fu_639_p1 or sum_5_cast_fu_708_p1 or sum13_2_cast_fu_778_p1 or sum13_4_cast_fu_798_p1 or sum2_cast_fu_992_p1 or sum8_cast_fu_1012_p1 or sum4_cast_fu_1032_p1 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        dlti_address0 = dlti_addr_reg_1049;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        dlti_address0 = bli_addr_20_reg_1272;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        dlti_address0 = bli_addr_17_reg_1262;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61)) begin
        dlti_address0 = sum4_cast_fu_1032_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58)) begin
        dlti_address0 = bli_addr_4_reg_1252;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        dlti_address0 = bli_addr_2_reg_1242;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        dlti_address0 = bli_addr_reg_1074;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dlti_address0 = bli_addr_6_reg_1059;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60)) begin
        dlti_address0 = sum8_cast_fu_1012_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59)) begin
        dlti_address0 = sum2_cast_fu_992_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        dlti_address0 = sum13_4_cast_fu_798_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        dlti_address0 = sum13_2_cast_fu_778_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        dlti_address0 = sum_5_cast_fu_708_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        dlti_address0 = sum_4_cast_fu_639_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        dlti_address0 = sum_3_cast_fu_570_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        dlti_address0 = sum_2_cast_fu_501_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dlti_address0 = sum_1_cast_fu_433_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dlti_address0 = sum15_3_cast_fu_357_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dlti_address0 = sum15_1_cast_fu_329_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_fu_286_p2 == ap_const_lv1_0))) begin
        dlti_address0 = bli_offset_cast_fu_275_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (tmp_fu_286_p2 == ap_const_lv1_0))) begin
        dlti_address0 = dlti_offset_cast1_fu_281_p1;
    end else begin
        dlti_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st56_fsm_55 or dlti_addr_reg_1049 or bli_addr_6_reg_1059 or bli_addr_1_reg_1087 or bli_addr_8_reg_1107 or bli_addr_10_reg_1113 or bli_addr_12_reg_1123 or bli_addr_14_reg_1129 or bli_addr_16_reg_1134 or ap_sig_cseq_ST_st54_fsm_53 or bli_addr_3_reg_1247 or bli_addr_5_reg_1257 or ap_sig_cseq_ST_st60_fsm_59 or bli_addr_19_reg_1267 or bli_addr_21_reg_1277 or sum13_1_cast_fu_306_p1 or sum15_2_cast_fu_339_p1 or sum15_4_cast_fu_367_p1 or sum15_5_cast_fu_419_p1 or sum13_3_cast_fu_788_p1 or sum13_5_cast_fu_808_p1 or sum6_cast_fu_1002_p1 or sum_cast_fu_1022_p1 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st45_fsm_44) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        dlti_address1 = bli_addr_21_reg_1277;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        dlti_address1 = bli_addr_19_reg_1267;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58)) begin
        dlti_address1 = bli_addr_5_reg_1257;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        dlti_address1 = bli_addr_3_reg_1247;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        dlti_address1 = bli_addr_1_reg_1087;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        dlti_address1 = bli_addr_16_reg_1134;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        dlti_address1 = bli_addr_14_reg_1129;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        dlti_address1 = bli_addr_12_reg_1123;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        dlti_address1 = bli_addr_10_reg_1113;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dlti_address1 = bli_addr_8_reg_1107;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61)) begin
        dlti_address1 = dlti_addr_reg_1049;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60)) begin
        dlti_address1 = sum_cast_fu_1022_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59)) begin
        dlti_address1 = sum6_cast_fu_1002_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        dlti_address1 = sum13_5_cast_fu_808_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        dlti_address1 = sum13_3_cast_fu_788_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dlti_address1 = sum15_5_cast_fu_419_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dlti_address1 = sum15_4_cast_fu_367_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dlti_address1 = sum15_2_cast_fu_339_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dlti_address1 = bli_addr_6_reg_1059;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        dlti_address1 = sum13_1_cast_fu_306_p1;
    end else begin
        dlti_address1 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st56_fsm_55 or tmp_fu_286_p2 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st46_fsm_45 or ap_sig_cseq_ST_st60_fsm_59 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60) | (ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_286_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(tmp_fu_286_p2 == ap_const_lv1_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) | (ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59) | (ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        dlti_ce0 = ap_const_logic_1;
    end else begin
        dlti_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st56_fsm_55 or ap_sig_cseq_ST_st54_fsm_53 or ap_sig_cseq_ST_st60_fsm_59 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st45_fsm_44) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60) | (ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53) | (ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59) | (ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44))) begin
        dlti_ce1 = ap_const_logic_1;
    end else begin
        dlti_ce1 = ap_const_logic_0;
    end
end

always @ (dlt or reg_252 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st63_fsm_62 or reg_259 or reg_265 or tmp_8_fu_407_p2 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or tmp_4_29_fu_825_p2 or tmp_4_2_fu_883_p2 or tmp_4_4_fu_941_p2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        dlti_d0 = dlt;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        dlti_d0 = reg_265;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        dlti_d0 = reg_259;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61)) begin
        dlti_d0 = reg_252;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58)) begin
        dlti_d0 = {{tmp_4_4_fu_941_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        dlti_d0 = {{tmp_4_2_fu_883_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        dlti_d0 = {{tmp_4_29_fu_825_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dlti_d0 = tmp_8_fu_407_p2;
    end else begin
        dlti_d0 = 'bx;
    end
end

always @ (reg_252 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st54_fsm_53 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st18_fsm_17 or tmp_13_1_fu_489_p2 or ap_sig_cseq_ST_st27_fsm_26 or tmp_13_2_fu_558_p2 or ap_sig_cseq_ST_st36_fsm_35 or tmp_13_3_fu_627_p2 or ap_sig_cseq_ST_st45_fsm_44 or tmp_13_4_fu_696_p2 or tmp_13_5_fu_763_p2 or tmp_4_1_fu_854_p2 or tmp_4_3_fu_912_p2 or tmp_4_5_fu_970_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        dlti_d1 = reg_252;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58)) begin
        dlti_d1 = {{tmp_4_5_fu_970_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        dlti_d1 = {{tmp_4_3_fu_912_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        dlti_d1 = {{tmp_4_1_fu_854_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        dlti_d1 = tmp_13_5_fu_763_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        dlti_d1 = tmp_13_4_fu_696_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        dlti_d1 = tmp_13_3_fu_627_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        dlti_d1 = tmp_13_2_fu_558_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dlti_d1 = tmp_13_1_fu_489_p2;
    end else begin
        dlti_d1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        dlti_we0 = ap_const_logic_1;
    end else begin
        dlti_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st63_fsm_62 or tmp_reg_1055 or ap_sig_cseq_ST_st54_fsm_53 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st59_fsm_58 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st45_fsm_44) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) | ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53) & (tmp_reg_1055 == ap_const_lv1_0)))) begin
        dlti_we1 = ap_const_logic_1;
    end else begin
        dlti_we1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_fu_286_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & ~(tmp_fu_286_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st55_fsm_54;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_286_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st55_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st60_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st64_fsm_63;
        end
        ap_ST_st64_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_64;
        end
        ap_ST_st65_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_110 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_117 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_132 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_140 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_148 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_156 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_164 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_172 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_180 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_189 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_204 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_215 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_253 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_276 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_287 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_296 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_305 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_314 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_323 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_332 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_341 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_350 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_359 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_368 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_377 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_386 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_395 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_404 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_413 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_422 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_439 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_491 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_39]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_500 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_513 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_521 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_40]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_537 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_548 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_556 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_565 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_574 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_83 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

assign bli_offset_cast_fu_275_p1 = bli_offset;

assign dlti_offset_cast1_fu_281_p1 = dlti_offset;

assign grp_fu_318_ce = ap_const_logic_1;

assign grp_fu_441_ce = ap_const_logic_1;

assign grp_fu_441_p1 = tmp_1_reg_1092;

assign grp_fu_510_ce = ap_const_logic_1;

assign grp_fu_510_p1 = tmp_1_reg_1092;

assign grp_fu_579_ce = ap_const_logic_1;

assign grp_fu_579_p1 = tmp_1_reg_1092;

assign grp_fu_648_ce = ap_const_logic_1;

assign grp_fu_648_p1 = tmp_1_reg_1092;

assign grp_fu_717_ce = ap_const_logic_1;

assign grp_fu_717_p1 = tmp_1_reg_1092;

assign p_shl17_1_fu_465_p3 = {{reg_259}, {ap_const_lv8_0}};

assign p_shl17_2_fu_534_p3 = {{reg_265}, {ap_const_lv8_0}};

assign p_shl17_3_fu_603_p3 = {{reg_252}, {ap_const_lv8_0}};

assign p_shl17_4_fu_672_p3 = {{reg_271}, {ap_const_lv8_0}};

assign p_shl17_5_fu_740_p3 = {{bli_load_16_reg_1152}, {ap_const_lv8_0}};

assign p_shl1_fu_383_p3 = {{reg_252}, {ap_const_lv8_0}};

assign p_shl_1_fu_846_p3 = {{reg_259}, {ap_const_lv8_0}};

assign p_shl_2_fu_875_p3 = {{reg_265}, {ap_const_lv8_0}};

assign p_shl_3_fu_904_p3 = {{reg_271}, {ap_const_lv8_0}};

assign p_shl_4_fu_933_p3 = {{reg_252}, {ap_const_lv8_0}};

assign p_shl_5_fu_962_p3 = {{reg_259}, {ap_const_lv8_0}};

assign p_shl_fu_817_p3 = {{reg_252}, {ap_const_lv8_0}};

assign sum13_1_cast_fu_306_p1 = sum13_1_fu_300_p2;

assign sum13_1_fu_300_p2 = (ap_const_lv6_1 + tmp_3_30_fu_296_p1);

assign sum13_2_cast_fu_778_p1 = sum13_2_fu_773_p2;

assign sum13_2_fu_773_p2 = (ap_const_lv6_2 + tmp_3_30_reg_1079);

assign sum13_3_cast_fu_788_p1 = sum13_3_fu_783_p2;

assign sum13_3_fu_783_p2 = (ap_const_lv6_3 + tmp_3_30_reg_1079);

assign sum13_4_cast_fu_798_p1 = sum13_4_fu_793_p2;

assign sum13_4_fu_793_p2 = (ap_const_lv6_4 + tmp_3_30_reg_1079);

assign sum13_5_cast_fu_808_p1 = sum13_5_fu_803_p2;

assign sum13_5_fu_803_p2 = (ap_const_lv6_5 + tmp_3_30_reg_1079);

assign sum15_1_cast_fu_329_p1 = sum15_1_fu_324_p2;

assign sum15_1_fu_324_p2 = (ap_const_lv6_1 + tmp_11_reg_1065);

assign sum15_2_cast_fu_339_p1 = sum15_2_fu_334_p2;

assign sum15_2_fu_334_p2 = (ap_const_lv6_2 + tmp_11_reg_1065);

assign sum15_3_cast_fu_357_p1 = sum15_3_fu_352_p2;

assign sum15_3_fu_352_p2 = (ap_const_lv6_3 + tmp_11_reg_1065);

assign sum15_4_cast_fu_367_p1 = sum15_4_fu_362_p2;

assign sum15_4_fu_362_p2 = (ap_const_lv6_4 + tmp_11_reg_1065);

assign sum15_5_cast_fu_419_p1 = sum15_5_fu_414_p2;

assign sum15_5_fu_414_p2 = (ap_const_lv6_5 + tmp_11_reg_1065);

assign sum2_cast_fu_992_p1 = sum2_fu_987_p2;

assign sum2_fu_987_p2 = (ap_const_lv6_4 + tmp_16_reg_1233);

assign sum4_cast_fu_1032_p1 = sum4_fu_1027_p2;

assign sum4_fu_1027_p2 = (ap_const_lv6_5 + tmp_16_reg_1233);

assign sum6_cast_fu_1002_p1 = sum6_fu_997_p2;

assign sum6_fu_997_p2 = (ap_const_lv6_3 + tmp_16_reg_1233);

assign sum8_cast_fu_1012_p1 = sum8_fu_1007_p2;

assign sum8_fu_1007_p2 = (ap_const_lv6_2 + tmp_16_reg_1233);

assign sum_1_cast_fu_433_p1 = sum_1_fu_427_p2;

assign sum_1_fu_427_p2 = (ap_const_lv6_1 + tmp_7_fu_424_p1);

assign sum_2_cast_fu_501_p1 = sum_2_fu_496_p2;

assign sum_2_fu_496_p2 = (ap_const_lv6_2 + tmp_7_reg_1139);

assign sum_3_cast_fu_570_p1 = sum_3_fu_565_p2;

assign sum_3_fu_565_p2 = (ap_const_lv6_3 + tmp_7_reg_1139);

assign sum_4_cast_fu_639_p1 = sum_4_fu_634_p2;

assign sum_4_fu_634_p2 = (ap_const_lv6_4 + tmp_7_reg_1139);

assign sum_5_cast_fu_708_p1 = sum_5_fu_703_p2;

assign sum_5_fu_703_p2 = (ap_const_lv6_5 + tmp_7_reg_1139);

assign sum_cast_fu_1022_p1 = sum_fu_1017_p2;

assign sum_fu_1017_p2 = (ap_const_lv6_1 + tmp_16_reg_1233);

assign tmp_10_1_cast_fu_461_p1 = reg_259;

assign tmp_10_2_cast_fu_530_p1 = $signed(reg_265);

assign tmp_10_3_cast_fu_599_p1 = reg_252;

assign tmp_10_4_cast_fu_668_p1 = $signed(reg_271);

assign tmp_10_5_cast_fu_737_p1 = $signed(bli_load_16_reg_1152);

assign tmp_11_1_fu_473_p2 = ($signed(p_shl17_1_fu_465_p3) - $signed(tmp_10_1_cast_fu_461_p1));

assign tmp_11_2_fu_542_p2 = ($signed(p_shl17_2_fu_534_p3) - $signed(tmp_10_2_cast_fu_530_p1));

assign tmp_11_3_fu_611_p2 = ($signed(p_shl17_3_fu_603_p3) - $signed(tmp_10_3_cast_fu_599_p1));

assign tmp_11_4_fu_680_p2 = ($signed(p_shl17_4_fu_672_p3) - $signed(tmp_10_4_cast_fu_668_p1));

assign tmp_11_5_fu_747_p2 = ($signed(p_shl17_5_fu_740_p3) - $signed(tmp_10_5_cast_fu_737_p1));

assign tmp_11_fu_292_p1 = bli_offset[5:0];

assign tmp_13_1_fu_489_p2 = (wd3_1_fu_479_p4 + wd2_1_cast_cast_fu_454_p3);

assign tmp_13_2_fu_558_p2 = (wd3_2_fu_548_p4 + wd2_2_cast_cast_fu_523_p3);

assign tmp_13_3_fu_627_p2 = (wd3_3_fu_617_p4 + wd2_3_cast_cast_fu_592_p3);

assign tmp_13_4_fu_696_p2 = (wd3_4_fu_686_p4 + wd2_4_cast_cast_fu_661_p3);

assign tmp_13_5_fu_763_p2 = (wd3_5_fu_753_p4 + wd2_5_cast_cast_fu_730_p3);

assign tmp_16_fu_770_p1 = dlti_offset[5:0];

assign tmp_1_fu_311_p1 = $signed(dlt);

assign tmp_3_1_cast_fu_842_p1 = reg_259;

assign tmp_3_2_cast_fu_871_p1 = $signed(reg_265);

assign tmp_3_30_fu_296_p1 = bli_offset[5:0];

assign tmp_3_3_cast_fu_900_p1 = $signed(reg_271);

assign tmp_3_4_cast_fu_929_p1 = reg_252;

assign tmp_3_5_cast_fu_958_p1 = reg_259;

assign tmp_3_cast_fu_813_p1 = reg_252;

assign tmp_4_1_fu_854_p2 = ($signed(p_shl_1_fu_846_p3) - $signed(tmp_3_1_cast_fu_842_p1));

assign tmp_4_29_fu_825_p2 = ($signed(p_shl_fu_817_p3) - $signed(tmp_3_cast_fu_813_p1));

assign tmp_4_2_fu_883_p2 = ($signed(p_shl_2_fu_875_p3) - $signed(tmp_3_2_cast_fu_871_p1));

assign tmp_4_3_fu_912_p2 = ($signed(p_shl_3_fu_904_p3) - $signed(tmp_3_3_cast_fu_900_p1));

assign tmp_4_4_fu_941_p2 = ($signed(p_shl_4_fu_933_p3) - $signed(tmp_3_4_cast_fu_929_p1));

assign tmp_4_5_fu_970_p2 = ($signed(p_shl_5_fu_962_p3) - $signed(tmp_3_5_cast_fu_958_p1));

assign tmp_7_fu_424_p1 = dlti_offset[5:0];

assign tmp_8_cast_fu_379_p1 = reg_252;

assign tmp_8_fu_407_p2 = (wd3_fu_397_p4 + wd2_cast_cast_fu_372_p3);

assign tmp_9_fu_391_p2 = ($signed(p_shl1_fu_383_p3) - $signed(tmp_8_cast_fu_379_p1));

assign tmp_fu_286_p2 = (dlt == ap_const_lv32_0? 1'b1: 1'b0);

assign wd2_1_cast_cast_fu_454_p3 = ((tmp_10_reg_1168[0:0] === 1'b1) ? ap_const_lv32_FFFFFF80 : ap_const_lv32_80);

assign wd2_2_cast_cast_fu_523_p3 = ((tmp_12_reg_1183[0:0] === 1'b1) ? ap_const_lv32_FFFFFF80 : ap_const_lv32_80);

assign wd2_3_cast_cast_fu_592_p3 = ((tmp_13_reg_1198[0:0] === 1'b1) ? ap_const_lv32_FFFFFF80 : ap_const_lv32_80);

assign wd2_4_cast_cast_fu_661_p3 = ((tmp_14_reg_1213[0:0] === 1'b1) ? ap_const_lv32_FFFFFF80 : ap_const_lv32_80);

assign wd2_5_cast_cast_fu_730_p3 = ((tmp_15_reg_1228[0:0] === 1'b1) ? ap_const_lv32_FFFFFF80 : ap_const_lv32_80);

assign wd2_cast_cast_fu_372_p3 = ((tmp_5_reg_1118[0:0] === 1'b1) ? ap_const_lv32_FFFFFF80 : ap_const_lv32_80);

assign wd3_1_fu_479_p4 = {{tmp_11_1_fu_473_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign wd3_2_fu_548_p4 = {{tmp_11_2_fu_542_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign wd3_3_fu_617_p4 = {{tmp_11_3_fu_611_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign wd3_4_fu_686_p4 = {{tmp_11_4_fu_680_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign wd3_5_fu_753_p4 = {{tmp_11_5_fu_747_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign wd3_fu_397_p4 = {{tmp_9_fu_391_p2[ap_const_lv32_27 : ap_const_lv32_8]}};
always @ (posedge ap_clk) begin
    bli_addr_1_reg_1087[6] <= 1'b0;
    bli_addr_8_reg_1107[6] <= 1'b0;
    bli_addr_10_reg_1113[6] <= 1'b0;
    bli_addr_12_reg_1123[6] <= 1'b0;
    bli_addr_14_reg_1129[6] <= 1'b0;
    bli_addr_16_reg_1134[6] <= 1'b0;
    bli_addr_2_reg_1242[6] <= 1'b0;
    bli_addr_3_reg_1247[6] <= 1'b0;
    bli_addr_4_reg_1252[6] <= 1'b0;
    bli_addr_5_reg_1257[6] <= 1'b0;
    bli_addr_17_reg_1262[6] <= 1'b0;
    bli_addr_19_reg_1267[6] <= 1'b0;
    bli_addr_20_reg_1272[6] <= 1'b0;
    bli_addr_21_reg_1277[6] <= 1'b0;
end



endmodule //encode_upzero

