INFO-FLOW: Workspace /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1 opened at Fri Jun 10 16:31:00 JST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt//Vivado/2020.2/data:/opt/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.15 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu200:-fsgd2104:-2-e 
Execute         import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.33 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.7 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt//Vivado/2020.2/data:/opt/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu200:-fsgd2104:-2-e 
Execute       import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.14 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./yan/solution1/directives.tcl 
Execute     set_directive_top -name table_serch table_serch 
INFO: [HLS 200-1510] Running: set_directive_top -name table_serch table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.894 MB.
INFO: [HLS 200-10] Analyzing design file '../src/table_serch.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/table_serch.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/table_serch.cpp -foptimization-record-file=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.table_serch.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.table_serch.cpp.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.table_serch.cpp.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top table_serch -name=table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
Execute       source /opt/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/.systemc_flag -fix-errors /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/all.directive.json -fix-errors /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.02 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang-tidy.table_serch.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang-tidy.table_serch.pp.0.cpp.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang-tidy.table_serch.pp.0.cpp.err.log 
Command         ap_eval done; 1.21 sec.
Execute         source /opt/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/xilinx-dataflow-lawyer.table_serch.pp.0.cpp.diag.yml /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/xilinx-dataflow-lawyer.table_serch.pp.0.cpp.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/xilinx-dataflow-lawyer.table_serch.pp.0.cpp.err.log 
Command       ap_eval done; 0.61 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.table_serch.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.table_serch.pp.0.cpp.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.table_serch.pp.0.cpp.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.95 seconds. CPU system time: 0.3 seconds. Elapsed time: 5.19 seconds; current allocated memory: 209.109 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/table_serch.g.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.0.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.18 sec.
Execute       run_link_or_opt -opt -out /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=table_serch -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=table_serch -reflow-float-conversion -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.77 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.77 sec.
Execute       run_link_or_opt -out /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=table_serch 
Execute         ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=table_serch -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=table_serch -mllvm -hls-db-dir -mllvm /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.lto.bc > /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 2.44 sec.
INFO: [HLS 214-186] Unrolling loop 'haming_dis32_loop' (../src/table_serch.cpp:1127:23) in function 'hd_cal32' completely with a factor of 16 (../src/table_serch.cpp:1127:23)
WARNING: [HLS 214-189] Pipeline directive for loop 'haming_dis32_loop' (../src/table_serch.cpp:1127:23) in function 'hd_cal32' has been removed because the loop is unrolled completely (../src/table_serch.cpp:1127:23)
INFO: [HLS 214-186] Unrolling loop 'haming_dis96_loop' (../src/table_serch.cpp:1153:23) in function 'hd_cal96' completely with a factor of 48 (../src/table_serch.cpp:1153:23)
WARNING: [HLS 214-189] Pipeline directive for loop 'haming_dis96_loop' (../src/table_serch.cpp:1153:23) in function 'hd_cal96' has been removed because the loop is unrolled completely (../src/table_serch.cpp:1153:23)
INFO: [HLS 214-188] Unrolling loop 'seisa_loop' (../src/table_serch.cpp:1201:18) in function 'fpdb_locate' partially with a factor of 4 (../src/table_serch.cpp:1201:18)
INFO: [HLS 214-186] Unrolling loop 'serch_module_loop' (../src/table_serch.cpp:1477:29) in function 'table_serch' completely with a factor of 6 (../src/table_serch.cpp:1477:29)
INFO: [HLS 214-178] Inlining function 'fpdb_locate(unsigned int*, unsigned int*, unsigned int, unsigned int*)' into 'seisa_func(unsigned int, unsigned int*, unsigned int*, unsigned int*, int, unsigned int*, int*)' (../src/table_serch.cpp:1225:0)
INFO: [HLS 214-178] Inlining function 'backet_serch(ap_uint<32>, unsigned int*, unsigned int*, unsigned int*, ap_uint<96>, unsigned int*, int*)' into 'serch_module(unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_uint<96>, int, int*)' (../src/table_serch.cpp:1399:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on port 'query_plram0' (../src/table_serch.cpp:1201:18)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on port 'DB_aximm0' (../src/table_serch.cpp:1201:18)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/../../../kernel.xml -> /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.97 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.24 seconds; current allocated memory: 212.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.224 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top table_serch -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.0.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 220.244 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.1.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.2.prechk.bc -f 
WARNING: [HLS 200-1514] Only arrays can be marked shared. Ignoring shared pragma/directive on variable 'DB_aximm0' (../src/table_serch.cpp:1282:9)
WARNING: [HLS 200-1514] Only arrays can be marked shared. Ignoring shared pragma/directive on variable 'table_aximm1' (../src/table_serch.cpp:1280:9)
Command         transform done; 0.35 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 228.848 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.g.1.bc to /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.o.1.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-1514] Only arrays can be marked shared. Ignoring shared pragma/directive on variable 'DB_aximm0' (../src/table_serch.cpp:1282:9)
WARNING: [HLS 200-1514] Only arrays can be marked shared. Ignoring shared pragma/directive on variable 'table_aximm1' (../src/table_serch.cpp:1280:9)
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 126 for loop 'flame_serch' (../src/table_serch.cpp:1462:17) in function 'table_serch'.
ERROR: [HLS 200-1013] Bundled bus interface DB_aximm0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface DB_aximm0 has read operations in function:  'switch_module' (../src/table_serch.cpp:1171:9) and 'seisa_func' (../src/table_serch.cpp:1223).

ERROR: [HLS 200-1013] Bundled bus interface table_aximm1 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface table_aximm1 has read operations in function:  'switch_module' (../src/table_serch.cpp:1171:9) and 'seisa_func' (../src/table_serch.cpp:1223).

ERROR: [HLS 200-1013] Bundled bus interface DB_aximm0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface DB_aximm0 has read operations in function:  'switch_module' (../src/table_serch.cpp:1171:9) and 'seisa_func' (../src/table_serch.cpp:1223).

ERROR: [HLS 200-1013] Bundled bus interface table_aximm1 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface table_aximm1 has read operations in function:  'switch_module' (../src/table_serch.cpp:1171:9) and 'seisa_func' (../src/table_serch.cpp:1223).

Command         transform done; error code: 1; 0.76 sec.
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -norm-name  /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.o.1.bc -o /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command       opt_and_import_c done; error code: 2; 1.34 sec.
Command     elaborate done; error code: 2; 12.78 sec.
Command   csynth_design done; error code: 2; 12.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.24 seconds. CPU system time: 0.51 seconds. Elapsed time: 12.79 seconds; current allocated memory: 239.618 MB.
Command ap_source done; error code: 1; 14.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/nomoto/src/StagedLSH/hls/workspace/yan/solution1 opened at Fri Jun 10 16:43:47 JST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt//Vivado/2020.2/data:/opt/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.32 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu200:-fsgd2104:-2-e 
Execute         import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.52 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_interface -m_axi_offset 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.81 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt//Vivado/2020.2/data:/opt/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu200:-fsgd2104:-2-e 
Execute       import_lib /opt/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /opt/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./yan/solution1/directives.tcl 
Execute     set_directive_top -name table_serch table_serch 
INFO: [HLS 200-1510] Running: set_directive_top -name table_serch table_serch 
INFO-FLOW: Setting directive 'TOP' name=table_serch 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.68 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.93 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.21 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.93 seconds; current allocated memory: 207.947 MB.
Command ap_source done; 5.97 sec.
Execute cleanup_all 
