--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.013 ns
From           : UIR9
To             : Rigister8bit05:PSW|inst4
From Clock     : --
To Clock       : UIR12
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 19.422 ns
From           : Counter8bit:MiuPC|Counter2bit:inst3|inst4
To             : MiuA0
From Clock     : UIR5
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.072 ns
From           : UIR17
To             : RAMA7
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.278 ns
From           : UIR2
To             : Counter8bit:MiuPC|Counter2bit:inst|inst3
From Clock     : --
To Clock       : UIR5
Failed Paths   : 0

Type           : Clock Setup: 'CK'
Slack          : N/A
Required Time  : None
Actual Time    : 88.00 MHz ( period = 11.363 ns )
From           : RigisterGroup:inst3|Rigister8bit05:R2|inst7
To             : Rigister8bit05:PSW|inst4
From Clock     : CK
To Clock       : CK
Failed Paths   : 0

Type           : Clock Setup: 'UIR5'
Slack          : N/A
Required Time  : None
Actual Time    : 88.00 MHz ( period = 11.363 ns )
From           : RigisterGroup:inst3|Rigister8bit05:R2|inst7
To             : Rigister8bit05:PSW|inst4
From Clock     : UIR5
To Clock       : UIR5
Failed Paths   : 0

Type           : Clock Setup: 'UIR13'
Slack          : N/A
Required Time  : None
Actual Time    : 97.89 MHz ( period = 10.216 ns )
From           : RigisterGroup:inst3|Rigister8bit05:R2|inst7
To             : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
From Clock     : UIR13
To Clock       : UIR13
Failed Paths   : 0

Type           : Clock Setup: 'UIR15'
Slack          : N/A
Required Time  : None
Actual Time    : 99.65 MHz ( period = 10.035 ns )
From           : RigisterGroup:inst3|Rigister8bit05:R2|inst7
To             : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
From Clock     : UIR15
To Clock       : UIR15
Failed Paths   : 0

Type           : Clock Setup: 'UIR14'
Slack          : N/A
Required Time  : None
Actual Time    : 100.02 MHz ( period = 9.998 ns )
From           : RigisterGroup:inst3|Rigister8bit05:R2|inst7
To             : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
From Clock     : UIR14
To Clock       : UIR14
Failed Paths   : 0

Type           : Clock Hold: 'UIR5'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
To             : RigisterGroup:inst3|Rigister8bit05:R1|inst1
From Clock     : UIR5
To Clock       : UIR5
Failed Paths   : 20

Type           : Clock Hold: 'CK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
To             : RigisterGroup:inst3|Rigister8bit05:R1|inst1
From Clock     : CK
To Clock       : CK
Failed Paths   : 20

Type           : Clock Hold: 'UIR13'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
To             : RigisterGroup:inst3|Rigister8bit05:R1|inst1
From Clock     : UIR13
To Clock       : UIR13
Failed Paths   : 9

Type           : Clock Hold: 'UIR15'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
To             : RigisterGroup:inst3|Rigister8bit05:R1|inst1
From Clock     : UIR15
To Clock       : UIR15
Failed Paths   : 9

Type           : Clock Hold: 'UIR14'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19
To             : RigisterGroup:inst3|Rigister8bit05:R1|inst1
From Clock     : UIR14
To Clock       : UIR14
Failed Paths   : 8

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 66

--------------------------------------------------------------------------------------

