Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 17:25:41 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 main/checked/queue_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/read_ptr_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.285ns (28.102%)  route 5.846ns (71.898%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2434, estimated)     1.567     5.075    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  main/checked/queue_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  main/checked/queue_reg[2][11]/Q
                         net (fo=1, estimated)        0.993     6.586    main/checked/queue_reg[2]_23[11]
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.710 r  main/checked/max_tag_out[11]_i_3/O
                         net (fo=1, estimated)        1.173     7.883    main/checked/max_tag_out[11]_i_3_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.152     8.035 r  main/checked/max_tag_out[11]_i_2/O
                         net (fo=6, estimated)        0.774     8.809    main/checked/max_tag_out[11]_i_2_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.326     9.135 r  main/checked/curval[31]_i_68/O
                         net (fo=1, routed)           0.000     9.135    main/checked/curval[31]_i_68_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.668 r  main/checked/curval_reg[31]_i_44/CO[3]
                         net (fo=1, estimated)        0.000     9.668    main/checked/curval_reg[31]_i_44_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  main/checked/curval_reg[31]_i_26/CO[3]
                         net (fo=1, estimated)        0.000     9.785    main/checked/curval_reg[31]_i_26_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  main/checked/curval_reg[31]_i_16/CO[3]
                         net (fo=1, estimated)        0.692    10.594    main/checked/curval244_in
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.718 r  main/checked/curval[31]_i_5__0/O
                         net (fo=36, estimated)       0.590    11.308    main/checked/curval[31]_i_5__0_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  main/checked/curval[31]_i_4/O
                         net (fo=27, estimated)       0.859    12.291    main/pq/read_ptr_min_reg[3]_1
    SLICE_X36Y42         LUT4 (Prop_lut4_I2_O)        0.150    12.441 r  main/pq/read_ptr_min[3]_i_1/O
                         net (fo=4, estimated)        0.765    13.206    main/checked/E[0]
    SLICE_X32Y39         FDRE                                         r  main/checked/read_ptr_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2434, estimated)     1.446    14.781    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  main/checked/read_ptr_min_reg[2]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X32Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.606    main/checked/read_ptr_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.400    




